#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 26 16:32:31 2019
# Process ID: 5426
# Current directory: /home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.runs/synth_1
# Command line: vivado -log RISCV_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV_Top.tcl
# Log file: /home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.runs/synth_1/RISCV_Top.vds
# Journal file: /home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source RISCV_Top.tcl -notrace
Command: synth_design -top RISCV_Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1383.262 ; gain = 0.000 ; free physical = 235 ; free virtual = 14844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISCV_Top' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV_Top.v:6]
INFO: [Synth 8-6157] synthesizing module 'RISCV' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:6]
INFO: [Synth 8-6157] synthesizing module 'RegWLoad' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RegWLoad.v:6]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Mux2_1' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Mux2_1.v:6]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux2_1' (1#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Mux2_1.v:6]
INFO: [Synth 8-6157] synthesizing module 'FlipFlop' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/FlipFlop.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FlipFlop' (2#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/FlipFlop.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RegWLoad' (3#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RegWLoad.v:6]
INFO: [Synth 8-6157] synthesizing module 'InstMem' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:6]
WARNING: [Synth 8-3848] Net mem[13] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[14] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[15] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[16] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[17] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[18] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[19] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[20] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[21] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[22] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[23] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[24] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[25] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[26] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[27] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[28] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[29] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[30] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[31] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[32] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[33] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[34] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[35] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[36] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[37] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[38] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[39] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[40] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[41] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[42] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[43] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[44] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[45] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[46] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[47] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[48] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[49] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[50] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[51] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[52] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[53] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[54] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[55] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[56] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[57] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[58] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[59] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[60] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[61] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[62] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
WARNING: [Synth 8-3848] Net mem[63] in module/entity InstMem does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:12]
INFO: [Synth 8-6155] done synthesizing module 'InstMem' (4#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addr' does not match port width (6) of module 'InstMem' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:37]
INFO: [Synth 8-6157] synthesizing module 'RippleAdder' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RippleAdder.v:6]
INFO: [Synth 8-6157] synthesizing module 'Full_Adder' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Full_Adder.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Full_Adder' (5#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Full_Adder.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RippleAdder' (6#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RippleAdder.v:6]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RegFile.v:6]
INFO: [Synth 8-6157] synthesizing module 'Decoder5_32' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Decoder5_32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Decoder5_32' (7#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Decoder5_32.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (8#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RegFile.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'in1' does not match port width (1) of module 'Mux2_1' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:43]
WARNING: [Synth 8-689] width (32) of port connection 'in2' does not match port width (1) of module 'Mux2_1' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:43]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (1) of module 'Mux2_1' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:43]
INFO: [Synth 8-6157] synthesizing module 'prv32_ALU' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/edia/caffe/Windows/Users/X/Documents/AUC/Spring 2019/Computer Architecture/Project/Description/VerilogSrc/prv32_ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'shifter' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/new/shifter.v:32]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (9#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/edia/caffe/Windows/Users/X/Documents/AUC/Spring 2019/Computer Architecture/Project/Description/VerilogSrc/prv32_ALU.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/edia/caffe/Windows/Users/X/Documents/AUC/Spring 2019/Computer Architecture/Project/Description/VerilogSrc/prv32_ALU.v:26]
INFO: [Synth 8-6155] done synthesizing module 'prv32_ALU' (10#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/edia/caffe/Windows/Users/X/Documents/AUC/Spring 2019/Computer Architecture/Project/Description/VerilogSrc/prv32_ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'rv32_ImmGen' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/edia/caffe/Windows/Users/X/Documents/AUC/Spring 2019/Computer Architecture/Project/Description/VerilogSrc/ImmGen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rv32_ImmGen' (11#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/edia/caffe/Windows/Users/X/Documents/AUC/Spring 2019/Computer Architecture/Project/Description/VerilogSrc/ImmGen.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux2_1__parameterized0' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Mux2_1.v:6]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux2_1__parameterized0' (11#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Mux2_1.v:6]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft1' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/ShiftLeft1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft1' (12#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/ShiftLeft1.v:6]
INFO: [Synth 8-6157] synthesizing module 'Mux4_1' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Mux4_1.v:6]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux4_1' (13#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Mux4_1.v:6]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/DataMem.v:6]
WARNING: [Synth 8-5788] Register mem_reg in module DataMem is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (14#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/DataMem.v:6]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/ControlUnit.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (15#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/ControlUnit.v:7]
WARNING: [Synth 8-350] instance 'cu' of module 'ControlUnit' requires 10 connections, but only 9 given [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:56]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/ALUControl.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (16#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/ALUControl.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'Mux4_1' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:59]
WARNING: [Synth 8-3848] Net RegW in module/entity RISCV does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:16]
WARNING: [Synth 8-3848] Net RegWmux2Ctl in module/entity RISCV does not have driver. [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:19]
INFO: [Synth 8-6155] done synthesizing module 'RISCV' (17#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:6]
INFO: [Synth 8-6157] synthesizing module 'SSDDriver' [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/SSDDriver.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SSDDriver' (18#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/SSDDriver.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_Top' (19#1) [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV_Top.v:6]
WARNING: [Synth 8-3331] design ShiftLeft1 has unconnected port d_in[31]
WARNING: [Synth 8-3331] design rv32_ImmGen has unconnected port IR[1]
WARNING: [Synth 8-3331] design rv32_ImmGen has unconnected port IR[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1429.547 ; gain = 46.285 ; free physical = 226 ; free virtual = 14837
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[31] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[30] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[29] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[28] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[27] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[26] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[25] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[24] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[23] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[22] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[21] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[20] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[19] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[18] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[17] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[16] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[15] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[14] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[13] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[12] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[11] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[10] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[9] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[8] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[7] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[6] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[5] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[4] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[3] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[2] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[1] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin rf:write_data[0] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:39]
WARNING: [Synth 8-3295] tying undriven pin regWsrcMux1:sel[1] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:59]
WARNING: [Synth 8-3295] tying undriven pin regWsrcMux1:sel[0] to constant 0 [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v:59]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1429.547 ; gain = 46.285 ; free physical = 231 ; free virtual = 14843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1429.547 ; gain = 46.285 ; free physical = 231 ; free virtual = 14843
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/constrs_1/imports/Lab7Src/PackagePins.xdc]
Finished Parsing XDC File [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/constrs_1/imports/Lab7Src/PackagePins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/constrs_1/imports/Lab7Src/PackagePins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RISCV_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RISCV_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1833.438 ; gain = 0.000 ; free physical = 152 ; free virtual = 14540
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1833.438 ; gain = 0.000 ; free physical = 153 ; free virtual = 14540
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1833.438 ; gain = 0.000 ; free physical = 153 ; free virtual = 14540
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1833.438 ; gain = 0.000 ; free physical = 153 ; free virtual = 14540
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1833.438 ; gain = 450.176 ; free physical = 261 ; free virtual = 14649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1833.438 ; gain = 450.176 ; free physical = 261 ; free virtual = 14649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1833.438 ; gain = 450.176 ; free physical = 263 ; free virtual = 14651
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.srcs/sources_1/imports/edia/caffe/Windows/Users/X/Documents/AUC/Spring 2019/Computer Architecture/Project/Description/VerilogSrc/prv32_ALU.v:14]
INFO: [Synth 8-5544] ROM "Branch" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MemRead" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUOp0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MemWrite" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "RegWmux2Ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSrc0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1833.438 ; gain = 450.176 ; free physical = 248 ; free virtual = 14637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 128   
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 269   
	                1 Bit    Registers := 1056  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1321  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Mux2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module InstMem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 13    
Module Full_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module Decoder5_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module prv32_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rv32_ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
Module Mux2_1__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux4_1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DataMem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 256   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 256   
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module RISCV 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SSDDriver 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "PCSrc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[12][0]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[11][0]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[10][0]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[9][0]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[8][0]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[7][0]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[6][0]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[5][0]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[4][0]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[3][0]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[2][0]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[1][0]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[0][0]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[12][1]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[11][1]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[10][1]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[9][1]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[8][1]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[7][1]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[6][1]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[5][1]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[4][1]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[3][1]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[2][1]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[1][1]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[0][1]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[31].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[30].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[28].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[29].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[24].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[25].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[26].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[27].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[22].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[23].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[16].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[17].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[18].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[19].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[20].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[21].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[14].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[15].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[12].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[13].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[0].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[1].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[2].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[3].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[4].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[5].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[6].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[7].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[8].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[9].f/q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[10].f/q_reg )
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[12][2]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[11][2]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[10][2]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[9][2]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[8][2]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[7][2]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[6][2]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[5][2]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[4][2]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[3][2]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[2][2]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[1][2]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[0][2]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[12][3]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[11][3]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[10][3]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[9][3]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[8][3]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[7][3]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[6][3]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[5][3]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[4][3]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[3][3]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[2][3]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[1][3]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[0][3]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[12][20]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[11][20]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[10][20]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[9][20]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[8][20]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[7][20]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[6][20]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[5][20]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[4][20]' (FD) to 'rv/imem/mem_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[3][20]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[2][20]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[1][20]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[0][20]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[12][21]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[11][21]' (FD) to 'rv/imem/mem_reg[11][15]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[10][21]' (FD) to 'rv/imem/mem_reg[11][15]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[9][21]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[8][21]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[7][21]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[6][21]' (FD) to 'rv/imem/mem_reg[11][15]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[5][21]' (FD) to 'rv/imem/mem_reg[11][15]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[4][21]' (FD) to 'rv/imem/mem_reg[11][15]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[3][21]' (FD) to 'rv/imem/mem_reg[11][15]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[2][21]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[1][21]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[0][21]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[12][22]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[11][22]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[10][22]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[9][22]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[8][22]' (FD) to 'rv/imem/mem_reg[11][15]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[7][22]' (FD) to 'rv/imem/mem_reg[11][15]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[6][22]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[5][22]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[4][22]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[3][22]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[2][22]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[1][22]' (FD) to 'rv/imem/mem_reg[11][15]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[0][22]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/rf/\r0/genblk1[11].f/q_reg )
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[12][16]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[11][16]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[10][16]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[9][16]' (FD) to 'rv/imem/mem_reg[11][15]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[8][16]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[7][16]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[6][16]' (FD) to 'rv/imem/mem_reg[11][15]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[5][16]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'rv/imem/mem_reg[4][16]' (FD) to 'rv/imem/mem_reg[11][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (rv/imem/\mem_reg[3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/imem/\mem_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[255][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[254][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[253][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[252][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[251][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[250][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[249][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[248][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[247][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[246][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[245][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[244][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[243][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[242][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[241][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[240][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[239][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[238][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[237][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[236][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[235][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[234][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[233][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[232][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[231][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[230][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[229][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[228][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[227][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[226][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[225][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[224][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[223][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[222][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[221][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[220][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[219][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[218][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[217][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[216][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[215][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[214][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[213][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[212][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[211][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[210][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[209][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[208][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[207][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[206][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[205][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[204][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[203][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[202][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[201][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[200][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[199][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[198][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[197][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[196][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[195][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[194][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[193][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[192][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[191][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rv/dmem/\mem_reg[190][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1833.438 ; gain = 450.176 ; free physical = 223 ; free virtual = 14621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1833.438 ; gain = 450.176 ; free physical = 185 ; free virtual = 14507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1833.438 ; gain = 450.176 ; free physical = 185 ; free virtual = 14507
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1833.438 ; gain = 450.176 ; free physical = 182 ; free virtual = 14504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1833.438 ; gain = 450.176 ; free physical = 182 ; free virtual = 14504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1833.438 ; gain = 450.176 ; free physical = 182 ; free virtual = 14504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1833.438 ; gain = 450.176 ; free physical = 182 ; free virtual = 14504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1833.438 ; gain = 450.176 ; free physical = 182 ; free virtual = 14504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1833.438 ; gain = 450.176 ; free physical = 182 ; free virtual = 14504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1833.438 ; gain = 450.176 ; free physical = 182 ; free virtual = 14504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    25|
|3     |LUT1   |     3|
|4     |LUT2   |    36|
|5     |LUT3   |    26|
|6     |LUT4   |    55|
|7     |LUT5   |    59|
|8     |LUT6   |    69|
|9     |FDCE   |    12|
|10    |FDRE   |    20|
|11    |IBUF   |     9|
|12    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+------------+------+
|      |Instance              |Module      |Cells |
+------+----------------------+------------+------+
|1     |top                   |            |   343|
|2     |  rv                  |RISCV       |   158|
|3     |    PC                |RegWLoad    |   157|
|4     |      \genblk1[10].f  |FlipFlop    |     1|
|5     |      \genblk1[11].f  |FlipFlop_0  |     4|
|6     |      \genblk1[12].f  |FlipFlop_1  |     2|
|7     |      \genblk1[1].f   |FlipFlop_2  |     7|
|8     |      \genblk1[2].f   |FlipFlop_3  |     2|
|9     |      \genblk1[3].f   |FlipFlop_4  |    10|
|10    |      \genblk1[4].f   |FlipFlop_5  |    40|
|11    |      \genblk1[5].f   |FlipFlop_6  |    81|
|12    |      \genblk1[6].f   |FlipFlop_7  |     3|
|13    |      \genblk1[7].f   |FlipFlop_8  |     2|
|14    |      \genblk1[8].f   |FlipFlop_9  |     2|
|15    |      \genblk1[9].f   |FlipFlop_10 |     3|
|16    |    imem              |InstMem     |     1|
|17    |  sd                  |SSDDriver   |   145|
+------+----------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1833.438 ; gain = 450.176 ; free physical = 182 ; free virtual = 14504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1833.438 ; gain = 46.285 ; free physical = 235 ; free virtual = 14557
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1833.438 ; gain = 450.176 ; free physical = 235 ; free virtual = 14557
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1833.438 ; gain = 0.000 ; free physical = 180 ; free virtual = 14502
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
363 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1833.438 ; gain = 450.391 ; free physical = 237 ; free virtual = 14560
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1833.438 ; gain = 0.000 ; free physical = 237 ; free virtual = 14560
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/caffe/XilinxProjects/p1-ms2-single_cycle/p1-ms2-single_cycle.runs/synth_1/RISCV_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISCV_Top_utilization_synth.rpt -pb RISCV_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 16:33:04 2019...
