{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1401566248633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1401566248636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 31 12:57:28 2014 " "Processing started: Sat May 31 12:57:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1401566248636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1401566248636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LabB -c LabB " "Command: quartus_map --read_settings_files=on --write_settings_files=off LabB -c LabB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1401566248637 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1401566249053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.v" "" { Text "/run/media/ghg/ERIC/LabB/instruction_register.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401566249201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file imemlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 imemlpm " "Found entity 1: imemlpm" {  } { { "imemlpm.v" "" { Text "/run/media/ghg/ERIC/LabB/imemlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401566249206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ramlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramlpm " "Found entity 1: ramlpm" {  } { { "ramlpm.v" "" { Text "/run/media/ghg/ERIC/LabB/ramlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401566249212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249212 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"instruction_register\";  expecting \";\" cunit.v(36) " "Verilog HDL syntax error at cunit.v(36) near text \"instruction_register\";  expecting \";\"" {  } { { "cunit.v" "" { Text "/run/media/ghg/ERIC/LabB/cunit.v" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1401566249218 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cunit cunit.v(7) " "Ignored design unit \"cunit\" at cunit.v(7) due to previous errors" {  } { { "cunit.v" "" { Text "/run/media/ghg/ERIC/LabB/cunit.v" 7 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1401566249218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cunit.v 0 0 " "Found 0 design units, including 0 entities, in source file cunit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterOEN.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterOEN.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterOEN " "Found entity 1: RegisterOEN" {  } { { "RegisterOEN.v" "" { Text "/run/media/ghg/ERIC/LabB/RegisterOEN.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401566249224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderN.v 1 1 " "Found 1 design units, including 1 entities, in source file DecoderN.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderN " "Found entity 1: DecoderN" {  } { { "DecoderN.v" "" { Text "/run/media/ghg/ERIC/LabB/DecoderN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401566249230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hex7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file Hex7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hex7seg " "Found entity 1: Hex7seg" {  } { { "Hex7seg.v" "" { Text "/run/media/ghg/ERIC/LabB/Hex7seg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401566249237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249237 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "imemlpm imemlpm_bb.v(34) " "Verilog HDL error at imemlpm_bb.v(34): module \"imemlpm\" cannot be declared more than once" {  } { { "imemlpm_bb.v" "" { Text "/run/media/ghg/ERIC/LabB/imemlpm_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1401566249283 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "imemlpm imemlpm.v(39) " "HDL info at imemlpm.v(39): see declaration for object \"imemlpm\"" {  } { { "imemlpm.v" "" { Text "/run/media/ghg/ERIC/LabB/imemlpm.v" 39 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401566249283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemlpm_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file imemlpm_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LabB.v 1 1 " "Found 1 design units, including 1 entities, in source file LabB.v" { { "Info" "ISGN_ENTITY_NAME" "1 LabB " "Found entity 1: LabB" {  } { { "LabB.v" "" { Text "/run/media/ghg/ERIC/LabB/LabB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401566249290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/run/media/ghg/ERIC/LabB/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401566249296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file PCAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCAdder " "Found entity 1: PCAdder" {  } { { "PCAdder.v" "" { Text "/run/media/ghg/ERIC/LabB/PCAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401566249302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCClear.v 1 1 " "Found 1 design units, including 1 entities, in source file PCClear.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCClear " "Found entity 1: PCClear" {  } { { "PCClear.v" "" { Text "/run/media/ghg/ERIC/LabB/PCClear.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401566249309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249309 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" PCClear_inst.v(1) " "Verilog HDL syntax error at PCClear_inst.v(1) near text \"(\";  expecting \";\"" {  } { { "PCClear_inst.v" "" { Text "/run/media/ghg/ERIC/LabB/PCClear_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1401566249315 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects PCClear_inst.v(1) " "Verilog HDL error at PCClear_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "PCClear_inst.v" "" { Text "/run/media/ghg/ERIC/LabB/PCClear_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1401566249315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCClear_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file PCClear_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCUp.v 1 1 " "Found 1 design units, including 1 entities, in source file PCUp.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCUp " "Found entity 1: PCUp" {  } { { "PCUp.v" "" { Text "/run/media/ghg/ERIC/LabB/PCUp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401566249322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249322 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "PCUp PCUp_bb.v(34) " "Verilog HDL error at PCUp_bb.v(34): module \"PCUp\" cannot be declared more than once" {  } { { "PCUp_bb.v" "" { Text "/run/media/ghg/ERIC/LabB/PCUp_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1401566249328 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "PCUp PCUp.v(39) " "HDL info at PCUp.v(39): see declaration for object \"PCUp\"" {  } { { "PCUp.v" "" { Text "/run/media/ghg/ERIC/LabB/PCUp.v" 39 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401566249328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCUp_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file PCUp_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249328 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" PCUp_inst.v(1) " "Verilog HDL syntax error at PCUp_inst.v(1) near text \"(\";  expecting \";\"" {  } { { "PCUp_inst.v" "" { Text "/run/media/ghg/ERIC/LabB/PCUp_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1401566249334 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects PCUp_inst.v(1) " "Verilog HDL error at PCUp_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "PCUp_inst.v" "" { Text "/run/media/ghg/ERIC/LabB/PCUp_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1401566249334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCUp_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file PCUp_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor.v 1 1 " "Found 1 design units, including 1 entities, in source file Processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "/run/media/ghg/ERIC/LabB/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401566249341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249341 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "ramlpm ramlpm_bb.v(34) " "Verilog HDL error at ramlpm_bb.v(34): module \"ramlpm\" cannot be declared more than once" {  } { { "ramlpm_bb.v" "" { Text "/run/media/ghg/ERIC/LabB/ramlpm_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1401566249347 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ramlpm ramlpm.v(39) " "HDL info at ramlpm.v(39): see declaration for object \"ramlpm\"" {  } { { "ramlpm.v" "" { Text "/run/media/ghg/ERIC/LabB/ramlpm.v" 39 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401566249347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file ramlpm_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "/run/media/ghg/ERIC/LabB/RegisterFile.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401566249354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249354 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \")\" controller.v(24) " "Verilog HDL syntax error at controller.v(24) near text \"output\";  expecting \")\"" {  } { { "controller.v" "" { Text "/run/media/ghg/ERIC/LabB/controller.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1401566249360 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "controller controller.v(8) " "Ignored design unit \"controller\" at controller.v(8) due to previous errors" {  } { { "controller.v" "" { Text "/run/media/ghg/ERIC/LabB/controller.v" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1401566249360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 0 0 " "Found 0 design units, including 0 entities, in source file controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401566249360 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1401566249523 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 31 12:57:29 2014 " "Processing ended: Sat May 31 12:57:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1401566249523 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1401566249523 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1401566249523 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1401566249523 ""}
