$date
	Sat Oct 22 22:36:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#467735
b10101 !
1"
#467738
b10101 &
b10101 %
1$
#467739
0"
#467742
b1000000 &
b1000000 %
#467746
b100000 &
b100000 %
#467750
b10000 &
b10000 %
#467754
b1000 &
b1000 %
#467758
b100 &
b100 %
#467762
b10 &
b10 %
#467766
b1 &
1#
b1 %
#467770
b0 &
b0 %
0#
0$
#1425980
b11010 !
1"
#1425982
b11010 &
b11010 %
1$
#1425983
0"
#1425986
b1101 &
b1101 %
#1425990
b101000 &
b101000 %
#1425994
b10100 &
b10100 %
#1425998
b1010 &
b1010 %
#1426002
b101 &
b101 %
#1426006
b10000 &
b10000 %
#1426010
b1000 &
b1000 %
#1426014
b100 &
b100 %
#1426018
b10 &
b10 %
#1426022
b1 &
1#
b1 %
#1426026
b0 &
b0 %
0#
0$
#2427649
b10001 !
1"
#2427650
b10001 &
b10001 %
1$
#2427651
0"
#2427654
b110100 &
b110100 %
#2427658
b11010 &
b11010 %
#2427662
b1101 &
b1101 %
#2427666
b101000 &
b101000 %
#2427670
b10100 &
b10100 %
#2427674
b1010 &
b1010 %
#2427678
b101 &
b101 %
#2427682
b10000 &
b10000 %
#2427686
b1000 &
b1000 %
#2427690
b100 &
b100 %
#2427694
b10 &
b10 %
#2427698
b1 &
b1 %
1#
#2427702
b0 &
0#
b0 %
0$
#4500012
