

================================================================
== Vitis HLS Report for 'mars_kernel_0_1_node_1_stage_1_75_1'
================================================================
* Date:           Mon Apr 22 04:55:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Cnn
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.097 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |        1|  4965191|  4.000 ns|  19.861 ms|    1|  4965191|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                           |                                                                |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                  Instance                                 |                             Module                             |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_L2_fu_746                 |mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_L2                 |    13065|    13065|  52.260 us|  52.260 us|  13065|  13065|       no|
        |grp_mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_merlinL5_merlinL4_fu_813  |mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_merlinL5_merlinL4  |     6326|     6326|  25.304 us|  25.304 us|   6326|   6326|       no|
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL6  |  4965120|  4965120|     19395|          -|          -|   256|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       60|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|  1080|   133218|    82126|    -|
|Memory               |      120|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|     2721|    -|
|Register             |        -|     -|      968|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      120|  1080|   134186|    84907|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        8|    47|       17|       21|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|    15|        5|        7|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+------+--------+-------+-----+
    |                                  Instance                                 |                             Module                             | BRAM_18K|  DSP |   FF   |  LUT  | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+------+--------+-------+-----+
    |grp_mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_L2_fu_746                 |mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_L2                 |        0|    80|   21294|  15680|    0|
    |grp_mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_merlinL5_merlinL4_fu_813  |mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_merlinL5_merlinL4  |        0|  1000|  111924|  66446|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+------+--------+-------+-----+
    |Total                                                                      |                                                                |        0|  1080|  133218|  82126|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+------+--------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory           |                                 Module                                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |merlin_input_8_0_buf_U      |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_60_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_61_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_62_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_63_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_64_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_65_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_66_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_67_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_68_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_69_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_70_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_71_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_72_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_73_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_74_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_75_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_76_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_77_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_78_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_79_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_80_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_81_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_82_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_83_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_84_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_85_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_86_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_87_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_88_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_89_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_90_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_91_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_92_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_93_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_94_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_95_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_96_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_97_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_98_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_99_U   |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_100_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_101_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_102_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_103_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_104_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_105_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_106_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_107_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_108_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_109_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_110_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_111_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_112_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_113_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_114_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_115_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_116_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_117_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    |merlin_input_8_0_buf_118_U  |mars_kernel_0_1_node_1_stage_1_75_1_merlin_input_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   874|   32|     1|        27968|
    +----------------------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                       |                                                                        |      120|  0|   0|    0| 52440| 1920|    60|      1678080|
    +----------------------------+------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_1001_p2  |         +|   0|  0|  16|           9|           1|
    |empty_53_fu_1011_p2  |         +|   0|  0|  23|          16|          16|
    |ap_block_state1_io   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1758    |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_995_p2  |      icmp|   0|  0|  17|           9|          10|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  60|          36|          29|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  351|         76|    1|         76|
    |j_fu_392                              |    9|          2|    9|         18|
    |m_axi_merlin_gmem_Cnn_128_0_ARADDR    |   14|          3|   64|        192|
    |m_axi_merlin_gmem_Cnn_128_0_ARBURST   |    9|          2|    2|          4|
    |m_axi_merlin_gmem_Cnn_128_0_ARCACHE   |    9|          2|    4|          8|
    |m_axi_merlin_gmem_Cnn_128_0_ARID      |    9|          2|    1|          2|
    |m_axi_merlin_gmem_Cnn_128_0_ARLEN     |   14|          3|   32|         96|
    |m_axi_merlin_gmem_Cnn_128_0_ARLOCK    |    9|          2|    2|          4|
    |m_axi_merlin_gmem_Cnn_128_0_ARPROT    |    9|          2|    3|          6|
    |m_axi_merlin_gmem_Cnn_128_0_ARQOS     |    9|          2|    4|          8|
    |m_axi_merlin_gmem_Cnn_128_0_ARREGION  |    9|          2|    4|          8|
    |m_axi_merlin_gmem_Cnn_128_0_ARSIZE    |    9|          2|    3|          6|
    |m_axi_merlin_gmem_Cnn_128_0_ARUSER    |    9|          2|    1|          2|
    |m_axi_merlin_gmem_Cnn_128_0_ARVALID   |   14|          3|    1|          3|
    |m_axi_merlin_gmem_Cnn_128_0_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_Cnn_128_0_blk_n_AR        |    9|          2|    1|          2|
    |merlin_input_8_0_buf_100_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_100_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_100_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_101_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_101_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_101_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_102_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_102_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_102_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_103_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_103_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_103_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_104_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_104_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_104_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_105_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_105_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_105_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_106_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_106_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_106_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_107_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_107_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_107_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_108_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_108_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_108_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_109_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_109_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_109_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_110_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_110_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_110_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_111_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_111_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_111_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_112_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_112_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_112_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_113_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_113_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_113_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_114_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_114_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_114_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_115_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_115_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_115_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_116_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_116_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_116_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_117_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_117_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_117_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_118_address0     |   14|          3|   10|         30|
    |merlin_input_8_0_buf_118_ce0          |   14|          3|    1|          3|
    |merlin_input_8_0_buf_118_we0          |    9|          2|    1|          2|
    |merlin_input_8_0_buf_60_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_60_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_60_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_61_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_61_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_61_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_62_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_62_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_62_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_63_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_63_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_63_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_64_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_64_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_64_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_65_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_65_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_65_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_66_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_66_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_66_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_67_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_67_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_67_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_68_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_68_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_68_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_69_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_69_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_69_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_70_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_70_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_70_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_71_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_71_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_71_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_72_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_72_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_72_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_73_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_73_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_73_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_74_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_74_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_74_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_75_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_75_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_75_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_76_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_76_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_76_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_77_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_77_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_77_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_78_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_78_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_78_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_79_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_79_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_79_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_80_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_80_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_80_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_81_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_81_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_81_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_82_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_82_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_82_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_83_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_83_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_83_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_84_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_84_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_84_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_85_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_85_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_85_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_86_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_86_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_86_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_87_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_87_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_87_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_88_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_88_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_88_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_89_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_89_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_89_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_90_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_90_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_90_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_91_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_91_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_91_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_92_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_92_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_92_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_93_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_93_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_93_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_94_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_94_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_94_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_95_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_95_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_95_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_96_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_96_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_96_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_97_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_97_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_97_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_98_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_98_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_98_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_99_address0      |   14|          3|   10|         30|
    |merlin_input_8_0_buf_99_ce0           |   14|          3|    1|          3|
    |merlin_input_8_0_buf_99_we0           |    9|          2|    1|          2|
    |merlin_input_8_0_buf_address0         |   14|          3|   10|         30|
    |merlin_input_8_0_buf_ce0              |   14|          3|    1|          3|
    |merlin_input_8_0_buf_we0              |    9|          2|    1|          2|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 | 2721|        589|  853|       2537|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |  75|   0|   75|          0|
    |empty_53_reg_1083                                                                       |  16|   0|   16|          0|
    |grp_mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_L2_fu_746_ap_start_reg                 |   1|   0|    1|          0|
    |grp_mars_kernel_0_1_node_1_stage_1_75_1_Pipeline_merlinL5_merlinL4_fu_813_ap_start_reg  |   1|   0|    1|          0|
    |j_fu_392                                                                                |   9|   0|    9|          0|
    |tmp_360_reg_1075                                                                        |   8|   0|   16|          8|
    |trunc_ln_reg_1065                                                                       |  58|   0|   58|          0|
    |weight_8_0_buf_0_0_load_reg_1213                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_0_1_load_reg_1218                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_0_2_load_reg_1223                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_0_3_load_reg_1228                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_0_4_load_reg_1233                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_1_0_load_reg_1238                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_1_1_load_reg_1243                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_1_2_load_reg_1248                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_1_3_load_reg_1253                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_1_4_load_reg_1258                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_2_0_load_reg_1263                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_2_1_load_reg_1268                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_2_2_load_reg_1273                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_2_3_load_reg_1278                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_2_4_load_reg_1283                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_3_0_load_reg_1288                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_3_1_load_reg_1293                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_3_2_load_reg_1298                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_3_3_load_reg_1303                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_3_4_load_reg_1308                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_4_0_load_reg_1313                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_4_1_load_reg_1318                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_4_2_load_reg_1323                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_4_3_load_reg_1328                                                        |  32|   0|   32|          0|
    |weight_8_0_buf_4_4_load_reg_1333                                                        |  32|   0|   32|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 968|   0|  976|          8|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_1_stage_1.75.1|  return value|
|i                                     |   in|    8|     ap_none|                                    i|        scalar|
|exec                                  |   in|    1|     ap_none|                                 exec|        scalar|
|m_axi_merlin_gmem_Cnn_128_0_AWVALID   |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWREADY   |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWADDR    |  out|   64|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWID      |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWLEN     |  out|   32|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWSIZE    |  out|    3|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWBURST   |  out|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWLOCK    |  out|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWCACHE   |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWPROT    |  out|    3|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWQOS     |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWREGION  |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_AWUSER    |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WVALID    |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WREADY    |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WDATA     |  out|  512|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WSTRB     |  out|   64|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WLAST     |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WID       |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_WUSER     |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARVALID   |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARREADY   |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARADDR    |  out|   64|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARID      |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARLEN     |  out|   32|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARSIZE    |  out|    3|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARBURST   |  out|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARLOCK    |  out|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARCACHE   |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARPROT    |  out|    3|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARQOS     |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARREGION  |  out|    4|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_ARUSER    |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RVALID    |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RREADY    |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RDATA     |   in|  512|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RLAST     |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RID       |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RFIFONUM  |   in|    9|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RUSER     |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_RRESP     |   in|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BVALID    |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BREADY    |  out|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BRESP     |   in|    2|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BID       |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|m_axi_merlin_gmem_Cnn_128_0_BUSER     |   in|    1|       m_axi|                merlin_gmem_Cnn_128_0|       pointer|
|merlin_input                          |   in|   64|     ap_none|                         merlin_input|        scalar|
|merlin_output_buf_0_0_0_address0      |  out|   12|   ap_memory|              merlin_output_buf_0_0_0|         array|
|merlin_output_buf_0_0_0_ce0           |  out|    1|   ap_memory|              merlin_output_buf_0_0_0|         array|
|merlin_output_buf_0_0_0_we0           |  out|    1|   ap_memory|              merlin_output_buf_0_0_0|         array|
|merlin_output_buf_0_0_0_d0            |  out|   32|   ap_memory|              merlin_output_buf_0_0_0|         array|
|merlin_output_buf_0_0_0_address1      |  out|   12|   ap_memory|              merlin_output_buf_0_0_0|         array|
|merlin_output_buf_0_0_0_ce1           |  out|    1|   ap_memory|              merlin_output_buf_0_0_0|         array|
|merlin_output_buf_0_0_0_q1            |   in|   32|   ap_memory|              merlin_output_buf_0_0_0|         array|
|merlin_output_buf_0_0_1_address0      |  out|   12|   ap_memory|              merlin_output_buf_0_0_1|         array|
|merlin_output_buf_0_0_1_ce0           |  out|    1|   ap_memory|              merlin_output_buf_0_0_1|         array|
|merlin_output_buf_0_0_1_we0           |  out|    1|   ap_memory|              merlin_output_buf_0_0_1|         array|
|merlin_output_buf_0_0_1_d0            |  out|   32|   ap_memory|              merlin_output_buf_0_0_1|         array|
|merlin_output_buf_0_0_1_address1      |  out|   12|   ap_memory|              merlin_output_buf_0_0_1|         array|
|merlin_output_buf_0_0_1_ce1           |  out|    1|   ap_memory|              merlin_output_buf_0_0_1|         array|
|merlin_output_buf_0_0_1_q1            |   in|   32|   ap_memory|              merlin_output_buf_0_0_1|         array|
|merlin_output_buf_0_0_2_address0      |  out|   12|   ap_memory|              merlin_output_buf_0_0_2|         array|
|merlin_output_buf_0_0_2_ce0           |  out|    1|   ap_memory|              merlin_output_buf_0_0_2|         array|
|merlin_output_buf_0_0_2_we0           |  out|    1|   ap_memory|              merlin_output_buf_0_0_2|         array|
|merlin_output_buf_0_0_2_d0            |  out|   32|   ap_memory|              merlin_output_buf_0_0_2|         array|
|merlin_output_buf_0_0_2_address1      |  out|   12|   ap_memory|              merlin_output_buf_0_0_2|         array|
|merlin_output_buf_0_0_2_ce1           |  out|    1|   ap_memory|              merlin_output_buf_0_0_2|         array|
|merlin_output_buf_0_0_2_q1            |   in|   32|   ap_memory|              merlin_output_buf_0_0_2|         array|
|merlin_output_buf_0_0_3_address0      |  out|   12|   ap_memory|              merlin_output_buf_0_0_3|         array|
|merlin_output_buf_0_0_3_ce0           |  out|    1|   ap_memory|              merlin_output_buf_0_0_3|         array|
|merlin_output_buf_0_0_3_we0           |  out|    1|   ap_memory|              merlin_output_buf_0_0_3|         array|
|merlin_output_buf_0_0_3_d0            |  out|   32|   ap_memory|              merlin_output_buf_0_0_3|         array|
|merlin_output_buf_0_0_3_address1      |  out|   12|   ap_memory|              merlin_output_buf_0_0_3|         array|
|merlin_output_buf_0_0_3_ce1           |  out|    1|   ap_memory|              merlin_output_buf_0_0_3|         array|
|merlin_output_buf_0_0_3_q1            |   in|   32|   ap_memory|              merlin_output_buf_0_0_3|         array|
|merlin_output_buf_0_0_4_address0      |  out|   12|   ap_memory|              merlin_output_buf_0_0_4|         array|
|merlin_output_buf_0_0_4_ce0           |  out|    1|   ap_memory|              merlin_output_buf_0_0_4|         array|
|merlin_output_buf_0_0_4_we0           |  out|    1|   ap_memory|              merlin_output_buf_0_0_4|         array|
|merlin_output_buf_0_0_4_d0            |  out|   32|   ap_memory|              merlin_output_buf_0_0_4|         array|
|merlin_output_buf_0_0_4_address1      |  out|   12|   ap_memory|              merlin_output_buf_0_0_4|         array|
|merlin_output_buf_0_0_4_ce1           |  out|    1|   ap_memory|              merlin_output_buf_0_0_4|         array|
|merlin_output_buf_0_0_4_q1            |   in|   32|   ap_memory|              merlin_output_buf_0_0_4|         array|
|merlin_output_buf_0_0_5_address0      |  out|   12|   ap_memory|              merlin_output_buf_0_0_5|         array|
|merlin_output_buf_0_0_5_ce0           |  out|    1|   ap_memory|              merlin_output_buf_0_0_5|         array|
|merlin_output_buf_0_0_5_we0           |  out|    1|   ap_memory|              merlin_output_buf_0_0_5|         array|
|merlin_output_buf_0_0_5_d0            |  out|   32|   ap_memory|              merlin_output_buf_0_0_5|         array|
|merlin_output_buf_0_0_5_address1      |  out|   12|   ap_memory|              merlin_output_buf_0_0_5|         array|
|merlin_output_buf_0_0_5_ce1           |  out|    1|   ap_memory|              merlin_output_buf_0_0_5|         array|
|merlin_output_buf_0_0_5_q1            |   in|   32|   ap_memory|              merlin_output_buf_0_0_5|         array|
|merlin_output_buf_0_0_6_address0      |  out|   12|   ap_memory|              merlin_output_buf_0_0_6|         array|
|merlin_output_buf_0_0_6_ce0           |  out|    1|   ap_memory|              merlin_output_buf_0_0_6|         array|
|merlin_output_buf_0_0_6_we0           |  out|    1|   ap_memory|              merlin_output_buf_0_0_6|         array|
|merlin_output_buf_0_0_6_d0            |  out|   32|   ap_memory|              merlin_output_buf_0_0_6|         array|
|merlin_output_buf_0_0_6_address1      |  out|   12|   ap_memory|              merlin_output_buf_0_0_6|         array|
|merlin_output_buf_0_0_6_ce1           |  out|    1|   ap_memory|              merlin_output_buf_0_0_6|         array|
|merlin_output_buf_0_0_6_q1            |   in|   32|   ap_memory|              merlin_output_buf_0_0_6|         array|
|merlin_output_buf_0_0_7_address0      |  out|   12|   ap_memory|              merlin_output_buf_0_0_7|         array|
|merlin_output_buf_0_0_7_ce0           |  out|    1|   ap_memory|              merlin_output_buf_0_0_7|         array|
|merlin_output_buf_0_0_7_we0           |  out|    1|   ap_memory|              merlin_output_buf_0_0_7|         array|
|merlin_output_buf_0_0_7_d0            |  out|   32|   ap_memory|              merlin_output_buf_0_0_7|         array|
|merlin_output_buf_0_0_7_address1      |  out|   12|   ap_memory|              merlin_output_buf_0_0_7|         array|
|merlin_output_buf_0_0_7_ce1           |  out|    1|   ap_memory|              merlin_output_buf_0_0_7|         array|
|merlin_output_buf_0_0_7_q1            |   in|   32|   ap_memory|              merlin_output_buf_0_0_7|         array|
|merlin_output_buf_0_1_0_address0      |  out|   12|   ap_memory|              merlin_output_buf_0_1_0|         array|
|merlin_output_buf_0_1_0_ce0           |  out|    1|   ap_memory|              merlin_output_buf_0_1_0|         array|
|merlin_output_buf_0_1_0_we0           |  out|    1|   ap_memory|              merlin_output_buf_0_1_0|         array|
|merlin_output_buf_0_1_0_d0            |  out|   32|   ap_memory|              merlin_output_buf_0_1_0|         array|
|merlin_output_buf_0_1_0_address1      |  out|   12|   ap_memory|              merlin_output_buf_0_1_0|         array|
|merlin_output_buf_0_1_0_ce1           |  out|    1|   ap_memory|              merlin_output_buf_0_1_0|         array|
|merlin_output_buf_0_1_0_q1            |   in|   32|   ap_memory|              merlin_output_buf_0_1_0|         array|
|merlin_output_buf_0_1_1_address0      |  out|   12|   ap_memory|              merlin_output_buf_0_1_1|         array|
|merlin_output_buf_0_1_1_ce0           |  out|    1|   ap_memory|              merlin_output_buf_0_1_1|         array|
|merlin_output_buf_0_1_1_we0           |  out|    1|   ap_memory|              merlin_output_buf_0_1_1|         array|
|merlin_output_buf_0_1_1_d0            |  out|   32|   ap_memory|              merlin_output_buf_0_1_1|         array|
|merlin_output_buf_0_1_1_address1      |  out|   12|   ap_memory|              merlin_output_buf_0_1_1|         array|
|merlin_output_buf_0_1_1_ce1           |  out|    1|   ap_memory|              merlin_output_buf_0_1_1|         array|
|merlin_output_buf_0_1_1_q1            |   in|   32|   ap_memory|              merlin_output_buf_0_1_1|         array|
|merlin_output_buf_0_1_2_address0      |  out|   12|   ap_memory|              merlin_output_buf_0_1_2|         array|
|merlin_output_buf_0_1_2_ce0           |  out|    1|   ap_memory|              merlin_output_buf_0_1_2|         array|
|merlin_output_buf_0_1_2_we0           |  out|    1|   ap_memory|              merlin_output_buf_0_1_2|         array|
|merlin_output_buf_0_1_2_d0            |  out|   32|   ap_memory|              merlin_output_buf_0_1_2|         array|
|merlin_output_buf_0_1_2_address1      |  out|   12|   ap_memory|              merlin_output_buf_0_1_2|         array|
|merlin_output_buf_0_1_2_ce1           |  out|    1|   ap_memory|              merlin_output_buf_0_1_2|         array|
|merlin_output_buf_0_1_2_q1            |   in|   32|   ap_memory|              merlin_output_buf_0_1_2|         array|
|merlin_output_buf_0_1_3_address0      |  out|   12|   ap_memory|              merlin_output_buf_0_1_3|         array|
|merlin_output_buf_0_1_3_ce0           |  out|    1|   ap_memory|              merlin_output_buf_0_1_3|         array|
|merlin_output_buf_0_1_3_we0           |  out|    1|   ap_memory|              merlin_output_buf_0_1_3|         array|
|merlin_output_buf_0_1_3_d0            |  out|   32|   ap_memory|              merlin_output_buf_0_1_3|         array|
|merlin_output_buf_0_1_3_address1      |  out|   12|   ap_memory|              merlin_output_buf_0_1_3|         array|
|merlin_output_buf_0_1_3_ce1           |  out|    1|   ap_memory|              merlin_output_buf_0_1_3|         array|
|merlin_output_buf_0_1_3_q1            |   in|   32|   ap_memory|              merlin_output_buf_0_1_3|         array|
|merlin_output_buf_0_1_4_address0      |  out|   12|   ap_memory|              merlin_output_buf_0_1_4|         array|
|merlin_output_buf_0_1_4_ce0           |  out|    1|   ap_memory|              merlin_output_buf_0_1_4|         array|
|merlin_output_buf_0_1_4_we0           |  out|    1|   ap_memory|              merlin_output_buf_0_1_4|         array|
|merlin_output_buf_0_1_4_d0            |  out|   32|   ap_memory|              merlin_output_buf_0_1_4|         array|
|merlin_output_buf_0_1_4_address1      |  out|   12|   ap_memory|              merlin_output_buf_0_1_4|         array|
|merlin_output_buf_0_1_4_ce1           |  out|    1|   ap_memory|              merlin_output_buf_0_1_4|         array|
|merlin_output_buf_0_1_4_q1            |   in|   32|   ap_memory|              merlin_output_buf_0_1_4|         array|
|merlin_output_buf_0_1_5_address0      |  out|   12|   ap_memory|              merlin_output_buf_0_1_5|         array|
|merlin_output_buf_0_1_5_ce0           |  out|    1|   ap_memory|              merlin_output_buf_0_1_5|         array|
|merlin_output_buf_0_1_5_we0           |  out|    1|   ap_memory|              merlin_output_buf_0_1_5|         array|
|merlin_output_buf_0_1_5_d0            |  out|   32|   ap_memory|              merlin_output_buf_0_1_5|         array|
|merlin_output_buf_0_1_5_address1      |  out|   12|   ap_memory|              merlin_output_buf_0_1_5|         array|
|merlin_output_buf_0_1_5_ce1           |  out|    1|   ap_memory|              merlin_output_buf_0_1_5|         array|
|merlin_output_buf_0_1_5_q1            |   in|   32|   ap_memory|              merlin_output_buf_0_1_5|         array|
|merlin_output_buf_0_1_6_address0      |  out|   12|   ap_memory|              merlin_output_buf_0_1_6|         array|
|merlin_output_buf_0_1_6_ce0           |  out|    1|   ap_memory|              merlin_output_buf_0_1_6|         array|
|merlin_output_buf_0_1_6_we0           |  out|    1|   ap_memory|              merlin_output_buf_0_1_6|         array|
|merlin_output_buf_0_1_6_d0            |  out|   32|   ap_memory|              merlin_output_buf_0_1_6|         array|
|merlin_output_buf_0_1_6_address1      |  out|   12|   ap_memory|              merlin_output_buf_0_1_6|         array|
|merlin_output_buf_0_1_6_ce1           |  out|    1|   ap_memory|              merlin_output_buf_0_1_6|         array|
|merlin_output_buf_0_1_6_q1            |   in|   32|   ap_memory|              merlin_output_buf_0_1_6|         array|
|merlin_output_buf_0_1_7_address0      |  out|   12|   ap_memory|              merlin_output_buf_0_1_7|         array|
|merlin_output_buf_0_1_7_ce0           |  out|    1|   ap_memory|              merlin_output_buf_0_1_7|         array|
|merlin_output_buf_0_1_7_we0           |  out|    1|   ap_memory|              merlin_output_buf_0_1_7|         array|
|merlin_output_buf_0_1_7_d0            |  out|   32|   ap_memory|              merlin_output_buf_0_1_7|         array|
|merlin_output_buf_0_1_7_address1      |  out|   12|   ap_memory|              merlin_output_buf_0_1_7|         array|
|merlin_output_buf_0_1_7_ce1           |  out|    1|   ap_memory|              merlin_output_buf_0_1_7|         array|
|merlin_output_buf_0_1_7_q1            |   in|   32|   ap_memory|              merlin_output_buf_0_1_7|         array|
|weight_8_0_buf_0_0_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_0_0|         array|
|weight_8_0_buf_0_0_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_0_0|         array|
|weight_8_0_buf_0_0_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_0_0|         array|
|weight_8_0_buf_0_1_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_0_1|         array|
|weight_8_0_buf_0_1_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_0_1|         array|
|weight_8_0_buf_0_1_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_0_1|         array|
|weight_8_0_buf_0_2_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_0_2|         array|
|weight_8_0_buf_0_2_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_0_2|         array|
|weight_8_0_buf_0_2_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_0_2|         array|
|weight_8_0_buf_0_3_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_0_3|         array|
|weight_8_0_buf_0_3_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_0_3|         array|
|weight_8_0_buf_0_3_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_0_3|         array|
|weight_8_0_buf_0_4_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_0_4|         array|
|weight_8_0_buf_0_4_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_0_4|         array|
|weight_8_0_buf_0_4_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_0_4|         array|
|weight_8_0_buf_1_0_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_1_0|         array|
|weight_8_0_buf_1_0_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_1_0|         array|
|weight_8_0_buf_1_0_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_1_0|         array|
|weight_8_0_buf_1_1_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_1_1|         array|
|weight_8_0_buf_1_1_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_1_1|         array|
|weight_8_0_buf_1_1_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_1_1|         array|
|weight_8_0_buf_1_2_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_1_2|         array|
|weight_8_0_buf_1_2_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_1_2|         array|
|weight_8_0_buf_1_2_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_1_2|         array|
|weight_8_0_buf_1_3_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_1_3|         array|
|weight_8_0_buf_1_3_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_1_3|         array|
|weight_8_0_buf_1_3_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_1_3|         array|
|weight_8_0_buf_1_4_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_1_4|         array|
|weight_8_0_buf_1_4_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_1_4|         array|
|weight_8_0_buf_1_4_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_1_4|         array|
|weight_8_0_buf_2_0_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_2_0|         array|
|weight_8_0_buf_2_0_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_2_0|         array|
|weight_8_0_buf_2_0_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_2_0|         array|
|weight_8_0_buf_2_1_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_2_1|         array|
|weight_8_0_buf_2_1_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_2_1|         array|
|weight_8_0_buf_2_1_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_2_1|         array|
|weight_8_0_buf_2_2_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_2_2|         array|
|weight_8_0_buf_2_2_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_2_2|         array|
|weight_8_0_buf_2_2_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_2_2|         array|
|weight_8_0_buf_2_3_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_2_3|         array|
|weight_8_0_buf_2_3_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_2_3|         array|
|weight_8_0_buf_2_3_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_2_3|         array|
|weight_8_0_buf_2_4_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_2_4|         array|
|weight_8_0_buf_2_4_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_2_4|         array|
|weight_8_0_buf_2_4_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_2_4|         array|
|weight_8_0_buf_3_0_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_3_0|         array|
|weight_8_0_buf_3_0_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_3_0|         array|
|weight_8_0_buf_3_0_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_3_0|         array|
|weight_8_0_buf_3_1_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_3_1|         array|
|weight_8_0_buf_3_1_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_3_1|         array|
|weight_8_0_buf_3_1_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_3_1|         array|
|weight_8_0_buf_3_2_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_3_2|         array|
|weight_8_0_buf_3_2_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_3_2|         array|
|weight_8_0_buf_3_2_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_3_2|         array|
|weight_8_0_buf_3_3_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_3_3|         array|
|weight_8_0_buf_3_3_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_3_3|         array|
|weight_8_0_buf_3_3_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_3_3|         array|
|weight_8_0_buf_3_4_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_3_4|         array|
|weight_8_0_buf_3_4_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_3_4|         array|
|weight_8_0_buf_3_4_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_3_4|         array|
|weight_8_0_buf_4_0_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_4_0|         array|
|weight_8_0_buf_4_0_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_4_0|         array|
|weight_8_0_buf_4_0_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_4_0|         array|
|weight_8_0_buf_4_1_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_4_1|         array|
|weight_8_0_buf_4_1_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_4_1|         array|
|weight_8_0_buf_4_1_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_4_1|         array|
|weight_8_0_buf_4_2_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_4_2|         array|
|weight_8_0_buf_4_2_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_4_2|         array|
|weight_8_0_buf_4_2_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_4_2|         array|
|weight_8_0_buf_4_3_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_4_3|         array|
|weight_8_0_buf_4_3_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_4_3|         array|
|weight_8_0_buf_4_3_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_4_3|         array|
|weight_8_0_buf_4_4_address0           |  out|   16|   ap_memory|                   weight_8_0_buf_4_4|         array|
|weight_8_0_buf_4_4_ce0                |  out|    1|   ap_memory|                   weight_8_0_buf_4_4|         array|
|weight_8_0_buf_4_4_q0                 |   in|   32|   ap_memory|                   weight_8_0_buf_4_4|         array|
+--------------------------------------+-----+-----+------------+-------------------------------------+--------------+

