$date
	Sat Jan 04 21:49:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rca_tb $end
$var wire 2 ! Sum [1:0] $end
$var wire 1 " Cout $end
$var reg 2 # A [1:0] $end
$var reg 2 $ B [1:0] $end
$var reg 1 % Cin $end
$scope module rca1 $end
$var wire 2 & A [1:0] $end
$var wire 2 ' B [1:0] $end
$var wire 1 % Cin $end
$var wire 2 ( Sum [1:0] $end
$var wire 1 " Cout $end
$var wire 1 ) C1 $end
$scope module fa0 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 % cin $end
$var wire 1 ) cout $end
$var wire 1 , sum $end
$upscope $end
$scope module fa1 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 ) cin $end
$var wire 1 " cout $end
$var wire 1 / sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
b10 !
b10 (
1/
1)
1+
1*
b1 $
b1 '
b1 #
b1 &
#20
0/
b1 !
b1 (
1,
0)
1"
1.
0*
1-
b11 $
b11 '
b10 #
b10 &
#30
1/
1)
b11 !
b11 (
1,
1*
1%
b11 #
b11 &
#40
