Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 15 01:51:03 2022
| Host         : Andrew-OMEN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file firstquestion_timing_summary_routed.rpt -pb firstquestion_timing_summary_routed.pb -rpx firstquestion_timing_summary_routed.rpx -warn_on_violation
| Design       : firstquestion
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                   Violations  
---------  --------  ----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert  1           
TIMING-20  Warning   Non-clocked latch             3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (2)

1. checking no_clock (5)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countertemp_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countertemp_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (2)
----------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_reg/G
                            (positive level-sensitive latch)
  Destination:            output
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.266ns  (logic 4.128ns (56.814%)  route 3.138ns (43.186%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         LDCE                         0.000     0.000 r  output_reg/G
    SLICE_X1Y101         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  output_reg/Q
                         net (fo=1, routed)           3.138     3.697    output_reg_n_0
    V11                  OBUF (Prop_obuf_I_O)         3.569     7.266 r  output_INST_0/O
                         net (fo=0)                   0.000     7.266    output
    V11                                                               r  output (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countertemp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            count_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.385ns  (logic 4.287ns (67.144%)  route 2.098ns (32.856%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  countertemp_reg[0]/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  countertemp_reg[0]/Q
                         net (fo=6, routed)           2.098     2.865    count_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.385 r  count_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.385    count_out[0]
    H17                                                               r  count_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countertemp_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            count_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.011ns  (logic 4.302ns (71.571%)  route 1.709ns (28.429%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  countertemp_reg[1]/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  countertemp_reg[1]/Q
                         net (fo=5, routed)           1.709     2.476    count_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.011 r  count_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.011    count_out[1]
    K15                                                               r  count_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            output_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.720ns  (logic 1.482ns (25.904%)  route 4.238ns (74.096%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           4.238     5.720    clk_IBUF
    SLICE_X1Y101         LDCE                                         r  output_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F
                            (input port)
  Destination:            countertemp_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.270ns  (logic 1.648ns (38.600%)  route 2.622ns (61.400%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  F (IN)
                         net (fo=0)                   0.000     0.000    F
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  F_IBUF_inst/O
                         net (fo=1, routed)           2.031     3.555    F_IBUF
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.124     3.679 f  countertemp_reg[1]_i_3/O
                         net (fo=3, routed)           0.591     4.270    countertemp_reg[1]_i_3_n_0
    SLICE_X0Y101         LDCE                                         f  countertemp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F
                            (input port)
  Destination:            countertemp_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.270ns  (logic 1.648ns (38.600%)  route 2.622ns (61.400%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  F (IN)
                         net (fo=0)                   0.000     0.000    F
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  F_IBUF_inst/O
                         net (fo=1, routed)           2.031     3.555    F_IBUF
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.124     3.679 f  countertemp_reg[1]_i_3/O
                         net (fo=3, routed)           0.591     4.270    countertemp_reg[1]_i_3_n_0
    SLICE_X0Y101         LDCE                                         f  countertemp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 F
                            (input port)
  Destination:            output_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.265ns  (logic 1.648ns (38.639%)  route 2.617ns (61.361%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  F (IN)
                         net (fo=0)                   0.000     0.000    F
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  F_IBUF_inst/O
                         net (fo=1, routed)           2.031     3.555    F_IBUF
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.124     3.679 f  countertemp_reg[1]_i_3/O
                         net (fo=3, routed)           0.586     4.265    countertemp_reg[1]_i_3_n_0
    SLICE_X1Y101         LDCE                                         f  output_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countertemp_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            countertemp_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.174ns  (logic 0.891ns (40.975%)  route 1.283ns (59.025%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  countertemp_reg[1]/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  countertemp_reg[1]/Q
                         net (fo=5, routed)           0.692     1.459    count_out_OBUF[1]
    SLICE_X0Y101         LUT2 (Prop_lut2_I1_O)        0.124     1.583 r  countertemp_reg[1]_i_1/O
                         net (fo=1, routed)           0.591     2.174    plusOp[1]
    SLICE_X0Y101         LDCE                                         r  countertemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countertemp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            countertemp_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.464ns  (logic 0.917ns (62.628%)  route 0.547ns (37.372%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  countertemp_reg[0]/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  countertemp_reg[0]/Q
                         net (fo=6, routed)           0.547     1.314    count_out_OBUF[0]
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.150     1.464 r  countertemp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.464    plusOp[0]
    SLICE_X0Y101         LDCE                                         r  countertemp_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 countertemp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            countertemp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.267ns (55.951%)  route 0.210ns (44.049%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  countertemp_reg[0]/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 f  countertemp_reg[0]/Q
                         net (fo=6, routed)           0.210     0.435    count_out_OBUF[0]
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.042     0.477 r  countertemp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.477    plusOp[0]
    SLICE_X0Y101         LDCE                                         r  countertemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countertemp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            countertemp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.270ns (40.262%)  route 0.401ns (59.738%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  countertemp_reg[0]/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  countertemp_reg[0]/Q
                         net (fo=6, routed)           0.210     0.435    count_out_OBUF[0]
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.045     0.480 r  countertemp_reg[1]_i_1/O
                         net (fo=1, routed)           0.190     0.671    plusOp[1]
    SLICE_X0Y101         LDCE                                         r  countertemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countertemp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            output_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.781ns  (logic 0.270ns (34.576%)  route 0.511ns (65.424%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  countertemp_reg[0]/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  countertemp_reg[0]/Q
                         net (fo=6, routed)           0.322     0.547    count_out_OBUF[0]
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.045     0.592 f  countertemp_reg[1]_i_3/O
                         net (fo=3, routed)           0.189     0.781    countertemp_reg[1]_i_3_n_0
    SLICE_X1Y101         LDCE                                         f  output_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countertemp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            countertemp_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.270ns (34.384%)  route 0.515ns (65.616%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  countertemp_reg[0]/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  countertemp_reg[0]/Q
                         net (fo=6, routed)           0.322     0.547    count_out_OBUF[0]
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.045     0.592 f  countertemp_reg[1]_i_3/O
                         net (fo=3, routed)           0.194     0.785    countertemp_reg[1]_i_3_n_0
    SLICE_X0Y101         LDCE                                         f  countertemp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countertemp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            countertemp_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.270ns (34.384%)  route 0.515ns (65.616%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  countertemp_reg[0]/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  countertemp_reg[0]/Q
                         net (fo=6, routed)           0.322     0.547    count_out_OBUF[0]
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.045     0.592 f  countertemp_reg[1]_i_3/O
                         net (fo=3, routed)           0.194     0.785    countertemp_reg[1]_i_3_n_0
    SLICE_X0Y101         LDCE                                         f  countertemp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countertemp_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            count_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.461ns (80.235%)  route 0.360ns (19.765%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  countertemp_reg[1]/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  countertemp_reg[1]/Q
                         net (fo=5, routed)           0.360     0.585    count_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.821 r  count_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.821    count_out[1]
    K15                                                               r  count_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countertemp_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            count_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.446ns (73.444%)  route 0.523ns (26.556%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  countertemp_reg[0]/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  countertemp_reg[0]/Q
                         net (fo=6, routed)           0.523     0.748    count_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.969 r  count_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.969    count_out[0]
    H17                                                               r  count_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            output_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 0.250ns (11.372%)  route 1.945ns (88.628%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.945     2.195    clk_IBUF
    SLICE_X1Y101         LDCE                                         r  output_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_reg/G
                            (positive level-sensitive latch)
  Destination:            output
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.427ns (59.446%)  route 0.974ns (40.554%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         LDCE                         0.000     0.000 r  output_reg/G
    SLICE_X1Y101         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  output_reg/Q
                         net (fo=1, routed)           0.974     1.132    output_reg_n_0
    V11                  OBUF (Prop_obuf_I_O)         1.269     2.401 r  output_INST_0/O
                         net (fo=0)                   0.000     2.401    output
    V11                                                               r  output (OUT)
  -------------------------------------------------------------------    -------------------





