============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 05 2025  10:22:48 am
  Module:                 square_root
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin DATA_PATH_2_ROOT_REG_reg[6].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) CONTROL_PATH_CurrentState_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_2_ROOT_REG_reg[6].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     620            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     720          100     
                                              
             Setup:-      17                  
       Uncertainty:-      50                  
     Required Time:=     653                  
      Launch Clock:-     100                  
         Data Path:-     553                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  CONTROL_PATH_CurrentState_reg[1]/CK          -       -     R     (arrival)     61    -     0     0     100    (-,-) 
  CONTROL_PATH_CurrentState_reg[1]/Q           -       CK->Q R     DFFRHQX4       2 12.0    23    57     157    (-,-) 
  g7304/Y                                      -       A->Y  F     CLKINVX12     15 39.8    26    19     175    (-,-) 
  g7284/Y                                      -       A->Y  R     CLKINVX4       1  3.7    10     9     185    (-,-) 
  g7199__1881/Y                                -       S0->Y F     CLKMX2X3       3  9.5    25    43     228    (-,-) 
  g7080__6161/S                                -       A->S  R     ADDHX2         3  7.5    26    49     277    (-,-) 
  g7066__2883/Y                                -       B->Y  R     AND2X2         1  4.9    19    34     311    (-,-) 
  g7025__6131/Y                                -       A2->Y F     AOI31X4        2  6.8    44    32     343    (-,-) 
  g7018__1705/Y                                -       A1->Y R     OAI21X4        2  7.0    32    25     368    (-,-) 
  g7010__9315/Y                                -       A1->Y F     AOI21X4        2  6.7    33    25     393    (-,-) 
  g6991__5526/Y                                -       A2->Y R     OAI31X4        1  4.9    36    27     420    (-,-) 
  g6976__9945/Y                                -       B0->Y F     AOI2BB2X4      1  3.5    27    18     438    (-,-) 
  g6963__6783/Y                                -       B->Y  F     XNOR2X1        2  5.0    30    38     476    (-,-) 
  g6950__4319/Y                                -       B->Y  F     OR2X1          2  5.2    30    37     513    (-,-) 
  g6929__2346/Y                                -       B->Y  F     OR2X1          2  6.7    38    41     554    (-,-) 
  g6927__7482/Y                                -       B->Y  R     NAND2X4        3  8.2    35    15     569    (-,-) 
  g6917__5122/Y                                -       B->Y  R     CLKAND2X2      7 14.3    44    41     610    (-,-) 
  g6906__6260/Y                                -       A1->Y R     AO22X1         1  3.3    22    42     653    (-,-) 
  DATA_PATH_2_ROOT_REG_reg[6].dffn_sig_q_reg/D <<<     -     R     DFFRHQX8       1    -     -     0     653    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

