[2025-09-18 03:22:19] START suite=qualcomm_srv trace=srv744_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv744_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2801769 heartbeat IPC: 3.569 cumulative IPC: 3.569 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5377082 heartbeat IPC: 3.883 cumulative IPC: 3.719 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5377082 cumulative IPC: 3.719 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5377082 cumulative IPC: 3.719 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14594020 heartbeat IPC: 1.085 cumulative IPC: 1.085 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 24031510 heartbeat IPC: 1.06 cumulative IPC: 1.072 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 33220407 heartbeat IPC: 1.088 cumulative IPC: 1.077 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 42425762 heartbeat IPC: 1.086 cumulative IPC: 1.08 (Simulation time: 00 hr 06 min 09 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 51662271 heartbeat IPC: 1.083 cumulative IPC: 1.08 (Simulation time: 00 hr 07 min 22 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 60777997 heartbeat IPC: 1.097 cumulative IPC: 1.083 (Simulation time: 00 hr 08 min 32 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv744_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000012 cycles: 69883564 heartbeat IPC: 1.098 cumulative IPC: 1.085 (Simulation time: 00 hr 09 min 38 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 78917120 heartbeat IPC: 1.107 cumulative IPC: 1.088 (Simulation time: 00 hr 10 min 44 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 87976510 heartbeat IPC: 1.104 cumulative IPC: 1.09 (Simulation time: 00 hr 11 min 54 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 91632312 cumulative IPC: 1.091 (Simulation time: 00 hr 13 min 06 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 91632312 cumulative IPC: 1.091 (Simulation time: 00 hr 13 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv744_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.091 instructions: 100000001 cycles: 91632312
CPU 0 Branch Prediction Accuracy: 92.53% MPKI: 13.51 Average ROB Occupancy at Mispredict: 30.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06849
BRANCH_INDIRECT: 0.3318
BRANCH_CONDITIONAL: 11.87
BRANCH_DIRECT_CALL: 0.3959
BRANCH_INDIRECT_CALL: 0.4693
BRANCH_RETURN: 0.3716


====Backend Stall Breakdown====
ROB_STALL: 257569
LQ_STALL: 0
SQ_STALL: 963129


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 124.07445
REPLAY_LOAD: 45.180695
NON_REPLAY_LOAD: 15.58386

== Total ==
ADDR_TRANS: 73328
REPLAY_LOAD: 36506
NON_REPLAY_LOAD: 147735

== Counts ==
ADDR_TRANS: 591
REPLAY_LOAD: 808
NON_REPLAY_LOAD: 9480

cpu0->cpu0_STLB TOTAL        ACCESS:    2051199 HIT:    2011633 MISS:      39566 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2051199 HIT:    2011633 MISS:      39566 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 147.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10092689 HIT:    9060591 MISS:    1032098 MSHR_MERGE:      73442
cpu0->cpu0_L2C LOAD         ACCESS:    7720004 HIT:    6949677 MISS:     770327 MSHR_MERGE:      10189
cpu0->cpu0_L2C RFO          ACCESS:     595087 HIT:     502582 MISS:      92505 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     545251 HIT:     434301 MISS:     110950 MSHR_MERGE:      63253
cpu0->cpu0_L2C WRITE        ACCESS:    1149434 HIT:    1143942 MISS:       5492 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      82913 HIT:      30089 MISS:      52824 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     904023 ISSUED:     291244 USEFUL:       5437 USELESS:       8708
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.01 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14893894 HIT:    7550496 MISS:    7343398 MSHR_MERGE:    1795799
cpu0->cpu0_L1I LOAD         ACCESS:   14893894 HIT:    7550496 MISS:    7343398 MSHR_MERGE:    1795799
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.87 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30212249 HIT:   25114188 MISS:    5098061 MSHR_MERGE:    1884220
cpu0->cpu0_L1D LOAD         ACCESS:   16428443 HIT:   13677832 MISS:    2750611 MSHR_MERGE:     578205
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     730082 HIT:     230712 MISS:     499370 MSHR_MERGE:     135935
cpu0->cpu0_L1D WRITE        ACCESS:   12959410 HIT:   11194411 MISS:    1764999 MSHR_MERGE:    1169912
cpu0->cpu0_L1D TRANSLATION  ACCESS:      94314 HIT:      11233 MISS:      83081 MSHR_MERGE:        168
cpu0->cpu0_L1D PREFETCH REQUESTED:     933339 ISSUED:     730082 USEFUL:      79605 USELESS:      55197
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.71 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12240885 HIT:   10197562 MISS:    2043323 MSHR_MERGE:    1026175
cpu0->cpu0_ITLB LOAD         ACCESS:   12240885 HIT:   10197562 MISS:    2043323 MSHR_MERGE:    1026175
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.636 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28029711 HIT:   26611595 MISS:    1418116 MSHR_MERGE:     384065
cpu0->cpu0_DTLB LOAD         ACCESS:   28029711 HIT:   26611595 MISS:    1418116 MSHR_MERGE:     384065
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.94 cycles
cpu0->LLC TOTAL        ACCESS:    1100728 HIT:     994104 MISS:     106624 MSHR_MERGE:       4827
cpu0->LLC LOAD         ACCESS:     760137 HIT:     701993 MISS:      58144 MSHR_MERGE:        218
cpu0->LLC RFO          ACCESS:      92505 HIT:      82379 MISS:      10126 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      47697 HIT:      28180 MISS:      19517 MSHR_MERGE:       4609
cpu0->LLC WRITE        ACCESS:     147565 HIT:     146966 MISS:        599 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      52824 HIT:      34586 MISS:      18238 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.09 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2495
  ROW_BUFFER_MISS:      98701
  AVG DBUS CONGESTED CYCLE: 4.149
Channel 0 WQ ROW_BUFFER_HIT:       1143
  ROW_BUFFER_MISS:       9400
  FULL:          0
Channel 0 REFRESHES ISSUED:       7636

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       468538       590676        87711         9257
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           44         6698         4088         2034
  STLB miss resolved @ L2C                0         5002        10136         7015         5133
  STLB miss resolved @ LLC                0          162         6798        16473        11961
  STLB miss resolved @ MEM                0            0         2831         8944        14097

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             187225        50217      1369964       125638          631
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         2446          687           60
  STLB miss resolved @ L2C                0         2161        10932         3597           31
  STLB miss resolved @ LLC                2           40         4168         3039          110
  STLB miss resolved @ MEM                2            0          675          656          289
[2025-09-18 03:35:26] END   suite=qualcomm_srv trace=srv744_ap (rc=0)
