#########
#Exclude all
#########
*
!*/
!.gitignore
#########
#Source files:
#########
#Do NOT ignore VHDL, Verilog, block diagrams or EDIF files.
!*.vhd
!*.v
!*.bd
!*.edif
!*.vs # Added from original
#########
#Project files
#########
#Do NOT ignore *.xpr files
!*.xpr
#########
#Constraint files
#########
#Do NOT ignore *.xdc files
!*.xdc
#########
#Include all pdfs as problem descriptions & other diagrams
!*.pdf