Bram.v,verilog,xil_defaultlib,../../../../fifo_nsyn_test.srcs/sources_1/ip/Bram/sim/Bram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
