

================================================================
== Vitis HLS Report for 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc'
================================================================
* Date:           Wed Apr  2 21:41:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        build
* Solution:       FFT_250MHz (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-3HP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.566 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       37|       37|  0.148 us|  0.148 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_Stage1  |       35|       35|         5|          1|          1|    32|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1"   --->   Operation 8 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %reverse_in_stream_vector, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %data_s1_stream_vector, void @empty_74, i32 0, i32 0, void @empty_73, i32 0, i32 0, void @empty_73, void @empty_73, void @empty_73, i32 0, i32 0, i32 0, i32 0, void @empty_73, void @empty_73, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specperformance_ln451 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:451]   --->   Operation 11 'specperformance' 'specperformance_ln451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %m1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln451 = br void %fpga_resource_hint.VITIS_LOOP_458_1.15" [FFT.cpp:451]   --->   Operation 13 'br' 'br_ln451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m1_load = load i5 %m1" [FFT.cpp:451]   --->   Operation 14 'load' 'm1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.59ns)   --->   "%m = add i5 %m1_load, i5 1" [FFT.cpp:451]   --->   Operation 15 'add' 'm' <Predicate = true> <Delay = 0.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_reverse_in_stream_vector_read = muxlogic"   --->   Operation 16 'muxlogic' 'muxLogicFIFOCE_to_reverse_in_stream_vector_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] ( I:0.89ns O:0.77ns )   --->   "%reverse_in_stream_vector_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %reverse_in_stream_vector" [FFT.cpp:456]   --->   Operation 17 'read' 'reverse_in_stream_vector_read' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln456 = trunc i512 %reverse_in_stream_vector_read" [FFT.cpp:456]   --->   Operation 18 'trunc' 'trunc_ln456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln456_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 32, i32 63" [FFT.cpp:456]   --->   Operation 19 'partselect' 'trunc_ln456_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln456_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 64, i32 95" [FFT.cpp:456]   --->   Operation 20 'partselect' 'trunc_ln456_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln456_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 96, i32 127" [FFT.cpp:456]   --->   Operation 21 'partselect' 'trunc_ln456_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln456_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 128, i32 159" [FFT.cpp:456]   --->   Operation 22 'partselect' 'trunc_ln456_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln456_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 160, i32 191" [FFT.cpp:456]   --->   Operation 23 'partselect' 'trunc_ln456_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln456_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 192, i32 223" [FFT.cpp:456]   --->   Operation 24 'partselect' 'trunc_ln456_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln456_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 224, i32 255" [FFT.cpp:456]   --->   Operation 25 'partselect' 'trunc_ln456_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln456_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 256, i32 287" [FFT.cpp:456]   --->   Operation 26 'partselect' 'trunc_ln456_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln456_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 288, i32 319" [FFT.cpp:456]   --->   Operation 27 'partselect' 'trunc_ln456_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln456_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 320, i32 351" [FFT.cpp:456]   --->   Operation 28 'partselect' 'trunc_ln456_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln456_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 352, i32 383" [FFT.cpp:456]   --->   Operation 29 'partselect' 'trunc_ln456_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln456_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 384, i32 415" [FFT.cpp:456]   --->   Operation 30 'partselect' 'trunc_ln456_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln456_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 416, i32 447" [FFT.cpp:456]   --->   Operation 31 'partselect' 'trunc_ln456_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln456_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 448, i32 479" [FFT.cpp:456]   --->   Operation 32 'partselect' 'trunc_ln456_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln456_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reverse_in_stream_vector_read, i32 480, i32 511" [FFT.cpp:456]   --->   Operation 33 'partselect' 'trunc_ln456_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%d0 = bitcast i32 %trunc_ln456" [FFT.cpp:456]   --->   Operation 34 'bitcast' 'd0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%d0_24 = bitcast i32 %trunc_ln456_2" [FFT.cpp:456]   --->   Operation 35 'bitcast' 'd0_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%d1 = bitcast i32 %trunc_ln456_3" [FFT.cpp:456]   --->   Operation 36 'bitcast' 'd1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%d1_44 = bitcast i32 %trunc_ln456_4" [FFT.cpp:456]   --->   Operation 37 'bitcast' 'd1_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%d0_25 = bitcast i32 %trunc_ln456_5" [FFT.cpp:456]   --->   Operation 38 'bitcast' 'd0_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%d0_26 = bitcast i32 %trunc_ln456_6" [FFT.cpp:456]   --->   Operation 39 'bitcast' 'd0_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%d1_45 = bitcast i32 %trunc_ln456_7" [FFT.cpp:456]   --->   Operation 40 'bitcast' 'd1_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%d1_46 = bitcast i32 %trunc_ln456_8" [FFT.cpp:456]   --->   Operation 41 'bitcast' 'd1_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%d0_27 = bitcast i32 %trunc_ln456_9" [FFT.cpp:456]   --->   Operation 42 'bitcast' 'd0_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%d0_28 = bitcast i32 %trunc_ln456_s" [FFT.cpp:456]   --->   Operation 43 'bitcast' 'd0_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%d1_47 = bitcast i32 %trunc_ln456_1" [FFT.cpp:456]   --->   Operation 44 'bitcast' 'd1_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%d1_48 = bitcast i32 %trunc_ln456_10" [FFT.cpp:456]   --->   Operation 45 'bitcast' 'd1_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%d0_29 = bitcast i32 %trunc_ln456_11" [FFT.cpp:456]   --->   Operation 46 'bitcast' 'd0_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%d0_30 = bitcast i32 %trunc_ln456_12" [FFT.cpp:456]   --->   Operation 47 'bitcast' 'd0_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%d1_49 = bitcast i32 %trunc_ln456_13" [FFT.cpp:456]   --->   Operation 48 'bitcast' 'd1_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%d1_50 = bitcast i32 %trunc_ln456_14" [FFT.cpp:456]   --->   Operation 49 'bitcast' 'd1_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0"   --->   Operation 50 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 51 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1"   --->   Operation 51 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 52 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_24"   --->   Operation 52 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 53 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_44"   --->   Operation 53 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 54 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0"   --->   Operation 54 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 55 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1"   --->   Operation 55 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 56 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_24"   --->   Operation 56 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 57 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_44"   --->   Operation 57 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 58 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_10 = muxlogic i32 %d0_25"   --->   Operation 58 'muxlogic' 'muxLogicI0_to_d2_real_10' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 59 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_10 = muxlogic i32 %d1_45"   --->   Operation 59 'muxlogic' 'muxLogicI1_to_d2_real_10' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 60 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_10 = muxlogic i32 %d0_26"   --->   Operation 60 'muxlogic' 'muxLogicI0_to_d2_imag_10' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 61 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_10 = muxlogic i32 %d1_46"   --->   Operation 61 'muxlogic' 'muxLogicI1_to_d2_imag_10' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 62 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_10 = muxlogic i32 %d0_25"   --->   Operation 62 'muxlogic' 'muxLogicI0_to_d3_real_10' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 63 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_10 = muxlogic i32 %d1_45"   --->   Operation 63 'muxlogic' 'muxLogicI1_to_d3_real_10' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 64 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_10 = muxlogic i32 %d0_26"   --->   Operation 64 'muxlogic' 'muxLogicI0_to_d3_imag_10' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 65 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_10 = muxlogic i32 %d1_46"   --->   Operation 65 'muxlogic' 'muxLogicI1_to_d3_imag_10' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 66 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_11 = muxlogic i32 %d0_27"   --->   Operation 66 'muxlogic' 'muxLogicI0_to_d2_real_11' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 67 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_11 = muxlogic i32 %d1_47"   --->   Operation 67 'muxlogic' 'muxLogicI1_to_d2_real_11' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 68 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_11 = muxlogic i32 %d0_28"   --->   Operation 68 'muxlogic' 'muxLogicI0_to_d2_imag_11' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 69 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_11 = muxlogic i32 %d1_48"   --->   Operation 69 'muxlogic' 'muxLogicI1_to_d2_imag_11' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 70 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_11 = muxlogic i32 %d0_27"   --->   Operation 70 'muxlogic' 'muxLogicI0_to_d3_real_11' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 71 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_11 = muxlogic i32 %d1_47"   --->   Operation 71 'muxlogic' 'muxLogicI1_to_d3_real_11' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 72 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_11 = muxlogic i32 %d0_28"   --->   Operation 72 'muxlogic' 'muxLogicI0_to_d3_imag_11' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 73 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_11 = muxlogic i32 %d1_48"   --->   Operation 73 'muxlogic' 'muxLogicI1_to_d3_imag_11' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 74 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_12 = muxlogic i32 %d0_29"   --->   Operation 74 'muxlogic' 'muxLogicI0_to_d2_real_12' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 75 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_12 = muxlogic i32 %d1_49"   --->   Operation 75 'muxlogic' 'muxLogicI1_to_d2_real_12' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 76 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_12 = muxlogic i32 %d0_30"   --->   Operation 76 'muxlogic' 'muxLogicI0_to_d2_imag_12' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 77 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_12 = muxlogic i32 %d1_50"   --->   Operation 77 'muxlogic' 'muxLogicI1_to_d2_imag_12' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 78 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_12 = muxlogic i32 %d0_29"   --->   Operation 78 'muxlogic' 'muxLogicI0_to_d3_real_12' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 79 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_12 = muxlogic i32 %d1_49"   --->   Operation 79 'muxlogic' 'muxLogicI1_to_d3_real_12' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 80 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_12 = muxlogic i32 %d0_30"   --->   Operation 80 'muxlogic' 'muxLogicI0_to_d3_imag_12' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 81 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_12 = muxlogic i32 %d1_50"   --->   Operation 81 'muxlogic' 'muxLogicI1_to_d3_imag_12' <Predicate = true> <Delay = 0.78>
ST_1 : Operation 82 [1/1] (0.48ns)   --->   "%icmp_ln451 = icmp_eq  i5 %m1_load, i5 31" [FFT.cpp:451]   --->   Operation 82 'icmp' 'icmp_ln451' <Predicate = true> <Delay = 0.48> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln451 = store i5 %m, i5 %m1" [FFT.cpp:451]   --->   Operation 83 'store' 'store_ln451' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln451 = br i1 %icmp_ln451, void %fpga_resource_hint.VITIS_LOOP_458_1.15, void %for.end19.exitStub" [FFT.cpp:451]   --->   Operation 84 'br' 'br_ln451' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 85 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0"   --->   Operation 85 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1"   --->   Operation 86 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:432]   --->   Operation 87 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_24"   --->   Operation 88 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_44"   --->   Operation 89 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_24, i32 %d1_44" [FFT.cpp:433]   --->   Operation 90 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0"   --->   Operation 91 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1"   --->   Operation 92 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:434]   --->   Operation 93 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_24"   --->   Operation 94 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_44"   --->   Operation 95 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_24, i32 %d1_44" [FFT.cpp:435]   --->   Operation 96 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_10 = muxlogic i32 %d0_25"   --->   Operation 97 'muxlogic' 'muxLogicI0_to_d2_real_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_10 = muxlogic i32 %d1_45"   --->   Operation 98 'muxlogic' 'muxLogicI1_to_d2_real_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_10 = fadd i32 %d0_25, i32 %d1_45" [FFT.cpp:432]   --->   Operation 99 'fadd' 'd2_real_10' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_10 = muxlogic i32 %d0_26"   --->   Operation 100 'muxlogic' 'muxLogicI0_to_d2_imag_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_10 = muxlogic i32 %d1_46"   --->   Operation 101 'muxlogic' 'muxLogicI1_to_d2_imag_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_10 = fadd i32 %d0_26, i32 %d1_46" [FFT.cpp:433]   --->   Operation 102 'fadd' 'd2_imag_10' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_10 = muxlogic i32 %d0_25"   --->   Operation 103 'muxlogic' 'muxLogicI0_to_d3_real_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_10 = muxlogic i32 %d1_45"   --->   Operation 104 'muxlogic' 'muxLogicI1_to_d3_real_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_10 = fsub i32 %d0_25, i32 %d1_45" [FFT.cpp:434]   --->   Operation 105 'fsub' 'd3_real_10' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_10 = muxlogic i32 %d0_26"   --->   Operation 106 'muxlogic' 'muxLogicI0_to_d3_imag_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_10 = muxlogic i32 %d1_46"   --->   Operation 107 'muxlogic' 'muxLogicI1_to_d3_imag_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_10 = fsub i32 %d0_26, i32 %d1_46" [FFT.cpp:435]   --->   Operation 108 'fsub' 'd3_imag_10' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_11 = muxlogic i32 %d0_27"   --->   Operation 109 'muxlogic' 'muxLogicI0_to_d2_real_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_11 = muxlogic i32 %d1_47"   --->   Operation 110 'muxlogic' 'muxLogicI1_to_d2_real_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_11 = fadd i32 %d0_27, i32 %d1_47" [FFT.cpp:432]   --->   Operation 111 'fadd' 'd2_real_11' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_11 = muxlogic i32 %d0_28"   --->   Operation 112 'muxlogic' 'muxLogicI0_to_d2_imag_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_11 = muxlogic i32 %d1_48"   --->   Operation 113 'muxlogic' 'muxLogicI1_to_d2_imag_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_11 = fadd i32 %d0_28, i32 %d1_48" [FFT.cpp:433]   --->   Operation 114 'fadd' 'd2_imag_11' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_11 = muxlogic i32 %d0_27"   --->   Operation 115 'muxlogic' 'muxLogicI0_to_d3_real_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_11 = muxlogic i32 %d1_47"   --->   Operation 116 'muxlogic' 'muxLogicI1_to_d3_real_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_11 = fsub i32 %d0_27, i32 %d1_47" [FFT.cpp:434]   --->   Operation 117 'fsub' 'd3_real_11' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_11 = muxlogic i32 %d0_28"   --->   Operation 118 'muxlogic' 'muxLogicI0_to_d3_imag_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_11 = muxlogic i32 %d1_48"   --->   Operation 119 'muxlogic' 'muxLogicI1_to_d3_imag_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_11 = fsub i32 %d0_28, i32 %d1_48" [FFT.cpp:435]   --->   Operation 120 'fsub' 'd3_imag_11' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_12 = muxlogic i32 %d0_29"   --->   Operation 121 'muxlogic' 'muxLogicI0_to_d2_real_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_12 = muxlogic i32 %d1_49"   --->   Operation 122 'muxlogic' 'muxLogicI1_to_d2_real_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_12 = fadd i32 %d0_29, i32 %d1_49" [FFT.cpp:432]   --->   Operation 123 'fadd' 'd2_real_12' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_12 = muxlogic i32 %d0_30"   --->   Operation 124 'muxlogic' 'muxLogicI0_to_d2_imag_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_12 = muxlogic i32 %d1_50"   --->   Operation 125 'muxlogic' 'muxLogicI1_to_d2_imag_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_12 = fadd i32 %d0_30, i32 %d1_50" [FFT.cpp:433]   --->   Operation 126 'fadd' 'd2_imag_12' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_12 = muxlogic i32 %d0_29"   --->   Operation 127 'muxlogic' 'muxLogicI0_to_d3_real_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_12 = muxlogic i32 %d1_49"   --->   Operation 128 'muxlogic' 'muxLogicI1_to_d3_real_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_12 = fsub i32 %d0_29, i32 %d1_49" [FFT.cpp:434]   --->   Operation 129 'fsub' 'd3_real_12' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_12 = muxlogic i32 %d0_30"   --->   Operation 130 'muxlogic' 'muxLogicI0_to_d3_imag_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_12 = muxlogic i32 %d1_50"   --->   Operation 131 'muxlogic' 'muxLogicI1_to_d3_imag_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_12 = fsub i32 %d0_30, i32 %d1_50" [FFT.cpp:435]   --->   Operation 132 'fsub' 'd3_imag_12' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 133 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:432]   --->   Operation 133 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_24, i32 %d1_44" [FFT.cpp:433]   --->   Operation 134 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:434]   --->   Operation 135 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_24, i32 %d1_44" [FFT.cpp:435]   --->   Operation 136 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_10 = fadd i32 %d0_25, i32 %d1_45" [FFT.cpp:432]   --->   Operation 137 'fadd' 'd2_real_10' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_10 = fadd i32 %d0_26, i32 %d1_46" [FFT.cpp:433]   --->   Operation 138 'fadd' 'd2_imag_10' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_10 = fsub i32 %d0_25, i32 %d1_45" [FFT.cpp:434]   --->   Operation 139 'fsub' 'd3_real_10' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_10 = fsub i32 %d0_26, i32 %d1_46" [FFT.cpp:435]   --->   Operation 140 'fsub' 'd3_imag_10' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_11 = fadd i32 %d0_27, i32 %d1_47" [FFT.cpp:432]   --->   Operation 141 'fadd' 'd2_real_11' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_11 = fadd i32 %d0_28, i32 %d1_48" [FFT.cpp:433]   --->   Operation 142 'fadd' 'd2_imag_11' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_11 = fsub i32 %d0_27, i32 %d1_47" [FFT.cpp:434]   --->   Operation 143 'fsub' 'd3_real_11' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_11 = fsub i32 %d0_28, i32 %d1_48" [FFT.cpp:435]   --->   Operation 144 'fsub' 'd3_imag_11' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_12 = fadd i32 %d0_29, i32 %d1_49" [FFT.cpp:432]   --->   Operation 145 'fadd' 'd2_real_12' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_12 = fadd i32 %d0_30, i32 %d1_50" [FFT.cpp:433]   --->   Operation 146 'fadd' 'd2_imag_12' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_12 = fsub i32 %d0_29, i32 %d1_49" [FFT.cpp:434]   --->   Operation 147 'fsub' 'd3_real_12' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_12 = fsub i32 %d0_30, i32 %d1_50" [FFT.cpp:435]   --->   Operation 148 'fsub' 'd3_imag_12' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 149 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:432]   --->   Operation 149 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_24, i32 %d1_44" [FFT.cpp:433]   --->   Operation 150 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:434]   --->   Operation 151 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_24, i32 %d1_44" [FFT.cpp:435]   --->   Operation 152 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_10 = fadd i32 %d0_25, i32 %d1_45" [FFT.cpp:432]   --->   Operation 153 'fadd' 'd2_real_10' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_10 = fadd i32 %d0_26, i32 %d1_46" [FFT.cpp:433]   --->   Operation 154 'fadd' 'd2_imag_10' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_10 = fsub i32 %d0_25, i32 %d1_45" [FFT.cpp:434]   --->   Operation 155 'fsub' 'd3_real_10' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_10 = fsub i32 %d0_26, i32 %d1_46" [FFT.cpp:435]   --->   Operation 156 'fsub' 'd3_imag_10' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_11 = fadd i32 %d0_27, i32 %d1_47" [FFT.cpp:432]   --->   Operation 157 'fadd' 'd2_real_11' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_11 = fadd i32 %d0_28, i32 %d1_48" [FFT.cpp:433]   --->   Operation 158 'fadd' 'd2_imag_11' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_11 = fsub i32 %d0_27, i32 %d1_47" [FFT.cpp:434]   --->   Operation 159 'fsub' 'd3_real_11' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_11 = fsub i32 %d0_28, i32 %d1_48" [FFT.cpp:435]   --->   Operation 160 'fsub' 'd3_imag_11' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_12 = fadd i32 %d0_29, i32 %d1_49" [FFT.cpp:432]   --->   Operation 161 'fadd' 'd2_real_12' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_12 = fadd i32 %d0_30, i32 %d1_50" [FFT.cpp:433]   --->   Operation 162 'fadd' 'd2_imag_12' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_12 = fsub i32 %d0_29, i32 %d1_49" [FFT.cpp:434]   --->   Operation 163 'fsub' 'd3_real_12' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_12 = fsub i32 %d0_30, i32 %d1_50" [FFT.cpp:435]   --->   Operation 164 'fsub' 'd3_imag_12' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.96>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73" [FFT.cpp:0]   --->   Operation 165 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln451 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT.cpp:451]   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln451 = specloopname void @_ssdm_op_SpecLoopName, void @empty_59" [FFT.cpp:451]   --->   Operation 167 'specloopname' 'specloopname_ln451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%specperformance_ln452 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:452]   --->   Operation 168 'specperformance' 'specperformance_ln452' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99" [FFT.cpp:431]   --->   Operation 169 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:432]   --->   Operation 170 'fadd' 'd2_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:425]   --->   Operation 171 'specfucore' 'specfucore_ln425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin2" [FFT.cpp:432]   --->   Operation 172 'specregionend' 'rend14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_98" [FFT.cpp:432]   --->   Operation 173 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_24, i32 %d1_44" [FFT.cpp:433]   --->   Operation 174 'fadd' 'd2_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:426]   --->   Operation 175 'specfucore' 'specfucore_ln426' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_98, i32 %rbegin4" [FFT.cpp:433]   --->   Operation 176 'specregionend' 'rend12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97" [FFT.cpp:433]   --->   Operation 177 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:434]   --->   Operation 178 'fsub' 'd3_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:427]   --->   Operation 179 'specfucore' 'specfucore_ln427' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin9" [FFT.cpp:434]   --->   Operation 180 'specregionend' 'rend10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [FFT.cpp:434]   --->   Operation 181 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_24, i32 %d1_44" [FFT.cpp:435]   --->   Operation 182 'fsub' 'd3_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:428]   --->   Operation 183 'specfucore' 'specfucore_ln428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin7" [FFT.cpp:435]   --->   Operation 184 'specregionend' 'rend8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [FFT.cpp:431]   --->   Operation 185 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_10 = fadd i32 %d0_25, i32 %d1_45" [FFT.cpp:432]   --->   Operation 186 'fadd' 'd2_real_10' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_10, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:425]   --->   Operation 187 'specfucore' 'specfucore_ln425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin5" [FFT.cpp:432]   --->   Operation 188 'specregionend' 'rend6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [FFT.cpp:432]   --->   Operation 189 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_10 = fadd i32 %d0_26, i32 %d1_46" [FFT.cpp:433]   --->   Operation 190 'fadd' 'd2_imag_10' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_10, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:426]   --->   Operation 191 'specfucore' 'specfucore_ln426' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin3" [FFT.cpp:433]   --->   Operation 192 'specregionend' 'rend4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96" [FFT.cpp:433]   --->   Operation 193 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_10 = fsub i32 %d0_25, i32 %d1_45" [FFT.cpp:434]   --->   Operation 194 'fsub' 'd3_real_10' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_10, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:427]   --->   Operation 195 'specfucore' 'specfucore_ln427' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin6" [FFT.cpp:434]   --->   Operation 196 'specregionend' 'rend30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [FFT.cpp:434]   --->   Operation 197 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_10 = fsub i32 %d0_26, i32 %d1_46" [FFT.cpp:435]   --->   Operation 198 'fsub' 'd3_imag_10' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_10, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:428]   --->   Operation 199 'specfucore' 'specfucore_ln428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin8" [FFT.cpp:435]   --->   Operation 200 'specregionend' 'rend28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [FFT.cpp:431]   --->   Operation 201 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_11 = fadd i32 %d0_27, i32 %d1_47" [FFT.cpp:432]   --->   Operation 202 'fadd' 'd2_real_11' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_11, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:425]   --->   Operation 203 'specfucore' 'specfucore_ln425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin10" [FFT.cpp:432]   --->   Operation 204 'specregionend' 'rend26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [FFT.cpp:432]   --->   Operation 205 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_11 = fadd i32 %d0_28, i32 %d1_48" [FFT.cpp:433]   --->   Operation 206 'fadd' 'd2_imag_11' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_11, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:426]   --->   Operation 207 'specfucore' 'specfucore_ln426' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin11" [FFT.cpp:433]   --->   Operation 208 'specregionend' 'rend24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [FFT.cpp:433]   --->   Operation 209 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_11 = fsub i32 %d0_27, i32 %d1_47" [FFT.cpp:434]   --->   Operation 210 'fsub' 'd3_real_11' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_11, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:427]   --->   Operation 211 'specfucore' 'specfucore_ln427' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin12" [FFT.cpp:434]   --->   Operation 212 'specregionend' 'rend22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65" [FFT.cpp:434]   --->   Operation 213 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_11 = fsub i32 %d0_28, i32 %d1_48" [FFT.cpp:435]   --->   Operation 214 'fsub' 'd3_imag_11' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_11, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:428]   --->   Operation 215 'specfucore' 'specfucore_ln428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin13" [FFT.cpp:435]   --->   Operation 216 'specregionend' 'rend20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [FFT.cpp:431]   --->   Operation 217 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_12 = fadd i32 %d0_29, i32 %d1_49" [FFT.cpp:432]   --->   Operation 218 'fadd' 'd2_real_12' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%specfucore_ln425 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_12, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:425]   --->   Operation 219 'specfucore' 'specfucore_ln425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin14" [FFT.cpp:432]   --->   Operation 220 'specregionend' 'rend18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [FFT.cpp:432]   --->   Operation 221 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_12 = fadd i32 %d0_30, i32 %d1_50" [FFT.cpp:433]   --->   Operation 222 'fadd' 'd2_imag_12' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%specfucore_ln426 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_12, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:426]   --->   Operation 223 'specfucore' 'specfucore_ln426' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin15" [FFT.cpp:433]   --->   Operation 224 'specregionend' 'rend16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [FFT.cpp:433]   --->   Operation 225 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_12 = fsub i32 %d0_29, i32 %d1_49" [FFT.cpp:434]   --->   Operation 226 'fsub' 'd3_real_12' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_12, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:427]   --->   Operation 227 'specfucore' 'specfucore_ln427' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin1" [FFT.cpp:434]   --->   Operation 228 'specregionend' 'rend2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [FFT.cpp:434]   --->   Operation 229 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_12 = fsub i32 %d0_30, i32 %d1_50" [FFT.cpp:435]   --->   Operation 230 'fsub' 'd3_imag_12' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_12, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:428]   --->   Operation 231 'specfucore' 'specfucore_ln428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin" [FFT.cpp:435]   --->   Operation 232 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln466 = bitcast i32 %d2_real" [FFT.cpp:466]   --->   Operation 233 'bitcast' 'bitcast_ln466' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln466_1 = bitcast i32 %d2_imag" [FFT.cpp:466]   --->   Operation 234 'bitcast' 'bitcast_ln466_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln466_2 = bitcast i32 %d3_real" [FFT.cpp:466]   --->   Operation 235 'bitcast' 'bitcast_ln466_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln466_3 = bitcast i32 %d3_imag" [FFT.cpp:466]   --->   Operation 236 'bitcast' 'bitcast_ln466_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln466_4 = bitcast i32 %d2_real_10" [FFT.cpp:466]   --->   Operation 237 'bitcast' 'bitcast_ln466_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln466_5 = bitcast i32 %d2_imag_10" [FFT.cpp:466]   --->   Operation 238 'bitcast' 'bitcast_ln466_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln466_6 = bitcast i32 %d3_real_10" [FFT.cpp:466]   --->   Operation 239 'bitcast' 'bitcast_ln466_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln466_7 = bitcast i32 %d3_imag_10" [FFT.cpp:466]   --->   Operation 240 'bitcast' 'bitcast_ln466_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln466_8 = bitcast i32 %d2_real_11" [FFT.cpp:466]   --->   Operation 241 'bitcast' 'bitcast_ln466_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln466_9 = bitcast i32 %d2_imag_11" [FFT.cpp:466]   --->   Operation 242 'bitcast' 'bitcast_ln466_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln466_10 = bitcast i32 %d3_real_11" [FFT.cpp:466]   --->   Operation 243 'bitcast' 'bitcast_ln466_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%bitcast_ln466_11 = bitcast i32 %d3_imag_11" [FFT.cpp:466]   --->   Operation 244 'bitcast' 'bitcast_ln466_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln466_12 = bitcast i32 %d2_real_12" [FFT.cpp:466]   --->   Operation 245 'bitcast' 'bitcast_ln466_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln466_13 = bitcast i32 %d2_imag_12" [FFT.cpp:466]   --->   Operation 246 'bitcast' 'bitcast_ln466_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln466_14 = bitcast i32 %d3_real_12" [FFT.cpp:466]   --->   Operation 247 'bitcast' 'bitcast_ln466_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%bitcast_ln466_15 = bitcast i32 %d3_imag_12" [FFT.cpp:466]   --->   Operation 248 'bitcast' 'bitcast_ln466_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%or_ln466_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln466_15, i32 %bitcast_ln466_14, i32 %bitcast_ln466_13, i32 %bitcast_ln466_12, i32 %bitcast_ln466_11, i32 %bitcast_ln466_10, i32 %bitcast_ln466_9, i32 %bitcast_ln466_8, i32 %bitcast_ln466_7, i32 %bitcast_ln466_6, i32 %bitcast_ln466_5, i32 %bitcast_ln466_4, i32 %bitcast_ln466_3, i32 %bitcast_ln466_2, i32 %bitcast_ln466_1, i32 %bitcast_ln466" [FFT.cpp:466]   --->   Operation 249 'bitconcatenate' 'or_ln466_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln466 = muxlogic i512 %or_ln466_s"   --->   Operation 250 'muxlogic' 'muxLogicFIFOData_to_write_ln466' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 251 [1/1] ( I:0.89ns O:0.89ns )   --->   "%write_ln466 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %data_s1_stream_vector, i512 %or_ln466_s" [FFT.cpp:466]   --->   Operation 251 'write' 'write_ln466' <Predicate = true> <Delay = 0.89> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 252 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 252 'ret' 'ret_ln0' <Predicate = (icmp_ln451)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.568ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicFIFOCE_to_reverse_in_stream_vector_read') [16]  (0.000 ns)
	fifo read operation ('reverse_in_stream_vector_read', FFT.cpp:456) on port 'reverse_in_stream_vector' (FFT.cpp:456) [17]  (0.892 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_d2_real') [51]  (0.789 ns)

 <State 2>: 2.566ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_d2_real') [51]  (0.000 ns)
	'fadd' operation 32 bit ('d2_real', FFT.cpp:432) [53]  (2.566 ns)

 <State 3>: 2.566ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:432) [53]  (2.566 ns)

 <State 4>: 2.566ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:432) [53]  (2.566 ns)

 <State 5>: 0.962ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:432) [53]  (0.070 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln466') [163]  (0.000 ns)
	fifo write operation ('write_ln466', FFT.cpp:466) on port 'data_s1_stream_vector' (FFT.cpp:466) [164]  (0.892 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
