#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x135795980 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x135787ef0 .scope module, "tb_e2e_simple" "tb_e2e_simple" 3 2;
 .timescale -9 -12;
P_0x135758ea0 .param/l "ARRAY_SIZE" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x135758ee0 .param/l "CLK" 0 3 3, +C4<00000000000000000000000000001010>;
P_0x135758f20 .param/l "OP_HALT" 1 3 55, C4<11111111>;
P_0x135758f60 .param/l "OP_TENSOR" 1 3 54, C4<00000001>;
P_0x135758fa0 .param/l "SRAM_WIDTH" 0 3 5, +C4<00000000000000000000000100000000>;
v0x60000028c1b0_0 .net "axi_araddr", 39 0, L_0x600001bddb20;  1 drivers
v0x60000028c240_0 .net "axi_arlen", 7 0, L_0x600001bddb90;  1 drivers
v0x60000028c2d0_0 .var "axi_arready", 0 0;
v0x60000028c360_0 .net "axi_arvalid", 0 0, L_0x600001bddc70;  1 drivers
v0x60000028c3f0_0 .net "axi_awaddr", 39 0, L_0x600001bdd880;  1 drivers
v0x60000028c480_0 .net "axi_awlen", 7 0, L_0x600001bdd8f0;  1 drivers
v0x60000028c510_0 .var "axi_awready", 0 0;
v0x60000028c5a0_0 .net "axi_awvalid", 0 0, L_0x600001bdd960;  1 drivers
L_0x128052968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000028c630_0 .net "axi_bready", 0 0, L_0x128052968;  1 drivers
v0x60000028c6c0_0 .var "axi_bresp", 1 0;
v0x60000028c750_0 .var "axi_bvalid", 0 0;
v0x60000028c7e0_0 .var "axi_rdata", 255 0;
v0x60000028c870_0 .var "axi_rlast", 0 0;
v0x60000028c900_0 .net "axi_rready", 0 0, L_0x600001bddce0;  1 drivers
v0x60000028c990_0 .var "axi_rvalid", 0 0;
v0x60000028ca20_0 .net "axi_wdata", 255 0, L_0x600001bdd9d0;  1 drivers
v0x60000028cab0_0 .net "axi_wlast", 0 0, L_0x600001bdda40;  1 drivers
v0x60000028cb40_0 .var "axi_wready", 0 0;
v0x60000028cbd0_0 .net "axi_wvalid", 0 0, L_0x600001bddab0;  1 drivers
v0x60000028cc60_0 .var "clk", 0 0;
v0x60000028ccf0_0 .var "global_sync_in", 0 0;
v0x60000028cd80_0 .var/i "i", 31 0;
v0x60000028ce10_0 .var "noc_rx_addr", 19 0;
v0x60000028cea0_0 .var "noc_rx_data", 255 0;
v0x60000028cf30_0 .var "noc_rx_is_instr", 0 0;
v0x60000028cfc0_0 .net "noc_rx_ready", 0 0, L_0x6000001caf80;  1 drivers
v0x60000028d050_0 .var "noc_rx_valid", 0 0;
L_0x1280529f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000028d0e0_0 .net "noc_tx_addr", 19 0, L_0x1280529f8;  1 drivers
L_0x1280529b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000028d170_0 .net "noc_tx_data", 255 0, L_0x1280529b0;  1 drivers
v0x60000028d200_0 .var "noc_tx_ready", 0 0;
L_0x128052a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000028d290_0 .net "noc_tx_valid", 0 0, L_0x128052a40;  1 drivers
v0x60000028d320_0 .var "row0", 255 0;
v0x60000028d3b0_0 .var "row1", 255 0;
v0x60000028d440_0 .var "row2", 255 0;
v0x60000028d4d0_0 .var "row3", 255 0;
v0x60000028d560_0 .var "rst_n", 0 0;
v0x60000028d5f0_0 .var "sync_grant", 0 0;
v0x60000028d680_0 .net "sync_request", 0 0, L_0x600001bd19d0;  1 drivers
v0x60000028d710_0 .net "tpc_busy", 0 0, L_0x600001bd1b90;  1 drivers
v0x60000028d7a0_0 .net "tpc_done", 0 0, L_0x600001bd1a40;  1 drivers
v0x60000028d830_0 .net "tpc_error", 0 0, L_0x600001bd1960;  1 drivers
v0x60000028d8c0_0 .var "tpc_start", 0 0;
v0x60000028d950_0 .var "tpc_start_pc", 19 0;
E_0x60000259f400 .event negedge, v0x6000002e5cb0_0;
S_0x135782d00 .scope module, "dut" "tensor_processing_cluster" 3 38, 4 15 0, S_0x135787ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x13600e000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x13600e040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x13600e080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x13600e0c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x13600e100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x13600e140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x13600e180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x13600e1c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x13600e200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x13600e240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x13600e280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x13600e2c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x13600e300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x13600e340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x13600e380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x13600e3c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x13600e400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600001bd2990 .functor BUFZ 1, v0x6000002818c0_0, C4<0>, C4<0>, C4<0>;
L_0x600001bdd180 .functor OR 1, L_0x6000001cfca0, L_0x6000001cfe80, C4<0>, C4<0>;
L_0x600001bdd1f0 .functor AND 1, L_0x600001bdd110, L_0x600001bdd180, C4<1>, C4<1>;
L_0x600001bdd260 .functor BUFZ 1, v0x600000282910_0, C4<0>, C4<0>, C4<0>;
L_0x600001bdd2d0 .functor BUFZ 1, v0x600000282400_0, C4<0>, C4<0>, C4<0>;
L_0x600001bddea0 .functor AND 1, v0x60000028d050_0, L_0x6000001caf80, C4<1>, C4<1>;
L_0x600001bddf10 .functor AND 1, L_0x600001bddea0, L_0x6000001cb020, C4<1>, C4<1>;
v0x600000287840_0 .net *"_ivl_24", 19 0, L_0x6000001cf5c0;  1 drivers
L_0x128052530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000002878d0_0 .net *"_ivl_27", 3 0, L_0x128052530;  1 drivers
v0x600000287960_0 .net *"_ivl_28", 19 0, L_0x6000001cf660;  1 drivers
L_0x128052578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002879f0_0 .net *"_ivl_31", 14 0, L_0x128052578;  1 drivers
L_0x1280525c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000287a80_0 .net/2u *"_ivl_34", 2 0, L_0x1280525c0;  1 drivers
v0x600000287b10_0 .net *"_ivl_38", 19 0, L_0x6000001cf840;  1 drivers
L_0x128052608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000287ba0_0 .net *"_ivl_41", 3 0, L_0x128052608;  1 drivers
v0x600000287c30_0 .net *"_ivl_42", 19 0, L_0x6000001cf8e0;  1 drivers
L_0x128052650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000287cc0_0 .net *"_ivl_45", 3 0, L_0x128052650;  1 drivers
L_0x128052698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000287d50_0 .net/2u *"_ivl_48", 2 0, L_0x128052698;  1 drivers
v0x600000287de0_0 .net *"_ivl_52", 19 0, L_0x6000001cfac0;  1 drivers
L_0x1280526e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000287e70_0 .net *"_ivl_55", 3 0, L_0x1280526e0;  1 drivers
v0x600000287f00_0 .net *"_ivl_56", 19 0, L_0x6000001cfb60;  1 drivers
L_0x128052728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000280000_0 .net *"_ivl_59", 3 0, L_0x128052728;  1 drivers
L_0x128052770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600000280090_0 .net *"_ivl_63", 127 0, L_0x128052770;  1 drivers
v0x600000280120_0 .net *"_ivl_65", 127 0, L_0x6000001cfd40;  1 drivers
L_0x1280527b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002801b0_0 .net/2u *"_ivl_68", 2 0, L_0x1280527b8;  1 drivers
v0x600000280240_0 .net *"_ivl_70", 0 0, L_0x6000001cfca0;  1 drivers
L_0x128052800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000002802d0_0 .net/2u *"_ivl_72", 2 0, L_0x128052800;  1 drivers
v0x600000280360_0 .net *"_ivl_74", 0 0, L_0x6000001cfe80;  1 drivers
v0x6000002803f0_0 .net *"_ivl_77", 0 0, L_0x600001bdd180;  1 drivers
v0x600000280480_0 .net *"_ivl_87", 0 0, L_0x600001bddea0;  1 drivers
v0x600000280510_0 .net *"_ivl_89", 0 0, L_0x6000001cb020;  1 drivers
v0x6000002805a0_0 .var "act_data_d", 31 0;
v0x600000280630_0 .var "act_valid_d", 0 0;
v0x6000002806c0_0 .var "act_valid_d2", 0 0;
v0x600000280750_0 .net "axi_araddr", 39 0, L_0x600001bddb20;  alias, 1 drivers
v0x6000002807e0_0 .net "axi_arlen", 7 0, L_0x600001bddb90;  alias, 1 drivers
v0x600000280870_0 .net "axi_arready", 0 0, v0x60000028c2d0_0;  1 drivers
v0x600000280900_0 .net "axi_arvalid", 0 0, L_0x600001bddc70;  alias, 1 drivers
v0x600000280990_0 .net "axi_awaddr", 39 0, L_0x600001bdd880;  alias, 1 drivers
v0x600000280a20_0 .net "axi_awlen", 7 0, L_0x600001bdd8f0;  alias, 1 drivers
v0x600000280ab0_0 .net "axi_awready", 0 0, v0x60000028c510_0;  1 drivers
v0x600000280b40_0 .net "axi_awvalid", 0 0, L_0x600001bdd960;  alias, 1 drivers
v0x600000280bd0_0 .net "axi_bready", 0 0, L_0x128052968;  alias, 1 drivers
v0x600000280c60_0 .net "axi_bresp", 1 0, v0x60000028c6c0_0;  1 drivers
v0x600000280cf0_0 .net "axi_bvalid", 0 0, v0x60000028c750_0;  1 drivers
v0x600000280d80_0 .net "axi_rdata", 255 0, v0x60000028c7e0_0;  1 drivers
v0x600000280e10_0 .net "axi_rlast", 0 0, v0x60000028c870_0;  1 drivers
v0x600000280ea0_0 .net "axi_rready", 0 0, L_0x600001bddce0;  alias, 1 drivers
v0x600000280f30_0 .net "axi_rvalid", 0 0, v0x60000028c990_0;  1 drivers
v0x600000280fc0_0 .net "axi_wdata", 255 0, L_0x600001bdd9d0;  alias, 1 drivers
v0x600000281050_0 .net "axi_wlast", 0 0, L_0x600001bdda40;  alias, 1 drivers
v0x6000002810e0_0 .net "axi_wready", 0 0, v0x60000028cb40_0;  1 drivers
v0x600000281170_0 .net "axi_wvalid", 0 0, L_0x600001bddab0;  alias, 1 drivers
v0x600000281200_0 .net "clk", 0 0, v0x60000028cc60_0;  1 drivers
v0x600000281290_0 .net "dma_lcp_done", 0 0, L_0x600001bdd650;  1 drivers
v0x600000281320_0 .net "dma_lcp_ready", 0 0, L_0x6000001ca080;  1 drivers
v0x6000002813b0_0 .net "dma_sram_addr", 19 0, v0x6000002e6760_0;  1 drivers
v0x600000281440_0 .net "dma_sram_rdata", 255 0, L_0x600001bdde30;  1 drivers
v0x6000002814d0_0 .net "dma_sram_re", 0 0, L_0x600001bdd810;  1 drivers
v0x600000281560_0 .net "dma_sram_ready", 0 0, L_0x6000001caee0;  1 drivers
v0x6000002815f0_0 .net "dma_sram_wdata", 255 0, L_0x600001bdd730;  1 drivers
v0x600000281680_0 .net "dma_sram_we", 0 0, L_0x600001bdd7a0;  1 drivers
v0x600000281710_0 .net "global_sync_in", 0 0, v0x60000028ccf0_0;  1 drivers
v0x6000002817a0 .array "instr_mem", 4095 0, 127 0;
v0x600000281830_0 .var "instr_rdata_reg", 127 0;
v0x6000002818c0_0 .var "instr_valid_reg", 0 0;
v0x600000281950_0 .net "lcp_dma_cmd", 127 0, v0x6000002e0240_0;  1 drivers
v0x6000002819e0_0 .net "lcp_dma_valid", 0 0, L_0x600001bd1c70;  1 drivers
v0x600000281a70_0 .net "lcp_imem_addr", 19 0, L_0x600001bd2760;  1 drivers
v0x600000281b00_0 .net "lcp_imem_data", 127 0, v0x600000281830_0;  1 drivers
v0x600000281b90_0 .net "lcp_imem_re", 0 0, L_0x600001bd27d0;  1 drivers
v0x600000281c20_0 .net "lcp_imem_valid", 0 0, L_0x600001bd2990;  1 drivers
v0x600000281cb0_0 .net "lcp_mxu_cmd", 127 0, v0x6000002e0f30_0;  1 drivers
v0x600000281d40_0 .net "lcp_mxu_valid", 0 0, L_0x600001bd1f80;  1 drivers
v0x600000281dd0_0 .net "lcp_vpu_cmd", 127 0, v0x6000002e1b00_0;  1 drivers
v0x600000281e60_0 .net "lcp_vpu_valid", 0 0, L_0x600001bd1d50;  1 drivers
v0x600000281ef0_0 .net "mxu_a_addr", 19 0, L_0x6000001cf980;  1 drivers
v0x600000281f80_0 .net "mxu_a_rdata", 255 0, L_0x600001bddd50;  1 drivers
v0x600000282010_0 .net "mxu_a_re", 0 0, L_0x6000001cfa20;  1 drivers
v0x6000002820a0_0 .net "mxu_a_ready", 0 0, L_0x6000001cada0;  1 drivers
v0x600000282130_0 .net "mxu_cfg_k", 15 0, L_0x6000001c1900;  1 drivers
v0x6000002821c0_0 .net "mxu_cfg_m", 15 0, L_0x6000001c17c0;  1 drivers
v0x600000282250_0 .net "mxu_cfg_n", 15 0, L_0x6000001c1860;  1 drivers
v0x6000002822e0_0 .var "mxu_col_cnt", 4 0;
v0x600000282370_0 .var "mxu_cycle_cnt", 15 0;
v0x600000282400_0 .var "mxu_done_reg", 0 0;
v0x600000282490_0 .net "mxu_dst_addr", 15 0, L_0x6000001c15e0;  1 drivers
v0x600000282520_0 .net "mxu_lcp_done", 0 0, L_0x600001bdd2d0;  1 drivers
v0x6000002825b0_0 .net "mxu_lcp_ready", 0 0, L_0x600001bdd260;  1 drivers
v0x600000282640_0 .net "mxu_o_addr", 19 0, L_0x6000001cfc00;  1 drivers
v0x6000002826d0_0 .net "mxu_o_ready", 0 0, L_0x6000001cae40;  1 drivers
v0x600000282760_0 .net "mxu_o_wdata", 255 0, L_0x6000001cfde0;  1 drivers
v0x6000002827f0_0 .net "mxu_o_we", 0 0, L_0x600001bdd1f0;  1 drivers
v0x600000282880_0 .var "mxu_out_cnt", 15 0;
v0x600000282910_0 .var "mxu_ready_reg", 0 0;
v0x6000002829a0_0 .net "mxu_src0_addr", 15 0, L_0x6000001c1680;  1 drivers
v0x600000282a30_0 .net "mxu_src1_addr", 15 0, L_0x6000001c1720;  1 drivers
v0x600000282ac0_0 .var "mxu_start_array", 0 0;
v0x600000282b50_0 .var "mxu_start_array_d", 0 0;
v0x600000282be0_0 .var "mxu_state", 2 0;
v0x600000282c70_0 .net "mxu_subop", 7 0, L_0x6000001c1540;  1 drivers
v0x600000282d00_0 .net "mxu_w_addr", 19 0, L_0x6000001cf700;  1 drivers
v0x600000282d90_0 .net "mxu_w_rdata", 255 0, v0x600000285200_0;  1 drivers
v0x600000282e20_0 .net "mxu_w_re", 0 0, L_0x6000001cf7a0;  1 drivers
v0x600000282eb0_0 .net "mxu_w_ready", 0 0, L_0x6000001cac60;  1 drivers
v0x600000282f40_0 .net "noc_data_write", 0 0, L_0x600001bddf10;  1 drivers
v0x600000282fd0_0 .net "noc_rx_addr", 19 0, v0x60000028ce10_0;  1 drivers
v0x600000283060_0 .net "noc_rx_data", 255 0, v0x60000028cea0_0;  1 drivers
v0x6000002830f0_0 .net "noc_rx_is_instr", 0 0, v0x60000028cf30_0;  1 drivers
v0x600000283180_0 .net "noc_rx_ready", 0 0, L_0x6000001caf80;  alias, 1 drivers
v0x600000283210_0 .net "noc_rx_valid", 0 0, v0x60000028d050_0;  1 drivers
v0x6000002832a0_0 .net "noc_tx_addr", 19 0, L_0x1280529f8;  alias, 1 drivers
v0x600000283330_0 .net "noc_tx_data", 255 0, L_0x1280529b0;  alias, 1 drivers
v0x6000002833c0_0 .net "noc_tx_ready", 0 0, v0x60000028d200_0;  1 drivers
v0x600000283450_0 .net "noc_tx_valid", 0 0, L_0x128052a40;  alias, 1 drivers
v0x6000002834e0_0 .net "rst_n", 0 0, v0x60000028d560_0;  1 drivers
v0x600000283570_0 .net "sync_grant", 0 0, v0x60000028d5f0_0;  1 drivers
v0x600000283600_0 .net "sync_request", 0 0, L_0x600001bd19d0;  alias, 1 drivers
v0x600000283690_0 .net "systolic_busy", 0 0, L_0x600001bdd030;  1 drivers
v0x600000283720_0 .net "systolic_done", 0 0, L_0x6000001cf0c0;  1 drivers
v0x6000002837b0_0 .net "systolic_result", 127 0, L_0x6000001cec60;  1 drivers
v0x600000283840_0 .net "systolic_result_valid", 0 0, L_0x600001bdd110;  1 drivers
v0x6000002838d0_0 .net "tpc_busy", 0 0, L_0x600001bd1b90;  alias, 1 drivers
v0x600000283960_0 .net "tpc_done", 0 0, L_0x600001bd1a40;  alias, 1 drivers
v0x6000002839f0_0 .net "tpc_error", 0 0, L_0x600001bd1960;  alias, 1 drivers
v0x600000283a80_0 .net "tpc_start", 0 0, v0x60000028d8c0_0;  1 drivers
v0x600000283b10_0 .net "tpc_start_pc", 19 0, v0x60000028d950_0;  1 drivers
v0x600000283ba0_0 .net "vpu_lcp_done", 0 0, L_0x600001bdd420;  1 drivers
v0x600000283c30_0 .net "vpu_lcp_ready", 0 0, L_0x6000001c9a40;  1 drivers
v0x600000283cc0_0 .net "vpu_sram_addr", 19 0, v0x600000286e20_0;  1 drivers
v0x600000283d50_0 .net "vpu_sram_rdata", 255 0, L_0x600001bdddc0;  1 drivers
v0x600000283de0_0 .net "vpu_sram_re", 0 0, L_0x600001bdd5e0;  1 drivers
v0x600000283e70_0 .net "vpu_sram_ready", 0 0, L_0x6000001cad00;  1 drivers
v0x600000283f00_0 .net "vpu_sram_wdata", 255 0, L_0x600001bdd500;  1 drivers
v0x60000028c000_0 .net "vpu_sram_we", 0 0, L_0x600001bdd570;  1 drivers
v0x60000028c090_0 .var "weight_load_col_d", 1 0;
v0x60000028c120_0 .var "weight_load_en_d", 0 0;
L_0x6000001c1540 .part v0x6000002e0f30_0, 112, 8;
L_0x6000001c15e0 .part v0x6000002e0f30_0, 96, 16;
L_0x6000001c1680 .part v0x6000002e0f30_0, 80, 16;
L_0x6000001c1720 .part v0x6000002e0f30_0, 64, 16;
L_0x6000001c17c0 .part v0x6000002e0f30_0, 48, 16;
L_0x6000001c1860 .part v0x6000002e0f30_0, 32, 16;
L_0x6000001c1900 .part v0x6000002e0f30_0, 16, 16;
L_0x6000001cf520 .part v0x600000285200_0, 0, 32;
L_0x6000001cf5c0 .concat [ 16 4 0 0], L_0x6000001c1720, L_0x128052530;
L_0x6000001cf660 .concat [ 5 15 0 0], v0x6000002822e0_0, L_0x128052578;
L_0x6000001cf700 .arith/sum 20, L_0x6000001cf5c0, L_0x6000001cf660;
L_0x6000001cf7a0 .cmp/eq 3, v0x600000282be0_0, L_0x1280525c0;
L_0x6000001cf840 .concat [ 16 4 0 0], L_0x6000001c1680, L_0x128052608;
L_0x6000001cf8e0 .concat [ 16 4 0 0], v0x600000282370_0, L_0x128052650;
L_0x6000001cf980 .arith/sum 20, L_0x6000001cf840, L_0x6000001cf8e0;
L_0x6000001cfa20 .cmp/eq 3, v0x600000282be0_0, L_0x128052698;
L_0x6000001cfac0 .concat [ 16 4 0 0], L_0x6000001c15e0, L_0x1280526e0;
L_0x6000001cfb60 .concat [ 16 4 0 0], v0x600000282880_0, L_0x128052728;
L_0x6000001cfc00 .arith/sum 20, L_0x6000001cfac0, L_0x6000001cfb60;
L_0x6000001cfd40 .part L_0x6000001cec60, 0, 128;
L_0x6000001cfde0 .concat [ 128 128 0 0], L_0x6000001cfd40, L_0x128052770;
L_0x6000001cfca0 .cmp/eq 3, v0x600000282be0_0, L_0x1280527b8;
L_0x6000001cfe80 .cmp/eq 3, v0x600000282be0_0, L_0x128052800;
L_0x6000001caf80 .reduce/nor L_0x600001bd1b90;
L_0x6000001cb020 .reduce/nor v0x60000028cf30_0;
S_0x135758a60 .scope module, "dma_inst" "dma_engine" 4 431, 5 16 0, S_0x135782d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x136015400 .param/l "DATA_WIDTH" 0 5 19, +C4<00000000000000000000000100000000>;
P_0x136015440 .param/l "DMA_COPY" 1 5 103, C4<00000011>;
P_0x136015480 .param/l "DMA_LOAD" 1 5 101, C4<00000001>;
P_0x1360154c0 .param/l "DMA_STORE" 1 5 102, C4<00000010>;
P_0x136015500 .param/l "EXT_ADDR_W" 0 5 17, +C4<00000000000000000000000000101000>;
P_0x136015540 .param/l "INT_ADDR_W" 0 5 18, +C4<00000000000000000000000000010100>;
P_0x136015580 .param/l "MAX_BURST" 0 5 20, +C4<00000000000000000000000000010000>;
P_0x1360155c0 .param/l "S_DECODE" 1 5 110, C4<0001>;
P_0x136015600 .param/l "S_DONE" 1 5 119, C4<1010>;
P_0x136015640 .param/l "S_IDLE" 1 5 109, C4<0000>;
P_0x136015680 .param/l "S_LOAD_ADDR" 1 5 111, C4<0010>;
P_0x1360156c0 .param/l "S_LOAD_DATA" 1 5 112, C4<0011>;
P_0x136015700 .param/l "S_LOAD_WRITE" 1 5 113, C4<0100>;
P_0x136015740 .param/l "S_NEXT_ROW" 1 5 118, C4<1001>;
P_0x136015780 .param/l "S_STORE_ADDR" 1 5 115, C4<0110>;
P_0x1360157c0 .param/l "S_STORE_DATA" 1 5 116, C4<0111>;
P_0x136015800 .param/l "S_STORE_READ" 1 5 114, C4<0101>;
P_0x136015840 .param/l "S_STORE_RESP" 1 5 117, C4<1000>;
L_0x600001bdd650 .functor BUFZ 1, v0x6000002e6250_0, C4<0>, C4<0>, C4<0>;
L_0x600001bdd730 .functor BUFZ 256, v0x6000002e6ac0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001bdd7a0 .functor BUFZ 1, v0x6000002e6be0_0, C4<0>, C4<0>, C4<0>;
L_0x600001bdd810 .functor BUFZ 1, v0x6000002e6910_0, C4<0>, C4<0>, C4<0>;
L_0x600001bdd880 .functor BUFZ 40, v0x6000002e4ea0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600001bdd8f0 .functor BUFZ 8, v0x6000002e4fc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001bdd960 .functor BUFZ 1, v0x6000002e5170_0, C4<0>, C4<0>, C4<0>;
L_0x600001bdd9d0 .functor BUFZ 256, v0x6000002e5710_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001bdda40 .functor BUFZ 1, v0x6000002e5830_0, C4<0>, C4<0>, C4<0>;
L_0x600001bddab0 .functor BUFZ 1, v0x6000002e59e0_0, C4<0>, C4<0>, C4<0>;
L_0x600001bddb20 .functor BUFZ 40, v0x6000002e4ab0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600001bddb90 .functor BUFZ 8, v0x6000002e4bd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001bddc70 .functor BUFZ 1, v0x6000002e4d80_0, C4<0>, C4<0>, C4<0>;
L_0x600001bddce0 .functor BUFZ 1, v0x6000002e5560_0, C4<0>, C4<0>, C4<0>;
L_0x128052920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000002e4990_0 .net/2u *"_ivl_18", 3 0, L_0x128052920;  1 drivers
v0x6000002e4a20_0 .net "axi_araddr", 39 0, L_0x600001bddb20;  alias, 1 drivers
v0x6000002e4ab0_0 .var "axi_araddr_reg", 39 0;
v0x6000002e4b40_0 .net "axi_arlen", 7 0, L_0x600001bddb90;  alias, 1 drivers
v0x6000002e4bd0_0 .var "axi_arlen_reg", 7 0;
v0x6000002e4c60_0 .net "axi_arready", 0 0, v0x60000028c2d0_0;  alias, 1 drivers
v0x6000002e4cf0_0 .net "axi_arvalid", 0 0, L_0x600001bddc70;  alias, 1 drivers
v0x6000002e4d80_0 .var "axi_arvalid_reg", 0 0;
v0x6000002e4e10_0 .net "axi_awaddr", 39 0, L_0x600001bdd880;  alias, 1 drivers
v0x6000002e4ea0_0 .var "axi_awaddr_reg", 39 0;
v0x6000002e4f30_0 .net "axi_awlen", 7 0, L_0x600001bdd8f0;  alias, 1 drivers
v0x6000002e4fc0_0 .var "axi_awlen_reg", 7 0;
v0x6000002e5050_0 .net "axi_awready", 0 0, v0x60000028c510_0;  alias, 1 drivers
v0x6000002e50e0_0 .net "axi_awvalid", 0 0, L_0x600001bdd960;  alias, 1 drivers
v0x6000002e5170_0 .var "axi_awvalid_reg", 0 0;
v0x6000002e5200_0 .net "axi_bready", 0 0, L_0x128052968;  alias, 1 drivers
v0x6000002e5290_0 .net "axi_bresp", 1 0, v0x60000028c6c0_0;  alias, 1 drivers
v0x6000002e5320_0 .net "axi_bvalid", 0 0, v0x60000028c750_0;  alias, 1 drivers
v0x6000002e53b0_0 .net "axi_rdata", 255 0, v0x60000028c7e0_0;  alias, 1 drivers
v0x6000002e5440_0 .net "axi_rlast", 0 0, v0x60000028c870_0;  alias, 1 drivers
v0x6000002e54d0_0 .net "axi_rready", 0 0, L_0x600001bddce0;  alias, 1 drivers
v0x6000002e5560_0 .var "axi_rready_reg", 0 0;
v0x6000002e55f0_0 .net "axi_rvalid", 0 0, v0x60000028c990_0;  alias, 1 drivers
v0x6000002e5680_0 .net "axi_wdata", 255 0, L_0x600001bdd9d0;  alias, 1 drivers
v0x6000002e5710_0 .var "axi_wdata_reg", 255 0;
v0x6000002e57a0_0 .net "axi_wlast", 0 0, L_0x600001bdda40;  alias, 1 drivers
v0x6000002e5830_0 .var "axi_wlast_reg", 0 0;
v0x6000002e58c0_0 .net "axi_wready", 0 0, v0x60000028cb40_0;  alias, 1 drivers
v0x6000002e5950_0 .net "axi_wvalid", 0 0, L_0x600001bddab0;  alias, 1 drivers
v0x6000002e59e0_0 .var "axi_wvalid_reg", 0 0;
v0x6000002e5a70_0 .var "burst_count", 7 0;
v0x6000002e5b00_0 .var "burst_len", 7 0;
v0x6000002e5b90_0 .net "cfg_cols", 11 0, L_0x6000001c9d60;  1 drivers
v0x6000002e5c20_0 .net "cfg_rows", 11 0, L_0x6000001c9cc0;  1 drivers
v0x6000002e5cb0_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002e5d40_0 .net "cmd", 127 0, v0x6000002e0240_0;  alias, 1 drivers
v0x6000002e5dd0_0 .net "cmd_done", 0 0, L_0x600001bdd650;  alias, 1 drivers
v0x6000002e5e60_0 .net "cmd_ready", 0 0, L_0x6000001ca080;  alias, 1 drivers
v0x6000002e5ef0_0 .var "cmd_reg", 127 0;
v0x6000002e5f80_0 .net "cmd_valid", 0 0, L_0x600001bd1c70;  alias, 1 drivers
v0x6000002e6010_0 .var "col_count", 11 0;
v0x6000002e60a0_0 .var "data_buf", 255 0;
v0x6000002e6130_0 .net "do_transpose", 0 0, L_0x6000001c9f40;  1 drivers
v0x6000002e61c0_0 .net "do_zero_pad", 0 0, L_0x6000001c9fe0;  1 drivers
v0x6000002e6250_0 .var "done_reg", 0 0;
v0x6000002e62e0_0 .net "dst_stride", 11 0, L_0x6000001c9ea0;  1 drivers
v0x6000002e6370_0 .net "ext_addr", 39 0, L_0x6000001c9b80;  1 drivers
v0x6000002e6400_0 .var "ext_ptr", 39 0;
v0x6000002e6490_0 .net "int_addr", 19 0, L_0x6000001c9c20;  1 drivers
v0x6000002e6520_0 .var "int_ptr", 19 0;
v0x6000002e65b0_0 .var "row_count", 11 0;
v0x6000002e6640_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002e66d0_0 .net "sram_addr", 19 0, v0x6000002e6760_0;  alias, 1 drivers
v0x6000002e6760_0 .var "sram_addr_reg", 19 0;
v0x6000002e67f0_0 .net "sram_rdata", 255 0, L_0x600001bdde30;  alias, 1 drivers
v0x6000002e6880_0 .net "sram_re", 0 0, L_0x600001bdd810;  alias, 1 drivers
v0x6000002e6910_0 .var "sram_re_reg", 0 0;
v0x6000002e69a0_0 .net "sram_ready", 0 0, L_0x6000001caee0;  alias, 1 drivers
v0x6000002e6a30_0 .net "sram_wdata", 255 0, L_0x600001bdd730;  alias, 1 drivers
v0x6000002e6ac0_0 .var "sram_wdata_reg", 255 0;
v0x6000002e6b50_0 .net "sram_we", 0 0, L_0x600001bdd7a0;  alias, 1 drivers
v0x6000002e6be0_0 .var "sram_we_reg", 0 0;
v0x6000002e6c70_0 .net "src_stride", 11 0, L_0x6000001c9e00;  1 drivers
v0x6000002e6d00_0 .var "state", 3 0;
v0x6000002e6d90_0 .net "subop", 7 0, L_0x6000001c9ae0;  1 drivers
E_0x60000259fd00/0 .event negedge, v0x6000002e6640_0;
E_0x60000259fd00/1 .event posedge, v0x6000002e5cb0_0;
E_0x60000259fd00 .event/or E_0x60000259fd00/0, E_0x60000259fd00/1;
L_0x6000001c9ae0 .part v0x6000002e0240_0, 112, 8;
L_0x6000001c9b80 .part v0x6000002e0240_0, 72, 40;
L_0x6000001c9c20 .part v0x6000002e0240_0, 52, 20;
L_0x6000001c9cc0 .part v0x6000002e0240_0, 40, 12;
L_0x6000001c9d60 .part v0x6000002e0240_0, 28, 12;
L_0x6000001c9e00 .part v0x6000002e0240_0, 16, 12;
L_0x6000001c9ea0 .part v0x6000002e0240_0, 4, 12;
L_0x6000001c9f40 .part v0x6000002e0240_0, 0, 1;
L_0x6000001c9fe0 .part v0x6000002e0240_0, 1, 1;
L_0x6000001ca080 .cmp/eq 4, v0x6000002e6d00_0, L_0x128052920;
S_0x135758620 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x135782d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x136016000 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x136016040 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x136016080 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x1360160c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x136016100 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x136016140 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x136016180 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x1360161c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x136016200 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x136016240 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x136016280 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x1360162c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x136016300 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x136016340 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x136016380 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x1360163c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x136016400 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x136016440 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x136016480 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1360164c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x136016500 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x136016540 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x136016580 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1360165c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x136016600 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x136016640 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x136016680 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600001bd2a70 .functor AND 1, L_0x6000001c0b40, L_0x6000001c0c80, C4<1>, C4<1>;
L_0x600001bd26f0 .functor AND 1, L_0x600001bd2a70, L_0x6000001c0820, C4<1>, C4<1>;
L_0x600001bd2760 .functor BUFZ 20, v0x6000002e0870_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600001bd27d0 .functor BUFZ 1, v0x6000002e0a20_0, C4<0>, C4<0>, C4<0>;
L_0x600001bd1f80 .functor BUFZ 1, v0x6000002e1170_0, C4<0>, C4<0>, C4<0>;
L_0x600001bd1d50 .functor BUFZ 1, v0x6000002e1d40_0, C4<0>, C4<0>, C4<0>;
L_0x600001bd1c70 .functor BUFZ 1, v0x6000002e0480_0, C4<0>, C4<0>, C4<0>;
L_0x600001bd1b20 .functor AND 1, L_0x6000001c12c0, L_0x6000001c1360, C4<1>, C4<1>;
L_0x600001bd1b90 .functor AND 1, L_0x600001bd1b20, L_0x6000001c1400, C4<1>, C4<1>;
L_0x600001bd1a40 .functor BUFZ 1, v0x6000002e05a0_0, C4<0>, C4<0>, C4<0>;
L_0x600001bd1960 .functor BUFZ 1, v0x6000002e06c0_0, C4<0>, C4<0>, C4<0>;
L_0x600001bd19d0 .functor BUFZ 1, v0x6000002e1950_0, C4<0>, C4<0>, C4<0>;
L_0x128050010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002e6eb0_0 .net *"_ivl_11", 23 0, L_0x128050010;  1 drivers
L_0x128050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002e6f40_0 .net/2u *"_ivl_12", 31 0, L_0x128050058;  1 drivers
v0x6000002e6fd0_0 .net *"_ivl_14", 0 0, L_0x6000001c0b40;  1 drivers
v0x6000002e7060_0 .net *"_ivl_16", 31 0, L_0x6000001c0be0;  1 drivers
L_0x1280500a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002e70f0_0 .net *"_ivl_19", 23 0, L_0x1280500a0;  1 drivers
L_0x1280500e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002e7180_0 .net/2u *"_ivl_20", 31 0, L_0x1280500e8;  1 drivers
v0x6000002e7210_0 .net *"_ivl_22", 0 0, L_0x6000001c0c80;  1 drivers
v0x6000002e72a0_0 .net *"_ivl_25", 0 0, L_0x600001bd2a70;  1 drivers
v0x6000002e7330_0 .net *"_ivl_26", 31 0, L_0x6000001c0d20;  1 drivers
L_0x128050130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002e73c0_0 .net *"_ivl_29", 23 0, L_0x128050130;  1 drivers
L_0x128050178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002e7450_0 .net/2u *"_ivl_30", 31 0, L_0x128050178;  1 drivers
v0x6000002e74e0_0 .net *"_ivl_32", 0 0, L_0x6000001c0820;  1 drivers
v0x6000002e7570_0 .net *"_ivl_36", 31 0, L_0x6000001c0640;  1 drivers
L_0x1280501c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002e7600_0 .net *"_ivl_39", 23 0, L_0x1280501c0;  1 drivers
L_0x128050208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002e7690_0 .net/2u *"_ivl_40", 31 0, L_0x128050208;  1 drivers
v0x6000002e7720_0 .net *"_ivl_44", 31 0, L_0x6000001c05a0;  1 drivers
L_0x128050250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002e77b0_0 .net *"_ivl_47", 23 0, L_0x128050250;  1 drivers
L_0x128050298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002e7840_0 .net/2u *"_ivl_48", 31 0, L_0x128050298;  1 drivers
v0x6000002e78d0_0 .net *"_ivl_52", 31 0, L_0x6000001c1180;  1 drivers
L_0x1280502e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002e7960_0 .net *"_ivl_55", 23 0, L_0x1280502e0;  1 drivers
L_0x128050328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002e79f0_0 .net/2u *"_ivl_56", 31 0, L_0x128050328;  1 drivers
L_0x128050370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000002e7a80_0 .net/2u *"_ivl_76", 3 0, L_0x128050370;  1 drivers
v0x6000002e7b10_0 .net *"_ivl_78", 0 0, L_0x6000001c12c0;  1 drivers
v0x6000002e7ba0_0 .net *"_ivl_8", 31 0, L_0x6000001c0aa0;  1 drivers
L_0x1280503b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000002e7c30_0 .net/2u *"_ivl_80", 3 0, L_0x1280503b8;  1 drivers
v0x6000002e7cc0_0 .net *"_ivl_82", 0 0, L_0x6000001c1360;  1 drivers
v0x6000002e7d50_0 .net *"_ivl_85", 0 0, L_0x600001bd1b20;  1 drivers
L_0x128050400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000002e7de0_0 .net/2u *"_ivl_86", 3 0, L_0x128050400;  1 drivers
v0x6000002e7e70_0 .net *"_ivl_88", 0 0, L_0x6000001c1400;  1 drivers
v0x6000002e7f00_0 .net "all_done", 0 0, L_0x600001bd26f0;  1 drivers
v0x6000002ddf80_0 .net "busy", 0 0, L_0x600001bd1b90;  alias, 1 drivers
v0x6000002ddef0_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002e0000_0 .var "decoded_opcode", 7 0;
v0x6000002e0090_0 .var "decoded_subop", 7 0;
v0x6000002e0120_0 .net "dma_clear", 0 0, L_0x6000001c1220;  1 drivers
v0x6000002e01b0_0 .net "dma_cmd", 127 0, v0x6000002e0240_0;  alias, 1 drivers
v0x6000002e0240_0 .var "dma_cmd_reg", 127 0;
v0x6000002e02d0_0 .net "dma_done", 0 0, L_0x600001bdd650;  alias, 1 drivers
v0x6000002e0360_0 .net "dma_ready", 0 0, L_0x6000001ca080;  alias, 1 drivers
v0x6000002e03f0_0 .net "dma_valid", 0 0, L_0x600001bd1c70;  alias, 1 drivers
v0x6000002e0480_0 .var "dma_valid_reg", 0 0;
v0x6000002e0510_0 .net "done", 0 0, L_0x600001bd1a40;  alias, 1 drivers
v0x6000002e05a0_0 .var "done_reg", 0 0;
v0x6000002e0630_0 .net "error", 0 0, L_0x600001bd1960;  alias, 1 drivers
v0x6000002e06c0_0 .var "error_reg", 0 0;
v0x6000002e0750_0 .net "global_sync_in", 0 0, v0x60000028ccf0_0;  alias, 1 drivers
v0x6000002e07e0_0 .net "imem_addr", 19 0, L_0x600001bd2760;  alias, 1 drivers
v0x6000002e0870_0 .var "imem_addr_reg", 19 0;
v0x6000002e0900_0 .net "imem_data", 127 0, v0x600000281830_0;  alias, 1 drivers
v0x6000002e0990_0 .net "imem_re", 0 0, L_0x600001bd27d0;  alias, 1 drivers
v0x6000002e0a20_0 .var "imem_re_reg", 0 0;
v0x6000002e0ab0_0 .net "imem_valid", 0 0, L_0x600001bd2990;  alias, 1 drivers
v0x6000002e0b40_0 .var "instr_reg", 127 0;
v0x6000002e0bd0_0 .net "loop_count", 15 0, L_0x6000001c0960;  1 drivers
v0x6000002e0c60 .array "loop_counter", 3 0, 15 0;
v0x6000002e0cf0_0 .var "loop_sp", 1 0;
v0x6000002e0d80 .array "loop_start_addr", 3 0, 19 0;
v0x6000002e0e10_0 .net "mxu_clear", 0 0, L_0x6000001c0500;  1 drivers
v0x6000002e0ea0_0 .net "mxu_cmd", 127 0, v0x6000002e0f30_0;  alias, 1 drivers
v0x6000002e0f30_0 .var "mxu_cmd_reg", 127 0;
v0x6000002e0fc0_0 .net "mxu_done", 0 0, L_0x600001bdd2d0;  alias, 1 drivers
v0x6000002e1050_0 .net "mxu_ready", 0 0, L_0x600001bdd260;  alias, 1 drivers
v0x6000002e10e0_0 .net "mxu_valid", 0 0, L_0x600001bd1f80;  alias, 1 drivers
v0x6000002e1170_0 .var "mxu_valid_reg", 0 0;
v0x6000002e1200_0 .net "opcode", 7 0, L_0x6000001c0f00;  1 drivers
v0x6000002e1290_0 .var "pc", 19 0;
v0x6000002e1320_0 .var "pending_dma", 7 0;
v0x6000002e13b0_0 .var "pending_mxu", 7 0;
v0x6000002e1440_0 .var "pending_vpu", 7 0;
v0x6000002e14d0_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002e1560_0 .net "start", 0 0, v0x60000028d8c0_0;  alias, 1 drivers
v0x6000002e15f0_0 .net "start_pc", 19 0, v0x60000028d950_0;  alias, 1 drivers
v0x6000002e1680_0 .var "state", 3 0;
v0x6000002e1710_0 .net "subop", 7 0, L_0x6000001c1040;  1 drivers
v0x6000002e17a0_0 .net "sync_grant", 0 0, v0x60000028d5f0_0;  alias, 1 drivers
v0x6000002e1830_0 .net "sync_mask", 7 0, L_0x6000001c0a00;  1 drivers
v0x6000002e18c0_0 .net "sync_request", 0 0, L_0x600001bd19d0;  alias, 1 drivers
v0x6000002e1950_0 .var "sync_request_reg", 0 0;
v0x6000002e19e0_0 .net "vpu_clear", 0 0, L_0x6000001c10e0;  1 drivers
v0x6000002e1a70_0 .net "vpu_cmd", 127 0, v0x6000002e1b00_0;  alias, 1 drivers
v0x6000002e1b00_0 .var "vpu_cmd_reg", 127 0;
v0x6000002e1b90_0 .net "vpu_done", 0 0, L_0x600001bdd420;  alias, 1 drivers
v0x6000002e1c20_0 .net "vpu_ready", 0 0, L_0x6000001c9a40;  alias, 1 drivers
v0x6000002e1cb0_0 .net "vpu_valid", 0 0, L_0x600001bd1d50;  alias, 1 drivers
v0x6000002e1d40_0 .var "vpu_valid_reg", 0 0;
L_0x6000001c0f00 .part v0x600000281830_0, 120, 8;
L_0x6000001c1040 .part v0x600000281830_0, 112, 8;
L_0x6000001c0960 .part v0x600000281830_0, 32, 16;
L_0x6000001c0a00 .part v0x600000281830_0, 104, 8;
L_0x6000001c0aa0 .concat [ 8 24 0 0], v0x6000002e13b0_0, L_0x128050010;
L_0x6000001c0b40 .cmp/eq 32, L_0x6000001c0aa0, L_0x128050058;
L_0x6000001c0be0 .concat [ 8 24 0 0], v0x6000002e1440_0, L_0x1280500a0;
L_0x6000001c0c80 .cmp/eq 32, L_0x6000001c0be0, L_0x1280500e8;
L_0x6000001c0d20 .concat [ 8 24 0 0], v0x6000002e1320_0, L_0x128050130;
L_0x6000001c0820 .cmp/eq 32, L_0x6000001c0d20, L_0x128050178;
L_0x6000001c0640 .concat [ 8 24 0 0], v0x6000002e13b0_0, L_0x1280501c0;
L_0x6000001c0500 .cmp/eq 32, L_0x6000001c0640, L_0x128050208;
L_0x6000001c05a0 .concat [ 8 24 0 0], v0x6000002e1440_0, L_0x128050250;
L_0x6000001c10e0 .cmp/eq 32, L_0x6000001c05a0, L_0x128050298;
L_0x6000001c1180 .concat [ 8 24 0 0], v0x6000002e1320_0, L_0x1280502e0;
L_0x6000001c1220 .cmp/eq 32, L_0x6000001c1180, L_0x128050328;
L_0x6000001c12c0 .cmp/ne 4, v0x6000002e1680_0, L_0x128050370;
L_0x6000001c1360 .cmp/ne 4, v0x6000002e1680_0, L_0x1280503b8;
L_0x6000001c1400 .cmp/ne 4, v0x6000002e1680_0, L_0x128050400;
S_0x13577e4b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x135758620;
 .timescale 0 0;
v0x6000002e6e20_0 .var/i "i", 31 0;
S_0x13577be60 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x135782d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x135779810 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x135779850 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x135779890 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x1357798d0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x135779910 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x135779950 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x135779990 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x1357799d0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600001bdce00 .functor OR 1, L_0x6000001ced00, L_0x6000001ceda0, C4<0>, C4<0>;
L_0x600001bdce70 .functor AND 1, L_0x6000001cee40, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bdcee0 .functor AND 1, L_0x600001bdce70, L_0x6000001ceee0, C4<1>, C4<1>;
L_0x600001bdcf50 .functor OR 1, L_0x600001bdce00, L_0x600001bdcee0, C4<0>, C4<0>;
L_0x600001bdcfc0 .functor BUFZ 1, L_0x600001bdcf50, C4<0>, C4<0>, C4<0>;
L_0x600001bdd030 .functor AND 1, L_0x6000001cef80, L_0x6000001cf020, C4<1>, C4<1>;
L_0x600001bdd0a0 .functor AND 1, L_0x6000001cf200, L_0x6000001cf2a0, C4<1>, C4<1>;
L_0x600001bdd110 .functor AND 1, L_0x600001bdd0a0, L_0x6000001cf480, C4<1>, C4<1>;
v0x6000002f8630_0 .net *"_ivl_101", 0 0, L_0x6000001cf480;  1 drivers
L_0x128052188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002f86c0_0 .net/2u *"_ivl_37", 2 0, L_0x128052188;  1 drivers
v0x6000002f8750_0 .net *"_ivl_39", 0 0, L_0x6000001ced00;  1 drivers
L_0x1280521d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000002f87e0_0 .net/2u *"_ivl_41", 2 0, L_0x1280521d0;  1 drivers
v0x6000002f8870_0 .net *"_ivl_43", 0 0, L_0x6000001ceda0;  1 drivers
v0x6000002f8900_0 .net *"_ivl_46", 0 0, L_0x600001bdce00;  1 drivers
L_0x128052218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002f8990_0 .net/2u *"_ivl_47", 2 0, L_0x128052218;  1 drivers
v0x6000002f8a20_0 .net *"_ivl_49", 0 0, L_0x6000001cee40;  1 drivers
v0x6000002f8ab0_0 .net *"_ivl_52", 0 0, L_0x600001bdce70;  1 drivers
v0x6000002f8b40_0 .net *"_ivl_54", 0 0, L_0x6000001ceee0;  1 drivers
v0x6000002f8bd0_0 .net *"_ivl_56", 0 0, L_0x600001bdcee0;  1 drivers
L_0x128052260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002f8c60_0 .net/2u *"_ivl_61", 2 0, L_0x128052260;  1 drivers
v0x6000002f8cf0_0 .net *"_ivl_63", 0 0, L_0x6000001cef80;  1 drivers
L_0x1280522a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000002f8d80_0 .net/2u *"_ivl_65", 2 0, L_0x1280522a8;  1 drivers
v0x6000002f8e10_0 .net *"_ivl_67", 0 0, L_0x6000001cf020;  1 drivers
L_0x1280522f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000002f8ea0_0 .net/2u *"_ivl_71", 2 0, L_0x1280522f0;  1 drivers
L_0x128052338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002f8f30_0 .net/2u *"_ivl_75", 2 0, L_0x128052338;  1 drivers
L_0x1280523c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000002f8fc0_0 .net/2u *"_ivl_81", 2 0, L_0x1280523c8;  1 drivers
v0x6000002f9050_0 .net *"_ivl_83", 0 0, L_0x6000001cf200;  1 drivers
v0x6000002f90e0_0 .net *"_ivl_85", 0 0, L_0x6000001cf2a0;  1 drivers
v0x6000002f9170_0 .net *"_ivl_88", 0 0, L_0x600001bdd0a0;  1 drivers
v0x6000002f9200_0 .net *"_ivl_89", 31 0, L_0x6000001cf340;  1 drivers
L_0x128052410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f9290_0 .net *"_ivl_92", 15 0, L_0x128052410;  1 drivers
L_0x128052a88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000002f9320_0 .net *"_ivl_93", 31 0, L_0x128052a88;  1 drivers
L_0x128052458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000002f93b0_0 .net/2u *"_ivl_97", 31 0, L_0x128052458;  1 drivers
v0x6000002f9440_0 .net *"_ivl_99", 31 0, L_0x6000001cf3e0;  1 drivers
v0x6000002f94d0_0 .net "act_data", 31 0, v0x6000002805a0_0;  1 drivers
v0x6000002f9560 .array "act_h", 19 0;
v0x6000002f9560_0 .net v0x6000002f9560 0, 7 0, L_0x600001bd1810; 1 drivers
v0x6000002f9560_1 .net v0x6000002f9560 1, 7 0, v0x6000002e2eb0_0; 1 drivers
v0x6000002f9560_2 .net v0x6000002f9560 2, 7 0, v0x6000002ec480_0; 1 drivers
v0x6000002f9560_3 .net v0x6000002f9560 3, 7 0, v0x6000002ed9e0_0; 1 drivers
v0x6000002f9560_4 .net v0x6000002f9560 4, 7 0, v0x6000002eef40_0; 1 drivers
v0x6000002f9560_5 .net v0x6000002f9560 5, 7 0, L_0x600001bd16c0; 1 drivers
v0x6000002f9560_6 .net v0x6000002f9560 6, 7 0, v0x6000002e8510_0; 1 drivers
v0x6000002f9560_7 .net v0x6000002f9560 7, 7 0, v0x6000002e9a70_0; 1 drivers
v0x6000002f9560_8 .net v0x6000002f9560 8, 7 0, v0x6000002eafd0_0; 1 drivers
v0x6000002f9560_9 .net v0x6000002f9560 9, 7 0, v0x6000002f45a0_0; 1 drivers
v0x6000002f9560_10 .net v0x6000002f9560 10, 7 0, L_0x600001bd1730; 1 drivers
v0x6000002f9560_11 .net v0x6000002f9560 11, 7 0, v0x6000002f5b00_0; 1 drivers
v0x6000002f9560_12 .net v0x6000002f9560 12, 7 0, v0x6000002f7060_0; 1 drivers
v0x6000002f9560_13 .net v0x6000002f9560 13, 7 0, v0x6000002f0630_0; 1 drivers
v0x6000002f9560_14 .net v0x6000002f9560 14, 7 0, v0x6000002f1b90_0; 1 drivers
v0x6000002f9560_15 .net v0x6000002f9560 15, 7 0, L_0x600001bd15e0; 1 drivers
v0x6000002f9560_16 .net v0x6000002f9560 16, 7 0, v0x6000002f30f0_0; 1 drivers
v0x6000002f9560_17 .net v0x6000002f9560 17, 7 0, v0x6000002fc6c0_0; 1 drivers
v0x6000002f9560_18 .net v0x6000002f9560 18, 7 0, v0x6000002fdc20_0; 1 drivers
v0x6000002f9560_19 .net v0x6000002f9560 19, 7 0, v0x6000002ff180_0; 1 drivers
v0x6000002f95f0_0 .net "act_ready", 0 0, L_0x6000001cf160;  1 drivers
v0x6000002f9680_0 .net "act_valid", 0 0, v0x6000002806c0_0;  1 drivers
v0x6000002f9710_0 .net "busy", 0 0, L_0x600001bdd030;  alias, 1 drivers
v0x6000002f97a0_0 .net "cfg_k_tiles", 15 0, L_0x6000001c1900;  alias, 1 drivers
L_0x1280524a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000002f9830_0 .net "clear_acc", 0 0, L_0x1280524a0;  1 drivers
v0x6000002f98c0_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002f9950_0 .var "cycle_count", 15 0;
v0x6000002f99e0_0 .var "cycle_count_next", 15 0;
v0x6000002e1dd0_5 .array/port v0x6000002e1dd0, 5;
v0x6000002f9a70 .array "deskew_output", 3 0;
v0x6000002f9a70_0 .net v0x6000002f9a70 0, 31 0, v0x6000002e1dd0_5; 1 drivers
v0x6000002e1ef0_3 .array/port v0x6000002e1ef0, 3;
v0x6000002f9a70_1 .net v0x6000002f9a70 1, 31 0, v0x6000002e1ef0_3; 1 drivers
v0x6000002e2010_1 .array/port v0x6000002e2010, 1;
v0x6000002f9a70_2 .net v0x6000002f9a70 2, 31 0, v0x6000002e2010_1; 1 drivers
v0x6000002f9a70_3 .net v0x6000002f9a70 3, 31 0, L_0x600001bdcbd0; 1 drivers
v0x6000002f9b00_0 .net "done", 0 0, L_0x6000001cf0c0;  alias, 1 drivers
L_0x128052380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000002f9b90_0 .net "drain_delay", 15 0, L_0x128052380;  1 drivers
v0x6000002f9c20_0 .net "pe_enable", 0 0, L_0x600001bdcf50;  1 drivers
v0x6000002f9cb0 .array "psum_bottom", 3 0;
v0x6000002f9cb0_0 .net v0x6000002f9cb0 0, 31 0, L_0x600001bdc8c0; 1 drivers
v0x6000002f9cb0_1 .net v0x6000002f9cb0 1, 31 0, L_0x600001bdc9a0; 1 drivers
v0x6000002f9cb0_2 .net v0x6000002f9cb0 2, 31 0, L_0x600001bdca80; 1 drivers
v0x6000002f9cb0_3 .net v0x6000002f9cb0 3, 31 0, L_0x600001bdcb60; 1 drivers
L_0x128050568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f9d40 .array "psum_v", 19 0;
v0x6000002f9d40_0 .net v0x6000002f9d40 0, 31 0, L_0x128050568; 1 drivers
L_0x1280505b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f9d40_1 .net v0x6000002f9d40 1, 31 0, L_0x1280505b0; 1 drivers
L_0x1280505f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f9d40_2 .net v0x6000002f9d40 2, 31 0, L_0x1280505f8; 1 drivers
L_0x128050640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f9d40_3 .net v0x6000002f9d40 3, 31 0, L_0x128050640; 1 drivers
v0x6000002f9d40_4 .net v0x6000002f9d40 4, 31 0, v0x6000002e33c0_0; 1 drivers
v0x6000002f9d40_5 .net v0x6000002f9d40 5, 31 0, v0x6000002ec990_0; 1 drivers
v0x6000002f9d40_6 .net v0x6000002f9d40 6, 31 0, v0x6000002edef0_0; 1 drivers
v0x6000002f9d40_7 .net v0x6000002f9d40 7, 31 0, v0x6000002ef450_0; 1 drivers
v0x6000002f9d40_8 .net v0x6000002f9d40 8, 31 0, v0x6000002e8a20_0; 1 drivers
v0x6000002f9d40_9 .net v0x6000002f9d40 9, 31 0, v0x6000002e9f80_0; 1 drivers
v0x6000002f9d40_10 .net v0x6000002f9d40 10, 31 0, v0x6000002eb4e0_0; 1 drivers
v0x6000002f9d40_11 .net v0x6000002f9d40 11, 31 0, v0x6000002f4ab0_0; 1 drivers
v0x6000002f9d40_12 .net v0x6000002f9d40 12, 31 0, v0x6000002f6010_0; 1 drivers
v0x6000002f9d40_13 .net v0x6000002f9d40 13, 31 0, v0x6000002f7570_0; 1 drivers
v0x6000002f9d40_14 .net v0x6000002f9d40 14, 31 0, v0x6000002f0b40_0; 1 drivers
v0x6000002f9d40_15 .net v0x6000002f9d40 15, 31 0, v0x6000002f20a0_0; 1 drivers
v0x6000002f9d40_16 .net v0x6000002f9d40 16, 31 0, v0x6000002f3600_0; 1 drivers
v0x6000002f9d40_17 .net v0x6000002f9d40 17, 31 0, v0x6000002fcbd0_0; 1 drivers
v0x6000002f9d40_18 .net v0x6000002f9d40 18, 31 0, v0x6000002fe130_0; 1 drivers
v0x6000002f9d40_19 .net v0x6000002f9d40 19, 31 0, v0x6000002ff690_0; 1 drivers
v0x6000002f9dd0_0 .net "result_data", 127 0, L_0x6000001cec60;  alias, 1 drivers
L_0x1280524e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000002f9e60_0 .net "result_ready", 0 0, L_0x1280524e8;  1 drivers
v0x6000002f9ef0_0 .net "result_valid", 0 0, L_0x600001bdd110;  alias, 1 drivers
v0x6000002f9f80_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002fa010_0 .net "skew_enable", 0 0, L_0x600001bdcfc0;  1 drivers
v0x6000002fa0a0 .array "skew_input", 3 0;
v0x6000002fa0a0_0 .net v0x6000002fa0a0 0, 7 0, L_0x6000001c1a40; 1 drivers
v0x6000002fa0a0_1 .net v0x6000002fa0a0 1, 7 0, L_0x6000001c1b80; 1 drivers
v0x6000002fa0a0_2 .net v0x6000002fa0a0 2, 7 0, L_0x6000001c1cc0; 1 drivers
v0x6000002fa0a0_3 .net v0x6000002fa0a0 3, 7 0, L_0x6000001c1e00; 1 drivers
v0x6000002fa130 .array "skew_output", 3 0;
v0x6000002fa130_0 .net v0x6000002fa130 0, 7 0, v0x6000002e2130_0; 1 drivers
v0x6000002fa130_1 .net v0x6000002fa130 1, 7 0, v0x6000002e2400_0; 1 drivers
v0x6000002fa130_2 .net v0x6000002fa130 2, 7 0, v0x6000002e26d0_0; 1 drivers
v0x6000002fa130_3 .net v0x6000002fa130 3, 7 0, v0x6000002e29a0_0; 1 drivers
v0x6000002fa1c0_0 .net "start", 0 0, v0x600000282b50_0;  1 drivers
v0x6000002fa250_0 .var "state", 2 0;
v0x6000002fa2e0_0 .var "state_next", 2 0;
v0x6000002fa370_0 .net "weight_load_col", 1 0, v0x60000028c090_0;  1 drivers
v0x6000002fa400_0 .net "weight_load_data", 31 0, L_0x6000001cf520;  1 drivers
v0x6000002fa490_0 .net "weight_load_en", 0 0, v0x60000028c120_0;  1 drivers
E_0x600002598480/0 .event anyedge, v0x6000002fa250_0, v0x6000002f9950_0, v0x6000002fa1c0_0, v0x6000002fa490_0;
E_0x600002598480/1 .event anyedge, v0x6000002f97a0_0, v0x6000002f9b90_0;
E_0x600002598480 .event/or E_0x600002598480/0, E_0x600002598480/1;
L_0x6000001c19a0 .part v0x6000002805a0_0, 0, 8;
L_0x128050448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000001c1a40 .functor MUXZ 8, L_0x128050448, L_0x6000001c19a0, v0x6000002806c0_0, C4<>;
L_0x6000001c1ae0 .part v0x6000002805a0_0, 8, 8;
L_0x128050490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000001c1b80 .functor MUXZ 8, L_0x128050490, L_0x6000001c1ae0, v0x6000002806c0_0, C4<>;
L_0x6000001c1c20 .part v0x6000002805a0_0, 16, 8;
L_0x1280504d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000001c1cc0 .functor MUXZ 8, L_0x1280504d8, L_0x6000001c1c20, v0x6000002806c0_0, C4<>;
L_0x6000001c1d60 .part v0x6000002805a0_0, 24, 8;
L_0x128050520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000001c1e00 .functor MUXZ 8, L_0x128050520, L_0x6000001c1d60, v0x6000002806c0_0, C4<>;
L_0x6000001c1fe0 .part L_0x6000001cf520, 0, 8;
L_0x6000001c2800 .part L_0x6000001cf520, 0, 8;
L_0x6000001c3020 .part L_0x6000001cf520, 0, 8;
L_0x6000001c3840 .part L_0x6000001cf520, 0, 8;
L_0x6000001c7a20 .part L_0x6000001cf520, 8, 8;
L_0x6000001c73e0 .part L_0x6000001cf520, 8, 8;
L_0x6000001c6c60 .part L_0x6000001cf520, 8, 8;
L_0x6000001c5d60 .part L_0x6000001cf520, 8, 8;
L_0x6000001c5680 .part L_0x6000001cf520, 16, 8;
L_0x6000001c4d20 .part L_0x6000001cf520, 16, 8;
L_0x6000001c6300 .part L_0x6000001cf520, 16, 8;
L_0x6000001cc500 .part L_0x6000001cf520, 16, 8;
L_0x6000001ccd20 .part L_0x6000001cf520, 24, 8;
L_0x6000001cd540 .part L_0x6000001cf520, 24, 8;
L_0x6000001cdd60 .part L_0x6000001cf520, 24, 8;
L_0x6000001ce580 .part L_0x6000001cf520, 24, 8;
L_0x6000001cec60 .concat8 [ 32 32 32 32], L_0x600001bdcc40, L_0x600001bdccb0, L_0x600001bdcd20, L_0x600001bdcd90;
L_0x6000001ced00 .cmp/eq 3, v0x6000002fa250_0, L_0x128052188;
L_0x6000001ceda0 .cmp/eq 3, v0x6000002fa250_0, L_0x1280521d0;
L_0x6000001cee40 .cmp/eq 3, v0x6000002fa250_0, L_0x128052218;
L_0x6000001ceee0 .reduce/nor v0x60000028c120_0;
L_0x6000001cef80 .cmp/ne 3, v0x6000002fa250_0, L_0x128052260;
L_0x6000001cf020 .cmp/ne 3, v0x6000002fa250_0, L_0x1280522a8;
L_0x6000001cf0c0 .cmp/eq 3, v0x6000002fa250_0, L_0x1280522f0;
L_0x6000001cf160 .cmp/eq 3, v0x6000002fa250_0, L_0x128052338;
L_0x6000001cf200 .cmp/eq 3, v0x6000002fa250_0, L_0x1280523c8;
L_0x6000001cf2a0 .cmp/ge 16, v0x6000002f9950_0, L_0x128052380;
L_0x6000001cf340 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x128052410;
L_0x6000001cf3e0 .arith/sum 32, L_0x128052a88, L_0x128052458;
L_0x6000001cf480 .cmp/gt 32, L_0x6000001cf3e0, L_0x6000001cf340;
S_0x135774b70 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x13577be60;
 .timescale 0 0;
P_0x600001ed9980 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600001ed99c0 .param/l "col" 1 7 248, +C4<00>;
L_0x600001bdc8c0 .functor BUFZ 32, v0x6000002f3600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x135772520 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x135774b70;
 .timescale 0 0;
v0x6000002e1dd0 .array "delay_stages", 5 0, 31 0;
v0x6000002e1e60_0 .var/i "i", 31 0;
S_0x13576fed0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x13577be60;
 .timescale 0 0;
P_0x600001ed9a00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600001ed9a40 .param/l "col" 1 7 248, +C4<01>;
L_0x600001bdc9a0 .functor BUFZ 32, v0x6000002fcbd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13576d880 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13576fed0;
 .timescale 0 0;
v0x6000002e1ef0 .array "delay_stages", 3 0, 31 0;
v0x6000002e1f80_0 .var/i "i", 31 0;
S_0x13576b230 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x13577be60;
 .timescale 0 0;
P_0x600001ed9a80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600001ed9ac0 .param/l "col" 1 7 248, +C4<010>;
L_0x600001bdca80 .functor BUFZ 32, v0x6000002fe130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x135768be0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13576b230;
 .timescale 0 0;
v0x6000002e2010 .array "delay_stages", 1 0, 31 0;
v0x6000002e20a0_0 .var/i "i", 31 0;
S_0x135766590 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x13577be60;
 .timescale 0 0;
P_0x600001ed9b00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600001ed9b40 .param/l "col" 1 7 248, +C4<011>;
L_0x600001bdcb60 .functor BUFZ 32, v0x6000002ff690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x135763f40 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x135766590;
 .timescale 0 0;
L_0x600001bdcbd0 .functor BUFZ 32, L_0x600001bdcb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1357618f0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002598700 .param/l "row" 1 7 142, +C4<00>;
v0x6000002e21c0_0 .net *"_ivl_1", 7 0, L_0x6000001c19a0;  1 drivers
v0x6000002e2250_0 .net/2u *"_ivl_2", 7 0, L_0x128050448;  1 drivers
S_0x13575f2a0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x1357618f0;
 .timescale 0 0;
v0x6000002e2130_0 .var "out_reg", 7 0;
S_0x13575cc50 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002598780 .param/l "row" 1 7 142, +C4<01>;
v0x6000002e2490_0 .net *"_ivl_1", 7 0, L_0x6000001c1ae0;  1 drivers
v0x6000002e2520_0 .net/2u *"_ivl_2", 7 0, L_0x128050490;  1 drivers
S_0x13575a600 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13575cc50;
 .timescale 0 0;
v0x6000002e22e0 .array "delay_stages", 0 0, 7 0;
v0x6000002e2370_0 .var/i "i", 31 0;
v0x6000002e2400_0 .var "out_reg", 7 0;
S_0x13570eae0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002598800 .param/l "row" 1 7 142, +C4<010>;
v0x6000002e2760_0 .net *"_ivl_1", 7 0, L_0x6000001c1c20;  1 drivers
v0x6000002e27f0_0 .net/2u *"_ivl_2", 7 0, L_0x1280504d8;  1 drivers
S_0x13570ec50 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13570eae0;
 .timescale 0 0;
v0x6000002e25b0 .array "delay_stages", 1 0, 7 0;
v0x6000002e2640_0 .var/i "i", 31 0;
v0x6000002e26d0_0 .var "out_reg", 7 0;
S_0x135707e90 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002598880 .param/l "row" 1 7 142, +C4<011>;
v0x6000002e2a30_0 .net *"_ivl_1", 7 0, L_0x6000001c1d60;  1 drivers
v0x6000002e2ac0_0 .net/2u *"_ivl_2", 7 0, L_0x128050520;  1 drivers
S_0x135708000 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x135707e90;
 .timescale 0 0;
v0x6000002e2880 .array "delay_stages", 2 0, 7 0;
v0x6000002e2910_0 .var/i "i", 31 0;
v0x6000002e29a0_0 .var "out_reg", 7 0;
S_0x13570a2f0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x13577be60;
 .timescale 0 0;
P_0x6000025986c0 .param/l "row" 1 7 213, +C4<00>;
S_0x13570a460 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13570a2f0;
 .timescale 0 0;
P_0x600002598940 .param/l "col" 1 7 214, +C4<00>;
L_0x600001bd1650 .functor AND 1, v0x60000028c120_0, L_0x6000001c1f40, C4<1>, C4<1>;
L_0x600001bd1500 .functor AND 1, L_0x6000001c2120, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bd1570 .functor OR 1, L_0x6000001c2080, L_0x600001bd1500, C4<0>, C4<0>;
L_0x600001bd1420 .functor AND 1, L_0x1280524a0, L_0x600001bd1570, C4<1>, C4<1>;
L_0x600001bd1490 .functor AND 1, L_0x600001bd1420, L_0x6000001c2260, C4<1>, C4<1>;
v0x6000002e3690_0 .net *"_ivl_0", 2 0, L_0x6000001c1ea0;  1 drivers
L_0x128050718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002e3720_0 .net/2u *"_ivl_11", 2 0, L_0x128050718;  1 drivers
v0x6000002e37b0_0 .net *"_ivl_13", 0 0, L_0x6000001c2080;  1 drivers
L_0x128050760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002e3840_0 .net/2u *"_ivl_15", 2 0, L_0x128050760;  1 drivers
v0x6000002e38d0_0 .net *"_ivl_17", 0 0, L_0x6000001c2120;  1 drivers
v0x6000002e3960_0 .net *"_ivl_20", 0 0, L_0x600001bd1500;  1 drivers
v0x6000002e39f0_0 .net *"_ivl_22", 0 0, L_0x600001bd1570;  1 drivers
v0x6000002e3a80_0 .net *"_ivl_24", 0 0, L_0x600001bd1420;  1 drivers
v0x6000002e3b10_0 .net *"_ivl_25", 31 0, L_0x6000001c21c0;  1 drivers
L_0x1280507a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002e3ba0_0 .net *"_ivl_28", 15 0, L_0x1280507a8;  1 drivers
L_0x1280507f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002e3c30_0 .net/2u *"_ivl_29", 31 0, L_0x1280507f0;  1 drivers
L_0x128050688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002e3cc0_0 .net *"_ivl_3", 0 0, L_0x128050688;  1 drivers
v0x6000002e3d50_0 .net *"_ivl_31", 0 0, L_0x6000001c2260;  1 drivers
L_0x1280506d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002e3de0_0 .net/2u *"_ivl_4", 2 0, L_0x1280506d0;  1 drivers
v0x6000002e3e70_0 .net *"_ivl_6", 0 0, L_0x6000001c1f40;  1 drivers
v0x6000002e3f00_0 .net "do_clear", 0 0, L_0x600001bd1490;  1 drivers
v0x6000002ec000_0 .net "load_weight", 0 0, L_0x600001bd1650;  1 drivers
v0x6000002ec090_0 .net "weight_in", 7 0, L_0x6000001c1fe0;  1 drivers
L_0x6000001c1ea0 .concat [ 2 1 0 0], v0x60000028c090_0, L_0x128050688;
L_0x6000001c1f40 .cmp/eq 3, L_0x6000001c1ea0, L_0x1280506d0;
L_0x6000001c2080 .cmp/eq 3, v0x6000002fa250_0, L_0x128050718;
L_0x6000001c2120 .cmp/eq 3, v0x6000002fa250_0, L_0x128050760;
L_0x6000001c21c0 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x1280507a8;
L_0x6000001c2260 .cmp/eq 32, L_0x6000001c21c0, L_0x1280507f0;
S_0x135784f70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13570a460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ed9c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ed9c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002e2b50_0 .net *"_ivl_11", 0 0, L_0x6000001c24e0;  1 drivers
v0x6000002e2be0_0 .net *"_ivl_12", 15 0, L_0x6000001c2580;  1 drivers
v0x6000002e2c70_0 .net/s *"_ivl_4", 15 0, L_0x6000001c2300;  1 drivers
v0x6000002e2d00_0 .net/s *"_ivl_6", 15 0, L_0x6000001c23a0;  1 drivers
v0x6000002e2d90_0 .net/s "a_signed", 7 0, v0x6000002e2f40_0;  1 drivers
v0x6000002e2e20_0 .net "act_in", 7 0, L_0x600001bd1810;  alias, 1 drivers
v0x6000002e2eb0_0 .var "act_out", 7 0;
v0x6000002e2f40_0 .var "act_reg", 7 0;
v0x6000002e2fd0_0 .net "clear_acc", 0 0, L_0x600001bd1490;  alias, 1 drivers
v0x6000002e3060_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002e30f0_0 .net "enable", 0 0, L_0x600001bdcf50;  alias, 1 drivers
v0x6000002e3180_0 .net "load_weight", 0 0, L_0x600001bd1650;  alias, 1 drivers
v0x6000002e3210_0 .net/s "product", 15 0, L_0x6000001c2440;  1 drivers
v0x6000002e32a0_0 .net/s "product_ext", 31 0, L_0x6000001c2620;  1 drivers
v0x6000002e3330_0 .net "psum_in", 31 0, L_0x128050568;  alias, 1 drivers
v0x6000002e33c0_0 .var "psum_out", 31 0;
v0x6000002e3450_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002e34e0_0 .net/s "w_signed", 7 0, v0x6000002e3600_0;  1 drivers
v0x6000002e3570_0 .net "weight_in", 7 0, L_0x6000001c1fe0;  alias, 1 drivers
v0x6000002e3600_0 .var "weight_reg", 7 0;
L_0x6000001c2300 .extend/s 16, v0x6000002e2f40_0;
L_0x6000001c23a0 .extend/s 16, v0x6000002e3600_0;
L_0x6000001c2440 .arith/mult 16, L_0x6000001c2300, L_0x6000001c23a0;
L_0x6000001c24e0 .part L_0x6000001c2440, 15, 1;
LS_0x6000001c2580_0_0 .concat [ 1 1 1 1], L_0x6000001c24e0, L_0x6000001c24e0, L_0x6000001c24e0, L_0x6000001c24e0;
LS_0x6000001c2580_0_4 .concat [ 1 1 1 1], L_0x6000001c24e0, L_0x6000001c24e0, L_0x6000001c24e0, L_0x6000001c24e0;
LS_0x6000001c2580_0_8 .concat [ 1 1 1 1], L_0x6000001c24e0, L_0x6000001c24e0, L_0x6000001c24e0, L_0x6000001c24e0;
LS_0x6000001c2580_0_12 .concat [ 1 1 1 1], L_0x6000001c24e0, L_0x6000001c24e0, L_0x6000001c24e0, L_0x6000001c24e0;
L_0x6000001c2580 .concat [ 4 4 4 4], LS_0x6000001c2580_0_0, LS_0x6000001c2580_0_4, LS_0x6000001c2580_0_8, LS_0x6000001c2580_0_12;
L_0x6000001c2620 .concat [ 16 16 0 0], L_0x6000001c2440, L_0x6000001c2580;
S_0x1357850e0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13570a2f0;
 .timescale 0 0;
P_0x600002598ac0 .param/l "col" 1 7 214, +C4<01>;
L_0x600001bd1260 .functor AND 1, v0x60000028c120_0, L_0x6000001c2760, C4<1>, C4<1>;
L_0x600001bd12d0 .functor AND 1, L_0x6000001c2940, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bd1180 .functor OR 1, L_0x6000001c28a0, L_0x600001bd12d0, C4<0>, C4<0>;
L_0x600001bd11f0 .functor AND 1, L_0x1280524a0, L_0x600001bd1180, C4<1>, C4<1>;
L_0x600001bd10a0 .functor AND 1, L_0x600001bd11f0, L_0x6000001c2a80, C4<1>, C4<1>;
v0x6000002ecc60_0 .net *"_ivl_0", 2 0, L_0x6000001c26c0;  1 drivers
L_0x1280508c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002eccf0_0 .net/2u *"_ivl_11", 2 0, L_0x1280508c8;  1 drivers
v0x6000002ecd80_0 .net *"_ivl_13", 0 0, L_0x6000001c28a0;  1 drivers
L_0x128050910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002ece10_0 .net/2u *"_ivl_15", 2 0, L_0x128050910;  1 drivers
v0x6000002ecea0_0 .net *"_ivl_17", 0 0, L_0x6000001c2940;  1 drivers
v0x6000002ecf30_0 .net *"_ivl_20", 0 0, L_0x600001bd12d0;  1 drivers
v0x6000002ecfc0_0 .net *"_ivl_22", 0 0, L_0x600001bd1180;  1 drivers
v0x6000002ed050_0 .net *"_ivl_24", 0 0, L_0x600001bd11f0;  1 drivers
v0x6000002ed0e0_0 .net *"_ivl_25", 31 0, L_0x6000001c29e0;  1 drivers
L_0x128050958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002ed170_0 .net *"_ivl_28", 15 0, L_0x128050958;  1 drivers
L_0x1280509a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002ed200_0 .net/2u *"_ivl_29", 31 0, L_0x1280509a0;  1 drivers
L_0x128050838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002ed290_0 .net *"_ivl_3", 0 0, L_0x128050838;  1 drivers
v0x6000002ed320_0 .net *"_ivl_31", 0 0, L_0x6000001c2a80;  1 drivers
L_0x128050880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000002ed3b0_0 .net/2u *"_ivl_4", 2 0, L_0x128050880;  1 drivers
v0x6000002ed440_0 .net *"_ivl_6", 0 0, L_0x6000001c2760;  1 drivers
v0x6000002ed4d0_0 .net "do_clear", 0 0, L_0x600001bd10a0;  1 drivers
v0x6000002ed560_0 .net "load_weight", 0 0, L_0x600001bd1260;  1 drivers
v0x6000002ed5f0_0 .net "weight_in", 7 0, L_0x6000001c2800;  1 drivers
L_0x6000001c26c0 .concat [ 2 1 0 0], v0x60000028c090_0, L_0x128050838;
L_0x6000001c2760 .cmp/eq 3, L_0x6000001c26c0, L_0x128050880;
L_0x6000001c28a0 .cmp/eq 3, v0x6000002fa250_0, L_0x1280508c8;
L_0x6000001c2940 .cmp/eq 3, v0x6000002fa250_0, L_0x128050910;
L_0x6000001c29e0 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x128050958;
L_0x6000001c2a80 .cmp/eq 32, L_0x6000001c29e0, L_0x1280509a0;
S_0x13577f5b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1357850e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ed9c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ed9cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002ec120_0 .net *"_ivl_11", 0 0, L_0x6000001c2d00;  1 drivers
v0x6000002ec1b0_0 .net *"_ivl_12", 15 0, L_0x6000001c2da0;  1 drivers
v0x6000002ec240_0 .net/s *"_ivl_4", 15 0, L_0x6000001c2b20;  1 drivers
v0x6000002ec2d0_0 .net/s *"_ivl_6", 15 0, L_0x6000001c2bc0;  1 drivers
v0x6000002ec360_0 .net/s "a_signed", 7 0, v0x6000002ec510_0;  1 drivers
v0x6000002ec3f0_0 .net "act_in", 7 0, v0x6000002e2eb0_0;  alias, 1 drivers
v0x6000002ec480_0 .var "act_out", 7 0;
v0x6000002ec510_0 .var "act_reg", 7 0;
v0x6000002ec5a0_0 .net "clear_acc", 0 0, L_0x600001bd10a0;  alias, 1 drivers
v0x6000002ec630_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002ec6c0_0 .net "enable", 0 0, L_0x600001bdcf50;  alias, 1 drivers
v0x6000002ec750_0 .net "load_weight", 0 0, L_0x600001bd1260;  alias, 1 drivers
v0x6000002ec7e0_0 .net/s "product", 15 0, L_0x6000001c2c60;  1 drivers
v0x6000002ec870_0 .net/s "product_ext", 31 0, L_0x6000001c2e40;  1 drivers
v0x6000002ec900_0 .net "psum_in", 31 0, L_0x1280505b0;  alias, 1 drivers
v0x6000002ec990_0 .var "psum_out", 31 0;
v0x6000002eca20_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002ecab0_0 .net/s "w_signed", 7 0, v0x6000002ecbd0_0;  1 drivers
v0x6000002ecb40_0 .net "weight_in", 7 0, L_0x6000001c2800;  alias, 1 drivers
v0x6000002ecbd0_0 .var "weight_reg", 7 0;
L_0x6000001c2b20 .extend/s 16, v0x6000002ec510_0;
L_0x6000001c2bc0 .extend/s 16, v0x6000002ecbd0_0;
L_0x6000001c2c60 .arith/mult 16, L_0x6000001c2b20, L_0x6000001c2bc0;
L_0x6000001c2d00 .part L_0x6000001c2c60, 15, 1;
LS_0x6000001c2da0_0_0 .concat [ 1 1 1 1], L_0x6000001c2d00, L_0x6000001c2d00, L_0x6000001c2d00, L_0x6000001c2d00;
LS_0x6000001c2da0_0_4 .concat [ 1 1 1 1], L_0x6000001c2d00, L_0x6000001c2d00, L_0x6000001c2d00, L_0x6000001c2d00;
LS_0x6000001c2da0_0_8 .concat [ 1 1 1 1], L_0x6000001c2d00, L_0x6000001c2d00, L_0x6000001c2d00, L_0x6000001c2d00;
LS_0x6000001c2da0_0_12 .concat [ 1 1 1 1], L_0x6000001c2d00, L_0x6000001c2d00, L_0x6000001c2d00, L_0x6000001c2d00;
L_0x6000001c2da0 .concat [ 4 4 4 4], LS_0x6000001c2da0_0_0, LS_0x6000001c2da0_0_4, LS_0x6000001c2da0_0_8, LS_0x6000001c2da0_0_12;
L_0x6000001c2e40 .concat [ 16 16 0 0], L_0x6000001c2c60, L_0x6000001c2da0;
S_0x13577f720 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13570a2f0;
 .timescale 0 0;
P_0x600002598bc0 .param/l "col" 1 7 214, +C4<010>;
L_0x600001bd21b0 .functor AND 1, v0x60000028c120_0, L_0x6000001c2f80, C4<1>, C4<1>;
L_0x600001bd2140 .functor AND 1, L_0x6000001c3160, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bd20d0 .functor OR 1, L_0x6000001c30c0, L_0x600001bd2140, C4<0>, C4<0>;
L_0x600001bd0af0 .functor AND 1, L_0x1280524a0, L_0x600001bd20d0, C4<1>, C4<1>;
L_0x600001bd0540 .functor AND 1, L_0x600001bd0af0, L_0x6000001c32a0, C4<1>, C4<1>;
v0x6000002ee1c0_0 .net *"_ivl_0", 3 0, L_0x6000001c2ee0;  1 drivers
L_0x128050a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002ee250_0 .net/2u *"_ivl_11", 2 0, L_0x128050a78;  1 drivers
v0x6000002ee2e0_0 .net *"_ivl_13", 0 0, L_0x6000001c30c0;  1 drivers
L_0x128050ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002ee370_0 .net/2u *"_ivl_15", 2 0, L_0x128050ac0;  1 drivers
v0x6000002ee400_0 .net *"_ivl_17", 0 0, L_0x6000001c3160;  1 drivers
v0x6000002ee490_0 .net *"_ivl_20", 0 0, L_0x600001bd2140;  1 drivers
v0x6000002ee520_0 .net *"_ivl_22", 0 0, L_0x600001bd20d0;  1 drivers
v0x6000002ee5b0_0 .net *"_ivl_24", 0 0, L_0x600001bd0af0;  1 drivers
v0x6000002ee640_0 .net *"_ivl_25", 31 0, L_0x6000001c3200;  1 drivers
L_0x128050b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002ee6d0_0 .net *"_ivl_28", 15 0, L_0x128050b08;  1 drivers
L_0x128050b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002ee760_0 .net/2u *"_ivl_29", 31 0, L_0x128050b50;  1 drivers
L_0x1280509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002ee7f0_0 .net *"_ivl_3", 1 0, L_0x1280509e8;  1 drivers
v0x6000002ee880_0 .net *"_ivl_31", 0 0, L_0x6000001c32a0;  1 drivers
L_0x128050a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000002ee910_0 .net/2u *"_ivl_4", 3 0, L_0x128050a30;  1 drivers
v0x6000002ee9a0_0 .net *"_ivl_6", 0 0, L_0x6000001c2f80;  1 drivers
v0x6000002eea30_0 .net "do_clear", 0 0, L_0x600001bd0540;  1 drivers
v0x6000002eeac0_0 .net "load_weight", 0 0, L_0x600001bd21b0;  1 drivers
v0x6000002eeb50_0 .net "weight_in", 7 0, L_0x6000001c3020;  1 drivers
L_0x6000001c2ee0 .concat [ 2 2 0 0], v0x60000028c090_0, L_0x1280509e8;
L_0x6000001c2f80 .cmp/eq 4, L_0x6000001c2ee0, L_0x128050a30;
L_0x6000001c30c0 .cmp/eq 3, v0x6000002fa250_0, L_0x128050a78;
L_0x6000001c3160 .cmp/eq 3, v0x6000002fa250_0, L_0x128050ac0;
L_0x6000001c3200 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x128050b08;
L_0x6000001c32a0 .cmp/eq 32, L_0x6000001c3200, L_0x128050b50;
S_0x13577cf60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13577f720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ed9d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ed9d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002ed680_0 .net *"_ivl_11", 0 0, L_0x6000001c3520;  1 drivers
v0x6000002ed710_0 .net *"_ivl_12", 15 0, L_0x6000001c35c0;  1 drivers
v0x6000002ed7a0_0 .net/s *"_ivl_4", 15 0, L_0x6000001c3340;  1 drivers
v0x6000002ed830_0 .net/s *"_ivl_6", 15 0, L_0x6000001c33e0;  1 drivers
v0x6000002ed8c0_0 .net/s "a_signed", 7 0, v0x6000002eda70_0;  1 drivers
v0x6000002ed950_0 .net "act_in", 7 0, v0x6000002ec480_0;  alias, 1 drivers
v0x6000002ed9e0_0 .var "act_out", 7 0;
v0x6000002eda70_0 .var "act_reg", 7 0;
v0x6000002edb00_0 .net "clear_acc", 0 0, L_0x600001bd0540;  alias, 1 drivers
v0x6000002edb90_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002edc20_0 .net "enable", 0 0, L_0x600001bdcf50;  alias, 1 drivers
v0x6000002edcb0_0 .net "load_weight", 0 0, L_0x600001bd21b0;  alias, 1 drivers
v0x6000002edd40_0 .net/s "product", 15 0, L_0x6000001c3480;  1 drivers
v0x6000002eddd0_0 .net/s "product_ext", 31 0, L_0x6000001c3660;  1 drivers
v0x6000002ede60_0 .net "psum_in", 31 0, L_0x1280505f8;  alias, 1 drivers
v0x6000002edef0_0 .var "psum_out", 31 0;
v0x6000002edf80_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002ee010_0 .net/s "w_signed", 7 0, v0x6000002ee130_0;  1 drivers
v0x6000002ee0a0_0 .net "weight_in", 7 0, L_0x6000001c3020;  alias, 1 drivers
v0x6000002ee130_0 .var "weight_reg", 7 0;
L_0x6000001c3340 .extend/s 16, v0x6000002eda70_0;
L_0x6000001c33e0 .extend/s 16, v0x6000002ee130_0;
L_0x6000001c3480 .arith/mult 16, L_0x6000001c3340, L_0x6000001c33e0;
L_0x6000001c3520 .part L_0x6000001c3480, 15, 1;
LS_0x6000001c35c0_0_0 .concat [ 1 1 1 1], L_0x6000001c3520, L_0x6000001c3520, L_0x6000001c3520, L_0x6000001c3520;
LS_0x6000001c35c0_0_4 .concat [ 1 1 1 1], L_0x6000001c3520, L_0x6000001c3520, L_0x6000001c3520, L_0x6000001c3520;
LS_0x6000001c35c0_0_8 .concat [ 1 1 1 1], L_0x6000001c3520, L_0x6000001c3520, L_0x6000001c3520, L_0x6000001c3520;
LS_0x6000001c35c0_0_12 .concat [ 1 1 1 1], L_0x6000001c3520, L_0x6000001c3520, L_0x6000001c3520, L_0x6000001c3520;
L_0x6000001c35c0 .concat [ 4 4 4 4], LS_0x6000001c35c0_0_0, LS_0x6000001c35c0_0_4, LS_0x6000001c35c0_0_8, LS_0x6000001c35c0_0_12;
L_0x6000001c3660 .concat [ 16 16 0 0], L_0x6000001c3480, L_0x6000001c35c0;
S_0x13577d0d0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13570a2f0;
 .timescale 0 0;
P_0x600002598a80 .param/l "col" 1 7 214, +C4<011>;
L_0x600001bd0620 .functor AND 1, v0x60000028c120_0, L_0x6000001c37a0, C4<1>, C4<1>;
L_0x600001bd05b0 .functor AND 1, L_0x6000001c3980, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bd0a10 .functor OR 1, L_0x6000001c38e0, L_0x600001bd05b0, C4<0>, C4<0>;
L_0x600001bd2ae0 .functor AND 1, L_0x1280524a0, L_0x600001bd0a10, C4<1>, C4<1>;
L_0x600001bd2b50 .functor AND 1, L_0x600001bd2ae0, L_0x6000001c3ac0, C4<1>, C4<1>;
v0x6000002ef720_0 .net *"_ivl_0", 3 0, L_0x6000001c3700;  1 drivers
L_0x128050c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002ef7b0_0 .net/2u *"_ivl_11", 2 0, L_0x128050c28;  1 drivers
v0x6000002ef840_0 .net *"_ivl_13", 0 0, L_0x6000001c38e0;  1 drivers
L_0x128050c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002ef8d0_0 .net/2u *"_ivl_15", 2 0, L_0x128050c70;  1 drivers
v0x6000002ef960_0 .net *"_ivl_17", 0 0, L_0x6000001c3980;  1 drivers
v0x6000002ef9f0_0 .net *"_ivl_20", 0 0, L_0x600001bd05b0;  1 drivers
v0x6000002efa80_0 .net *"_ivl_22", 0 0, L_0x600001bd0a10;  1 drivers
v0x6000002efb10_0 .net *"_ivl_24", 0 0, L_0x600001bd2ae0;  1 drivers
v0x6000002efba0_0 .net *"_ivl_25", 31 0, L_0x6000001c3a20;  1 drivers
L_0x128050cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002efc30_0 .net *"_ivl_28", 15 0, L_0x128050cb8;  1 drivers
L_0x128050d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002efcc0_0 .net/2u *"_ivl_29", 31 0, L_0x128050d00;  1 drivers
L_0x128050b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002efd50_0 .net *"_ivl_3", 1 0, L_0x128050b98;  1 drivers
v0x6000002efde0_0 .net *"_ivl_31", 0 0, L_0x6000001c3ac0;  1 drivers
L_0x128050be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000002efe70_0 .net/2u *"_ivl_4", 3 0, L_0x128050be0;  1 drivers
v0x6000002eff00_0 .net *"_ivl_6", 0 0, L_0x6000001c37a0;  1 drivers
v0x6000002e8000_0 .net "do_clear", 0 0, L_0x600001bd2b50;  1 drivers
v0x6000002e8090_0 .net "load_weight", 0 0, L_0x600001bd0620;  1 drivers
v0x6000002e8120_0 .net "weight_in", 7 0, L_0x6000001c3840;  1 drivers
L_0x6000001c3700 .concat [ 2 2 0 0], v0x60000028c090_0, L_0x128050b98;
L_0x6000001c37a0 .cmp/eq 4, L_0x6000001c3700, L_0x128050be0;
L_0x6000001c38e0 .cmp/eq 3, v0x6000002fa250_0, L_0x128050c28;
L_0x6000001c3980 .cmp/eq 3, v0x6000002fa250_0, L_0x128050c70;
L_0x6000001c3a20 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x128050cb8;
L_0x6000001c3ac0 .cmp/eq 32, L_0x6000001c3a20, L_0x128050d00;
S_0x13577a910 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13577d0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ed9e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ed9ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002eebe0_0 .net *"_ivl_11", 0 0, L_0x6000001c3d40;  1 drivers
v0x6000002eec70_0 .net *"_ivl_12", 15 0, L_0x6000001c3de0;  1 drivers
v0x6000002eed00_0 .net/s *"_ivl_4", 15 0, L_0x6000001c3b60;  1 drivers
v0x6000002eed90_0 .net/s *"_ivl_6", 15 0, L_0x6000001c3c00;  1 drivers
v0x6000002eee20_0 .net/s "a_signed", 7 0, v0x6000002eefd0_0;  1 drivers
v0x6000002eeeb0_0 .net "act_in", 7 0, v0x6000002ed9e0_0;  alias, 1 drivers
v0x6000002eef40_0 .var "act_out", 7 0;
v0x6000002eefd0_0 .var "act_reg", 7 0;
v0x6000002ef060_0 .net "clear_acc", 0 0, L_0x600001bd2b50;  alias, 1 drivers
v0x6000002ef0f0_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002ef180_0 .net "enable", 0 0, L_0x600001bdcf50;  alias, 1 drivers
v0x6000002ef210_0 .net "load_weight", 0 0, L_0x600001bd0620;  alias, 1 drivers
v0x6000002ef2a0_0 .net/s "product", 15 0, L_0x6000001c3ca0;  1 drivers
v0x6000002ef330_0 .net/s "product_ext", 31 0, L_0x6000001c3e80;  1 drivers
v0x6000002ef3c0_0 .net "psum_in", 31 0, L_0x128050640;  alias, 1 drivers
v0x6000002ef450_0 .var "psum_out", 31 0;
v0x6000002ef4e0_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002ef570_0 .net/s "w_signed", 7 0, v0x6000002ef690_0;  1 drivers
v0x6000002ef600_0 .net "weight_in", 7 0, L_0x6000001c3840;  alias, 1 drivers
v0x6000002ef690_0 .var "weight_reg", 7 0;
L_0x6000001c3b60 .extend/s 16, v0x6000002eefd0_0;
L_0x6000001c3c00 .extend/s 16, v0x6000002ef690_0;
L_0x6000001c3ca0 .arith/mult 16, L_0x6000001c3b60, L_0x6000001c3c00;
L_0x6000001c3d40 .part L_0x6000001c3ca0, 15, 1;
LS_0x6000001c3de0_0_0 .concat [ 1 1 1 1], L_0x6000001c3d40, L_0x6000001c3d40, L_0x6000001c3d40, L_0x6000001c3d40;
LS_0x6000001c3de0_0_4 .concat [ 1 1 1 1], L_0x6000001c3d40, L_0x6000001c3d40, L_0x6000001c3d40, L_0x6000001c3d40;
LS_0x6000001c3de0_0_8 .concat [ 1 1 1 1], L_0x6000001c3d40, L_0x6000001c3d40, L_0x6000001c3d40, L_0x6000001c3d40;
LS_0x6000001c3de0_0_12 .concat [ 1 1 1 1], L_0x6000001c3d40, L_0x6000001c3d40, L_0x6000001c3d40, L_0x6000001c3d40;
L_0x6000001c3de0 .concat [ 4 4 4 4], LS_0x6000001c3de0_0_0, LS_0x6000001c3de0_0_4, LS_0x6000001c3de0_0_8, LS_0x6000001c3de0_0_12;
L_0x6000001c3e80 .concat [ 16 16 0 0], L_0x6000001c3ca0, L_0x6000001c3de0;
S_0x13577aa80 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002598d80 .param/l "row" 1 7 213, +C4<01>;
S_0x1357782c0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13577aa80;
 .timescale 0 0;
P_0x600002598e00 .param/l "col" 1 7 214, +C4<00>;
L_0x600001bd2ca0 .functor AND 1, v0x60000028c120_0, L_0x6000001c7b60, C4<1>, C4<1>;
L_0x600001bd2d80 .functor AND 1, L_0x6000001c7e80, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bd2df0 .functor OR 1, L_0x6000001c77a0, L_0x600001bd2d80, C4<0>, C4<0>;
L_0x600001bd2e60 .functor AND 1, L_0x1280524a0, L_0x600001bd2df0, C4<1>, C4<1>;
L_0x600001bd2ed0 .functor AND 1, L_0x600001bd2e60, L_0x6000001c7d40, C4<1>, C4<1>;
v0x6000002e8cf0_0 .net *"_ivl_0", 2 0, L_0x6000001c3f20;  1 drivers
L_0x128050dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002e8d80_0 .net/2u *"_ivl_11", 2 0, L_0x128050dd8;  1 drivers
v0x6000002e8e10_0 .net *"_ivl_13", 0 0, L_0x6000001c77a0;  1 drivers
L_0x128050e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002e8ea0_0 .net/2u *"_ivl_15", 2 0, L_0x128050e20;  1 drivers
v0x6000002e8f30_0 .net *"_ivl_17", 0 0, L_0x6000001c7e80;  1 drivers
v0x6000002e8fc0_0 .net *"_ivl_20", 0 0, L_0x600001bd2d80;  1 drivers
v0x6000002e9050_0 .net *"_ivl_22", 0 0, L_0x600001bd2df0;  1 drivers
v0x6000002e90e0_0 .net *"_ivl_24", 0 0, L_0x600001bd2e60;  1 drivers
v0x6000002e9170_0 .net *"_ivl_25", 31 0, L_0x6000001c7660;  1 drivers
L_0x128050e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002e9200_0 .net *"_ivl_28", 15 0, L_0x128050e68;  1 drivers
L_0x128050eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002e9290_0 .net/2u *"_ivl_29", 31 0, L_0x128050eb0;  1 drivers
L_0x128050d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002e9320_0 .net *"_ivl_3", 0 0, L_0x128050d48;  1 drivers
v0x6000002e93b0_0 .net *"_ivl_31", 0 0, L_0x6000001c7d40;  1 drivers
L_0x128050d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002e9440_0 .net/2u *"_ivl_4", 2 0, L_0x128050d90;  1 drivers
v0x6000002e94d0_0 .net *"_ivl_6", 0 0, L_0x6000001c7b60;  1 drivers
v0x6000002e9560_0 .net "do_clear", 0 0, L_0x600001bd2ed0;  1 drivers
v0x6000002e95f0_0 .net "load_weight", 0 0, L_0x600001bd2ca0;  1 drivers
v0x6000002e9680_0 .net "weight_in", 7 0, L_0x6000001c7a20;  1 drivers
L_0x6000001c3f20 .concat [ 2 1 0 0], v0x60000028c090_0, L_0x128050d48;
L_0x6000001c7b60 .cmp/eq 3, L_0x6000001c3f20, L_0x128050d90;
L_0x6000001c77a0 .cmp/eq 3, v0x6000002fa250_0, L_0x128050dd8;
L_0x6000001c7e80 .cmp/eq 3, v0x6000002fa250_0, L_0x128050e20;
L_0x6000001c7660 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x128050e68;
L_0x6000001c7d40 .cmp/eq 32, L_0x6000001c7660, L_0x128050eb0;
S_0x135778430 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1357782c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ed9f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ed9f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002e81b0_0 .net *"_ivl_11", 0 0, L_0x6000001c7ac0;  1 drivers
v0x6000002e8240_0 .net *"_ivl_12", 15 0, L_0x6000001c72a0;  1 drivers
v0x6000002e82d0_0 .net/s *"_ivl_4", 15 0, L_0x6000001c7520;  1 drivers
v0x6000002e8360_0 .net/s *"_ivl_6", 15 0, L_0x6000001c7c00;  1 drivers
v0x6000002e83f0_0 .net/s "a_signed", 7 0, v0x6000002e85a0_0;  1 drivers
v0x6000002e8480_0 .net "act_in", 7 0, L_0x600001bd16c0;  alias, 1 drivers
v0x6000002e8510_0 .var "act_out", 7 0;
v0x6000002e85a0_0 .var "act_reg", 7 0;
v0x6000002e8630_0 .net "clear_acc", 0 0, L_0x600001bd2ed0;  alias, 1 drivers
v0x6000002e86c0_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002e8750_0 .net "enable", 0 0, L_0x600001bdcf50;  alias, 1 drivers
v0x6000002e87e0_0 .net "load_weight", 0 0, L_0x600001bd2ca0;  alias, 1 drivers
v0x6000002e8870_0 .net/s "product", 15 0, L_0x6000001c7200;  1 drivers
v0x6000002e8900_0 .net/s "product_ext", 31 0, L_0x6000001c7980;  1 drivers
v0x6000002e8990_0 .net "psum_in", 31 0, v0x6000002e33c0_0;  alias, 1 drivers
v0x6000002e8a20_0 .var "psum_out", 31 0;
v0x6000002e8ab0_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002e8b40_0 .net/s "w_signed", 7 0, v0x6000002e8c60_0;  1 drivers
v0x6000002e8bd0_0 .net "weight_in", 7 0, L_0x6000001c7a20;  alias, 1 drivers
v0x6000002e8c60_0 .var "weight_reg", 7 0;
L_0x6000001c7520 .extend/s 16, v0x6000002e85a0_0;
L_0x6000001c7c00 .extend/s 16, v0x6000002e8c60_0;
L_0x6000001c7200 .arith/mult 16, L_0x6000001c7520, L_0x6000001c7c00;
L_0x6000001c7ac0 .part L_0x6000001c7200, 15, 1;
LS_0x6000001c72a0_0_0 .concat [ 1 1 1 1], L_0x6000001c7ac0, L_0x6000001c7ac0, L_0x6000001c7ac0, L_0x6000001c7ac0;
LS_0x6000001c72a0_0_4 .concat [ 1 1 1 1], L_0x6000001c7ac0, L_0x6000001c7ac0, L_0x6000001c7ac0, L_0x6000001c7ac0;
LS_0x6000001c72a0_0_8 .concat [ 1 1 1 1], L_0x6000001c7ac0, L_0x6000001c7ac0, L_0x6000001c7ac0, L_0x6000001c7ac0;
LS_0x6000001c72a0_0_12 .concat [ 1 1 1 1], L_0x6000001c7ac0, L_0x6000001c7ac0, L_0x6000001c7ac0, L_0x6000001c7ac0;
L_0x6000001c72a0 .concat [ 4 4 4 4], LS_0x6000001c72a0_0_0, LS_0x6000001c72a0_0_4, LS_0x6000001c72a0_0_8, LS_0x6000001c72a0_0_12;
L_0x6000001c7980 .concat [ 16 16 0 0], L_0x6000001c7200, L_0x6000001c72a0;
S_0x135775c70 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13577aa80;
 .timescale 0 0;
P_0x600002598a40 .param/l "col" 1 7 214, +C4<01>;
L_0x600001bd3020 .functor AND 1, v0x60000028c120_0, L_0x6000001c7840, C4<1>, C4<1>;
L_0x600001bd3090 .functor AND 1, L_0x6000001c7480, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bd3100 .functor OR 1, L_0x6000001c7700, L_0x600001bd3090, C4<0>, C4<0>;
L_0x600001bd3170 .functor AND 1, L_0x1280524a0, L_0x600001bd3100, C4<1>, C4<1>;
L_0x600001bd31e0 .functor AND 1, L_0x600001bd3170, L_0x6000001c70c0, C4<1>, C4<1>;
v0x6000002ea250_0 .net *"_ivl_0", 2 0, L_0x6000001c7340;  1 drivers
L_0x128050f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002ea2e0_0 .net/2u *"_ivl_11", 2 0, L_0x128050f88;  1 drivers
v0x6000002ea370_0 .net *"_ivl_13", 0 0, L_0x6000001c7700;  1 drivers
L_0x128050fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002ea400_0 .net/2u *"_ivl_15", 2 0, L_0x128050fd0;  1 drivers
v0x6000002ea490_0 .net *"_ivl_17", 0 0, L_0x6000001c7480;  1 drivers
v0x6000002ea520_0 .net *"_ivl_20", 0 0, L_0x600001bd3090;  1 drivers
v0x6000002ea5b0_0 .net *"_ivl_22", 0 0, L_0x600001bd3100;  1 drivers
v0x6000002ea640_0 .net *"_ivl_24", 0 0, L_0x600001bd3170;  1 drivers
v0x6000002ea6d0_0 .net *"_ivl_25", 31 0, L_0x6000001c75c0;  1 drivers
L_0x128051018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002ea760_0 .net *"_ivl_28", 15 0, L_0x128051018;  1 drivers
L_0x128051060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002ea7f0_0 .net/2u *"_ivl_29", 31 0, L_0x128051060;  1 drivers
L_0x128050ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002ea880_0 .net *"_ivl_3", 0 0, L_0x128050ef8;  1 drivers
v0x6000002ea910_0 .net *"_ivl_31", 0 0, L_0x6000001c70c0;  1 drivers
L_0x128050f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000002ea9a0_0 .net/2u *"_ivl_4", 2 0, L_0x128050f40;  1 drivers
v0x6000002eaa30_0 .net *"_ivl_6", 0 0, L_0x6000001c7840;  1 drivers
v0x6000002eaac0_0 .net "do_clear", 0 0, L_0x600001bd31e0;  1 drivers
v0x6000002eab50_0 .net "load_weight", 0 0, L_0x600001bd3020;  1 drivers
v0x6000002eabe0_0 .net "weight_in", 7 0, L_0x6000001c73e0;  1 drivers
L_0x6000001c7340 .concat [ 2 1 0 0], v0x60000028c090_0, L_0x128050ef8;
L_0x6000001c7840 .cmp/eq 3, L_0x6000001c7340, L_0x128050f40;
L_0x6000001c7700 .cmp/eq 3, v0x6000002fa250_0, L_0x128050f88;
L_0x6000001c7480 .cmp/eq 3, v0x6000002fa250_0, L_0x128050fd0;
L_0x6000001c75c0 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x128051018;
L_0x6000001c70c0 .cmp/eq 32, L_0x6000001c75c0, L_0x128051060;
S_0x135775de0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x135775c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ed9f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ed9fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002e9710_0 .net *"_ivl_11", 0 0, L_0x6000001c6e40;  1 drivers
v0x6000002e97a0_0 .net *"_ivl_12", 15 0, L_0x6000001c6ee0;  1 drivers
v0x6000002e9830_0 .net/s *"_ivl_4", 15 0, L_0x6000001c7160;  1 drivers
v0x6000002e98c0_0 .net/s *"_ivl_6", 15 0, L_0x6000001c6f80;  1 drivers
v0x6000002e9950_0 .net/s "a_signed", 7 0, v0x6000002e9b00_0;  1 drivers
v0x6000002e99e0_0 .net "act_in", 7 0, v0x6000002e8510_0;  alias, 1 drivers
v0x6000002e9a70_0 .var "act_out", 7 0;
v0x6000002e9b00_0 .var "act_reg", 7 0;
v0x6000002e9b90_0 .net "clear_acc", 0 0, L_0x600001bd31e0;  alias, 1 drivers
v0x6000002e9c20_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002e9cb0_0 .net "enable", 0 0, L_0x600001bdcf50;  alias, 1 drivers
v0x6000002e9d40_0 .net "load_weight", 0 0, L_0x600001bd3020;  alias, 1 drivers
v0x6000002e9dd0_0 .net/s "product", 15 0, L_0x6000001c7020;  1 drivers
v0x6000002e9e60_0 .net/s "product_ext", 31 0, L_0x6000001c6d00;  1 drivers
v0x6000002e9ef0_0 .net "psum_in", 31 0, v0x6000002ec990_0;  alias, 1 drivers
v0x6000002e9f80_0 .var "psum_out", 31 0;
v0x6000002ea010_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002ea0a0_0 .net/s "w_signed", 7 0, v0x6000002ea1c0_0;  1 drivers
v0x6000002ea130_0 .net "weight_in", 7 0, L_0x6000001c73e0;  alias, 1 drivers
v0x6000002ea1c0_0 .var "weight_reg", 7 0;
L_0x6000001c7160 .extend/s 16, v0x6000002e9b00_0;
L_0x6000001c6f80 .extend/s 16, v0x6000002ea1c0_0;
L_0x6000001c7020 .arith/mult 16, L_0x6000001c7160, L_0x6000001c6f80;
L_0x6000001c6e40 .part L_0x6000001c7020, 15, 1;
LS_0x6000001c6ee0_0_0 .concat [ 1 1 1 1], L_0x6000001c6e40, L_0x6000001c6e40, L_0x6000001c6e40, L_0x6000001c6e40;
LS_0x6000001c6ee0_0_4 .concat [ 1 1 1 1], L_0x6000001c6e40, L_0x6000001c6e40, L_0x6000001c6e40, L_0x6000001c6e40;
LS_0x6000001c6ee0_0_8 .concat [ 1 1 1 1], L_0x6000001c6e40, L_0x6000001c6e40, L_0x6000001c6e40, L_0x6000001c6e40;
LS_0x6000001c6ee0_0_12 .concat [ 1 1 1 1], L_0x6000001c6e40, L_0x6000001c6e40, L_0x6000001c6e40, L_0x6000001c6e40;
L_0x6000001c6ee0 .concat [ 4 4 4 4], LS_0x6000001c6ee0_0_0, LS_0x6000001c6ee0_0_4, LS_0x6000001c6ee0_0_8, LS_0x6000001c6ee0_0_12;
L_0x6000001c6d00 .concat [ 16 16 0 0], L_0x6000001c7020, L_0x6000001c6ee0;
S_0x135773620 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13577aa80;
 .timescale 0 0;
P_0x600002598fc0 .param/l "col" 1 7 214, +C4<010>;
L_0x600001bd3330 .functor AND 1, v0x60000028c120_0, L_0x6000001c6bc0, C4<1>, C4<1>;
L_0x600001bd2d10 .functor AND 1, L_0x6000001c6b20, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bd33a0 .functor OR 1, L_0x6000001c6a80, L_0x600001bd2d10, C4<0>, C4<0>;
L_0x600001bd3410 .functor AND 1, L_0x1280524a0, L_0x600001bd33a0, C4<1>, C4<1>;
L_0x600001bd3480 .functor AND 1, L_0x600001bd3410, L_0x6000001c69e0, C4<1>, C4<1>;
v0x6000002eb7b0_0 .net *"_ivl_0", 3 0, L_0x6000001c6da0;  1 drivers
L_0x128051138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002eb840_0 .net/2u *"_ivl_11", 2 0, L_0x128051138;  1 drivers
v0x6000002eb8d0_0 .net *"_ivl_13", 0 0, L_0x6000001c6a80;  1 drivers
L_0x128051180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002eb960_0 .net/2u *"_ivl_15", 2 0, L_0x128051180;  1 drivers
v0x6000002eb9f0_0 .net *"_ivl_17", 0 0, L_0x6000001c6b20;  1 drivers
v0x6000002eba80_0 .net *"_ivl_20", 0 0, L_0x600001bd2d10;  1 drivers
v0x6000002ebb10_0 .net *"_ivl_22", 0 0, L_0x600001bd33a0;  1 drivers
v0x6000002ebba0_0 .net *"_ivl_24", 0 0, L_0x600001bd3410;  1 drivers
v0x6000002ebc30_0 .net *"_ivl_25", 31 0, L_0x6000001c6940;  1 drivers
L_0x1280511c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002ebcc0_0 .net *"_ivl_28", 15 0, L_0x1280511c8;  1 drivers
L_0x128051210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002ebd50_0 .net/2u *"_ivl_29", 31 0, L_0x128051210;  1 drivers
L_0x1280510a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002ebde0_0 .net *"_ivl_3", 1 0, L_0x1280510a8;  1 drivers
v0x6000002ebe70_0 .net *"_ivl_31", 0 0, L_0x6000001c69e0;  1 drivers
L_0x1280510f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000002ebf00_0 .net/2u *"_ivl_4", 3 0, L_0x1280510f0;  1 drivers
v0x6000002f4000_0 .net *"_ivl_6", 0 0, L_0x6000001c6bc0;  1 drivers
v0x6000002f4090_0 .net "do_clear", 0 0, L_0x600001bd3480;  1 drivers
v0x6000002f4120_0 .net "load_weight", 0 0, L_0x600001bd3330;  1 drivers
v0x6000002f41b0_0 .net "weight_in", 7 0, L_0x6000001c6c60;  1 drivers
L_0x6000001c6da0 .concat [ 2 2 0 0], v0x60000028c090_0, L_0x1280510a8;
L_0x6000001c6bc0 .cmp/eq 4, L_0x6000001c6da0, L_0x1280510f0;
L_0x6000001c6a80 .cmp/eq 3, v0x6000002fa250_0, L_0x128051138;
L_0x6000001c6b20 .cmp/eq 3, v0x6000002fa250_0, L_0x128051180;
L_0x6000001c6940 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x1280511c8;
L_0x6000001c69e0 .cmp/eq 32, L_0x6000001c6940, L_0x128051210;
S_0x135773790 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x135773620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001eda080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001eda0c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002eac70_0 .net *"_ivl_11", 0 0, L_0x6000001c61c0;  1 drivers
v0x6000002ead00_0 .net *"_ivl_12", 15 0, L_0x6000001c5fe0;  1 drivers
v0x6000002ead90_0 .net/s *"_ivl_4", 15 0, L_0x6000001c6620;  1 drivers
v0x6000002eae20_0 .net/s *"_ivl_6", 15 0, L_0x6000001c66c0;  1 drivers
v0x6000002eaeb0_0 .net/s "a_signed", 7 0, v0x6000002eb060_0;  1 drivers
v0x6000002eaf40_0 .net "act_in", 7 0, v0x6000002e9a70_0;  alias, 1 drivers
v0x6000002eafd0_0 .var "act_out", 7 0;
v0x6000002eb060_0 .var "act_reg", 7 0;
v0x6000002eb0f0_0 .net "clear_acc", 0 0, L_0x600001bd3480;  alias, 1 drivers
v0x6000002eb180_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002eb210_0 .net "enable", 0 0, L_0x600001bdcf50;  alias, 1 drivers
v0x6000002eb2a0_0 .net "load_weight", 0 0, L_0x600001bd3330;  alias, 1 drivers
v0x6000002eb330_0 .net/s "product", 15 0, L_0x6000001c6120;  1 drivers
v0x6000002eb3c0_0 .net/s "product_ext", 31 0, L_0x6000001c6080;  1 drivers
v0x6000002eb450_0 .net "psum_in", 31 0, v0x6000002edef0_0;  alias, 1 drivers
v0x6000002eb4e0_0 .var "psum_out", 31 0;
v0x6000002eb570_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002eb600_0 .net/s "w_signed", 7 0, v0x6000002eb720_0;  1 drivers
v0x6000002eb690_0 .net "weight_in", 7 0, L_0x6000001c6c60;  alias, 1 drivers
v0x6000002eb720_0 .var "weight_reg", 7 0;
L_0x6000001c6620 .extend/s 16, v0x6000002eb060_0;
L_0x6000001c66c0 .extend/s 16, v0x6000002eb720_0;
L_0x6000001c6120 .arith/mult 16, L_0x6000001c6620, L_0x6000001c66c0;
L_0x6000001c61c0 .part L_0x6000001c6120, 15, 1;
LS_0x6000001c5fe0_0_0 .concat [ 1 1 1 1], L_0x6000001c61c0, L_0x6000001c61c0, L_0x6000001c61c0, L_0x6000001c61c0;
LS_0x6000001c5fe0_0_4 .concat [ 1 1 1 1], L_0x6000001c61c0, L_0x6000001c61c0, L_0x6000001c61c0, L_0x6000001c61c0;
LS_0x6000001c5fe0_0_8 .concat [ 1 1 1 1], L_0x6000001c61c0, L_0x6000001c61c0, L_0x6000001c61c0, L_0x6000001c61c0;
LS_0x6000001c5fe0_0_12 .concat [ 1 1 1 1], L_0x6000001c61c0, L_0x6000001c61c0, L_0x6000001c61c0, L_0x6000001c61c0;
L_0x6000001c5fe0 .concat [ 4 4 4 4], LS_0x6000001c5fe0_0_0, LS_0x6000001c5fe0_0_4, LS_0x6000001c5fe0_0_8, LS_0x6000001c5fe0_0_12;
L_0x6000001c6080 .concat [ 16 16 0 0], L_0x6000001c6120, L_0x6000001c5fe0;
S_0x135770fd0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13577aa80;
 .timescale 0 0;
P_0x6000025990c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600001bd35d0 .functor AND 1, v0x60000028c120_0, L_0x6000001c5f40, C4<1>, C4<1>;
L_0x600001bd3640 .functor AND 1, L_0x6000001c5c20, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bd36b0 .functor OR 1, L_0x6000001c5e00, L_0x600001bd3640, C4<0>, C4<0>;
L_0x600001bd3720 .functor AND 1, L_0x1280524a0, L_0x600001bd36b0, C4<1>, C4<1>;
L_0x600001bd3790 .functor AND 1, L_0x600001bd3720, L_0x6000001c5ae0, C4<1>, C4<1>;
v0x6000002f4d80_0 .net *"_ivl_0", 3 0, L_0x6000001c5ea0;  1 drivers
L_0x1280512e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002f4e10_0 .net/2u *"_ivl_11", 2 0, L_0x1280512e8;  1 drivers
v0x6000002f4ea0_0 .net *"_ivl_13", 0 0, L_0x6000001c5e00;  1 drivers
L_0x128051330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002f4f30_0 .net/2u *"_ivl_15", 2 0, L_0x128051330;  1 drivers
v0x6000002f4fc0_0 .net *"_ivl_17", 0 0, L_0x6000001c5c20;  1 drivers
v0x6000002f5050_0 .net *"_ivl_20", 0 0, L_0x600001bd3640;  1 drivers
v0x6000002f50e0_0 .net *"_ivl_22", 0 0, L_0x600001bd36b0;  1 drivers
v0x6000002f5170_0 .net *"_ivl_24", 0 0, L_0x600001bd3720;  1 drivers
v0x6000002f5200_0 .net *"_ivl_25", 31 0, L_0x6000001c5cc0;  1 drivers
L_0x128051378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f5290_0 .net *"_ivl_28", 15 0, L_0x128051378;  1 drivers
L_0x1280513c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f5320_0 .net/2u *"_ivl_29", 31 0, L_0x1280513c0;  1 drivers
L_0x128051258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002f53b0_0 .net *"_ivl_3", 1 0, L_0x128051258;  1 drivers
v0x6000002f5440_0 .net *"_ivl_31", 0 0, L_0x6000001c5ae0;  1 drivers
L_0x1280512a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000002f54d0_0 .net/2u *"_ivl_4", 3 0, L_0x1280512a0;  1 drivers
v0x6000002f5560_0 .net *"_ivl_6", 0 0, L_0x6000001c5f40;  1 drivers
v0x6000002f55f0_0 .net "do_clear", 0 0, L_0x600001bd3790;  1 drivers
v0x6000002f5680_0 .net "load_weight", 0 0, L_0x600001bd35d0;  1 drivers
v0x6000002f5710_0 .net "weight_in", 7 0, L_0x6000001c5d60;  1 drivers
L_0x6000001c5ea0 .concat [ 2 2 0 0], v0x60000028c090_0, L_0x128051258;
L_0x6000001c5f40 .cmp/eq 4, L_0x6000001c5ea0, L_0x1280512a0;
L_0x6000001c5e00 .cmp/eq 3, v0x6000002fa250_0, L_0x1280512e8;
L_0x6000001c5c20 .cmp/eq 3, v0x6000002fa250_0, L_0x128051330;
L_0x6000001c5cc0 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x128051378;
L_0x6000001c5ae0 .cmp/eq 32, L_0x6000001c5cc0, L_0x1280513c0;
S_0x135771140 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x135770fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ed9d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ed9dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002f4240_0 .net *"_ivl_11", 0 0, L_0x6000001c5860;  1 drivers
v0x6000002f42d0_0 .net *"_ivl_12", 15 0, L_0x6000001c5900;  1 drivers
v0x6000002f4360_0 .net/s *"_ivl_4", 15 0, L_0x6000001c5b80;  1 drivers
v0x6000002f43f0_0 .net/s *"_ivl_6", 15 0, L_0x6000001c59a0;  1 drivers
v0x6000002f4480_0 .net/s "a_signed", 7 0, v0x6000002f4630_0;  1 drivers
v0x6000002f4510_0 .net "act_in", 7 0, v0x6000002eafd0_0;  alias, 1 drivers
v0x6000002f45a0_0 .var "act_out", 7 0;
v0x6000002f4630_0 .var "act_reg", 7 0;
v0x6000002f46c0_0 .net "clear_acc", 0 0, L_0x600001bd3790;  alias, 1 drivers
v0x6000002f4750_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002f47e0_0 .net "enable", 0 0, L_0x600001bdcf50;  alias, 1 drivers
v0x6000002f4870_0 .net "load_weight", 0 0, L_0x600001bd35d0;  alias, 1 drivers
v0x6000002f4900_0 .net/s "product", 15 0, L_0x6000001c5a40;  1 drivers
v0x6000002f4990_0 .net/s "product_ext", 31 0, L_0x6000001c5720;  1 drivers
v0x6000002f4a20_0 .net "psum_in", 31 0, v0x6000002ef450_0;  alias, 1 drivers
v0x6000002f4ab0_0 .var "psum_out", 31 0;
v0x6000002f4b40_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002f4bd0_0 .net/s "w_signed", 7 0, v0x6000002f4cf0_0;  1 drivers
v0x6000002f4c60_0 .net "weight_in", 7 0, L_0x6000001c5d60;  alias, 1 drivers
v0x6000002f4cf0_0 .var "weight_reg", 7 0;
L_0x6000001c5b80 .extend/s 16, v0x6000002f4630_0;
L_0x6000001c59a0 .extend/s 16, v0x6000002f4cf0_0;
L_0x6000001c5a40 .arith/mult 16, L_0x6000001c5b80, L_0x6000001c59a0;
L_0x6000001c5860 .part L_0x6000001c5a40, 15, 1;
LS_0x6000001c5900_0_0 .concat [ 1 1 1 1], L_0x6000001c5860, L_0x6000001c5860, L_0x6000001c5860, L_0x6000001c5860;
LS_0x6000001c5900_0_4 .concat [ 1 1 1 1], L_0x6000001c5860, L_0x6000001c5860, L_0x6000001c5860, L_0x6000001c5860;
LS_0x6000001c5900_0_8 .concat [ 1 1 1 1], L_0x6000001c5860, L_0x6000001c5860, L_0x6000001c5860, L_0x6000001c5860;
LS_0x6000001c5900_0_12 .concat [ 1 1 1 1], L_0x6000001c5860, L_0x6000001c5860, L_0x6000001c5860, L_0x6000001c5860;
L_0x6000001c5900 .concat [ 4 4 4 4], LS_0x6000001c5900_0_0, LS_0x6000001c5900_0_4, LS_0x6000001c5900_0_8, LS_0x6000001c5900_0_12;
L_0x6000001c5720 .concat [ 16 16 0 0], L_0x6000001c5a40, L_0x6000001c5900;
S_0x13576e980 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x13577be60;
 .timescale 0 0;
P_0x6000025991c0 .param/l "row" 1 7 213, +C4<010>;
S_0x13576eaf0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13576e980;
 .timescale 0 0;
P_0x600002599240 .param/l "col" 1 7 214, +C4<00>;
L_0x600001bd38e0 .functor AND 1, v0x60000028c120_0, L_0x6000001c55e0, C4<1>, C4<1>;
L_0x600001bd3950 .functor AND 1, L_0x6000001c5540, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bd39c0 .functor OR 1, L_0x6000001c54a0, L_0x600001bd3950, C4<0>, C4<0>;
L_0x600001bd3a30 .functor AND 1, L_0x1280524a0, L_0x600001bd39c0, C4<1>, C4<1>;
L_0x600001bd3aa0 .functor AND 1, L_0x600001bd3a30, L_0x6000001c5400, C4<1>, C4<1>;
v0x6000002f62e0_0 .net *"_ivl_0", 2 0, L_0x6000001c57c0;  1 drivers
L_0x128051498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002f6370_0 .net/2u *"_ivl_11", 2 0, L_0x128051498;  1 drivers
v0x6000002f6400_0 .net *"_ivl_13", 0 0, L_0x6000001c54a0;  1 drivers
L_0x1280514e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002f6490_0 .net/2u *"_ivl_15", 2 0, L_0x1280514e0;  1 drivers
v0x6000002f6520_0 .net *"_ivl_17", 0 0, L_0x6000001c5540;  1 drivers
v0x6000002f65b0_0 .net *"_ivl_20", 0 0, L_0x600001bd3950;  1 drivers
v0x6000002f6640_0 .net *"_ivl_22", 0 0, L_0x600001bd39c0;  1 drivers
v0x6000002f66d0_0 .net *"_ivl_24", 0 0, L_0x600001bd3a30;  1 drivers
v0x6000002f6760_0 .net *"_ivl_25", 31 0, L_0x6000001c5360;  1 drivers
L_0x128051528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f67f0_0 .net *"_ivl_28", 15 0, L_0x128051528;  1 drivers
L_0x128051570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f6880_0 .net/2u *"_ivl_29", 31 0, L_0x128051570;  1 drivers
L_0x128051408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002f6910_0 .net *"_ivl_3", 0 0, L_0x128051408;  1 drivers
v0x6000002f69a0_0 .net *"_ivl_31", 0 0, L_0x6000001c5400;  1 drivers
L_0x128051450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002f6a30_0 .net/2u *"_ivl_4", 2 0, L_0x128051450;  1 drivers
v0x6000002f6ac0_0 .net *"_ivl_6", 0 0, L_0x6000001c55e0;  1 drivers
v0x6000002f6b50_0 .net "do_clear", 0 0, L_0x600001bd3aa0;  1 drivers
v0x6000002f6be0_0 .net "load_weight", 0 0, L_0x600001bd38e0;  1 drivers
v0x6000002f6c70_0 .net "weight_in", 7 0, L_0x6000001c5680;  1 drivers
L_0x6000001c57c0 .concat [ 2 1 0 0], v0x60000028c090_0, L_0x128051408;
L_0x6000001c55e0 .cmp/eq 3, L_0x6000001c57c0, L_0x128051450;
L_0x6000001c54a0 .cmp/eq 3, v0x6000002fa250_0, L_0x128051498;
L_0x6000001c5540 .cmp/eq 3, v0x6000002fa250_0, L_0x1280514e0;
L_0x6000001c5360 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x128051528;
L_0x6000001c5400 .cmp/eq 32, L_0x6000001c5360, L_0x128051570;
S_0x13576c330 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13576eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001eda100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001eda140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002f57a0_0 .net *"_ivl_11", 0 0, L_0x6000001c5180;  1 drivers
v0x6000002f5830_0 .net *"_ivl_12", 15 0, L_0x6000001c4fa0;  1 drivers
v0x6000002f58c0_0 .net/s *"_ivl_4", 15 0, L_0x6000001c5220;  1 drivers
v0x6000002f5950_0 .net/s *"_ivl_6", 15 0, L_0x6000001c52c0;  1 drivers
v0x6000002f59e0_0 .net/s "a_signed", 7 0, v0x6000002f5b90_0;  1 drivers
v0x6000002f5a70_0 .net "act_in", 7 0, L_0x600001bd1730;  alias, 1 drivers
v0x6000002f5b00_0 .var "act_out", 7 0;
v0x6000002f5b90_0 .var "act_reg", 7 0;
v0x6000002f5c20_0 .net "clear_acc", 0 0, L_0x600001bd3aa0;  alias, 1 drivers
v0x6000002f5cb0_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002f5d40_0 .net "enable", 0 0, L_0x600001bdcf50;  alias, 1 drivers
v0x6000002f5dd0_0 .net "load_weight", 0 0, L_0x600001bd38e0;  alias, 1 drivers
v0x6000002f5e60_0 .net/s "product", 15 0, L_0x6000001c50e0;  1 drivers
v0x6000002f5ef0_0 .net/s "product_ext", 31 0, L_0x6000001c5040;  1 drivers
v0x6000002f5f80_0 .net "psum_in", 31 0, v0x6000002e8a20_0;  alias, 1 drivers
v0x6000002f6010_0 .var "psum_out", 31 0;
v0x6000002f60a0_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002f6130_0 .net/s "w_signed", 7 0, v0x6000002f6250_0;  1 drivers
v0x6000002f61c0_0 .net "weight_in", 7 0, L_0x6000001c5680;  alias, 1 drivers
v0x6000002f6250_0 .var "weight_reg", 7 0;
L_0x6000001c5220 .extend/s 16, v0x6000002f5b90_0;
L_0x6000001c52c0 .extend/s 16, v0x6000002f6250_0;
L_0x6000001c50e0 .arith/mult 16, L_0x6000001c5220, L_0x6000001c52c0;
L_0x6000001c5180 .part L_0x6000001c50e0, 15, 1;
LS_0x6000001c4fa0_0_0 .concat [ 1 1 1 1], L_0x6000001c5180, L_0x6000001c5180, L_0x6000001c5180, L_0x6000001c5180;
LS_0x6000001c4fa0_0_4 .concat [ 1 1 1 1], L_0x6000001c5180, L_0x6000001c5180, L_0x6000001c5180, L_0x6000001c5180;
LS_0x6000001c4fa0_0_8 .concat [ 1 1 1 1], L_0x6000001c5180, L_0x6000001c5180, L_0x6000001c5180, L_0x6000001c5180;
LS_0x6000001c4fa0_0_12 .concat [ 1 1 1 1], L_0x6000001c5180, L_0x6000001c5180, L_0x6000001c5180, L_0x6000001c5180;
L_0x6000001c4fa0 .concat [ 4 4 4 4], LS_0x6000001c4fa0_0_0, LS_0x6000001c4fa0_0_4, LS_0x6000001c4fa0_0_8, LS_0x6000001c4fa0_0_12;
L_0x6000001c5040 .concat [ 16 16 0 0], L_0x6000001c50e0, L_0x6000001c4fa0;
S_0x13576c4a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13576e980;
 .timescale 0 0;
P_0x600002599340 .param/l "col" 1 7 214, +C4<01>;
L_0x600001bd3bf0 .functor AND 1, v0x60000028c120_0, L_0x6000001c4f00, C4<1>, C4<1>;
L_0x600001bd3c60 .functor AND 1, L_0x6000001c4be0, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bd3cd0 .functor OR 1, L_0x6000001c4dc0, L_0x600001bd3c60, C4<0>, C4<0>;
L_0x600001bd3d40 .functor AND 1, L_0x1280524a0, L_0x600001bd3cd0, C4<1>, C4<1>;
L_0x600001bd3db0 .functor AND 1, L_0x600001bd3d40, L_0x6000001c4aa0, C4<1>, C4<1>;
v0x6000002f7840_0 .net *"_ivl_0", 2 0, L_0x6000001c4e60;  1 drivers
L_0x128051648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002f78d0_0 .net/2u *"_ivl_11", 2 0, L_0x128051648;  1 drivers
v0x6000002f7960_0 .net *"_ivl_13", 0 0, L_0x6000001c4dc0;  1 drivers
L_0x128051690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002f79f0_0 .net/2u *"_ivl_15", 2 0, L_0x128051690;  1 drivers
v0x6000002f7a80_0 .net *"_ivl_17", 0 0, L_0x6000001c4be0;  1 drivers
v0x6000002f7b10_0 .net *"_ivl_20", 0 0, L_0x600001bd3c60;  1 drivers
v0x6000002f7ba0_0 .net *"_ivl_22", 0 0, L_0x600001bd3cd0;  1 drivers
v0x6000002f7c30_0 .net *"_ivl_24", 0 0, L_0x600001bd3d40;  1 drivers
v0x6000002f7cc0_0 .net *"_ivl_25", 31 0, L_0x6000001c4c80;  1 drivers
L_0x1280516d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f7d50_0 .net *"_ivl_28", 15 0, L_0x1280516d8;  1 drivers
L_0x128051720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f7de0_0 .net/2u *"_ivl_29", 31 0, L_0x128051720;  1 drivers
L_0x1280515b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002f7e70_0 .net *"_ivl_3", 0 0, L_0x1280515b8;  1 drivers
v0x6000002f7f00_0 .net *"_ivl_31", 0 0, L_0x6000001c4aa0;  1 drivers
L_0x128051600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000002f0000_0 .net/2u *"_ivl_4", 2 0, L_0x128051600;  1 drivers
v0x6000002f0090_0 .net *"_ivl_6", 0 0, L_0x6000001c4f00;  1 drivers
v0x6000002f0120_0 .net "do_clear", 0 0, L_0x600001bd3db0;  1 drivers
v0x6000002f01b0_0 .net "load_weight", 0 0, L_0x600001bd3bf0;  1 drivers
v0x6000002f0240_0 .net "weight_in", 7 0, L_0x6000001c4d20;  1 drivers
L_0x6000001c4e60 .concat [ 2 1 0 0], v0x60000028c090_0, L_0x1280515b8;
L_0x6000001c4f00 .cmp/eq 3, L_0x6000001c4e60, L_0x128051600;
L_0x6000001c4dc0 .cmp/eq 3, v0x6000002fa250_0, L_0x128051648;
L_0x6000001c4be0 .cmp/eq 3, v0x6000002fa250_0, L_0x128051690;
L_0x6000001c4c80 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x1280516d8;
L_0x6000001c4aa0 .cmp/eq 32, L_0x6000001c4c80, L_0x128051720;
S_0x135769ce0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13576c4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001ed9e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001ed9e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002f6d00_0 .net *"_ivl_11", 0 0, L_0x6000001c64e0;  1 drivers
v0x6000002f6d90_0 .net *"_ivl_12", 15 0, L_0x6000001c6580;  1 drivers
v0x6000002f6e20_0 .net/s *"_ivl_4", 15 0, L_0x6000001c4b40;  1 drivers
v0x6000002f6eb0_0 .net/s *"_ivl_6", 15 0, L_0x6000001c4960;  1 drivers
v0x6000002f6f40_0 .net/s "a_signed", 7 0, v0x6000002f70f0_0;  1 drivers
v0x6000002f6fd0_0 .net "act_in", 7 0, v0x6000002f5b00_0;  alias, 1 drivers
v0x6000002f7060_0 .var "act_out", 7 0;
v0x6000002f70f0_0 .var "act_reg", 7 0;
v0x6000002f7180_0 .net "clear_acc", 0 0, L_0x600001bd3db0;  alias, 1 drivers
v0x6000002f7210_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002f72a0_0 .net "enable", 0 0, L_0x600001bdcf50;  alias, 1 drivers
v0x6000002f7330_0 .net "load_weight", 0 0, L_0x600001bd3bf0;  alias, 1 drivers
v0x6000002f73c0_0 .net/s "product", 15 0, L_0x6000001c4a00;  1 drivers
v0x6000002f7450_0 .net/s "product_ext", 31 0, L_0x6000001c63a0;  1 drivers
v0x6000002f74e0_0 .net "psum_in", 31 0, v0x6000002e9f80_0;  alias, 1 drivers
v0x6000002f7570_0 .var "psum_out", 31 0;
v0x6000002f7600_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002f7690_0 .net/s "w_signed", 7 0, v0x6000002f77b0_0;  1 drivers
v0x6000002f7720_0 .net "weight_in", 7 0, L_0x6000001c4d20;  alias, 1 drivers
v0x6000002f77b0_0 .var "weight_reg", 7 0;
L_0x6000001c4b40 .extend/s 16, v0x6000002f70f0_0;
L_0x6000001c4960 .extend/s 16, v0x6000002f77b0_0;
L_0x6000001c4a00 .arith/mult 16, L_0x6000001c4b40, L_0x6000001c4960;
L_0x6000001c64e0 .part L_0x6000001c4a00, 15, 1;
LS_0x6000001c6580_0_0 .concat [ 1 1 1 1], L_0x6000001c64e0, L_0x6000001c64e0, L_0x6000001c64e0, L_0x6000001c64e0;
LS_0x6000001c6580_0_4 .concat [ 1 1 1 1], L_0x6000001c64e0, L_0x6000001c64e0, L_0x6000001c64e0, L_0x6000001c64e0;
LS_0x6000001c6580_0_8 .concat [ 1 1 1 1], L_0x6000001c64e0, L_0x6000001c64e0, L_0x6000001c64e0, L_0x6000001c64e0;
LS_0x6000001c6580_0_12 .concat [ 1 1 1 1], L_0x6000001c64e0, L_0x6000001c64e0, L_0x6000001c64e0, L_0x6000001c64e0;
L_0x6000001c6580 .concat [ 4 4 4 4], LS_0x6000001c6580_0_0, LS_0x6000001c6580_0_4, LS_0x6000001c6580_0_8, LS_0x6000001c6580_0_12;
L_0x6000001c63a0 .concat [ 16 16 0 0], L_0x6000001c4a00, L_0x6000001c6580;
S_0x135769e50 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13576e980;
 .timescale 0 0;
P_0x600002599440 .param/l "col" 1 7 214, +C4<010>;
L_0x600001bd3f00 .functor AND 1, v0x60000028c120_0, L_0x6000001c6260, C4<1>, C4<1>;
L_0x600001bd3f70 .functor AND 1, L_0x6000001c4820, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bd7c60 .functor OR 1, L_0x6000001c46e0, L_0x600001bd3f70, C4<0>, C4<0>;
L_0x600001bd7800 .functor AND 1, L_0x1280524a0, L_0x600001bd7c60, C4<1>, C4<1>;
L_0x600001bd73a0 .functor AND 1, L_0x600001bd7800, L_0x6000001c78e0, C4<1>, C4<1>;
v0x6000002f0e10_0 .net *"_ivl_0", 3 0, L_0x6000001c6440;  1 drivers
L_0x1280517f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002f0ea0_0 .net/2u *"_ivl_11", 2 0, L_0x1280517f8;  1 drivers
v0x6000002f0f30_0 .net *"_ivl_13", 0 0, L_0x6000001c46e0;  1 drivers
L_0x128051840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002f0fc0_0 .net/2u *"_ivl_15", 2 0, L_0x128051840;  1 drivers
v0x6000002f1050_0 .net *"_ivl_17", 0 0, L_0x6000001c4820;  1 drivers
v0x6000002f10e0_0 .net *"_ivl_20", 0 0, L_0x600001bd3f70;  1 drivers
v0x6000002f1170_0 .net *"_ivl_22", 0 0, L_0x600001bd7c60;  1 drivers
v0x6000002f1200_0 .net *"_ivl_24", 0 0, L_0x600001bd7800;  1 drivers
v0x6000002f1290_0 .net *"_ivl_25", 31 0, L_0x6000001c48c0;  1 drivers
L_0x128051888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f1320_0 .net *"_ivl_28", 15 0, L_0x128051888;  1 drivers
L_0x1280518d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f13b0_0 .net/2u *"_ivl_29", 31 0, L_0x1280518d0;  1 drivers
L_0x128051768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002f1440_0 .net *"_ivl_3", 1 0, L_0x128051768;  1 drivers
v0x6000002f14d0_0 .net *"_ivl_31", 0 0, L_0x6000001c78e0;  1 drivers
L_0x1280517b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000002f1560_0 .net/2u *"_ivl_4", 3 0, L_0x1280517b0;  1 drivers
v0x6000002f15f0_0 .net *"_ivl_6", 0 0, L_0x6000001c6260;  1 drivers
v0x6000002f1680_0 .net "do_clear", 0 0, L_0x600001bd73a0;  1 drivers
v0x6000002f1710_0 .net "load_weight", 0 0, L_0x600001bd3f00;  1 drivers
v0x6000002f17a0_0 .net "weight_in", 7 0, L_0x6000001c6300;  1 drivers
L_0x6000001c6440 .concat [ 2 2 0 0], v0x60000028c090_0, L_0x128051768;
L_0x6000001c6260 .cmp/eq 4, L_0x6000001c6440, L_0x1280517b0;
L_0x6000001c46e0 .cmp/eq 3, v0x6000002fa250_0, L_0x1280517f8;
L_0x6000001c4820 .cmp/eq 3, v0x6000002fa250_0, L_0x128051840;
L_0x6000001c48c0 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x128051888;
L_0x6000001c78e0 .cmp/eq 32, L_0x6000001c48c0, L_0x1280518d0;
S_0x135767690 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x135769e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001eda000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001eda040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002f02d0_0 .net *"_ivl_11", 0 0, L_0x6000001cc1e0;  1 drivers
v0x6000002f0360_0 .net *"_ivl_12", 15 0, L_0x6000001cc280;  1 drivers
v0x6000002f03f0_0 .net/s *"_ivl_4", 15 0, L_0x6000001cc000;  1 drivers
v0x6000002f0480_0 .net/s *"_ivl_6", 15 0, L_0x6000001cc0a0;  1 drivers
v0x6000002f0510_0 .net/s "a_signed", 7 0, v0x6000002f06c0_0;  1 drivers
v0x6000002f05a0_0 .net "act_in", 7 0, v0x6000002f7060_0;  alias, 1 drivers
v0x6000002f0630_0 .var "act_out", 7 0;
v0x6000002f06c0_0 .var "act_reg", 7 0;
v0x6000002f0750_0 .net "clear_acc", 0 0, L_0x600001bd73a0;  alias, 1 drivers
v0x6000002f07e0_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002f0870_0 .net "enable", 0 0, L_0x600001bdcf50;  alias, 1 drivers
v0x6000002f0900_0 .net "load_weight", 0 0, L_0x600001bd3f00;  alias, 1 drivers
v0x6000002f0990_0 .net/s "product", 15 0, L_0x6000001cc140;  1 drivers
v0x6000002f0a20_0 .net/s "product_ext", 31 0, L_0x6000001cc320;  1 drivers
v0x6000002f0ab0_0 .net "psum_in", 31 0, v0x6000002eb4e0_0;  alias, 1 drivers
v0x6000002f0b40_0 .var "psum_out", 31 0;
v0x6000002f0bd0_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002f0c60_0 .net/s "w_signed", 7 0, v0x6000002f0d80_0;  1 drivers
v0x6000002f0cf0_0 .net "weight_in", 7 0, L_0x6000001c6300;  alias, 1 drivers
v0x6000002f0d80_0 .var "weight_reg", 7 0;
L_0x6000001cc000 .extend/s 16, v0x6000002f06c0_0;
L_0x6000001cc0a0 .extend/s 16, v0x6000002f0d80_0;
L_0x6000001cc140 .arith/mult 16, L_0x6000001cc000, L_0x6000001cc0a0;
L_0x6000001cc1e0 .part L_0x6000001cc140, 15, 1;
LS_0x6000001cc280_0_0 .concat [ 1 1 1 1], L_0x6000001cc1e0, L_0x6000001cc1e0, L_0x6000001cc1e0, L_0x6000001cc1e0;
LS_0x6000001cc280_0_4 .concat [ 1 1 1 1], L_0x6000001cc1e0, L_0x6000001cc1e0, L_0x6000001cc1e0, L_0x6000001cc1e0;
LS_0x6000001cc280_0_8 .concat [ 1 1 1 1], L_0x6000001cc1e0, L_0x6000001cc1e0, L_0x6000001cc1e0, L_0x6000001cc1e0;
LS_0x6000001cc280_0_12 .concat [ 1 1 1 1], L_0x6000001cc1e0, L_0x6000001cc1e0, L_0x6000001cc1e0, L_0x6000001cc1e0;
L_0x6000001cc280 .concat [ 4 4 4 4], LS_0x6000001cc280_0_0, LS_0x6000001cc280_0_4, LS_0x6000001cc280_0_8, LS_0x6000001cc280_0_12;
L_0x6000001cc320 .concat [ 16 16 0 0], L_0x6000001cc140, L_0x6000001cc280;
S_0x135767800 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13576e980;
 .timescale 0 0;
P_0x600002599540 .param/l "col" 1 7 214, +C4<011>;
L_0x600001bd6680 .functor AND 1, v0x60000028c120_0, L_0x6000001cc460, C4<1>, C4<1>;
L_0x600001bd6220 .functor AND 1, L_0x6000001cc640, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bd5dc0 .functor OR 1, L_0x6000001cc5a0, L_0x600001bd6220, C4<0>, C4<0>;
L_0x600001bd5960 .functor AND 1, L_0x1280524a0, L_0x600001bd5dc0, C4<1>, C4<1>;
L_0x600001bd5500 .functor AND 1, L_0x600001bd5960, L_0x6000001cc780, C4<1>, C4<1>;
v0x6000002f2370_0 .net *"_ivl_0", 3 0, L_0x6000001cc3c0;  1 drivers
L_0x1280519a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002f2400_0 .net/2u *"_ivl_11", 2 0, L_0x1280519a8;  1 drivers
v0x6000002f2490_0 .net *"_ivl_13", 0 0, L_0x6000001cc5a0;  1 drivers
L_0x1280519f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002f2520_0 .net/2u *"_ivl_15", 2 0, L_0x1280519f0;  1 drivers
v0x6000002f25b0_0 .net *"_ivl_17", 0 0, L_0x6000001cc640;  1 drivers
v0x6000002f2640_0 .net *"_ivl_20", 0 0, L_0x600001bd6220;  1 drivers
v0x6000002f26d0_0 .net *"_ivl_22", 0 0, L_0x600001bd5dc0;  1 drivers
v0x6000002f2760_0 .net *"_ivl_24", 0 0, L_0x600001bd5960;  1 drivers
v0x6000002f27f0_0 .net *"_ivl_25", 31 0, L_0x6000001cc6e0;  1 drivers
L_0x128051a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f2880_0 .net *"_ivl_28", 15 0, L_0x128051a38;  1 drivers
L_0x128051a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f2910_0 .net/2u *"_ivl_29", 31 0, L_0x128051a80;  1 drivers
L_0x128051918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002f29a0_0 .net *"_ivl_3", 1 0, L_0x128051918;  1 drivers
v0x6000002f2a30_0 .net *"_ivl_31", 0 0, L_0x6000001cc780;  1 drivers
L_0x128051960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000002f2ac0_0 .net/2u *"_ivl_4", 3 0, L_0x128051960;  1 drivers
v0x6000002f2b50_0 .net *"_ivl_6", 0 0, L_0x6000001cc460;  1 drivers
v0x6000002f2be0_0 .net "do_clear", 0 0, L_0x600001bd5500;  1 drivers
v0x6000002f2c70_0 .net "load_weight", 0 0, L_0x600001bd6680;  1 drivers
v0x6000002f2d00_0 .net "weight_in", 7 0, L_0x6000001cc500;  1 drivers
L_0x6000001cc3c0 .concat [ 2 2 0 0], v0x60000028c090_0, L_0x128051918;
L_0x6000001cc460 .cmp/eq 4, L_0x6000001cc3c0, L_0x128051960;
L_0x6000001cc5a0 .cmp/eq 3, v0x6000002fa250_0, L_0x1280519a8;
L_0x6000001cc640 .cmp/eq 3, v0x6000002fa250_0, L_0x1280519f0;
L_0x6000001cc6e0 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x128051a38;
L_0x6000001cc780 .cmp/eq 32, L_0x6000001cc6e0, L_0x128051a80;
S_0x135765040 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x135767800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001eda180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001eda1c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002f1830_0 .net *"_ivl_11", 0 0, L_0x6000001cca00;  1 drivers
v0x6000002f18c0_0 .net *"_ivl_12", 15 0, L_0x6000001ccaa0;  1 drivers
v0x6000002f1950_0 .net/s *"_ivl_4", 15 0, L_0x6000001cc820;  1 drivers
v0x6000002f19e0_0 .net/s *"_ivl_6", 15 0, L_0x6000001cc8c0;  1 drivers
v0x6000002f1a70_0 .net/s "a_signed", 7 0, v0x6000002f1c20_0;  1 drivers
v0x6000002f1b00_0 .net "act_in", 7 0, v0x6000002f0630_0;  alias, 1 drivers
v0x6000002f1b90_0 .var "act_out", 7 0;
v0x6000002f1c20_0 .var "act_reg", 7 0;
v0x6000002f1cb0_0 .net "clear_acc", 0 0, L_0x600001bd5500;  alias, 1 drivers
v0x6000002f1d40_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002f1dd0_0 .net "enable", 0 0, L_0x600001bdcf50;  alias, 1 drivers
v0x6000002f1e60_0 .net "load_weight", 0 0, L_0x600001bd6680;  alias, 1 drivers
v0x6000002f1ef0_0 .net/s "product", 15 0, L_0x6000001cc960;  1 drivers
v0x6000002f1f80_0 .net/s "product_ext", 31 0, L_0x6000001ccb40;  1 drivers
v0x6000002f2010_0 .net "psum_in", 31 0, v0x6000002f4ab0_0;  alias, 1 drivers
v0x6000002f20a0_0 .var "psum_out", 31 0;
v0x6000002f2130_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002f21c0_0 .net/s "w_signed", 7 0, v0x6000002f22e0_0;  1 drivers
v0x6000002f2250_0 .net "weight_in", 7 0, L_0x6000001cc500;  alias, 1 drivers
v0x6000002f22e0_0 .var "weight_reg", 7 0;
L_0x6000001cc820 .extend/s 16, v0x6000002f1c20_0;
L_0x6000001cc8c0 .extend/s 16, v0x6000002f22e0_0;
L_0x6000001cc960 .arith/mult 16, L_0x6000001cc820, L_0x6000001cc8c0;
L_0x6000001cca00 .part L_0x6000001cc960, 15, 1;
LS_0x6000001ccaa0_0_0 .concat [ 1 1 1 1], L_0x6000001cca00, L_0x6000001cca00, L_0x6000001cca00, L_0x6000001cca00;
LS_0x6000001ccaa0_0_4 .concat [ 1 1 1 1], L_0x6000001cca00, L_0x6000001cca00, L_0x6000001cca00, L_0x6000001cca00;
LS_0x6000001ccaa0_0_8 .concat [ 1 1 1 1], L_0x6000001cca00, L_0x6000001cca00, L_0x6000001cca00, L_0x6000001cca00;
LS_0x6000001ccaa0_0_12 .concat [ 1 1 1 1], L_0x6000001cca00, L_0x6000001cca00, L_0x6000001cca00, L_0x6000001cca00;
L_0x6000001ccaa0 .concat [ 4 4 4 4], LS_0x6000001ccaa0_0_0, LS_0x6000001ccaa0_0_4, LS_0x6000001ccaa0_0_8, LS_0x6000001ccaa0_0_12;
L_0x6000001ccb40 .concat [ 16 16 0 0], L_0x6000001cc960, L_0x6000001ccaa0;
S_0x1357651b0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002599640 .param/l "row" 1 7 213, +C4<011>;
S_0x1357629f0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x1357651b0;
 .timescale 0 0;
P_0x6000025996c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600001bd47e0 .functor AND 1, v0x60000028c120_0, L_0x6000001ccc80, C4<1>, C4<1>;
L_0x600001bd4380 .functor AND 1, L_0x6000001cce60, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bcbf00 .functor OR 1, L_0x6000001ccdc0, L_0x600001bd4380, C4<0>, C4<0>;
L_0x600001bcbe90 .functor AND 1, L_0x1280524a0, L_0x600001bcbf00, C4<1>, C4<1>;
L_0x600001bcbe20 .functor AND 1, L_0x600001bcbe90, L_0x6000001ccfa0, C4<1>, C4<1>;
v0x6000002f38d0_0 .net *"_ivl_0", 2 0, L_0x6000001ccbe0;  1 drivers
L_0x128051b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002f3960_0 .net/2u *"_ivl_11", 2 0, L_0x128051b58;  1 drivers
v0x6000002f39f0_0 .net *"_ivl_13", 0 0, L_0x6000001ccdc0;  1 drivers
L_0x128051ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002f3a80_0 .net/2u *"_ivl_15", 2 0, L_0x128051ba0;  1 drivers
v0x6000002f3b10_0 .net *"_ivl_17", 0 0, L_0x6000001cce60;  1 drivers
v0x6000002f3ba0_0 .net *"_ivl_20", 0 0, L_0x600001bd4380;  1 drivers
v0x6000002f3c30_0 .net *"_ivl_22", 0 0, L_0x600001bcbf00;  1 drivers
v0x6000002f3cc0_0 .net *"_ivl_24", 0 0, L_0x600001bcbe90;  1 drivers
v0x6000002f3d50_0 .net *"_ivl_25", 31 0, L_0x6000001ccf00;  1 drivers
L_0x128051be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f3de0_0 .net *"_ivl_28", 15 0, L_0x128051be8;  1 drivers
L_0x128051c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002f3e70_0 .net/2u *"_ivl_29", 31 0, L_0x128051c30;  1 drivers
L_0x128051ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002f3f00_0 .net *"_ivl_3", 0 0, L_0x128051ac8;  1 drivers
v0x6000002fc000_0 .net *"_ivl_31", 0 0, L_0x6000001ccfa0;  1 drivers
L_0x128051b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002fc090_0 .net/2u *"_ivl_4", 2 0, L_0x128051b10;  1 drivers
v0x6000002fc120_0 .net *"_ivl_6", 0 0, L_0x6000001ccc80;  1 drivers
v0x6000002fc1b0_0 .net "do_clear", 0 0, L_0x600001bcbe20;  1 drivers
v0x6000002fc240_0 .net "load_weight", 0 0, L_0x600001bd47e0;  1 drivers
v0x6000002fc2d0_0 .net "weight_in", 7 0, L_0x6000001ccd20;  1 drivers
L_0x6000001ccbe0 .concat [ 2 1 0 0], v0x60000028c090_0, L_0x128051ac8;
L_0x6000001ccc80 .cmp/eq 3, L_0x6000001ccbe0, L_0x128051b10;
L_0x6000001ccdc0 .cmp/eq 3, v0x6000002fa250_0, L_0x128051b58;
L_0x6000001cce60 .cmp/eq 3, v0x6000002fa250_0, L_0x128051ba0;
L_0x6000001ccf00 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x128051be8;
L_0x6000001ccfa0 .cmp/eq 32, L_0x6000001ccf00, L_0x128051c30;
S_0x135762b60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1357629f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001eda200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001eda240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002f2d90_0 .net *"_ivl_11", 0 0, L_0x6000001cd220;  1 drivers
v0x6000002f2e20_0 .net *"_ivl_12", 15 0, L_0x6000001cd2c0;  1 drivers
v0x6000002f2eb0_0 .net/s *"_ivl_4", 15 0, L_0x6000001cd040;  1 drivers
v0x6000002f2f40_0 .net/s *"_ivl_6", 15 0, L_0x6000001cd0e0;  1 drivers
v0x6000002f2fd0_0 .net/s "a_signed", 7 0, v0x6000002f3180_0;  1 drivers
v0x6000002f3060_0 .net "act_in", 7 0, L_0x600001bd15e0;  alias, 1 drivers
v0x6000002f30f0_0 .var "act_out", 7 0;
v0x6000002f3180_0 .var "act_reg", 7 0;
v0x6000002f3210_0 .net "clear_acc", 0 0, L_0x600001bcbe20;  alias, 1 drivers
v0x6000002f32a0_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002f3330_0 .net "enable", 0 0, L_0x600001bdcf50;  alias, 1 drivers
v0x6000002f33c0_0 .net "load_weight", 0 0, L_0x600001bd47e0;  alias, 1 drivers
v0x6000002f3450_0 .net/s "product", 15 0, L_0x6000001cd180;  1 drivers
v0x6000002f34e0_0 .net/s "product_ext", 31 0, L_0x6000001cd360;  1 drivers
v0x6000002f3570_0 .net "psum_in", 31 0, v0x6000002f6010_0;  alias, 1 drivers
v0x6000002f3600_0 .var "psum_out", 31 0;
v0x6000002f3690_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002f3720_0 .net/s "w_signed", 7 0, v0x6000002f3840_0;  1 drivers
v0x6000002f37b0_0 .net "weight_in", 7 0, L_0x6000001ccd20;  alias, 1 drivers
v0x6000002f3840_0 .var "weight_reg", 7 0;
L_0x6000001cd040 .extend/s 16, v0x6000002f3180_0;
L_0x6000001cd0e0 .extend/s 16, v0x6000002f3840_0;
L_0x6000001cd180 .arith/mult 16, L_0x6000001cd040, L_0x6000001cd0e0;
L_0x6000001cd220 .part L_0x6000001cd180, 15, 1;
LS_0x6000001cd2c0_0_0 .concat [ 1 1 1 1], L_0x6000001cd220, L_0x6000001cd220, L_0x6000001cd220, L_0x6000001cd220;
LS_0x6000001cd2c0_0_4 .concat [ 1 1 1 1], L_0x6000001cd220, L_0x6000001cd220, L_0x6000001cd220, L_0x6000001cd220;
LS_0x6000001cd2c0_0_8 .concat [ 1 1 1 1], L_0x6000001cd220, L_0x6000001cd220, L_0x6000001cd220, L_0x6000001cd220;
LS_0x6000001cd2c0_0_12 .concat [ 1 1 1 1], L_0x6000001cd220, L_0x6000001cd220, L_0x6000001cd220, L_0x6000001cd220;
L_0x6000001cd2c0 .concat [ 4 4 4 4], LS_0x6000001cd2c0_0_0, LS_0x6000001cd2c0_0_4, LS_0x6000001cd2c0_0_8, LS_0x6000001cd2c0_0_12;
L_0x6000001cd360 .concat [ 16 16 0 0], L_0x6000001cd180, L_0x6000001cd2c0;
S_0x1357603a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x1357651b0;
 .timescale 0 0;
P_0x6000025997c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600001bcbd40 .functor AND 1, v0x60000028c120_0, L_0x6000001cd4a0, C4<1>, C4<1>;
L_0x600001bdc000 .functor AND 1, L_0x6000001cd680, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bdc070 .functor OR 1, L_0x6000001cd5e0, L_0x600001bdc000, C4<0>, C4<0>;
L_0x600001bdc0e0 .functor AND 1, L_0x1280524a0, L_0x600001bdc070, C4<1>, C4<1>;
L_0x600001bdc150 .functor AND 1, L_0x600001bdc0e0, L_0x6000001cd7c0, C4<1>, C4<1>;
v0x6000002fcea0_0 .net *"_ivl_0", 2 0, L_0x6000001cd400;  1 drivers
L_0x128051d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002fcf30_0 .net/2u *"_ivl_11", 2 0, L_0x128051d08;  1 drivers
v0x6000002fcfc0_0 .net *"_ivl_13", 0 0, L_0x6000001cd5e0;  1 drivers
L_0x128051d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002fd050_0 .net/2u *"_ivl_15", 2 0, L_0x128051d50;  1 drivers
v0x6000002fd0e0_0 .net *"_ivl_17", 0 0, L_0x6000001cd680;  1 drivers
v0x6000002fd170_0 .net *"_ivl_20", 0 0, L_0x600001bdc000;  1 drivers
v0x6000002fd200_0 .net *"_ivl_22", 0 0, L_0x600001bdc070;  1 drivers
v0x6000002fd290_0 .net *"_ivl_24", 0 0, L_0x600001bdc0e0;  1 drivers
v0x6000002fd320_0 .net *"_ivl_25", 31 0, L_0x6000001cd720;  1 drivers
L_0x128051d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002fd3b0_0 .net *"_ivl_28", 15 0, L_0x128051d98;  1 drivers
L_0x128051de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002fd440_0 .net/2u *"_ivl_29", 31 0, L_0x128051de0;  1 drivers
L_0x128051c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002fd4d0_0 .net *"_ivl_3", 0 0, L_0x128051c78;  1 drivers
v0x6000002fd560_0 .net *"_ivl_31", 0 0, L_0x6000001cd7c0;  1 drivers
L_0x128051cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000002fd5f0_0 .net/2u *"_ivl_4", 2 0, L_0x128051cc0;  1 drivers
v0x6000002fd680_0 .net *"_ivl_6", 0 0, L_0x6000001cd4a0;  1 drivers
v0x6000002fd710_0 .net "do_clear", 0 0, L_0x600001bdc150;  1 drivers
v0x6000002fd7a0_0 .net "load_weight", 0 0, L_0x600001bcbd40;  1 drivers
v0x6000002fd830_0 .net "weight_in", 7 0, L_0x6000001cd540;  1 drivers
L_0x6000001cd400 .concat [ 2 1 0 0], v0x60000028c090_0, L_0x128051c78;
L_0x6000001cd4a0 .cmp/eq 3, L_0x6000001cd400, L_0x128051cc0;
L_0x6000001cd5e0 .cmp/eq 3, v0x6000002fa250_0, L_0x128051d08;
L_0x6000001cd680 .cmp/eq 3, v0x6000002fa250_0, L_0x128051d50;
L_0x6000001cd720 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x128051d98;
L_0x6000001cd7c0 .cmp/eq 32, L_0x6000001cd720, L_0x128051de0;
S_0x135760510 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1357603a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001eda280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001eda2c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002fc360_0 .net *"_ivl_11", 0 0, L_0x6000001cda40;  1 drivers
v0x6000002fc3f0_0 .net *"_ivl_12", 15 0, L_0x6000001cdae0;  1 drivers
v0x6000002fc480_0 .net/s *"_ivl_4", 15 0, L_0x6000001cd860;  1 drivers
v0x6000002fc510_0 .net/s *"_ivl_6", 15 0, L_0x6000001cd900;  1 drivers
v0x6000002fc5a0_0 .net/s "a_signed", 7 0, v0x6000002fc750_0;  1 drivers
v0x6000002fc630_0 .net "act_in", 7 0, v0x6000002f30f0_0;  alias, 1 drivers
v0x6000002fc6c0_0 .var "act_out", 7 0;
v0x6000002fc750_0 .var "act_reg", 7 0;
v0x6000002fc7e0_0 .net "clear_acc", 0 0, L_0x600001bdc150;  alias, 1 drivers
v0x6000002fc870_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002fc900_0 .net "enable", 0 0, L_0x600001bdcf50;  alias, 1 drivers
v0x6000002fc990_0 .net "load_weight", 0 0, L_0x600001bcbd40;  alias, 1 drivers
v0x6000002fca20_0 .net/s "product", 15 0, L_0x6000001cd9a0;  1 drivers
v0x6000002fcab0_0 .net/s "product_ext", 31 0, L_0x6000001cdb80;  1 drivers
v0x6000002fcb40_0 .net "psum_in", 31 0, v0x6000002f7570_0;  alias, 1 drivers
v0x6000002fcbd0_0 .var "psum_out", 31 0;
v0x6000002fcc60_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002fccf0_0 .net/s "w_signed", 7 0, v0x6000002fce10_0;  1 drivers
v0x6000002fcd80_0 .net "weight_in", 7 0, L_0x6000001cd540;  alias, 1 drivers
v0x6000002fce10_0 .var "weight_reg", 7 0;
L_0x6000001cd860 .extend/s 16, v0x6000002fc750_0;
L_0x6000001cd900 .extend/s 16, v0x6000002fce10_0;
L_0x6000001cd9a0 .arith/mult 16, L_0x6000001cd860, L_0x6000001cd900;
L_0x6000001cda40 .part L_0x6000001cd9a0, 15, 1;
LS_0x6000001cdae0_0_0 .concat [ 1 1 1 1], L_0x6000001cda40, L_0x6000001cda40, L_0x6000001cda40, L_0x6000001cda40;
LS_0x6000001cdae0_0_4 .concat [ 1 1 1 1], L_0x6000001cda40, L_0x6000001cda40, L_0x6000001cda40, L_0x6000001cda40;
LS_0x6000001cdae0_0_8 .concat [ 1 1 1 1], L_0x6000001cda40, L_0x6000001cda40, L_0x6000001cda40, L_0x6000001cda40;
LS_0x6000001cdae0_0_12 .concat [ 1 1 1 1], L_0x6000001cda40, L_0x6000001cda40, L_0x6000001cda40, L_0x6000001cda40;
L_0x6000001cdae0 .concat [ 4 4 4 4], LS_0x6000001cdae0_0_0, LS_0x6000001cdae0_0_4, LS_0x6000001cdae0_0_8, LS_0x6000001cdae0_0_12;
L_0x6000001cdb80 .concat [ 16 16 0 0], L_0x6000001cd9a0, L_0x6000001cdae0;
S_0x13575dd50 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x1357651b0;
 .timescale 0 0;
P_0x6000025998c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600001bdc2a0 .functor AND 1, v0x60000028c120_0, L_0x6000001cdcc0, C4<1>, C4<1>;
L_0x600001bdc310 .functor AND 1, L_0x6000001cdea0, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bdc380 .functor OR 1, L_0x6000001cde00, L_0x600001bdc310, C4<0>, C4<0>;
L_0x600001bdc3f0 .functor AND 1, L_0x1280524a0, L_0x600001bdc380, C4<1>, C4<1>;
L_0x600001bdc460 .functor AND 1, L_0x600001bdc3f0, L_0x6000001cdfe0, C4<1>, C4<1>;
v0x6000002fe400_0 .net *"_ivl_0", 3 0, L_0x6000001cdc20;  1 drivers
L_0x128051eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002fe490_0 .net/2u *"_ivl_11", 2 0, L_0x128051eb8;  1 drivers
v0x6000002fe520_0 .net *"_ivl_13", 0 0, L_0x6000001cde00;  1 drivers
L_0x128051f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002fe5b0_0 .net/2u *"_ivl_15", 2 0, L_0x128051f00;  1 drivers
v0x6000002fe640_0 .net *"_ivl_17", 0 0, L_0x6000001cdea0;  1 drivers
v0x6000002fe6d0_0 .net *"_ivl_20", 0 0, L_0x600001bdc310;  1 drivers
v0x6000002fe760_0 .net *"_ivl_22", 0 0, L_0x600001bdc380;  1 drivers
v0x6000002fe7f0_0 .net *"_ivl_24", 0 0, L_0x600001bdc3f0;  1 drivers
v0x6000002fe880_0 .net *"_ivl_25", 31 0, L_0x6000001cdf40;  1 drivers
L_0x128051f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002fe910_0 .net *"_ivl_28", 15 0, L_0x128051f48;  1 drivers
L_0x128051f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002fe9a0_0 .net/2u *"_ivl_29", 31 0, L_0x128051f90;  1 drivers
L_0x128051e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002fea30_0 .net *"_ivl_3", 1 0, L_0x128051e28;  1 drivers
v0x6000002feac0_0 .net *"_ivl_31", 0 0, L_0x6000001cdfe0;  1 drivers
L_0x128051e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000002feb50_0 .net/2u *"_ivl_4", 3 0, L_0x128051e70;  1 drivers
v0x6000002febe0_0 .net *"_ivl_6", 0 0, L_0x6000001cdcc0;  1 drivers
v0x6000002fec70_0 .net "do_clear", 0 0, L_0x600001bdc460;  1 drivers
v0x6000002fed00_0 .net "load_weight", 0 0, L_0x600001bdc2a0;  1 drivers
v0x6000002fed90_0 .net "weight_in", 7 0, L_0x6000001cdd60;  1 drivers
L_0x6000001cdc20 .concat [ 2 2 0 0], v0x60000028c090_0, L_0x128051e28;
L_0x6000001cdcc0 .cmp/eq 4, L_0x6000001cdc20, L_0x128051e70;
L_0x6000001cde00 .cmp/eq 3, v0x6000002fa250_0, L_0x128051eb8;
L_0x6000001cdea0 .cmp/eq 3, v0x6000002fa250_0, L_0x128051f00;
L_0x6000001cdf40 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x128051f48;
L_0x6000001cdfe0 .cmp/eq 32, L_0x6000001cdf40, L_0x128051f90;
S_0x13575dec0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13575dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001eda300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001eda340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002fd8c0_0 .net *"_ivl_11", 0 0, L_0x6000001ce260;  1 drivers
v0x6000002fd950_0 .net *"_ivl_12", 15 0, L_0x6000001ce300;  1 drivers
v0x6000002fd9e0_0 .net/s *"_ivl_4", 15 0, L_0x6000001ce080;  1 drivers
v0x6000002fda70_0 .net/s *"_ivl_6", 15 0, L_0x6000001ce120;  1 drivers
v0x6000002fdb00_0 .net/s "a_signed", 7 0, v0x6000002fdcb0_0;  1 drivers
v0x6000002fdb90_0 .net "act_in", 7 0, v0x6000002fc6c0_0;  alias, 1 drivers
v0x6000002fdc20_0 .var "act_out", 7 0;
v0x6000002fdcb0_0 .var "act_reg", 7 0;
v0x6000002fdd40_0 .net "clear_acc", 0 0, L_0x600001bdc460;  alias, 1 drivers
v0x6000002fddd0_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002fde60_0 .net "enable", 0 0, L_0x600001bdcf50;  alias, 1 drivers
v0x6000002fdef0_0 .net "load_weight", 0 0, L_0x600001bdc2a0;  alias, 1 drivers
v0x6000002fdf80_0 .net/s "product", 15 0, L_0x6000001ce1c0;  1 drivers
v0x6000002fe010_0 .net/s "product_ext", 31 0, L_0x6000001ce3a0;  1 drivers
v0x6000002fe0a0_0 .net "psum_in", 31 0, v0x6000002f0b40_0;  alias, 1 drivers
v0x6000002fe130_0 .var "psum_out", 31 0;
v0x6000002fe1c0_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002fe250_0 .net/s "w_signed", 7 0, v0x6000002fe370_0;  1 drivers
v0x6000002fe2e0_0 .net "weight_in", 7 0, L_0x6000001cdd60;  alias, 1 drivers
v0x6000002fe370_0 .var "weight_reg", 7 0;
L_0x6000001ce080 .extend/s 16, v0x6000002fdcb0_0;
L_0x6000001ce120 .extend/s 16, v0x6000002fe370_0;
L_0x6000001ce1c0 .arith/mult 16, L_0x6000001ce080, L_0x6000001ce120;
L_0x6000001ce260 .part L_0x6000001ce1c0, 15, 1;
LS_0x6000001ce300_0_0 .concat [ 1 1 1 1], L_0x6000001ce260, L_0x6000001ce260, L_0x6000001ce260, L_0x6000001ce260;
LS_0x6000001ce300_0_4 .concat [ 1 1 1 1], L_0x6000001ce260, L_0x6000001ce260, L_0x6000001ce260, L_0x6000001ce260;
LS_0x6000001ce300_0_8 .concat [ 1 1 1 1], L_0x6000001ce260, L_0x6000001ce260, L_0x6000001ce260, L_0x6000001ce260;
LS_0x6000001ce300_0_12 .concat [ 1 1 1 1], L_0x6000001ce260, L_0x6000001ce260, L_0x6000001ce260, L_0x6000001ce260;
L_0x6000001ce300 .concat [ 4 4 4 4], LS_0x6000001ce300_0_0, LS_0x6000001ce300_0_4, LS_0x6000001ce300_0_8, LS_0x6000001ce300_0_12;
L_0x6000001ce3a0 .concat [ 16 16 0 0], L_0x6000001ce1c0, L_0x6000001ce300;
S_0x135795f60 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x1357651b0;
 .timescale 0 0;
P_0x6000025999c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600001bdc5b0 .functor AND 1, v0x60000028c120_0, L_0x6000001ce4e0, C4<1>, C4<1>;
L_0x600001bdc620 .functor AND 1, L_0x6000001ce6c0, v0x600000282b50_0, C4<1>, C4<1>;
L_0x600001bdc690 .functor OR 1, L_0x6000001ce620, L_0x600001bdc620, C4<0>, C4<0>;
L_0x600001bdc700 .functor AND 1, L_0x1280524a0, L_0x600001bdc690, C4<1>, C4<1>;
L_0x600001bdc770 .functor AND 1, L_0x600001bdc700, L_0x6000001ce800, C4<1>, C4<1>;
v0x6000002ff960_0 .net *"_ivl_0", 3 0, L_0x6000001ce440;  1 drivers
L_0x128052068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000002ff9f0_0 .net/2u *"_ivl_11", 2 0, L_0x128052068;  1 drivers
v0x6000002ffa80_0 .net *"_ivl_13", 0 0, L_0x6000001ce620;  1 drivers
L_0x1280520b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000002ffb10_0 .net/2u *"_ivl_15", 2 0, L_0x1280520b0;  1 drivers
v0x6000002ffba0_0 .net *"_ivl_17", 0 0, L_0x6000001ce6c0;  1 drivers
v0x6000002ffc30_0 .net *"_ivl_20", 0 0, L_0x600001bdc620;  1 drivers
v0x6000002ffcc0_0 .net *"_ivl_22", 0 0, L_0x600001bdc690;  1 drivers
v0x6000002ffd50_0 .net *"_ivl_24", 0 0, L_0x600001bdc700;  1 drivers
v0x6000002ffde0_0 .net *"_ivl_25", 31 0, L_0x6000001ce760;  1 drivers
L_0x1280520f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002ffe70_0 .net *"_ivl_28", 15 0, L_0x1280520f8;  1 drivers
L_0x128052140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002fff00_0 .net/2u *"_ivl_29", 31 0, L_0x128052140;  1 drivers
L_0x128051fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002f8000_0 .net *"_ivl_3", 1 0, L_0x128051fd8;  1 drivers
v0x6000002f8090_0 .net *"_ivl_31", 0 0, L_0x6000001ce800;  1 drivers
L_0x128052020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000002f8120_0 .net/2u *"_ivl_4", 3 0, L_0x128052020;  1 drivers
v0x6000002f81b0_0 .net *"_ivl_6", 0 0, L_0x6000001ce4e0;  1 drivers
v0x6000002f8240_0 .net "do_clear", 0 0, L_0x600001bdc770;  1 drivers
v0x6000002f82d0_0 .net "load_weight", 0 0, L_0x600001bdc5b0;  1 drivers
v0x6000002f8360_0 .net "weight_in", 7 0, L_0x6000001ce580;  1 drivers
L_0x6000001ce440 .concat [ 2 2 0 0], v0x60000028c090_0, L_0x128051fd8;
L_0x6000001ce4e0 .cmp/eq 4, L_0x6000001ce440, L_0x128052020;
L_0x6000001ce620 .cmp/eq 3, v0x6000002fa250_0, L_0x128052068;
L_0x6000001ce6c0 .cmp/eq 3, v0x6000002fa250_0, L_0x1280520b0;
L_0x6000001ce760 .concat [ 16 16 0 0], v0x6000002f9950_0, L_0x1280520f8;
L_0x6000001ce800 .cmp/eq 32, L_0x6000001ce760, L_0x128052140;
S_0x1357946b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x135795f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001eda380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001eda3c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000002fee20_0 .net *"_ivl_11", 0 0, L_0x6000001cea80;  1 drivers
v0x6000002feeb0_0 .net *"_ivl_12", 15 0, L_0x6000001ceb20;  1 drivers
v0x6000002fef40_0 .net/s *"_ivl_4", 15 0, L_0x6000001ce8a0;  1 drivers
v0x6000002fefd0_0 .net/s *"_ivl_6", 15 0, L_0x6000001ce940;  1 drivers
v0x6000002ff060_0 .net/s "a_signed", 7 0, v0x6000002ff210_0;  1 drivers
v0x6000002ff0f0_0 .net "act_in", 7 0, v0x6000002fdc20_0;  alias, 1 drivers
v0x6000002ff180_0 .var "act_out", 7 0;
v0x6000002ff210_0 .var "act_reg", 7 0;
v0x6000002ff2a0_0 .net "clear_acc", 0 0, L_0x600001bdc770;  alias, 1 drivers
v0x6000002ff330_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002ff3c0_0 .net "enable", 0 0, L_0x600001bdcf50;  alias, 1 drivers
v0x6000002ff450_0 .net "load_weight", 0 0, L_0x600001bdc5b0;  alias, 1 drivers
v0x6000002ff4e0_0 .net/s "product", 15 0, L_0x6000001ce9e0;  1 drivers
v0x6000002ff570_0 .net/s "product_ext", 31 0, L_0x6000001cebc0;  1 drivers
v0x6000002ff600_0 .net "psum_in", 31 0, v0x6000002f20a0_0;  alias, 1 drivers
v0x6000002ff690_0 .var "psum_out", 31 0;
v0x6000002ff720_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x6000002ff7b0_0 .net/s "w_signed", 7 0, v0x6000002ff8d0_0;  1 drivers
v0x6000002ff840_0 .net "weight_in", 7 0, L_0x6000001ce580;  alias, 1 drivers
v0x6000002ff8d0_0 .var "weight_reg", 7 0;
L_0x6000001ce8a0 .extend/s 16, v0x6000002ff210_0;
L_0x6000001ce940 .extend/s 16, v0x6000002ff8d0_0;
L_0x6000001ce9e0 .arith/mult 16, L_0x6000001ce8a0, L_0x6000001ce940;
L_0x6000001cea80 .part L_0x6000001ce9e0, 15, 1;
LS_0x6000001ceb20_0_0 .concat [ 1 1 1 1], L_0x6000001cea80, L_0x6000001cea80, L_0x6000001cea80, L_0x6000001cea80;
LS_0x6000001ceb20_0_4 .concat [ 1 1 1 1], L_0x6000001cea80, L_0x6000001cea80, L_0x6000001cea80, L_0x6000001cea80;
LS_0x6000001ceb20_0_8 .concat [ 1 1 1 1], L_0x6000001cea80, L_0x6000001cea80, L_0x6000001cea80, L_0x6000001cea80;
LS_0x6000001ceb20_0_12 .concat [ 1 1 1 1], L_0x6000001cea80, L_0x6000001cea80, L_0x6000001cea80, L_0x6000001cea80;
L_0x6000001ceb20 .concat [ 4 4 4 4], LS_0x6000001ceb20_0_0, LS_0x6000001ceb20_0_4, LS_0x6000001ceb20_0_8, LS_0x6000001ceb20_0_12;
L_0x6000001cebc0 .concat [ 16 16 0 0], L_0x6000001ce9e0, L_0x6000001ceb20;
S_0x135794820 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002599ac0 .param/l "row" 1 7 198, +C4<00>;
L_0x600001bd1810 .functor BUFZ 8, v0x6000002e2130_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x135787680 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002599b40 .param/l "row" 1 7 198, +C4<01>;
L_0x600001bd16c0 .functor BUFZ 8, v0x6000002e2400_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1357877f0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002599bc0 .param/l "row" 1 7 198, +C4<010>;
L_0x600001bd1730 .functor BUFZ 8, v0x6000002e26d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x135787960 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002599c40 .param/l "row" 1 7 198, +C4<011>;
L_0x600001bd15e0 .functor BUFZ 8, v0x6000002e29a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x135787ad0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002599cc0 .param/l "col" 1 7 279, +C4<00>;
L_0x600001bdcc40 .functor BUFZ 32, v0x6000002e1dd0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000002f83f0_0 .net *"_ivl_2", 31 0, L_0x600001bdcc40;  1 drivers
S_0x135756be0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002599d40 .param/l "col" 1 7 279, +C4<01>;
L_0x600001bdccb0 .functor BUFZ 32, v0x6000002e1ef0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000002f8480_0 .net *"_ivl_2", 31 0, L_0x600001bdccb0;  1 drivers
S_0x135756d50 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002599dc0 .param/l "col" 1 7 279, +C4<010>;
L_0x600001bdcd20 .functor BUFZ 32, v0x6000002e2010_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000002f8510_0 .net *"_ivl_2", 31 0, L_0x600001bdcd20;  1 drivers
S_0x135756ec0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002599e40 .param/l "col" 1 7 279, +C4<011>;
L_0x600001bdcd90 .functor BUFZ 32, L_0x600001bdcbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000002f85a0_0 .net *"_ivl_2", 31 0, L_0x600001bdcd90;  1 drivers
S_0x135757030 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002599ec0 .param/l "col" 1 7 206, +C4<00>;
S_0x135757c90 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002599f40 .param/l "col" 1 7 206, +C4<01>;
S_0x135757e00 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x13577be60;
 .timescale 0 0;
P_0x600002599fc0 .param/l "col" 1 7 206, +C4<010>;
S_0x135757f70 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x13577be60;
 .timescale 0 0;
P_0x60000259a040 .param/l "col" 1 7 206, +C4<011>;
S_0x13578e2f0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x135782d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x13578e460 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x13578e4a0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x13578e4e0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x13578e520 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x13578e560 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x13578e5a0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600001bddd50 .functor BUFZ 256, v0x600000284cf0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001bdddc0 .functor BUFZ 256, v0x600000285830_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001bdde30 .functor BUFZ 256, v0x600000284630_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000002fbba0_0 .var/i "b", 31 0;
v0x6000002fbc30 .array "bank_addr", 3 0, 7 0;
v0x6000002fbcc0_0 .net "bank_dma", 1 0, L_0x6000001ca8a0;  1 drivers
v0x6000002fbd50_0 .var "bank_dma_d", 1 0;
v0x6000002fbde0_0 .net "bank_mxu_a", 1 0, L_0x6000001ca6c0;  1 drivers
v0x6000002fbe70_0 .var "bank_mxu_a_d", 1 0;
v0x6000002fbf00_0 .net "bank_mxu_o", 1 0, L_0x6000001ca760;  1 drivers
v0x600000284000_0 .net "bank_mxu_w", 1 0, L_0x6000001ca620;  1 drivers
v0x600000284090_0 .var "bank_mxu_w_d", 1 0;
v0x600000284120 .array "bank_rdata", 3 0;
v0x600000284120_0 .net v0x600000284120 0, 255 0, v0x6000002fa7f0_0; 1 drivers
v0x600000284120_1 .net v0x600000284120 1, 255 0, v0x6000002fad00_0; 1 drivers
v0x600000284120_2 .net v0x600000284120 2, 255 0, v0x6000002fb210_0; 1 drivers
v0x600000284120_3 .net v0x600000284120 3, 255 0, v0x6000002fb720_0; 1 drivers
v0x6000002841b0_0 .var "bank_re", 3 0;
v0x600000284240_0 .net "bank_vpu", 1 0, L_0x6000001ca800;  1 drivers
v0x6000002842d0_0 .var "bank_vpu_d", 1 0;
v0x600000284360 .array "bank_wdata", 3 0, 255 0;
v0x6000002843f0_0 .var "bank_we", 3 0;
v0x600000284480_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x600000284510_0 .net "dma_addr", 19 0, v0x6000002e6760_0;  alias, 1 drivers
v0x6000002845a0_0 .net "dma_rdata", 255 0, L_0x600001bdde30;  alias, 1 drivers
v0x600000284630_0 .var "dma_rdata_reg", 255 0;
v0x6000002846c0_0 .net "dma_re", 0 0, L_0x600001bdd810;  alias, 1 drivers
v0x600000284750_0 .net "dma_ready", 0 0, L_0x6000001caee0;  alias, 1 drivers
v0x6000002847e0_0 .net "dma_wdata", 255 0, L_0x600001bdd730;  alias, 1 drivers
v0x600000284870_0 .net "dma_we", 0 0, L_0x600001bdd7a0;  alias, 1 drivers
v0x600000284900_0 .var "grant_dma", 3 0;
v0x600000284990_0 .var "grant_mxu_a", 3 0;
v0x600000284a20_0 .var "grant_mxu_o", 3 0;
v0x600000284ab0_0 .var "grant_mxu_w", 3 0;
v0x600000284b40_0 .var "grant_vpu", 3 0;
v0x600000284bd0_0 .net "mxu_a_addr", 19 0, L_0x6000001cf980;  alias, 1 drivers
v0x600000284c60_0 .net "mxu_a_rdata", 255 0, L_0x600001bddd50;  alias, 1 drivers
v0x600000284cf0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600000284d80_0 .net "mxu_a_re", 0 0, L_0x6000001cfa20;  alias, 1 drivers
v0x600000284e10_0 .net "mxu_a_ready", 0 0, L_0x6000001cada0;  alias, 1 drivers
v0x600000284ea0_0 .net "mxu_o_addr", 19 0, L_0x6000001cfc00;  alias, 1 drivers
v0x600000284f30_0 .net "mxu_o_ready", 0 0, L_0x6000001cae40;  alias, 1 drivers
v0x600000284fc0_0 .net "mxu_o_wdata", 255 0, L_0x6000001cfde0;  alias, 1 drivers
v0x600000285050_0 .net "mxu_o_we", 0 0, L_0x600001bdd1f0;  alias, 1 drivers
v0x6000002850e0_0 .net "mxu_w_addr", 19 0, L_0x6000001cf700;  alias, 1 drivers
v0x600000285170_0 .net "mxu_w_rdata", 255 0, v0x600000285200_0;  alias, 1 drivers
v0x600000285200_0 .var "mxu_w_rdata_reg", 255 0;
v0x600000285290_0 .net "mxu_w_re", 0 0, L_0x6000001cf7a0;  alias, 1 drivers
v0x600000285320_0 .net "mxu_w_ready", 0 0, L_0x6000001cac60;  alias, 1 drivers
v0x6000002853b0_0 .var "req_dma", 3 0;
v0x600000285440_0 .var "req_mxu_a", 3 0;
v0x6000002854d0_0 .var "req_mxu_o", 3 0;
v0x600000285560_0 .var "req_mxu_w", 3 0;
v0x6000002855f0_0 .var "req_vpu", 3 0;
v0x600000285680_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x600000285710_0 .net "vpu_addr", 19 0, v0x600000286e20_0;  alias, 1 drivers
v0x6000002857a0_0 .net "vpu_rdata", 255 0, L_0x600001bdddc0;  alias, 1 drivers
v0x600000285830_0 .var "vpu_rdata_reg", 255 0;
v0x6000002858c0_0 .net "vpu_re", 0 0, L_0x600001bdd5e0;  alias, 1 drivers
v0x600000285950_0 .net "vpu_ready", 0 0, L_0x6000001cad00;  alias, 1 drivers
v0x6000002859e0_0 .net "vpu_wdata", 255 0, L_0x600001bdd500;  alias, 1 drivers
v0x600000285a70_0 .net "vpu_we", 0 0, L_0x600001bdd570;  alias, 1 drivers
v0x600000285b00_0 .net "word_dma", 7 0, L_0x6000001cabc0;  1 drivers
v0x600000285b90_0 .net "word_mxu_a", 7 0, L_0x6000001ca9e0;  1 drivers
v0x600000285c20_0 .net "word_mxu_o", 7 0, L_0x6000001caa80;  1 drivers
v0x600000285cb0_0 .net "word_mxu_w", 7 0, L_0x6000001ca940;  1 drivers
v0x600000285d40_0 .net "word_vpu", 7 0, L_0x6000001cab20;  1 drivers
E_0x60000259a840/0 .event anyedge, v0x600000284090_0, v0x6000002fa7f0_0, v0x6000002fad00_0, v0x6000002fb210_0;
E_0x60000259a840/1 .event anyedge, v0x6000002fb720_0, v0x6000002fbe70_0, v0x6000002842d0_0, v0x6000002fbd50_0;
E_0x60000259a840 .event/or E_0x60000259a840/0, E_0x60000259a840/1;
E_0x60000259a8c0/0 .event anyedge, v0x600000285560_0, v0x600000285440_0, v0x6000002854d0_0, v0x6000002855f0_0;
E_0x60000259a8c0/1 .event anyedge, v0x6000002853b0_0, v0x600000284ab0_0, v0x600000285cb0_0, v0x600000284990_0;
E_0x60000259a8c0/2 .event anyedge, v0x600000285b90_0, v0x600000284a20_0, v0x600000285c20_0, v0x600000284fc0_0;
E_0x60000259a8c0/3 .event anyedge, v0x600000284b40_0, v0x600000285d40_0, v0x6000002859e0_0, v0x600000285a70_0;
E_0x60000259a8c0/4 .event anyedge, v0x6000002858c0_0, v0x600000284900_0, v0x600000285b00_0, v0x6000002e6a30_0;
E_0x60000259a8c0/5 .event anyedge, v0x6000002e6b50_0, v0x6000002e6880_0;
E_0x60000259a8c0 .event/or E_0x60000259a8c0/0, E_0x60000259a8c0/1, E_0x60000259a8c0/2, E_0x60000259a8c0/3, E_0x60000259a8c0/4, E_0x60000259a8c0/5;
E_0x60000259a900/0 .event anyedge, v0x600000285290_0, v0x600000284000_0, v0x600000284d80_0, v0x6000002fbde0_0;
E_0x60000259a900/1 .event anyedge, v0x600000285050_0, v0x6000002fbf00_0, v0x600000285a70_0, v0x6000002858c0_0;
E_0x60000259a900/2 .event anyedge, v0x600000284240_0, v0x6000002e6b50_0, v0x6000002e6880_0, v0x6000002fbcc0_0;
E_0x60000259a900 .event/or E_0x60000259a900/0, E_0x60000259a900/1, E_0x60000259a900/2;
L_0x6000001ca120 .part v0x6000002843f0_0, 0, 1;
L_0x6000001ca1c0 .part v0x6000002841b0_0, 0, 1;
L_0x6000001ca260 .part v0x6000002843f0_0, 1, 1;
L_0x6000001ca300 .part v0x6000002841b0_0, 1, 1;
L_0x6000001ca3a0 .part v0x6000002843f0_0, 2, 1;
L_0x6000001ca440 .part v0x6000002841b0_0, 2, 1;
L_0x6000001ca4e0 .part v0x6000002843f0_0, 3, 1;
L_0x6000001ca580 .part v0x6000002841b0_0, 3, 1;
L_0x6000001ca620 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x6000001cf700 (v0x6000002fb960_0) S_0x1357890e0;
L_0x6000001ca6c0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x6000001cf980 (v0x6000002fb960_0) S_0x1357890e0;
L_0x6000001ca760 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x6000001cfc00 (v0x6000002fb960_0) S_0x1357890e0;
L_0x6000001ca800 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, v0x600000286e20_0 (v0x6000002fb960_0) S_0x1357890e0;
L_0x6000001ca8a0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, v0x6000002e6760_0 (v0x6000002fb960_0) S_0x1357890e0;
L_0x6000001ca940 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x6000001cf700 (v0x6000002fba80_0) S_0x135789250;
L_0x6000001ca9e0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x6000001cf980 (v0x6000002fba80_0) S_0x135789250;
L_0x6000001caa80 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x6000001cfc00 (v0x6000002fba80_0) S_0x135789250;
L_0x6000001cab20 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, v0x600000286e20_0 (v0x6000002fba80_0) S_0x135789250;
L_0x6000001cabc0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, v0x6000002e6760_0 (v0x6000002fba80_0) S_0x135789250;
L_0x6000001cac60 .part/v v0x600000284ab0_0, L_0x6000001ca620, 1;
L_0x6000001cada0 .part/v v0x600000284990_0, L_0x6000001ca6c0, 1;
L_0x6000001cae40 .part/v v0x600000284a20_0, L_0x6000001ca760, 1;
L_0x6000001cad00 .part/v v0x600000284b40_0, L_0x6000001ca800, 1;
L_0x6000001caee0 .part/v v0x600000284900_0, L_0x6000001ca8a0, 1;
S_0x135788560 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x13578e2f0;
 .timescale 0 0;
P_0x60000259a940 .param/l "i" 1 9 184, +C4<00>;
S_0x1357886d0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x135788560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001ed9880 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001ed98c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000002fbc30_0 .array/port v0x6000002fbc30, 0;
v0x6000002fa5b0_0 .net "addr", 7 0, v0x6000002fbc30_0;  1 drivers
v0x6000002fa640_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002fa6d0_0 .var/i "i", 31 0;
v0x6000002fa760 .array "mem", 255 0, 255 0;
v0x6000002fa7f0_0 .var "rdata", 255 0;
v0x6000002fa880_0 .net "re", 0 0, L_0x6000001ca1c0;  1 drivers
v0x600000284360_0 .array/port v0x600000284360, 0;
v0x6000002fa910_0 .net "wdata", 255 0, v0x600000284360_0;  1 drivers
v0x6000002fa9a0_0 .net "we", 0 0, L_0x6000001ca120;  1 drivers
E_0x60000259aa40 .event posedge, v0x6000002e5cb0_0;
S_0x135788840 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x13578e2f0;
 .timescale 0 0;
P_0x60000259aac0 .param/l "i" 1 9 184, +C4<01>;
S_0x1357889b0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x135788840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001eda400 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001eda440 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000002fbc30_1 .array/port v0x6000002fbc30, 1;
v0x6000002faac0_0 .net "addr", 7 0, v0x6000002fbc30_1;  1 drivers
v0x6000002fab50_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002fabe0_0 .var/i "i", 31 0;
v0x6000002fac70 .array "mem", 255 0, 255 0;
v0x6000002fad00_0 .var "rdata", 255 0;
v0x6000002fad90_0 .net "re", 0 0, L_0x6000001ca300;  1 drivers
v0x600000284360_1 .array/port v0x600000284360, 1;
v0x6000002fae20_0 .net "wdata", 255 0, v0x600000284360_1;  1 drivers
v0x6000002faeb0_0 .net "we", 0 0, L_0x6000001ca260;  1 drivers
S_0x135788b20 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x13578e2f0;
 .timescale 0 0;
P_0x60000259ac00 .param/l "i" 1 9 184, +C4<010>;
S_0x135788c90 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x135788b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001eda480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001eda4c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000002fbc30_2 .array/port v0x6000002fbc30, 2;
v0x6000002fafd0_0 .net "addr", 7 0, v0x6000002fbc30_2;  1 drivers
v0x6000002fb060_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002fb0f0_0 .var/i "i", 31 0;
v0x6000002fb180 .array "mem", 255 0, 255 0;
v0x6000002fb210_0 .var "rdata", 255 0;
v0x6000002fb2a0_0 .net "re", 0 0, L_0x6000001ca440;  1 drivers
v0x600000284360_2 .array/port v0x600000284360, 2;
v0x6000002fb330_0 .net "wdata", 255 0, v0x600000284360_2;  1 drivers
v0x6000002fb3c0_0 .net "we", 0 0, L_0x6000001ca3a0;  1 drivers
S_0x135788e00 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x13578e2f0;
 .timescale 0 0;
P_0x60000259ad40 .param/l "i" 1 9 184, +C4<011>;
S_0x135788f70 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x135788e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001eda500 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001eda540 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000002fbc30_3 .array/port v0x6000002fbc30, 3;
v0x6000002fb4e0_0 .net "addr", 7 0, v0x6000002fbc30_3;  1 drivers
v0x6000002fb570_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x6000002fb600_0 .var/i "i", 31 0;
v0x6000002fb690 .array "mem", 255 0, 255 0;
v0x6000002fb720_0 .var "rdata", 255 0;
v0x6000002fb7b0_0 .net "re", 0 0, L_0x6000001ca580;  1 drivers
v0x600000284360_3 .array/port v0x600000284360, 3;
v0x6000002fb840_0 .net "wdata", 255 0, v0x600000284360_3;  1 drivers
v0x6000002fb8d0_0 .net "we", 0 0, L_0x6000001ca4e0;  1 drivers
S_0x1357890e0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x13578e2f0;
 .timescale 0 0;
v0x6000002fb960_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x1357890e0
TD_tb_e2e_simple.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000002fb960_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000002fb960_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x135789250 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x13578e2f0;
 .timescale 0 0;
v0x6000002fba80_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x135789250
TD_tb_e2e_simple.dut.sram_inst.get_word ;
    %load/vec4 v0x6000002fba80_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x1357895c0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x135782d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x136009000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x136009040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x136009080 .param/l "REDUCE_STAGES" 1 10 181, +C4<00000000000000000000000000000100>;
P_0x1360090c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x136009100 .param/l "S_DECODE" 1 10 92, C4<001>;
P_0x136009140 .param/l "S_DONE" 1 10 97, C4<110>;
P_0x136009180 .param/l "S_EXECUTE" 1 10 93, C4<010>;
P_0x1360091c0 .param/l "S_IDLE" 1 10 91, C4<000>;
P_0x136009200 .param/l "S_MEM_WAIT" 1 10 94, C4<011>;
P_0x136009240 .param/l "S_REDUCE" 1 10 95, C4<100>;
P_0x136009280 .param/l "S_WRITEBACK" 1 10 96, C4<101>;
P_0x1360092c0 .param/l "VOP_ADD" 1 10 59, C4<00000001>;
P_0x136009300 .param/l "VOP_BCAST" 1 10 73, C4<00110010>;
P_0x136009340 .param/l "VOP_GELU" 1 10 64, C4<00010001>;
P_0x136009380 .param/l "VOP_LOAD" 1 10 71, C4<00110000>;
P_0x1360093c0 .param/l "VOP_MADD" 1 10 62, C4<00000100>;
P_0x136009400 .param/l "VOP_MAX" 1 10 69, C4<00100001>;
P_0x136009440 .param/l "VOP_MIN" 1 10 70, C4<00100010>;
P_0x136009480 .param/l "VOP_MOV" 1 10 74, C4<00110011>;
P_0x1360094c0 .param/l "VOP_MUL" 1 10 61, C4<00000011>;
P_0x136009500 .param/l "VOP_RELU" 1 10 63, C4<00010000>;
P_0x136009540 .param/l "VOP_SIGMOID" 1 10 66, C4<00010011>;
P_0x136009580 .param/l "VOP_SILU" 1 10 65, C4<00010010>;
P_0x1360095c0 .param/l "VOP_STORE" 1 10 72, C4<00110001>;
P_0x136009600 .param/l "VOP_SUB" 1 10 60, C4<00000010>;
P_0x136009640 .param/l "VOP_SUM" 1 10 68, C4<00100000>;
P_0x136009680 .param/l "VOP_TANH" 1 10 67, C4<00010100>;
P_0x1360096c0 .param/l "VOP_ZERO" 1 10 75, C4<00110100>;
P_0x136009700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600001bdd340 .functor BUFZ 256, L_0x6000001c97c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001bdd3b0 .functor BUFZ 256, L_0x6000001c9900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001bdd420 .functor BUFZ 1, v0x6000002866d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001bdd500 .functor BUFZ 256, v0x600000287180_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001bdd570 .functor BUFZ 1, v0x6000002872a0_0, C4<0>, C4<0>, C4<0>;
L_0x600001bdd5e0 .functor BUFZ 1, v0x600000286fd0_0, C4<0>, C4<0>, C4<0>;
v0x600000285dd0_0 .net *"_ivl_48", 255 0, L_0x6000001c97c0;  1 drivers
v0x600000285e60_0 .net *"_ivl_50", 6 0, L_0x6000001c9860;  1 drivers
L_0x128052848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000285ef0_0 .net *"_ivl_53", 1 0, L_0x128052848;  1 drivers
v0x600000285f80_0 .net *"_ivl_56", 255 0, L_0x6000001c9900;  1 drivers
v0x600000286010_0 .net *"_ivl_58", 6 0, L_0x6000001c99a0;  1 drivers
L_0x128052890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002860a0_0 .net *"_ivl_61", 1 0, L_0x128052890;  1 drivers
L_0x1280528d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000286130_0 .net/2u *"_ivl_64", 2 0, L_0x1280528d8;  1 drivers
v0x6000002861c0_0 .var "addr_reg", 19 0;
v0x600000286250_0 .var "alu_result", 255 0;
v0x6000002862e0_0 .net "clk", 0 0, v0x60000028cc60_0;  alias, 1 drivers
v0x600000286370_0 .net "cmd", 127 0, v0x6000002e1b00_0;  alias, 1 drivers
v0x600000286400_0 .net "cmd_done", 0 0, L_0x600001bdd420;  alias, 1 drivers
v0x600000286490_0 .net "cmd_ready", 0 0, L_0x6000001c9a40;  alias, 1 drivers
v0x600000286520_0 .var "cmd_reg", 127 0;
v0x6000002865b0_0 .net "cmd_valid", 0 0, L_0x600001bd1d50;  alias, 1 drivers
v0x600000286640_0 .net "count", 15 0, L_0x6000001c9720;  1 drivers
v0x6000002866d0_0 .var "done_reg", 0 0;
v0x600000286760_0 .var "elem_count", 15 0;
v0x6000002867f0_0 .net "imm", 15 0, L_0x6000001c95e0;  1 drivers
v0x600000286880_0 .var/i "lane", 31 0;
v0x600000286910 .array "lane_a", 15 0;
v0x600000286910_0 .net v0x600000286910 0, 15 0, L_0x6000001cff20; 1 drivers
v0x600000286910_1 .net v0x600000286910 1, 15 0, L_0x6000001c8000; 1 drivers
v0x600000286910_2 .net v0x600000286910 2, 15 0, L_0x6000001c8140; 1 drivers
v0x600000286910_3 .net v0x600000286910 3, 15 0, L_0x6000001c8280; 1 drivers
v0x600000286910_4 .net v0x600000286910 4, 15 0, L_0x6000001c83c0; 1 drivers
v0x600000286910_5 .net v0x600000286910 5, 15 0, L_0x6000001c8500; 1 drivers
v0x600000286910_6 .net v0x600000286910 6, 15 0, L_0x6000001c8640; 1 drivers
v0x600000286910_7 .net v0x600000286910 7, 15 0, L_0x6000001c8780; 1 drivers
v0x600000286910_8 .net v0x600000286910 8, 15 0, L_0x6000001c88c0; 1 drivers
v0x600000286910_9 .net v0x600000286910 9, 15 0, L_0x6000001c8a00; 1 drivers
v0x600000286910_10 .net v0x600000286910 10, 15 0, L_0x6000001c8be0; 1 drivers
v0x600000286910_11 .net v0x600000286910 11, 15 0, L_0x6000001c8c80; 1 drivers
v0x600000286910_12 .net v0x600000286910 12, 15 0, L_0x6000001c8dc0; 1 drivers
v0x600000286910_13 .net v0x600000286910 13, 15 0, L_0x6000001c8f00; 1 drivers
v0x600000286910_14 .net v0x600000286910 14, 15 0, L_0x6000001c9040; 1 drivers
v0x600000286910_15 .net v0x600000286910 15, 15 0, L_0x6000001c9180; 1 drivers
v0x6000002869a0 .array "lane_b", 15 0;
v0x6000002869a0_0 .net v0x6000002869a0 0, 15 0, L_0x6000001c4640; 1 drivers
v0x6000002869a0_1 .net v0x6000002869a0 1, 15 0, L_0x6000001c80a0; 1 drivers
v0x6000002869a0_2 .net v0x6000002869a0 2, 15 0, L_0x6000001c81e0; 1 drivers
v0x6000002869a0_3 .net v0x6000002869a0 3, 15 0, L_0x6000001c8320; 1 drivers
v0x6000002869a0_4 .net v0x6000002869a0 4, 15 0, L_0x6000001c8460; 1 drivers
v0x6000002869a0_5 .net v0x6000002869a0 5, 15 0, L_0x6000001c85a0; 1 drivers
v0x6000002869a0_6 .net v0x6000002869a0 6, 15 0, L_0x6000001c86e0; 1 drivers
v0x6000002869a0_7 .net v0x6000002869a0 7, 15 0, L_0x6000001c8820; 1 drivers
v0x6000002869a0_8 .net v0x6000002869a0 8, 15 0, L_0x6000001c8960; 1 drivers
v0x6000002869a0_9 .net v0x6000002869a0 9, 15 0, L_0x6000001c8b40; 1 drivers
v0x6000002869a0_10 .net v0x6000002869a0 10, 15 0, L_0x6000001c8aa0; 1 drivers
v0x6000002869a0_11 .net v0x6000002869a0 11, 15 0, L_0x6000001c8d20; 1 drivers
v0x6000002869a0_12 .net v0x6000002869a0 12, 15 0, L_0x6000001c8e60; 1 drivers
v0x6000002869a0_13 .net v0x6000002869a0 13, 15 0, L_0x6000001c8fa0; 1 drivers
v0x6000002869a0_14 .net v0x6000002869a0 14, 15 0, L_0x6000001c90e0; 1 drivers
v0x6000002869a0_15 .net v0x6000002869a0 15, 15 0, L_0x6000001c9220; 1 drivers
v0x600000286a30 .array "lane_result", 15 0, 15 0;
v0x600000286ac0_0 .net "mem_addr", 19 0, L_0x6000001c9680;  1 drivers
v0x600000286b50_0 .net "opcode", 7 0, L_0x6000001c92c0;  1 drivers
v0x600000286be0_0 .var "reduce_result", 15 0;
v0x600000286c70 .array "reduce_tree", 79 0, 15 0;
v0x600000286d00_0 .net "rst_n", 0 0, v0x60000028d560_0;  alias, 1 drivers
v0x600000286d90_0 .net "sram_addr", 19 0, v0x600000286e20_0;  alias, 1 drivers
v0x600000286e20_0 .var "sram_addr_reg", 19 0;
v0x600000286eb0_0 .net "sram_rdata", 255 0, L_0x600001bdddc0;  alias, 1 drivers
v0x600000286f40_0 .net "sram_re", 0 0, L_0x600001bdd5e0;  alias, 1 drivers
v0x600000286fd0_0 .var "sram_re_reg", 0 0;
v0x600000287060_0 .net "sram_ready", 0 0, L_0x6000001cad00;  alias, 1 drivers
v0x6000002870f0_0 .net "sram_wdata", 255 0, L_0x600001bdd500;  alias, 1 drivers
v0x600000287180_0 .var "sram_wdata_reg", 255 0;
v0x600000287210_0 .net "sram_we", 0 0, L_0x600001bdd570;  alias, 1 drivers
v0x6000002872a0_0 .var "sram_we_reg", 0 0;
v0x600000287330_0 .var/i "stage", 31 0;
v0x6000002873c0_0 .var "state", 2 0;
v0x600000287450_0 .net "subop", 7 0, L_0x6000001c9360;  1 drivers
v0x6000002874e0_0 .net "vd", 4 0, L_0x6000001c9400;  1 drivers
v0x600000287570 .array "vrf", 31 0, 255 0;
v0x600000287600_0 .net "vs1", 4 0, L_0x6000001c94a0;  1 drivers
v0x600000287690_0 .net "vs1_data", 255 0, L_0x600001bdd340;  1 drivers
v0x600000287720_0 .net "vs2", 4 0, L_0x6000001c9540;  1 drivers
v0x6000002877b0_0 .net "vs2_data", 255 0, L_0x600001bdd3b0;  1 drivers
E_0x60000259b640/0 .event anyedge, v0x600000286910_0, v0x600000286910_1, v0x600000286910_2, v0x600000286910_3;
E_0x60000259b640/1 .event anyedge, v0x600000286910_4, v0x600000286910_5, v0x600000286910_6, v0x600000286910_7;
E_0x60000259b640/2 .event anyedge, v0x600000286910_8, v0x600000286910_9, v0x600000286910_10, v0x600000286910_11;
E_0x60000259b640/3 .event anyedge, v0x600000286910_12, v0x600000286910_13, v0x600000286910_14, v0x600000286910_15;
v0x600000286c70_0 .array/port v0x600000286c70, 0;
v0x600000286c70_1 .array/port v0x600000286c70, 1;
v0x600000286c70_2 .array/port v0x600000286c70, 2;
E_0x60000259b640/4 .event anyedge, v0x600000287450_0, v0x600000286c70_0, v0x600000286c70_1, v0x600000286c70_2;
v0x600000286c70_3 .array/port v0x600000286c70, 3;
v0x600000286c70_4 .array/port v0x600000286c70, 4;
v0x600000286c70_5 .array/port v0x600000286c70, 5;
v0x600000286c70_6 .array/port v0x600000286c70, 6;
E_0x60000259b640/5 .event anyedge, v0x600000286c70_3, v0x600000286c70_4, v0x600000286c70_5, v0x600000286c70_6;
v0x600000286c70_7 .array/port v0x600000286c70, 7;
v0x600000286c70_8 .array/port v0x600000286c70, 8;
v0x600000286c70_9 .array/port v0x600000286c70, 9;
v0x600000286c70_10 .array/port v0x600000286c70, 10;
E_0x60000259b640/6 .event anyedge, v0x600000286c70_7, v0x600000286c70_8, v0x600000286c70_9, v0x600000286c70_10;
v0x600000286c70_11 .array/port v0x600000286c70, 11;
v0x600000286c70_12 .array/port v0x600000286c70, 12;
v0x600000286c70_13 .array/port v0x600000286c70, 13;
v0x600000286c70_14 .array/port v0x600000286c70, 14;
E_0x60000259b640/7 .event anyedge, v0x600000286c70_11, v0x600000286c70_12, v0x600000286c70_13, v0x600000286c70_14;
v0x600000286c70_15 .array/port v0x600000286c70, 15;
v0x600000286c70_16 .array/port v0x600000286c70, 16;
v0x600000286c70_17 .array/port v0x600000286c70, 17;
v0x600000286c70_18 .array/port v0x600000286c70, 18;
E_0x60000259b640/8 .event anyedge, v0x600000286c70_15, v0x600000286c70_16, v0x600000286c70_17, v0x600000286c70_18;
v0x600000286c70_19 .array/port v0x600000286c70, 19;
v0x600000286c70_20 .array/port v0x600000286c70, 20;
v0x600000286c70_21 .array/port v0x600000286c70, 21;
v0x600000286c70_22 .array/port v0x600000286c70, 22;
E_0x60000259b640/9 .event anyedge, v0x600000286c70_19, v0x600000286c70_20, v0x600000286c70_21, v0x600000286c70_22;
v0x600000286c70_23 .array/port v0x600000286c70, 23;
v0x600000286c70_24 .array/port v0x600000286c70, 24;
v0x600000286c70_25 .array/port v0x600000286c70, 25;
v0x600000286c70_26 .array/port v0x600000286c70, 26;
E_0x60000259b640/10 .event anyedge, v0x600000286c70_23, v0x600000286c70_24, v0x600000286c70_25, v0x600000286c70_26;
v0x600000286c70_27 .array/port v0x600000286c70, 27;
v0x600000286c70_28 .array/port v0x600000286c70, 28;
v0x600000286c70_29 .array/port v0x600000286c70, 29;
v0x600000286c70_30 .array/port v0x600000286c70, 30;
E_0x60000259b640/11 .event anyedge, v0x600000286c70_27, v0x600000286c70_28, v0x600000286c70_29, v0x600000286c70_30;
v0x600000286c70_31 .array/port v0x600000286c70, 31;
v0x600000286c70_32 .array/port v0x600000286c70, 32;
v0x600000286c70_33 .array/port v0x600000286c70, 33;
v0x600000286c70_34 .array/port v0x600000286c70, 34;
E_0x60000259b640/12 .event anyedge, v0x600000286c70_31, v0x600000286c70_32, v0x600000286c70_33, v0x600000286c70_34;
v0x600000286c70_35 .array/port v0x600000286c70, 35;
v0x600000286c70_36 .array/port v0x600000286c70, 36;
v0x600000286c70_37 .array/port v0x600000286c70, 37;
v0x600000286c70_38 .array/port v0x600000286c70, 38;
E_0x60000259b640/13 .event anyedge, v0x600000286c70_35, v0x600000286c70_36, v0x600000286c70_37, v0x600000286c70_38;
v0x600000286c70_39 .array/port v0x600000286c70, 39;
v0x600000286c70_40 .array/port v0x600000286c70, 40;
v0x600000286c70_41 .array/port v0x600000286c70, 41;
v0x600000286c70_42 .array/port v0x600000286c70, 42;
E_0x60000259b640/14 .event anyedge, v0x600000286c70_39, v0x600000286c70_40, v0x600000286c70_41, v0x600000286c70_42;
v0x600000286c70_43 .array/port v0x600000286c70, 43;
v0x600000286c70_44 .array/port v0x600000286c70, 44;
v0x600000286c70_45 .array/port v0x600000286c70, 45;
v0x600000286c70_46 .array/port v0x600000286c70, 46;
E_0x60000259b640/15 .event anyedge, v0x600000286c70_43, v0x600000286c70_44, v0x600000286c70_45, v0x600000286c70_46;
v0x600000286c70_47 .array/port v0x600000286c70, 47;
v0x600000286c70_48 .array/port v0x600000286c70, 48;
v0x600000286c70_49 .array/port v0x600000286c70, 49;
v0x600000286c70_50 .array/port v0x600000286c70, 50;
E_0x60000259b640/16 .event anyedge, v0x600000286c70_47, v0x600000286c70_48, v0x600000286c70_49, v0x600000286c70_50;
v0x600000286c70_51 .array/port v0x600000286c70, 51;
v0x600000286c70_52 .array/port v0x600000286c70, 52;
v0x600000286c70_53 .array/port v0x600000286c70, 53;
v0x600000286c70_54 .array/port v0x600000286c70, 54;
E_0x60000259b640/17 .event anyedge, v0x600000286c70_51, v0x600000286c70_52, v0x600000286c70_53, v0x600000286c70_54;
v0x600000286c70_55 .array/port v0x600000286c70, 55;
v0x600000286c70_56 .array/port v0x600000286c70, 56;
v0x600000286c70_57 .array/port v0x600000286c70, 57;
v0x600000286c70_58 .array/port v0x600000286c70, 58;
E_0x60000259b640/18 .event anyedge, v0x600000286c70_55, v0x600000286c70_56, v0x600000286c70_57, v0x600000286c70_58;
v0x600000286c70_59 .array/port v0x600000286c70, 59;
v0x600000286c70_60 .array/port v0x600000286c70, 60;
v0x600000286c70_61 .array/port v0x600000286c70, 61;
v0x600000286c70_62 .array/port v0x600000286c70, 62;
E_0x60000259b640/19 .event anyedge, v0x600000286c70_59, v0x600000286c70_60, v0x600000286c70_61, v0x600000286c70_62;
v0x600000286c70_63 .array/port v0x600000286c70, 63;
v0x600000286c70_64 .array/port v0x600000286c70, 64;
v0x600000286c70_65 .array/port v0x600000286c70, 65;
v0x600000286c70_66 .array/port v0x600000286c70, 66;
E_0x60000259b640/20 .event anyedge, v0x600000286c70_63, v0x600000286c70_64, v0x600000286c70_65, v0x600000286c70_66;
v0x600000286c70_67 .array/port v0x600000286c70, 67;
v0x600000286c70_68 .array/port v0x600000286c70, 68;
v0x600000286c70_69 .array/port v0x600000286c70, 69;
v0x600000286c70_70 .array/port v0x600000286c70, 70;
E_0x60000259b640/21 .event anyedge, v0x600000286c70_67, v0x600000286c70_68, v0x600000286c70_69, v0x600000286c70_70;
v0x600000286c70_71 .array/port v0x600000286c70, 71;
v0x600000286c70_72 .array/port v0x600000286c70, 72;
v0x600000286c70_73 .array/port v0x600000286c70, 73;
v0x600000286c70_74 .array/port v0x600000286c70, 74;
E_0x60000259b640/22 .event anyedge, v0x600000286c70_71, v0x600000286c70_72, v0x600000286c70_73, v0x600000286c70_74;
v0x600000286c70_75 .array/port v0x600000286c70, 75;
v0x600000286c70_76 .array/port v0x600000286c70, 76;
v0x600000286c70_77 .array/port v0x600000286c70, 77;
v0x600000286c70_78 .array/port v0x600000286c70, 78;
E_0x60000259b640/23 .event anyedge, v0x600000286c70_75, v0x600000286c70_76, v0x600000286c70_77, v0x600000286c70_78;
v0x600000286c70_79 .array/port v0x600000286c70, 79;
E_0x60000259b640/24 .event anyedge, v0x600000286c70_79;
E_0x60000259b640 .event/or E_0x60000259b640/0, E_0x60000259b640/1, E_0x60000259b640/2, E_0x60000259b640/3, E_0x60000259b640/4, E_0x60000259b640/5, E_0x60000259b640/6, E_0x60000259b640/7, E_0x60000259b640/8, E_0x60000259b640/9, E_0x60000259b640/10, E_0x60000259b640/11, E_0x60000259b640/12, E_0x60000259b640/13, E_0x60000259b640/14, E_0x60000259b640/15, E_0x60000259b640/16, E_0x60000259b640/17, E_0x60000259b640/18, E_0x60000259b640/19, E_0x60000259b640/20, E_0x60000259b640/21, E_0x60000259b640/22, E_0x60000259b640/23, E_0x60000259b640/24;
L_0x6000001cff20 .part L_0x600001bdd340, 0, 16;
L_0x6000001c4640 .part L_0x600001bdd3b0, 0, 16;
L_0x6000001c8000 .part L_0x600001bdd340, 16, 16;
L_0x6000001c80a0 .part L_0x600001bdd3b0, 16, 16;
L_0x6000001c8140 .part L_0x600001bdd340, 32, 16;
L_0x6000001c81e0 .part L_0x600001bdd3b0, 32, 16;
L_0x6000001c8280 .part L_0x600001bdd340, 48, 16;
L_0x6000001c8320 .part L_0x600001bdd3b0, 48, 16;
L_0x6000001c83c0 .part L_0x600001bdd340, 64, 16;
L_0x6000001c8460 .part L_0x600001bdd3b0, 64, 16;
L_0x6000001c8500 .part L_0x600001bdd340, 80, 16;
L_0x6000001c85a0 .part L_0x600001bdd3b0, 80, 16;
L_0x6000001c8640 .part L_0x600001bdd340, 96, 16;
L_0x6000001c86e0 .part L_0x600001bdd3b0, 96, 16;
L_0x6000001c8780 .part L_0x600001bdd340, 112, 16;
L_0x6000001c8820 .part L_0x600001bdd3b0, 112, 16;
L_0x6000001c88c0 .part L_0x600001bdd340, 128, 16;
L_0x6000001c8960 .part L_0x600001bdd3b0, 128, 16;
L_0x6000001c8a00 .part L_0x600001bdd340, 144, 16;
L_0x6000001c8b40 .part L_0x600001bdd3b0, 144, 16;
L_0x6000001c8be0 .part L_0x600001bdd340, 160, 16;
L_0x6000001c8aa0 .part L_0x600001bdd3b0, 160, 16;
L_0x6000001c8c80 .part L_0x600001bdd340, 176, 16;
L_0x6000001c8d20 .part L_0x600001bdd3b0, 176, 16;
L_0x6000001c8dc0 .part L_0x600001bdd340, 192, 16;
L_0x6000001c8e60 .part L_0x600001bdd3b0, 192, 16;
L_0x6000001c8f00 .part L_0x600001bdd340, 208, 16;
L_0x6000001c8fa0 .part L_0x600001bdd3b0, 208, 16;
L_0x6000001c9040 .part L_0x600001bdd340, 224, 16;
L_0x6000001c90e0 .part L_0x600001bdd3b0, 224, 16;
L_0x6000001c9180 .part L_0x600001bdd340, 240, 16;
L_0x6000001c9220 .part L_0x600001bdd3b0, 240, 16;
L_0x6000001c92c0 .part v0x6000002e1b00_0, 120, 8;
L_0x6000001c9360 .part v0x6000002e1b00_0, 112, 8;
L_0x6000001c9400 .part v0x6000002e1b00_0, 112, 5;
L_0x6000001c94a0 .part v0x6000002e1b00_0, 107, 5;
L_0x6000001c9540 .part v0x6000002e1b00_0, 102, 5;
L_0x6000001c95e0 .part v0x6000002e1b00_0, 32, 16;
L_0x6000001c9680 .part v0x6000002e1b00_0, 76, 20;
L_0x6000001c9720 .part v0x6000002e1b00_0, 48, 16;
L_0x6000001c97c0 .array/port v0x600000287570, L_0x6000001c9860;
L_0x6000001c9860 .concat [ 5 2 0 0], L_0x6000001c94a0, L_0x128052848;
L_0x6000001c9900 .array/port v0x600000287570, L_0x6000001c99a0;
L_0x6000001c99a0 .concat [ 5 2 0 0], L_0x6000001c9540, L_0x128052890;
L_0x6000001c9a40 .cmp/eq 3, v0x6000002873c0_0, L_0x1280528d8;
S_0x135789a40 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 117, 10 117 0, S_0x1357895c0;
 .timescale 0 0;
P_0x60000259b680 .param/l "i" 1 10 117, +C4<00>;
v0x600000286a30_0 .array/port v0x600000286a30, 0;
v0x600000286a30_1 .array/port v0x600000286a30, 1;
v0x600000286a30_2 .array/port v0x600000286a30, 2;
v0x600000286a30_3 .array/port v0x600000286a30, 3;
E_0x60000259b700/0 .event anyedge, v0x600000286a30_0, v0x600000286a30_1, v0x600000286a30_2, v0x600000286a30_3;
v0x600000286a30_4 .array/port v0x600000286a30, 4;
v0x600000286a30_5 .array/port v0x600000286a30, 5;
v0x600000286a30_6 .array/port v0x600000286a30, 6;
v0x600000286a30_7 .array/port v0x600000286a30, 7;
E_0x60000259b700/1 .event anyedge, v0x600000286a30_4, v0x600000286a30_5, v0x600000286a30_6, v0x600000286a30_7;
v0x600000286a30_8 .array/port v0x600000286a30, 8;
v0x600000286a30_9 .array/port v0x600000286a30, 9;
v0x600000286a30_10 .array/port v0x600000286a30, 10;
v0x600000286a30_11 .array/port v0x600000286a30, 11;
E_0x60000259b700/2 .event anyedge, v0x600000286a30_8, v0x600000286a30_9, v0x600000286a30_10, v0x600000286a30_11;
v0x600000286a30_12 .array/port v0x600000286a30, 12;
v0x600000286a30_13 .array/port v0x600000286a30, 13;
v0x600000286a30_14 .array/port v0x600000286a30, 14;
v0x600000286a30_15 .array/port v0x600000286a30, 15;
E_0x60000259b700/3 .event anyedge, v0x600000286a30_12, v0x600000286a30_13, v0x600000286a30_14, v0x600000286a30_15;
E_0x60000259b700 .event/or E_0x60000259b700/0, E_0x60000259b700/1, E_0x60000259b700/2, E_0x60000259b700/3;
E_0x60000259b740/0 .event anyedge, v0x600000287450_0, v0x600000286910_0, v0x600000286910_1, v0x600000286910_2;
E_0x60000259b740/1 .event anyedge, v0x600000286910_3, v0x600000286910_4, v0x600000286910_5, v0x600000286910_6;
E_0x60000259b740/2 .event anyedge, v0x600000286910_7, v0x600000286910_8, v0x600000286910_9, v0x600000286910_10;
E_0x60000259b740/3 .event anyedge, v0x600000286910_11, v0x600000286910_12, v0x600000286910_13, v0x600000286910_14;
E_0x60000259b740/4 .event anyedge, v0x600000286910_15, v0x6000002869a0_0, v0x6000002869a0_1, v0x6000002869a0_2;
E_0x60000259b740/5 .event anyedge, v0x6000002869a0_3, v0x6000002869a0_4, v0x6000002869a0_5, v0x6000002869a0_6;
E_0x60000259b740/6 .event anyedge, v0x6000002869a0_7, v0x6000002869a0_8, v0x6000002869a0_9, v0x6000002869a0_10;
E_0x60000259b740/7 .event anyedge, v0x6000002869a0_11, v0x6000002869a0_12, v0x6000002869a0_13, v0x6000002869a0_14;
E_0x60000259b740/8 .event anyedge, v0x6000002869a0_15, v0x6000002867f0_0;
E_0x60000259b740 .event/or E_0x60000259b740/0, E_0x60000259b740/1, E_0x60000259b740/2, E_0x60000259b740/3, E_0x60000259b740/4, E_0x60000259b740/5, E_0x60000259b740/6, E_0x60000259b740/7, E_0x60000259b740/8;
S_0x135789bb0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 117, 10 117 0, S_0x1357895c0;
 .timescale 0 0;
P_0x60000259b780 .param/l "i" 1 10 117, +C4<01>;
S_0x135789d20 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 117, 10 117 0, S_0x1357895c0;
 .timescale 0 0;
P_0x60000259b800 .param/l "i" 1 10 117, +C4<010>;
S_0x135789e90 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 117, 10 117 0, S_0x1357895c0;
 .timescale 0 0;
P_0x60000259b880 .param/l "i" 1 10 117, +C4<011>;
S_0x13578a000 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 117, 10 117 0, S_0x1357895c0;
 .timescale 0 0;
P_0x60000259b940 .param/l "i" 1 10 117, +C4<0100>;
S_0x13578a170 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 117, 10 117 0, S_0x1357895c0;
 .timescale 0 0;
P_0x60000259b9c0 .param/l "i" 1 10 117, +C4<0101>;
S_0x13578a2e0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 117, 10 117 0, S_0x1357895c0;
 .timescale 0 0;
P_0x60000259ba40 .param/l "i" 1 10 117, +C4<0110>;
S_0x13578a450 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 117, 10 117 0, S_0x1357895c0;
 .timescale 0 0;
P_0x60000259bac0 .param/l "i" 1 10 117, +C4<0111>;
S_0x13578a5c0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 117, 10 117 0, S_0x1357895c0;
 .timescale 0 0;
P_0x60000259b900 .param/l "i" 1 10 117, +C4<01000>;
S_0x13578a730 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 117, 10 117 0, S_0x1357895c0;
 .timescale 0 0;
P_0x60000259bb80 .param/l "i" 1 10 117, +C4<01001>;
S_0x13578a8a0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 117, 10 117 0, S_0x1357895c0;
 .timescale 0 0;
P_0x60000259bc00 .param/l "i" 1 10 117, +C4<01010>;
S_0x13578aa10 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 117, 10 117 0, S_0x1357895c0;
 .timescale 0 0;
P_0x60000259bc80 .param/l "i" 1 10 117, +C4<01011>;
S_0x13578ab80 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 117, 10 117 0, S_0x1357895c0;
 .timescale 0 0;
P_0x60000259bd00 .param/l "i" 1 10 117, +C4<01100>;
S_0x13578acf0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 117, 10 117 0, S_0x1357895c0;
 .timescale 0 0;
P_0x60000259bd80 .param/l "i" 1 10 117, +C4<01101>;
S_0x13578ae60 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 117, 10 117 0, S_0x1357895c0;
 .timescale 0 0;
P_0x60000259be00 .param/l "i" 1 10 117, +C4<01110>;
S_0x13578afd0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 117, 10 117 0, S_0x1357895c0;
 .timescale 0 0;
P_0x60000259be80 .param/l "i" 1 10 117, +C4<01111>;
    .scope S_0x135758620;
T_2 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002e14d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e13b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e1440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e1320_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000002e0fc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000002e13b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000002e13b0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000002e13b0_0, 0;
T_2.2 ;
    %load/vec4 v0x6000002e1b90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000002e1440_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x6000002e1440_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000002e1440_0, 0;
T_2.5 ;
    %load/vec4 v0x6000002e02d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000002e1320_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000002e1320_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000002e1320_0, 0;
T_2.8 ;
    %load/vec4 v0x6000002e1170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x6000002e1050_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x6000002e13b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000002e13b0_0, 0;
T_2.11 ;
    %load/vec4 v0x6000002e1d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x6000002e1c20_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x6000002e1440_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000002e1440_0, 0;
T_2.14 ;
    %load/vec4 v0x6000002e0480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x6000002e0360_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000002e1320_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000002e1320_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x135758620;
T_3 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002e14d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000002e1290_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000002e0b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002e0cf0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000002e0870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e0a20_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000002e0f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e1170_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000002e1b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e1d40_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000002e0240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e0480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e05a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e06c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e1950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e0000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e0090_0, 0;
    %fork t_1, S_0x13577e4b0;
    %jmp t_0;
    .scope S_0x13577e4b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002e6e20_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x6000002e6e20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000002e6e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e0d80, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000002e6e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e0c60, 0, 4;
    %load/vec4 v0x6000002e6e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002e6e20_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x135758620;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000002e1170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x6000002e1050_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e1170_0, 0;
T_3.4 ;
    %load/vec4 v0x6000002e1d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x6000002e1c20_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e1d40_0, 0;
T_3.7 ;
    %load/vec4 v0x6000002e0480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x6000002e0360_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e0480_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e05a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e0a20_0, 0;
    %load/vec4 v0x6000002e1680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x6000002e1560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x6000002e15f0_0;
    %assign/vec4 v0x6000002e1290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002e0cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e06c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x6000002e1290_0;
    %assign/vec4 v0x6000002e0870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e0a20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x6000002e0ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x6000002e0900_0;
    %assign/vec4 v0x6000002e0b40_0, 0;
    %load/vec4 v0x6000002e0900_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000002e0000_0, 0;
    %load/vec4 v0x6000002e0900_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000002e0090_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000002e0000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e06c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x6000002e1290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002e1290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000002e0cf0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x6000002e1290_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000002e0cf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e0d80, 0, 4;
    %load/vec4 v0x6000002e0b40_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000002e0cf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e0c60, 0, 4;
    %load/vec4 v0x6000002e0cf0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000002e0cf0_0, 0;
    %load/vec4 v0x6000002e1290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002e1290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e06c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000002e0cf0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000002e0cf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000002e0c60, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000002e0cf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000002e0c60, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000002e0cf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e0c60, 0, 4;
    %load/vec4 v0x6000002e0cf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000002e0d80, 4;
    %assign/vec4 v0x6000002e1290_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000002e0cf0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000002e0cf0_0, 0;
    %load/vec4 v0x6000002e1290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002e1290_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e06c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e1950_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x6000002e7f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e05a0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x6000002e7f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000002e0000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x6000002e1290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002e1290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x6000002e0b40_0;
    %assign/vec4 v0x6000002e0f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e1170_0, 0;
    %load/vec4 v0x6000002e1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x6000002e1290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002e1290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x6000002e0b40_0;
    %assign/vec4 v0x6000002e1b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e1d40_0, 0;
    %load/vec4 v0x6000002e1c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x6000002e1290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002e1290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x6000002e0b40_0;
    %assign/vec4 v0x6000002e0240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e0480_0, 0;
    %load/vec4 v0x6000002e0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x6000002e1290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002e1290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x6000002e0090_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x6000002e1290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002e1290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000002e0e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x6000002e1290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002e1290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x6000002e19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x6000002e1290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002e1290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000002e0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x6000002e1290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002e1290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x6000002e7f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x6000002e1290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002e1290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x6000002e17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e1950_0, 0;
    %load/vec4 v0x6000002e1290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000002e1290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x6000002e1560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x6000002e15f0_0;
    %assign/vec4 v0x6000002e1290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002e0cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e05a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x6000002e1560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e06c0_0, 0;
    %load/vec4 v0x6000002e15f0_0;
    %assign/vec4 v0x6000002e1290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000002e0cf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e1680_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13575f2a0;
T_4 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002f9f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e2130_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000002fa010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002fa0a0, 4;
    %assign/vec4 v0x6000002e2130_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13575a600;
T_5 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002f9f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002e2370_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6000002e2370_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000002e2370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e22e0, 0, 4;
    %load/vec4 v0x6000002e2370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002e2370_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e2400_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000002fa010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002fa0a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e22e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000002e2370_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x6000002e2370_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x6000002e2370_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002e22e0, 4;
    %ix/getv/s 3, v0x6000002e2370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e22e0, 0, 4;
    %load/vec4 v0x6000002e2370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002e2370_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002e22e0, 4;
    %assign/vec4 v0x6000002e2400_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13570ec50;
T_6 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002f9f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002e2640_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x6000002e2640_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000002e2640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e25b0, 0, 4;
    %load/vec4 v0x6000002e2640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002e2640_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e26d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000002fa010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002fa0a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e25b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000002e2640_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x6000002e2640_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x6000002e2640_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002e25b0, 4;
    %ix/getv/s 3, v0x6000002e2640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e25b0, 0, 4;
    %load/vec4 v0x6000002e2640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002e2640_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002e25b0, 4;
    %assign/vec4 v0x6000002e26d0_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x135708000;
T_7 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002f9f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002e2910_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x6000002e2910_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000002e2910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e2880, 0, 4;
    %load/vec4 v0x6000002e2910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002e2910_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e29a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000002fa010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002fa0a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e2880, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000002e2910_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x6000002e2910_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x6000002e2910_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002e2880, 4;
    %ix/getv/s 3, v0x6000002e2910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e2880, 0, 4;
    %load/vec4 v0x6000002e2910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002e2910_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002e2880, 4;
    %assign/vec4 v0x6000002e29a0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x135784f70;
T_8 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002e3450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e3600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e2f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e2eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002e33c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000002e3180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000002e3570_0;
    %assign/vec4 v0x6000002e3600_0, 0;
T_8.2 ;
    %load/vec4 v0x6000002e30f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x6000002e2e20_0;
    %assign/vec4 v0x6000002e2f40_0, 0;
    %load/vec4 v0x6000002e2f40_0;
    %assign/vec4 v0x6000002e2eb0_0, 0;
    %load/vec4 v0x6000002e2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000002e32a0_0;
    %assign/vec4 v0x6000002e33c0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x6000002e3330_0;
    %load/vec4 v0x6000002e32a0_0;
    %add;
    %assign/vec4 v0x6000002e33c0_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13577f5b0;
T_9 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002eca20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002ecbd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002ec510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002ec480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002ec990_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000002ec750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000002ecb40_0;
    %assign/vec4 v0x6000002ecbd0_0, 0;
T_9.2 ;
    %load/vec4 v0x6000002ec6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x6000002ec3f0_0;
    %assign/vec4 v0x6000002ec510_0, 0;
    %load/vec4 v0x6000002ec510_0;
    %assign/vec4 v0x6000002ec480_0, 0;
    %load/vec4 v0x6000002ec5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x6000002ec870_0;
    %assign/vec4 v0x6000002ec990_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x6000002ec900_0;
    %load/vec4 v0x6000002ec870_0;
    %add;
    %assign/vec4 v0x6000002ec990_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13577cf60;
T_10 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002edf80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002ee130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002eda70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002ed9e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002edef0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000002edcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000002ee0a0_0;
    %assign/vec4 v0x6000002ee130_0, 0;
T_10.2 ;
    %load/vec4 v0x6000002edc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000002ed950_0;
    %assign/vec4 v0x6000002eda70_0, 0;
    %load/vec4 v0x6000002eda70_0;
    %assign/vec4 v0x6000002ed9e0_0, 0;
    %load/vec4 v0x6000002edb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x6000002eddd0_0;
    %assign/vec4 v0x6000002edef0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000002ede60_0;
    %load/vec4 v0x6000002eddd0_0;
    %add;
    %assign/vec4 v0x6000002edef0_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13577a910;
T_11 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002ef4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002ef690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002eefd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002eef40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002ef450_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000002ef210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000002ef600_0;
    %assign/vec4 v0x6000002ef690_0, 0;
T_11.2 ;
    %load/vec4 v0x6000002ef180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000002eeeb0_0;
    %assign/vec4 v0x6000002eefd0_0, 0;
    %load/vec4 v0x6000002eefd0_0;
    %assign/vec4 v0x6000002eef40_0, 0;
    %load/vec4 v0x6000002ef060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x6000002ef330_0;
    %assign/vec4 v0x6000002ef450_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x6000002ef3c0_0;
    %load/vec4 v0x6000002ef330_0;
    %add;
    %assign/vec4 v0x6000002ef450_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x135778430;
T_12 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002e8ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e8c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e85a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e8510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002e8a20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000002e87e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000002e8bd0_0;
    %assign/vec4 v0x6000002e8c60_0, 0;
T_12.2 ;
    %load/vec4 v0x6000002e8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000002e8480_0;
    %assign/vec4 v0x6000002e85a0_0, 0;
    %load/vec4 v0x6000002e85a0_0;
    %assign/vec4 v0x6000002e8510_0, 0;
    %load/vec4 v0x6000002e8630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000002e8900_0;
    %assign/vec4 v0x6000002e8a20_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000002e8990_0;
    %load/vec4 v0x6000002e8900_0;
    %add;
    %assign/vec4 v0x6000002e8a20_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x135775de0;
T_13 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002ea010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002ea1c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e9b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e9a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002e9f80_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000002e9d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000002ea130_0;
    %assign/vec4 v0x6000002ea1c0_0, 0;
T_13.2 ;
    %load/vec4 v0x6000002e9cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000002e99e0_0;
    %assign/vec4 v0x6000002e9b00_0, 0;
    %load/vec4 v0x6000002e9b00_0;
    %assign/vec4 v0x6000002e9a70_0, 0;
    %load/vec4 v0x6000002e9b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000002e9e60_0;
    %assign/vec4 v0x6000002e9f80_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000002e9ef0_0;
    %load/vec4 v0x6000002e9e60_0;
    %add;
    %assign/vec4 v0x6000002e9f80_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x135773790;
T_14 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002eb570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002eb720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002eb060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002eafd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002eb4e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000002eb2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000002eb690_0;
    %assign/vec4 v0x6000002eb720_0, 0;
T_14.2 ;
    %load/vec4 v0x6000002eb210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000002eaf40_0;
    %assign/vec4 v0x6000002eb060_0, 0;
    %load/vec4 v0x6000002eb060_0;
    %assign/vec4 v0x6000002eafd0_0, 0;
    %load/vec4 v0x6000002eb0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x6000002eb3c0_0;
    %assign/vec4 v0x6000002eb4e0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000002eb450_0;
    %load/vec4 v0x6000002eb3c0_0;
    %add;
    %assign/vec4 v0x6000002eb4e0_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x135771140;
T_15 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002f4b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f4cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f4630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f45a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002f4ab0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000002f4870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000002f4c60_0;
    %assign/vec4 v0x6000002f4cf0_0, 0;
T_15.2 ;
    %load/vec4 v0x6000002f47e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000002f4510_0;
    %assign/vec4 v0x6000002f4630_0, 0;
    %load/vec4 v0x6000002f4630_0;
    %assign/vec4 v0x6000002f45a0_0, 0;
    %load/vec4 v0x6000002f46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000002f4990_0;
    %assign/vec4 v0x6000002f4ab0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000002f4a20_0;
    %load/vec4 v0x6000002f4990_0;
    %add;
    %assign/vec4 v0x6000002f4ab0_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13576c330;
T_16 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002f60a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f6250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f5b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f5b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002f6010_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000002f5dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000002f61c0_0;
    %assign/vec4 v0x6000002f6250_0, 0;
T_16.2 ;
    %load/vec4 v0x6000002f5d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000002f5a70_0;
    %assign/vec4 v0x6000002f5b90_0, 0;
    %load/vec4 v0x6000002f5b90_0;
    %assign/vec4 v0x6000002f5b00_0, 0;
    %load/vec4 v0x6000002f5c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x6000002f5ef0_0;
    %assign/vec4 v0x6000002f6010_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000002f5f80_0;
    %load/vec4 v0x6000002f5ef0_0;
    %add;
    %assign/vec4 v0x6000002f6010_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x135769ce0;
T_17 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002f7600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f77b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f70f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f7060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002f7570_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000002f7330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000002f7720_0;
    %assign/vec4 v0x6000002f77b0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000002f72a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000002f6fd0_0;
    %assign/vec4 v0x6000002f70f0_0, 0;
    %load/vec4 v0x6000002f70f0_0;
    %assign/vec4 v0x6000002f7060_0, 0;
    %load/vec4 v0x6000002f7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x6000002f7450_0;
    %assign/vec4 v0x6000002f7570_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000002f74e0_0;
    %load/vec4 v0x6000002f7450_0;
    %add;
    %assign/vec4 v0x6000002f7570_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x135767690;
T_18 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002f0bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f0d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f06c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f0630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002f0b40_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000002f0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000002f0cf0_0;
    %assign/vec4 v0x6000002f0d80_0, 0;
T_18.2 ;
    %load/vec4 v0x6000002f0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x6000002f05a0_0;
    %assign/vec4 v0x6000002f06c0_0, 0;
    %load/vec4 v0x6000002f06c0_0;
    %assign/vec4 v0x6000002f0630_0, 0;
    %load/vec4 v0x6000002f0750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000002f0a20_0;
    %assign/vec4 v0x6000002f0b40_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000002f0ab0_0;
    %load/vec4 v0x6000002f0a20_0;
    %add;
    %assign/vec4 v0x6000002f0b40_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x135765040;
T_19 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002f2130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f22e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f1c20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f1b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002f20a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000002f1e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000002f2250_0;
    %assign/vec4 v0x6000002f22e0_0, 0;
T_19.2 ;
    %load/vec4 v0x6000002f1dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x6000002f1b00_0;
    %assign/vec4 v0x6000002f1c20_0, 0;
    %load/vec4 v0x6000002f1c20_0;
    %assign/vec4 v0x6000002f1b90_0, 0;
    %load/vec4 v0x6000002f1cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000002f1f80_0;
    %assign/vec4 v0x6000002f20a0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x6000002f2010_0;
    %load/vec4 v0x6000002f1f80_0;
    %add;
    %assign/vec4 v0x6000002f20a0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x135762b60;
T_20 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002f3690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f3840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f3180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002f30f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002f3600_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000002f33c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000002f37b0_0;
    %assign/vec4 v0x6000002f3840_0, 0;
T_20.2 ;
    %load/vec4 v0x6000002f3330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000002f3060_0;
    %assign/vec4 v0x6000002f3180_0, 0;
    %load/vec4 v0x6000002f3180_0;
    %assign/vec4 v0x6000002f30f0_0, 0;
    %load/vec4 v0x6000002f3210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000002f34e0_0;
    %assign/vec4 v0x6000002f3600_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000002f3570_0;
    %load/vec4 v0x6000002f34e0_0;
    %add;
    %assign/vec4 v0x6000002f3600_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x135760510;
T_21 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002fcc60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002fce10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002fc750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002fc6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002fcbd0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000002fc990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000002fcd80_0;
    %assign/vec4 v0x6000002fce10_0, 0;
T_21.2 ;
    %load/vec4 v0x6000002fc900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000002fc630_0;
    %assign/vec4 v0x6000002fc750_0, 0;
    %load/vec4 v0x6000002fc750_0;
    %assign/vec4 v0x6000002fc6c0_0, 0;
    %load/vec4 v0x6000002fc7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x6000002fcab0_0;
    %assign/vec4 v0x6000002fcbd0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x6000002fcb40_0;
    %load/vec4 v0x6000002fcab0_0;
    %add;
    %assign/vec4 v0x6000002fcbd0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13575dec0;
T_22 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002fe1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002fe370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002fdcb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002fdc20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002fe130_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000002fdef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000002fe2e0_0;
    %assign/vec4 v0x6000002fe370_0, 0;
T_22.2 ;
    %load/vec4 v0x6000002fde60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000002fdb90_0;
    %assign/vec4 v0x6000002fdcb0_0, 0;
    %load/vec4 v0x6000002fdcb0_0;
    %assign/vec4 v0x6000002fdc20_0, 0;
    %load/vec4 v0x6000002fdd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000002fe010_0;
    %assign/vec4 v0x6000002fe130_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000002fe0a0_0;
    %load/vec4 v0x6000002fe010_0;
    %add;
    %assign/vec4 v0x6000002fe130_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1357946b0;
T_23 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002ff720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002ff8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002ff210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002ff180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002ff690_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000002ff450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000002ff840_0;
    %assign/vec4 v0x6000002ff8d0_0, 0;
T_23.2 ;
    %load/vec4 v0x6000002ff3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000002ff0f0_0;
    %assign/vec4 v0x6000002ff210_0, 0;
    %load/vec4 v0x6000002ff210_0;
    %assign/vec4 v0x6000002ff180_0, 0;
    %load/vec4 v0x6000002ff2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000002ff570_0;
    %assign/vec4 v0x6000002ff690_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000002ff600_0;
    %load/vec4 v0x6000002ff570_0;
    %add;
    %assign/vec4 v0x6000002ff690_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x135772520;
T_24 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002f9f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002e1e60_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000002e1e60_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000002e1e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e1dd0, 0, 4;
    %load/vec4 v0x6000002e1e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002e1e60_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000002f9c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002f9cb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e1dd0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000002e1e60_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000002e1e60_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000002e1e60_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002e1dd0, 4;
    %ix/getv/s 3, v0x6000002e1e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e1dd0, 0, 4;
    %load/vec4 v0x6000002e1e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002e1e60_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x13576d880;
T_25 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002f9f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002e1f80_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000002e1f80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000002e1f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e1ef0, 0, 4;
    %load/vec4 v0x6000002e1f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002e1f80_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000002f9c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002f9cb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e1ef0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000002e1f80_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000002e1f80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000002e1f80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002e1ef0, 4;
    %ix/getv/s 3, v0x6000002e1f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e1ef0, 0, 4;
    %load/vec4 v0x6000002e1f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002e1f80_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x135768be0;
T_26 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002f9f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002e20a0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000002e20a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000002e20a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e2010, 0, 4;
    %load/vec4 v0x6000002e20a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002e20a0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000002f9c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002f9cb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e2010, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000002e20a0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000002e20a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000002e20a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000002e2010, 4;
    %ix/getv/s 3, v0x6000002e20a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002e2010, 0, 4;
    %load/vec4 v0x6000002e20a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002e20a0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x13577be60;
T_27 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002f9f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000002fa250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000002f9950_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000002fa2e0_0;
    %assign/vec4 v0x6000002fa250_0, 0;
    %load/vec4 v0x6000002f99e0_0;
    %assign/vec4 v0x6000002f9950_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x13577be60;
T_28 ;
    %wait E_0x600002598480;
    %load/vec4 v0x6000002fa250_0;
    %store/vec4 v0x6000002fa2e0_0, 0, 3;
    %load/vec4 v0x6000002f9950_0;
    %store/vec4 v0x6000002f99e0_0, 0, 16;
    %load/vec4 v0x6000002fa250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x6000002fa1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x6000002fa490_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x6000002fa2e0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000002f99e0_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x6000002fa490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000002fa2e0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000002f99e0_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x6000002f9950_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000002f99e0_0, 0, 16;
    %load/vec4 v0x6000002f97a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000002f9950_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000002fa2e0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000002f99e0_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x6000002f9950_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000002f99e0_0, 0, 16;
    %load/vec4 v0x6000002f9b90_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000002f9950_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000002fa2e0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000002f99e0_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000002fa2e0_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x135789a40;
T_29 ;
    %wait E_0x60000259b740;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000002867f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x135789a40;
T_30 ;
    %wait E_0x60000259b700;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286a30, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000286250_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x135789bb0;
T_31 ;
    %wait E_0x60000259b740;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000002867f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x135789bb0;
T_32 ;
    %wait E_0x60000259b700;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286a30, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000286250_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x135789d20;
T_33 ;
    %wait E_0x60000259b740;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000002867f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x135789d20;
T_34 ;
    %wait E_0x60000259b700;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286a30, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000286250_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x135789e90;
T_35 ;
    %wait E_0x60000259b740;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000002867f0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x135789e90;
T_36 ;
    %wait E_0x60000259b700;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286a30, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000286250_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x13578a000;
T_37 ;
    %wait E_0x60000259b740;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000002867f0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x13578a000;
T_38 ;
    %wait E_0x60000259b700;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286a30, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000286250_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x13578a170;
T_39 ;
    %wait E_0x60000259b740;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000002867f0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x13578a170;
T_40 ;
    %wait E_0x60000259b700;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286a30, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000286250_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x13578a2e0;
T_41 ;
    %wait E_0x60000259b740;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000002867f0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x13578a2e0;
T_42 ;
    %wait E_0x60000259b700;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286a30, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000286250_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x13578a450;
T_43 ;
    %wait E_0x60000259b740;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000002867f0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x13578a450;
T_44 ;
    %wait E_0x60000259b700;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286a30, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000286250_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x13578a5c0;
T_45 ;
    %wait E_0x60000259b740;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000002867f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x13578a5c0;
T_46 ;
    %wait E_0x60000259b700;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286a30, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000286250_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x13578a730;
T_47 ;
    %wait E_0x60000259b740;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000002867f0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x13578a730;
T_48 ;
    %wait E_0x60000259b700;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286a30, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000286250_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x13578a8a0;
T_49 ;
    %wait E_0x60000259b740;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000002867f0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x13578a8a0;
T_50 ;
    %wait E_0x60000259b700;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286a30, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000286250_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x13578aa10;
T_51 ;
    %wait E_0x60000259b740;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000002867f0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x13578aa10;
T_52 ;
    %wait E_0x60000259b700;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286a30, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000286250_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x13578ab80;
T_53 ;
    %wait E_0x60000259b740;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000002867f0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x13578ab80;
T_54 ;
    %wait E_0x60000259b700;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286a30, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000286250_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x13578acf0;
T_55 ;
    %wait E_0x60000259b740;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000002867f0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x13578acf0;
T_56 ;
    %wait E_0x60000259b700;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286a30, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000286250_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x13578ae60;
T_57 ;
    %wait E_0x60000259b740;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000002867f0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x13578ae60;
T_58 ;
    %wait E_0x60000259b700;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286a30, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000286250_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x13578afd0;
T_59 ;
    %wait E_0x60000259b740;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002869a0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286910, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000002867f0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000286a30, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x13578afd0;
T_60 ;
    %wait E_0x60000259b700;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286a30, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000286250_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x1357895c0;
T_61 ;
    %wait E_0x60000259b640;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000286880_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600000286880_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600000286880_0;
    %load/vec4a v0x600000286910, 4;
    %ix/getv/s 4, v0x600000286880_0;
    %store/vec4a v0x600000286c70, 4, 0;
    %load/vec4 v0x600000286880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000286880_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000287330_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600000287330_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000286880_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600000286880_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600000287330_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600000287330_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000286880_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000286c70, 4;
    %load/vec4 v0x600000287330_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000286880_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000286c70, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600000287330_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000286880_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000286c70, 4;
    %load/vec4 v0x600000287330_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000286880_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000286c70, 4;
    %add;
    %load/vec4 v0x600000287330_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000286880_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000286c70, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600000287330_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000286880_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000286c70, 4;
    %load/vec4 v0x600000287330_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000286880_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000286c70, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600000287330_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000286880_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000286c70, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600000287330_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000286880_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000286c70, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600000287330_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000286880_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000286c70, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600000287330_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000286880_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000286c70, 4;
    %load/vec4 v0x600000287330_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000286880_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000286c70, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600000287330_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000286880_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000286c70, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600000287330_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000286880_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000286c70, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600000287330_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000286880_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000286c70, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600000286880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000286880_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600000287330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000287330_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000286c70, 4;
    %store/vec4 v0x600000286be0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x1357895c0;
T_62 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x600000286d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000002873c0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000286520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000286760_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000002861c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002872a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000286fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002866d0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002872a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000286fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002866d0_0, 0;
    %load/vec4 v0x6000002873c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000002873c0_0, 0;
    %jmp T_62.9;
T_62.2 ;
    %load/vec4 v0x6000002865b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %load/vec4 v0x600000286370_0;
    %assign/vec4 v0x600000286520_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000002873c0_0, 0;
T_62.10 ;
    %jmp T_62.9;
T_62.3 ;
    %load/vec4 v0x600000286640_0;
    %assign/vec4 v0x600000286760_0, 0;
    %load/vec4 v0x600000286ac0_0;
    %assign/vec4 v0x6000002861c0_0, 0;
    %load/vec4 v0x600000287450_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000002873c0_0, 0;
    %jmp T_62.18;
T_62.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000286fd0_0, 0;
    %load/vec4 v0x600000286ac0_0;
    %assign/vec4 v0x600000286e20_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000002873c0_0, 0;
    %jmp T_62.18;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002872a0_0, 0;
    %load/vec4 v0x600000286ac0_0;
    %assign/vec4 v0x600000286e20_0, 0;
    %load/vec4 v0x600000287690_0;
    %assign/vec4 v0x600000287180_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000002873c0_0, 0;
    %jmp T_62.18;
T_62.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000002873c0_0, 0;
    %jmp T_62.18;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000002873c0_0, 0;
    %jmp T_62.18;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000002873c0_0, 0;
    %jmp T_62.18;
T_62.18 ;
    %pop/vec4 1;
    %jmp T_62.9;
T_62.4 ;
    %load/vec4 v0x600000286250_0;
    %load/vec4 v0x6000002874e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000287570, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000002873c0_0, 0;
    %jmp T_62.9;
T_62.5 ;
    %load/vec4 v0x600000287060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.19, 8;
    %load/vec4 v0x600000287450_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.21, 4;
    %load/vec4 v0x600000286eb0_0;
    %load/vec4 v0x6000002874e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000287570, 0, 4;
T_62.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000002873c0_0, 0;
T_62.19 ;
    %jmp T_62.9;
T_62.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600000286be0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000002874e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000287570, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000002873c0_0, 0;
    %jmp T_62.9;
T_62.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002866d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000002873c0_0, 0;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x135758a60;
T_63 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002e6640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000002e5ef0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000002e65b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000002e6010_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000002e6400_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000002e6520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e5a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e5b00_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000002e6760_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000002e6ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e6be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e6910_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000002e4ea0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000002e4ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e4fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e4bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e5170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e4d80_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000002e5710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e5830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e59e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e5560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e6250_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e6be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e6910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e6250_0, 0;
    %load/vec4 v0x6000002e6d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
    %jmp T_63.14;
T_63.2 ;
    %load/vec4 v0x6000002e5f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.15, 8;
    %load/vec4 v0x6000002e5d40_0;
    %assign/vec4 v0x6000002e5ef0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
T_63.15 ;
    %jmp T_63.14;
T_63.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000002e65b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000002e6010_0, 0;
    %load/vec4 v0x6000002e6370_0;
    %assign/vec4 v0x6000002e6400_0, 0;
    %load/vec4 v0x6000002e6490_0;
    %assign/vec4 v0x6000002e6520_0, 0;
    %load/vec4 v0x6000002e5b90_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_63.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_63.18, 8;
T_63.17 ; End of true expr.
    %load/vec4 v0x6000002e5b90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_63.18, 8;
 ; End of false expr.
    %blend;
T_63.18;
    %pad/u 8;
    %assign/vec4 v0x6000002e5b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e5a70_0, 0;
    %load/vec4 v0x6000002e6d90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
    %jmp T_63.22;
T_63.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
    %jmp T_63.22;
T_63.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
    %jmp T_63.22;
T_63.22 ;
    %pop/vec4 1;
    %jmp T_63.14;
T_63.4 ;
    %load/vec4 v0x6000002e6400_0;
    %assign/vec4 v0x6000002e4ab0_0, 0;
    %load/vec4 v0x6000002e5b00_0;
    %assign/vec4 v0x6000002e4bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e4d80_0, 0;
    %load/vec4 v0x6000002e4c60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.25, 9;
    %load/vec4 v0x6000002e4d80_0;
    %and;
T_63.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e4d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e5560_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
T_63.23 ;
    %jmp T_63.14;
T_63.5 ;
    %load/vec4 v0x6000002e55f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.28, 9;
    %load/vec4 v0x6000002e5560_0;
    %and;
T_63.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.26, 8;
    %load/vec4 v0x6000002e53b0_0;
    %assign/vec4 v0x6000002e60a0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
T_63.26 ;
    %jmp T_63.14;
T_63.6 ;
    %load/vec4 v0x6000002e6520_0;
    %assign/vec4 v0x6000002e6760_0, 0;
    %load/vec4 v0x6000002e60a0_0;
    %assign/vec4 v0x6000002e6ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e6be0_0, 0;
    %load/vec4 v0x6000002e69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.29, 8;
    %load/vec4 v0x6000002e6520_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000002e6520_0, 0;
    %load/vec4 v0x6000002e6010_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000002e6010_0, 0;
    %load/vec4 v0x6000002e5a70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000002e5a70_0, 0;
    %load/vec4 v0x6000002e5b00_0;
    %load/vec4 v0x6000002e5a70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e5560_0, 0;
    %load/vec4 v0x6000002e5b90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000002e6010_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
    %jmp T_63.34;
T_63.33 ;
    %load/vec4 v0x6000002e6400_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000002e6400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e5a70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
T_63.34 ;
    %jmp T_63.32;
T_63.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
T_63.32 ;
T_63.29 ;
    %jmp T_63.14;
T_63.7 ;
    %load/vec4 v0x6000002e6520_0;
    %assign/vec4 v0x6000002e6760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e6910_0, 0;
    %load/vec4 v0x6000002e69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.35, 8;
    %load/vec4 v0x6000002e67f0_0;
    %assign/vec4 v0x6000002e60a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
T_63.35 ;
    %jmp T_63.14;
T_63.8 ;
    %load/vec4 v0x6000002e6400_0;
    %assign/vec4 v0x6000002e4ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000002e4fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e5170_0, 0;
    %load/vec4 v0x6000002e5050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000002e5170_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e5170_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
T_63.37 ;
    %jmp T_63.14;
T_63.9 ;
    %load/vec4 v0x6000002e60a0_0;
    %assign/vec4 v0x6000002e5710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e5830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e59e0_0, 0;
    %load/vec4 v0x6000002e58c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.42, 9;
    %load/vec4 v0x6000002e59e0_0;
    %and;
T_63.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e59e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002e5830_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
T_63.40 ;
    %jmp T_63.14;
T_63.10 ;
    %load/vec4 v0x6000002e5320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.43, 8;
    %load/vec4 v0x6000002e6400_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000002e6400_0, 0;
    %load/vec4 v0x6000002e6520_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000002e6520_0, 0;
    %load/vec4 v0x6000002e6010_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000002e6010_0, 0;
    %load/vec4 v0x6000002e5b90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000002e6010_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
    %jmp T_63.46;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
T_63.46 ;
T_63.43 ;
    %jmp T_63.14;
T_63.11 ;
    %load/vec4 v0x6000002e65b0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000002e65b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000002e6010_0, 0;
    %load/vec4 v0x6000002e5c20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000002e65b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
    %jmp T_63.48;
T_63.47 ;
    %load/vec4 v0x6000002e6370_0;
    %load/vec4 v0x6000002e65b0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000002e6c70_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000002e6400_0, 0;
    %load/vec4 v0x6000002e6490_0;
    %load/vec4 v0x6000002e65b0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x6000002e62e0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000002e6520_0, 0;
    %load/vec4 v0x6000002e6d90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
    %jmp T_63.52;
T_63.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
    %jmp T_63.52;
T_63.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
    %jmp T_63.52;
T_63.52 ;
    %pop/vec4 1;
T_63.48 ;
    %jmp T_63.14;
T_63.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000002e6250_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000002e6d00_0, 0;
    %jmp T_63.14;
T_63.14 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x1357886d0;
T_64 ;
    %wait E_0x60000259aa40;
    %load/vec4 v0x6000002fa9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000002fa910_0;
    %load/vec4 v0x6000002fa5b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002fa760, 0, 4;
T_64.0 ;
    %load/vec4 v0x6000002fa880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x6000002fa5b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000002fa760, 4;
    %assign/vec4 v0x6000002fa7f0_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x1357886d0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002fa6d0_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000002fa6d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000002fa6d0_0;
    %store/vec4a v0x6000002fa760, 4, 0;
    %load/vec4 v0x6000002fa6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002fa6d0_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x1357889b0;
T_66 ;
    %wait E_0x60000259aa40;
    %load/vec4 v0x6000002faeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x6000002fae20_0;
    %load/vec4 v0x6000002faac0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002fac70, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000002fad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6000002faac0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000002fac70, 4;
    %assign/vec4 v0x6000002fad00_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x1357889b0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002fabe0_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x6000002fabe0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000002fabe0_0;
    %store/vec4a v0x6000002fac70, 4, 0;
    %load/vec4 v0x6000002fabe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002fabe0_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x135788c90;
T_68 ;
    %wait E_0x60000259aa40;
    %load/vec4 v0x6000002fb3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x6000002fb330_0;
    %load/vec4 v0x6000002fafd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002fb180, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000002fb2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000002fafd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000002fb180, 4;
    %assign/vec4 v0x6000002fb210_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x135788c90;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002fb0f0_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000002fb0f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000002fb0f0_0;
    %store/vec4a v0x6000002fb180, 4, 0;
    %load/vec4 v0x6000002fb0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002fb0f0_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x135788f70;
T_70 ;
    %wait E_0x60000259aa40;
    %load/vec4 v0x6000002fb8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000002fb840_0;
    %load/vec4 v0x6000002fb4e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002fb690, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000002fb7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000002fb4e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000002fb690, 4;
    %assign/vec4 v0x6000002fb720_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x135788f70;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002fb600_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000002fb600_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000002fb600_0;
    %store/vec4a v0x6000002fb690, 4, 0;
    %load/vec4 v0x6000002fb600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002fb600_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x13578e2f0;
T_72 ;
    %wait E_0x60000259a900;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002fbba0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000002fbba0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600000285290_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600000284000_0;
    %pad/u 32;
    %load/vec4 v0x6000002fbba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x600000285560_0, 4, 1;
    %load/vec4 v0x600000284d80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x6000002fbde0_0;
    %pad/u 32;
    %load/vec4 v0x6000002fbba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x600000285440_0, 4, 1;
    %load/vec4 v0x600000285050_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x6000002fbf00_0;
    %pad/u 32;
    %load/vec4 v0x6000002fbba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x6000002854d0_0, 4, 1;
    %load/vec4 v0x600000285a70_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x6000002858c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600000284240_0;
    %pad/u 32;
    %load/vec4 v0x6000002fbba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x6000002855f0_0, 4, 1;
    %load/vec4 v0x600000284870_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x6000002846c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x6000002fbcc0_0;
    %pad/u 32;
    %load/vec4 v0x6000002fbba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x6000002853b0_0, 4, 1;
    %load/vec4 v0x6000002fbba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002fbba0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x13578e2f0;
T_73 ;
    %wait E_0x60000259a8c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000002fbba0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000002fbba0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600000285560_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x600000284ab0_0, 4, 1;
    %load/vec4 v0x600000285440_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600000285560_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x600000284990_0, 4, 1;
    %load/vec4 v0x6000002854d0_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600000285560_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600000285440_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x600000284a20_0, 4, 1;
    %load/vec4 v0x6000002855f0_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600000285560_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600000285440_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x6000002854d0_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x600000284b40_0, 4, 1;
    %load/vec4 v0x6000002853b0_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600000285560_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600000285440_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x6000002854d0_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x6000002855f0_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x600000284900_0, 4, 1;
    %load/vec4 v0x600000284ab0_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600000285cb0_0;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4a v0x6000002fbc30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4a v0x600000284360, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x6000002843f0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x6000002841b0_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600000284990_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600000285b90_0;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4a v0x6000002fbc30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4a v0x600000284360, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x6000002843f0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x6000002841b0_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600000284a20_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600000285c20_0;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4a v0x6000002fbc30, 4, 0;
    %load/vec4 v0x600000284fc0_0;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4a v0x600000284360, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x6000002843f0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x6000002841b0_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600000284b40_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600000285d40_0;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4a v0x6000002fbc30, 4, 0;
    %load/vec4 v0x6000002859e0_0;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4a v0x600000284360, 4, 0;
    %load/vec4 v0x600000285a70_0;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x6000002843f0_0, 4, 1;
    %load/vec4 v0x6000002858c0_0;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x6000002841b0_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600000284900_0;
    %load/vec4 v0x6000002fbba0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600000285b00_0;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4a v0x6000002fbc30, 4, 0;
    %load/vec4 v0x6000002847e0_0;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4a v0x600000284360, 4, 0;
    %load/vec4 v0x600000284870_0;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x6000002843f0_0, 4, 1;
    %load/vec4 v0x6000002846c0_0;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x6000002841b0_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4a v0x6000002fbc30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4a v0x600000284360, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x6000002843f0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000002fbba0_0;
    %store/vec4 v0x6000002841b0_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000002fbba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000002fbba0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x13578e2f0;
T_74 ;
    %wait E_0x60000259aa40;
    %load/vec4 v0x600000284000_0;
    %assign/vec4 v0x600000284090_0, 0;
    %load/vec4 v0x6000002fbde0_0;
    %assign/vec4 v0x6000002fbe70_0, 0;
    %load/vec4 v0x600000284240_0;
    %assign/vec4 v0x6000002842d0_0, 0;
    %load/vec4 v0x6000002fbcc0_0;
    %assign/vec4 v0x6000002fbd50_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x13578e2f0;
T_75 ;
    %wait E_0x60000259a840;
    %load/vec4 v0x600000284090_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000284120, 4;
    %store/vec4 v0x600000285200_0, 0, 256;
    %load/vec4 v0x6000002fbe70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000284120, 4;
    %store/vec4 v0x600000284cf0_0, 0, 256;
    %load/vec4 v0x6000002842d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000284120, 4;
    %store/vec4 v0x600000285830_0, 0, 256;
    %load/vec4 v0x6000002fbd50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000284120, 4;
    %store/vec4 v0x600000284630_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x135782d00;
T_76 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002834e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000281830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002818c0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600000281b90_0;
    %assign/vec4 v0x6000002818c0_0, 0;
    %load/vec4 v0x600000281b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600000281a70_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000002817a0, 4;
    %assign/vec4 v0x600000281830_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x135782d00;
T_77 ;
    %wait E_0x60000259aa40;
    %load/vec4 v0x600000283210_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600000283180_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000002830f0_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600000283060_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600000282fd0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000002817a0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x135782d00;
T_78 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002834e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000028c120_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000028c090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000280630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000002806c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000282b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000002805a0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600000282be0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000028c120_0, 0;
    %load/vec4 v0x6000002822e0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000028c090_0, 0;
    %load/vec4 v0x600000282be0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600000280630_0, 0;
    %load/vec4 v0x600000280630_0;
    %assign/vec4 v0x6000002806c0_0, 0;
    %load/vec4 v0x600000282ac0_0;
    %assign/vec4 v0x600000282b50_0, 0;
    %load/vec4 v0x600000281f80_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000002805a0_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x135782d00;
T_79 ;
    %wait E_0x60000259fd00;
    %load/vec4 v0x6000002834e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000282be0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000282370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000282880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000002822e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000282ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000282910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000282400_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000282ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000282400_0, 0;
    %load/vec4 v0x600000283840_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x6000002826d0_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600000282be0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600000282be0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600000282880_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000282880_0, 0;
T_79.2 ;
    %load/vec4 v0x600000282be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000282910_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000282880_0, 0;
    %load/vec4 v0x600000281d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000282910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000002822e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000282be0_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600000282eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x6000002822e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000002822e0_0, 0;
    %load/vec4 v0x6000002822e0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000282ac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000282370_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000282be0_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x6000002820a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600000282370_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000282370_0, 0;
T_79.19 ;
    %load/vec4 v0x600000283720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000282be0_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600000282880_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000282be0_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000282400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000282be0_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x135787ef0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000028cc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000028d560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000028d8c0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000028d950_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000028ccf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000028d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000028cea0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000028ce10_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000028d050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000028cf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000028d200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000028c510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000028c2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000028cb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000028c750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000028c990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000028c870_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000028c6c0_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000028c7e0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x135787ef0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x60000028cc60_0;
    %inv;
    %store/vec4 v0x60000028cc60_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x135787ef0;
T_82 ;
    %vpi_call/w 3 61 "$display", "Simple E2E GEMM Test" {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002fa760, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002fac70, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002fb180, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002fb690, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002fa760, 4, 0;
    %pushi/vec4 134678021, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002fac70, 4, 0;
    %pushi/vec4 202050057, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002fb180, 4, 0;
    %pushi/vec4 269422093, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002fb690, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002817a0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000002817a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000028d560_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000028d560_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x60000259f400;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000028d8c0_0, 0, 1;
    %wait E_0x60000259aa40;
    %wait E_0x60000259aa40;
    %wait E_0x60000259f400;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000028d8c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000028cd80_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x60000028cd80_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x60000259aa40;
    %load/vec4 v0x60000028d7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x60000028cd80_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x60000028cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000028cd80_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002fa760, 4;
    %store/vec4 v0x60000028d320_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002fac70, 4;
    %store/vec4 v0x60000028d3b0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002fb180, 4;
    %store/vec4 v0x60000028d440_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000002fb690, 4;
    %store/vec4 v0x60000028d4d0_0, 0, 256;
    %vpi_call/w 3 101 "$display", "\012Results (expected: identity * A = A):" {0 0 0};
    %load/vec4 v0x60000028d320_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000028d320_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000028d320_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000028d320_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 102 "$display", "  Row 0: [%0d, %0d, %0d, %0d] (expected [1,2,3,4])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000028d3b0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000028d3b0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000028d3b0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000028d3b0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 105 "$display", "  Row 1: [%0d, %0d, %0d, %0d] (expected [5,6,7,8])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000028d440_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000028d440_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000028d440_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000028d440_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 108 "$display", "  Row 2: [%0d, %0d, %0d, %0d] (expected [9,10,11,12])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000028d4d0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000028d4d0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000028d4d0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000028d4d0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 111 "$display", "  Row 3: [%0d, %0d, %0d, %0d] (expected [13,14,15,16])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000028d320_0;
    %parti/s 32, 0, 2;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_82.20, 4;
    %load/vec4 v0x60000028d320_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.20;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_82.19, 22;
    %load/vec4 v0x60000028d320_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.19;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_82.18, 21;
    %load/vec4 v0x60000028d320_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.18;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_82.17, 20;
    %load/vec4 v0x60000028d3b0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.17;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_82.16, 19;
    %load/vec4 v0x60000028d3b0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.16;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_82.15, 18;
    %load/vec4 v0x60000028d3b0_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.15;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_82.14, 17;
    %load/vec4 v0x60000028d3b0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.14;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_82.13, 16;
    %load/vec4 v0x60000028d440_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.13;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_82.12, 15;
    %load/vec4 v0x60000028d440_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.12;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_82.11, 14;
    %load/vec4 v0x60000028d440_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.11;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_82.10, 13;
    %load/vec4 v0x60000028d440_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.10;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_82.9, 12;
    %load/vec4 v0x60000028d4d0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.9;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_82.8, 11;
    %load/vec4 v0x60000028d4d0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_82.7, 10;
    %load/vec4 v0x60000028d4d0_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.6, 9;
    %load/vec4 v0x60000028d4d0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %vpi_call/w 3 119 "$display", "\012>>> E2E GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.5;
T_82.4 ;
    %vpi_call/w 3 121 "$display", "\012>>> E2E GEMM TEST FAILED <<<" {0 0 0};
T_82.5 ;
    %vpi_call/w 3 123 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_simple.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
