<stg><name>PE<8, 19></name>


<trans_list>

<trans id="159" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="15" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="28" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:0  %local_prev_V_0_0_0579 = alloca float

]]></Node>
<StgValue><ssdm name="local_prev_V_0_0_0579"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:1  %local_U_tmp_0_1_0580 = alloca float

]]></Node>
<StgValue><ssdm name="local_U_tmp_0_1_0580"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp = alloca float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:3  %tmp_510 = alloca float

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:10  %p_0403_0 = phi i5 [ 8, %0 ], [ %c2_V, %hls_label_206_end ]

]]></Node>
<StgValue><ssdm name="p_0403_0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %icmp_ln315 = icmp eq i5 %p_0403_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln315"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_206_end:1  %c2_V = add i5 %p_0403_0, 1

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
hls_label_206_begin:0  %local_prev_V_0_0_0579_load = load float* %local_prev_V_0_0_0579

]]></Node>
<StgValue><ssdm name="local_prev_V_0_0_0579_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
hls_label_206_begin:1  %local_U_tmp_0_1_0580_load = load float* %local_U_tmp_0_1_0580

]]></Node>
<StgValue><ssdm name="local_U_tmp_0_1_0580_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_206_begin:4  %tmp_511 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_V_in_V)

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_206_begin:5  %add_ln323 = add i5 %p_0403_0, -8

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_206_begin:6  %icmp_ln323 = icmp eq i5 %add_ln323, 0

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_206_begin:7  %select_ln323 = select i1 %icmp_ln323, float %tmp_511, float %local_prev_V_0_0_0579_load

]]></Node>
<StgValue><ssdm name="select_ln323"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_206_begin:8  %tmp_513 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_in_V)

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_206_begin:9  %select_ln333 = select i1 %icmp_ln323, float %tmp_513, float %local_U_tmp_0_1_0580_load

]]></Node>
<StgValue><ssdm name="select_ln333"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_206_begin:10  %icmp_ln879 = icmp eq i5 %p_0403_0, 8

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_206_begin:11  store float %select_ln333, float* %local_U_tmp_0_1_0580

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_206_begin:12  store float %select_ln323, float* %local_prev_V_0_0_0579

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_206_begin:13  br i1 %icmp_ln879, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_34 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_34 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_34 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_34 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="58" st_id="8" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_34 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="59" st_id="9" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_34 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="60" st_id="10" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_34 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="61" st_id="11" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_34 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="62" st_id="12" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_34 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="63" st_id="13" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_34 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="64" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:11  %local_L_tmp_0_0_0581_load = load float* %tmp

]]></Node>
<StgValue><ssdm name="local_L_tmp_0_0_0581_load"/></StgValue>
</operation>

<operation id="65" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0">
<![CDATA[
:0  switch i5 %p_0403_0, label %branch130 [
    i5 9, label %branch120
    i5 10, label %branch121
    i5 11, label %branch122
    i5 12, label %branch123
    i5 13, label %branch124
    i5 14, label %branch125
    i5 15, label %branch126
    i5 -16, label %branch127
    i5 -15, label %branch128
    i5 -14, label %branch129
  ]

]]></Node>
<StgValue><ssdm name="switch_ln341"/></StgValue>
</operation>

<operation id="66" st_id="14" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_34 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="67" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %local_L_tmp_10_0_0591 = phi float [ undef, %0 ], [ %local_L_tmp_10_0_2, %hls_label_206_end ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_10_0_0591"/></StgValue>
</operation>

<operation id="68" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %local_L_tmp_9_0_0590 = phi float [ undef, %0 ], [ %local_L_tmp_9_0_2, %hls_label_206_end ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_9_0_0590"/></StgValue>
</operation>

<operation id="69" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %local_L_tmp_8_0_0589 = phi float [ undef, %0 ], [ %local_L_tmp_8_0_2, %hls_label_206_end ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_8_0_0589"/></StgValue>
</operation>

<operation id="70" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %local_L_tmp_7_0_0588 = phi float [ undef, %0 ], [ %local_L_tmp_7_0_2, %hls_label_206_end ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_7_0_0588"/></StgValue>
</operation>

<operation id="71" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %local_L_tmp_6_0_0587 = phi float [ undef, %0 ], [ %local_L_tmp_6_0_2, %hls_label_206_end ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_6_0_0587"/></StgValue>
</operation>

<operation id="72" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5  %local_L_tmp_5_0_0586 = phi float [ undef, %0 ], [ %local_L_tmp_5_0_2, %hls_label_206_end ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_5_0_0586"/></StgValue>
</operation>

<operation id="73" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6  %local_L_tmp_4_0_0585 = phi float [ undef, %0 ], [ %local_L_tmp_4_0_2, %hls_label_206_end ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_4_0_0585"/></StgValue>
</operation>

<operation id="74" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7  %local_L_tmp_3_0_0584 = phi float [ undef, %0 ], [ %local_L_tmp_3_0_2, %hls_label_206_end ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_3_0_0584"/></StgValue>
</operation>

<operation id="75" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:8  %local_L_tmp_2_0_0583 = phi float [ undef, %0 ], [ %local_L_tmp_2_0_2, %hls_label_206_end ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_2_0_0583"/></StgValue>
</operation>

<operation id="76" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:9  %local_L_tmp_1_0_0582 = phi float [ undef, %0 ], [ %local_L_tmp_1_0_2, %hls_label_206_end ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_1_0_0582"/></StgValue>
</operation>

<operation id="77" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:13  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="78" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln315, label %5, label %hls_label_206_begin

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="79" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
branch129:0  br label %branch120

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="80" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
branch128:0  br label %branch120

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="81" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
branch127:0  br label %branch120

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="82" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
branch126:0  br label %branch120

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="83" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
branch125:0  br label %branch120

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
branch124:0  br label %branch120

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
branch123:0  br label %branch120

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
branch122:0  br label %branch120

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="87" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
branch121:0  br label %branch120

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="!9"/>
<literal name="p_0403_0" val="!10"/>
<literal name="p_0403_0" val="!11"/>
<literal name="p_0403_0" val="!12"/>
<literal name="p_0403_0" val="!13"/>
<literal name="p_0403_0" val="!14"/>
<literal name="p_0403_0" val="!15"/>
<literal name="p_0403_0" val="!16"/>
<literal name="p_0403_0" val="!17"/>
<literal name="p_0403_0" val="!18"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
branch130:0  br label %branch120

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="89" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
branch120:0  %phi_ln341 = phi float [ %local_L_tmp_1_0_0582, %branch121 ], [ %local_L_tmp_2_0_0583, %branch122 ], [ %local_L_tmp_3_0_0584, %branch123 ], [ %local_L_tmp_4_0_0585, %branch124 ], [ %local_L_tmp_5_0_0586, %branch125 ], [ %local_L_tmp_6_0_0587, %branch126 ], [ %local_L_tmp_7_0_0588, %branch127 ], [ %local_L_tmp_8_0_0589, %branch128 ], [ %local_L_tmp_9_0_0590, %branch129 ], [ %local_L_tmp_10_0_0591, %branch130 ], [ %local_L_tmp_0_0_0581_load, %3 ]

]]></Node>
<StgValue><ssdm name="phi_ln341"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0">
<![CDATA[
branch120:1  switch i5 %p_0403_0, label %branch111 [
    i5 9, label %branch101
    i5 10, label %branch102
    i5 11, label %branch103
    i5 12, label %branch104
    i5 13, label %branch105
    i5 14, label %branch106
    i5 15, label %branch107
    i5 -16, label %branch108
    i5 -15, label %branch109
    i5 -14, label %branch110
  ]

]]></Node>
<StgValue><ssdm name="switch_ln341"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
branch110:0  br label %branch101

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
branch109:0  br label %branch101

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch108:0  br label %branch101

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch107:0  br label %branch101

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch106:0  br label %branch101

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch105:0  br label %branch101

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
branch104:0  br label %branch101

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
branch103:0  br label %branch101

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
branch102:0  br label %branch101

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="!9"/>
<literal name="p_0403_0" val="!10"/>
<literal name="p_0403_0" val="!11"/>
<literal name="p_0403_0" val="!12"/>
<literal name="p_0403_0" val="!13"/>
<literal name="p_0403_0" val="!14"/>
<literal name="p_0403_0" val="!15"/>
<literal name="p_0403_0" val="!16"/>
<literal name="p_0403_0" val="!17"/>
<literal name="p_0403_0" val="!18"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch111:0  store float %phi_ln341, float* %tmp_510

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="p_0403_0" val="!9"/>
<literal name="p_0403_0" val="!10"/>
<literal name="p_0403_0" val="!11"/>
<literal name="p_0403_0" val="!12"/>
<literal name="p_0403_0" val="!13"/>
<literal name="p_0403_0" val="!14"/>
<literal name="p_0403_0" val="!15"/>
<literal name="p_0403_0" val="!16"/>
<literal name="p_0403_0" val="!17"/>
<literal name="p_0403_0" val="!18"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %branch101

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_34 = fdiv float %select_ln323, %select_ln333

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  store float %tmp_34, float* %tmp

]]></Node>
<StgValue><ssdm name="store_ln340"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %branch101

]]></Node>
<StgValue><ssdm name="br_ln340"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch101:0  %local_L_tmp_10_0_2 = phi float [ %local_L_tmp_10_0_0591, %2 ], [ %local_L_tmp_10_0_0591, %branch111 ], [ %phi_ln341, %branch110 ], [ %local_L_tmp_10_0_0591, %branch109 ], [ %local_L_tmp_10_0_0591, %branch108 ], [ %local_L_tmp_10_0_0591, %branch107 ], [ %local_L_tmp_10_0_0591, %branch106 ], [ %local_L_tmp_10_0_0591, %branch105 ], [ %local_L_tmp_10_0_0591, %branch104 ], [ %local_L_tmp_10_0_0591, %branch103 ], [ %local_L_tmp_10_0_0591, %branch102 ], [ %local_L_tmp_10_0_0591, %branch120 ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_10_0_2"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch101:1  %local_L_tmp_9_0_2 = phi float [ %local_L_tmp_9_0_0590, %2 ], [ %local_L_tmp_9_0_0590, %branch111 ], [ %local_L_tmp_9_0_0590, %branch110 ], [ %phi_ln341, %branch109 ], [ %local_L_tmp_9_0_0590, %branch108 ], [ %local_L_tmp_9_0_0590, %branch107 ], [ %local_L_tmp_9_0_0590, %branch106 ], [ %local_L_tmp_9_0_0590, %branch105 ], [ %local_L_tmp_9_0_0590, %branch104 ], [ %local_L_tmp_9_0_0590, %branch103 ], [ %local_L_tmp_9_0_0590, %branch102 ], [ %local_L_tmp_9_0_0590, %branch120 ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_9_0_2"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch101:2  %local_L_tmp_8_0_2 = phi float [ %local_L_tmp_8_0_0589, %2 ], [ %local_L_tmp_8_0_0589, %branch111 ], [ %local_L_tmp_8_0_0589, %branch110 ], [ %local_L_tmp_8_0_0589, %branch109 ], [ %phi_ln341, %branch108 ], [ %local_L_tmp_8_0_0589, %branch107 ], [ %local_L_tmp_8_0_0589, %branch106 ], [ %local_L_tmp_8_0_0589, %branch105 ], [ %local_L_tmp_8_0_0589, %branch104 ], [ %local_L_tmp_8_0_0589, %branch103 ], [ %local_L_tmp_8_0_0589, %branch102 ], [ %local_L_tmp_8_0_0589, %branch120 ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_8_0_2"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch101:3  %local_L_tmp_7_0_2 = phi float [ %local_L_tmp_7_0_0588, %2 ], [ %local_L_tmp_7_0_0588, %branch111 ], [ %local_L_tmp_7_0_0588, %branch110 ], [ %local_L_tmp_7_0_0588, %branch109 ], [ %local_L_tmp_7_0_0588, %branch108 ], [ %phi_ln341, %branch107 ], [ %local_L_tmp_7_0_0588, %branch106 ], [ %local_L_tmp_7_0_0588, %branch105 ], [ %local_L_tmp_7_0_0588, %branch104 ], [ %local_L_tmp_7_0_0588, %branch103 ], [ %local_L_tmp_7_0_0588, %branch102 ], [ %local_L_tmp_7_0_0588, %branch120 ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_7_0_2"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch101:4  %local_L_tmp_6_0_2 = phi float [ %local_L_tmp_6_0_0587, %2 ], [ %local_L_tmp_6_0_0587, %branch111 ], [ %local_L_tmp_6_0_0587, %branch110 ], [ %local_L_tmp_6_0_0587, %branch109 ], [ %local_L_tmp_6_0_0587, %branch108 ], [ %local_L_tmp_6_0_0587, %branch107 ], [ %phi_ln341, %branch106 ], [ %local_L_tmp_6_0_0587, %branch105 ], [ %local_L_tmp_6_0_0587, %branch104 ], [ %local_L_tmp_6_0_0587, %branch103 ], [ %local_L_tmp_6_0_0587, %branch102 ], [ %local_L_tmp_6_0_0587, %branch120 ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_6_0_2"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch101:5  %local_L_tmp_5_0_2 = phi float [ %local_L_tmp_5_0_0586, %2 ], [ %local_L_tmp_5_0_0586, %branch111 ], [ %local_L_tmp_5_0_0586, %branch110 ], [ %local_L_tmp_5_0_0586, %branch109 ], [ %local_L_tmp_5_0_0586, %branch108 ], [ %local_L_tmp_5_0_0586, %branch107 ], [ %local_L_tmp_5_0_0586, %branch106 ], [ %phi_ln341, %branch105 ], [ %local_L_tmp_5_0_0586, %branch104 ], [ %local_L_tmp_5_0_0586, %branch103 ], [ %local_L_tmp_5_0_0586, %branch102 ], [ %local_L_tmp_5_0_0586, %branch120 ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_5_0_2"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch101:6  %local_L_tmp_4_0_2 = phi float [ %local_L_tmp_4_0_0585, %2 ], [ %local_L_tmp_4_0_0585, %branch111 ], [ %local_L_tmp_4_0_0585, %branch110 ], [ %local_L_tmp_4_0_0585, %branch109 ], [ %local_L_tmp_4_0_0585, %branch108 ], [ %local_L_tmp_4_0_0585, %branch107 ], [ %local_L_tmp_4_0_0585, %branch106 ], [ %local_L_tmp_4_0_0585, %branch105 ], [ %phi_ln341, %branch104 ], [ %local_L_tmp_4_0_0585, %branch103 ], [ %local_L_tmp_4_0_0585, %branch102 ], [ %local_L_tmp_4_0_0585, %branch120 ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_4_0_2"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch101:7  %local_L_tmp_3_0_2 = phi float [ %local_L_tmp_3_0_0584, %2 ], [ %local_L_tmp_3_0_0584, %branch111 ], [ %local_L_tmp_3_0_0584, %branch110 ], [ %local_L_tmp_3_0_0584, %branch109 ], [ %local_L_tmp_3_0_0584, %branch108 ], [ %local_L_tmp_3_0_0584, %branch107 ], [ %local_L_tmp_3_0_0584, %branch106 ], [ %local_L_tmp_3_0_0584, %branch105 ], [ %local_L_tmp_3_0_0584, %branch104 ], [ %phi_ln341, %branch103 ], [ %local_L_tmp_3_0_0584, %branch102 ], [ %local_L_tmp_3_0_0584, %branch120 ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_3_0_2"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch101:8  %local_L_tmp_2_0_2 = phi float [ %local_L_tmp_2_0_0583, %2 ], [ %local_L_tmp_2_0_0583, %branch111 ], [ %local_L_tmp_2_0_0583, %branch110 ], [ %local_L_tmp_2_0_0583, %branch109 ], [ %local_L_tmp_2_0_0583, %branch108 ], [ %local_L_tmp_2_0_0583, %branch107 ], [ %local_L_tmp_2_0_0583, %branch106 ], [ %local_L_tmp_2_0_0583, %branch105 ], [ %local_L_tmp_2_0_0583, %branch104 ], [ %local_L_tmp_2_0_0583, %branch103 ], [ %phi_ln341, %branch102 ], [ %local_L_tmp_2_0_0583, %branch120 ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_2_0_2"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
branch101:9  %local_L_tmp_1_0_2 = phi float [ %local_L_tmp_1_0_0582, %2 ], [ %local_L_tmp_1_0_0582, %branch111 ], [ %local_L_tmp_1_0_0582, %branch110 ], [ %local_L_tmp_1_0_0582, %branch109 ], [ %local_L_tmp_1_0_0582, %branch108 ], [ %local_L_tmp_1_0_0582, %branch107 ], [ %local_L_tmp_1_0_0582, %branch106 ], [ %local_L_tmp_1_0_0582, %branch105 ], [ %local_L_tmp_1_0_0582, %branch104 ], [ %local_L_tmp_1_0_0582, %branch103 ], [ %local_L_tmp_1_0_0582, %branch102 ], [ %phi_ln341, %branch120 ]

]]></Node>
<StgValue><ssdm name="local_L_tmp_1_0_2"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch101:35  %icmp_ln891 = icmp ugt i5 %p_0403_0, 8

]]></Node>
<StgValue><ssdm name="icmp_ln891"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch101:36  br i1 %icmp_ln891, label %4, label %hls_label_206_end

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="117" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_L_drain_out_V, float %tmp_34)

]]></Node>
<StgValue><ssdm name="write_ln339"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch101:10  %local_L_tmp_0_0_0581_load1 = load float* %tmp

]]></Node>
<StgValue><ssdm name="local_L_tmp_0_0_0581_load1"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch101:11  %tmp_510_load = load float* %tmp_510

]]></Node>
<StgValue><ssdm name="tmp_510_load"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch101:12  %select_ln343 = select i1 %icmp_ln323, float %local_L_tmp_0_0_0581_load1, float %tmp_510_load

]]></Node>
<StgValue><ssdm name="select_ln343"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch101:13  %icmp_ln343 = icmp eq i5 %add_ln323, 1

]]></Node>
<StgValue><ssdm name="icmp_ln343"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch101:14  %select_ln343_101 = select i1 %icmp_ln343, float %local_L_tmp_1_0_2, float %select_ln343

]]></Node>
<StgValue><ssdm name="select_ln343_101"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch101:15  %icmp_ln343_90 = icmp eq i5 %add_ln323, 2

]]></Node>
<StgValue><ssdm name="icmp_ln343_90"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch101:16  %select_ln343_102 = select i1 %icmp_ln343_90, float %local_L_tmp_2_0_2, float %select_ln343_101

]]></Node>
<StgValue><ssdm name="select_ln343_102"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch101:17  %icmp_ln343_91 = icmp eq i5 %add_ln323, 3

]]></Node>
<StgValue><ssdm name="icmp_ln343_91"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch101:18  %select_ln343_103 = select i1 %icmp_ln343_91, float %local_L_tmp_3_0_2, float %select_ln343_102

]]></Node>
<StgValue><ssdm name="select_ln343_103"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch101:19  %icmp_ln343_92 = icmp eq i5 %add_ln323, 4

]]></Node>
<StgValue><ssdm name="icmp_ln343_92"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch101:20  %select_ln343_104 = select i1 %icmp_ln343_92, float %local_L_tmp_4_0_2, float %select_ln343_103

]]></Node>
<StgValue><ssdm name="select_ln343_104"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch101:21  %icmp_ln343_93 = icmp eq i5 %add_ln323, 5

]]></Node>
<StgValue><ssdm name="icmp_ln343_93"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch101:22  %select_ln343_105 = select i1 %icmp_ln343_93, float %local_L_tmp_5_0_2, float %select_ln343_104

]]></Node>
<StgValue><ssdm name="select_ln343_105"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch101:23  %icmp_ln343_94 = icmp eq i5 %add_ln323, 6

]]></Node>
<StgValue><ssdm name="icmp_ln343_94"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch101:24  %select_ln343_106 = select i1 %icmp_ln343_94, float %local_L_tmp_6_0_2, float %select_ln343_105

]]></Node>
<StgValue><ssdm name="select_ln343_106"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch101:25  %icmp_ln343_95 = icmp eq i5 %add_ln323, 7

]]></Node>
<StgValue><ssdm name="icmp_ln343_95"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch101:26  %select_ln343_107 = select i1 %icmp_ln343_95, float %local_L_tmp_7_0_2, float %select_ln343_106

]]></Node>
<StgValue><ssdm name="select_ln343_107"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch101:27  %icmp_ln343_96 = icmp eq i5 %add_ln323, 8

]]></Node>
<StgValue><ssdm name="icmp_ln343_96"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch101:28  %select_ln343_108 = select i1 %icmp_ln343_96, float %local_L_tmp_8_0_2, float %select_ln343_107

]]></Node>
<StgValue><ssdm name="select_ln343_108"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch101:29  %icmp_ln343_97 = icmp eq i5 %add_ln323, 9

]]></Node>
<StgValue><ssdm name="icmp_ln343_97"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch101:30  %select_ln343_109 = select i1 %icmp_ln343_97, float %local_L_tmp_9_0_2, float %select_ln343_108

]]></Node>
<StgValue><ssdm name="select_ln343_109"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch101:31  %icmp_ln343_98 = icmp eq i5 %add_ln323, 10

]]></Node>
<StgValue><ssdm name="icmp_ln343_98"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch101:32  %select_ln343_110 = select i1 %icmp_ln343_98, float %local_L_tmp_10_0_2, float %select_ln343_109

]]></Node>
<StgValue><ssdm name="select_ln343_110"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="141" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch101:33  %tmp_s = fmul float %select_ln343_110, %tmp_513

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="142" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch101:33  %tmp_s = fmul float %select_ln343_110, %tmp_513

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="143" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch101:33  %tmp_s = fmul float %select_ln343_110, %tmp_513

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="144" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch101:33  %tmp_s = fmul float %select_ln343_110, %tmp_513

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="145" st_id="21" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch101:34  %tmp_3 = fsub float %tmp_511, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="146" st_id="22" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch101:34  %tmp_3 = fsub float %tmp_511, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="147" st_id="23" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch101:34  %tmp_3 = fsub float %tmp_511, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="148" st_id="24" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch101:34  %tmp_3 = fsub float %tmp_511, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="149" st_id="25" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch101:34  %tmp_3 = fsub float %tmp_511, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="150" st_id="26" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch101:34  %tmp_3 = fsub float %tmp_511, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="151" st_id="27" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch101:34  %tmp_3 = fsub float %tmp_511, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="152" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_206_begin:2  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str403)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="153" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_206_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln316"/></StgValue>
</operation>

<operation id="154" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_V_out_V, float %tmp_3)

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>

<operation id="155" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %hls_label_206_end

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="156" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_206_end:0  %empty_1071 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str403, i32 %tmp_33)

]]></Node>
<StgValue><ssdm name="empty_1071"/></StgValue>
</operation>

<operation id="157" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln315" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
hls_label_206_end:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="158" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln349"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
