$date
	Wed Jun  7 09:56:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module intf_test $end
$var wire 1 ! RST_N $end
$var wire 1 " a_data $end
$var wire 1 # a_en $end
$var wire 1 $ b_data $end
$var wire 1 % b_en $end
$var wire 1 & y_en $end
$var wire 1 ' y_rdy $end
$var wire 1 ( y_data $end
$var wire 1 ) b_rdy $end
$var wire 1 * a_rdy $end
$var reg 1 + CLK $end
$scope module dut $end
$var wire 1 + CLK $end
$var wire 1 ! RST_N $end
$var wire 1 " a_data $end
$var wire 1 # a_en $end
$var wire 1 , \a_ff$CLR $end
$var wire 1 - \a_ff$DEQ $end
$var wire 1 . \a_ff$D_IN $end
$var wire 1 / \a_ff$ENQ $end
$var wire 1 * a_rdy $end
$var wire 1 $ b_data $end
$var wire 1 % b_en $end
$var wire 1 0 \b_ff$CLR $end
$var wire 1 1 \b_ff$DEQ $end
$var wire 1 2 \b_ff$D_IN $end
$var wire 1 3 \b_ff$ENQ $end
$var wire 1 ) b_rdy $end
$var wire 1 ( y_data $end
$var wire 1 & y_en $end
$var wire 1 4 \y_ff$CLR $end
$var wire 1 5 \y_ff$DEQ $end
$var wire 1 6 \y_ff$D_IN $end
$var wire 1 7 \y_ff$ENQ $end
$var wire 1 ' y_rdy $end
$var wire 1 8 \y_ff$FULL_N $end
$var wire 1 9 \y_ff$EMPTY_N $end
$var wire 1 : \y_ff$D_OUT $end
$var wire 1 ; \b_ff$FULL_N $end
$var wire 1 < \b_ff$EMPTY_N $end
$var wire 1 = \b_ff$D_OUT $end
$var wire 1 > \a_ff$FULL_N $end
$var wire 1 ? \a_ff$EMPTY_N $end
$var wire 1 @ \a_ff$D_OUT $end
$scope module a_ff $end
$var wire 1 + CLK $end
$var wire 1 , CLR $end
$var wire 1 - DEQ $end
$var wire 1 . D_IN $end
$var wire 1 ? EMPTY_N $end
$var wire 1 / ENQ $end
$var wire 1 > FULL_N $end
$var wire 1 ! RST $end
$var wire 1 A d0d1 $end
$var wire 1 B d0di $end
$var wire 1 C d0h $end
$var wire 1 D d1di $end
$var wire 1 @ D_OUT $end
$var reg 1 @ data0_reg $end
$var reg 1 E data1_reg $end
$var reg 1 F empty_reg $end
$var reg 1 G full_reg $end
$scope begin error_checks $end
$var reg 1 H deqerror $end
$var reg 1 I enqerror $end
$upscope $end
$upscope $end
$scope module b_ff $end
$var wire 1 + CLK $end
$var wire 1 0 CLR $end
$var wire 1 1 DEQ $end
$var wire 1 2 D_IN $end
$var wire 1 < EMPTY_N $end
$var wire 1 3 ENQ $end
$var wire 1 ! RST $end
$var wire 1 ; FULL_N $end
$var reg 1 = D_OUT $end
$var reg 1 J empty_reg $end
$scope begin error_checks $end
$var reg 1 K deqerror $end
$var reg 1 L enqerror $end
$upscope $end
$upscope $end
$scope module y_ff $end
$var wire 1 + CLK $end
$var wire 1 4 CLR $end
$var wire 1 5 DEQ $end
$var wire 1 6 D_IN $end
$var wire 1 9 EMPTY_N $end
$var wire 1 7 ENQ $end
$var wire 1 8 FULL_N $end
$var wire 1 ! RST $end
$var wire 1 M d0d1 $end
$var wire 1 N d0di $end
$var wire 1 O d0h $end
$var wire 1 P d1di $end
$var wire 1 : D_OUT $end
$var reg 1 : data0_reg $end
$var reg 1 Q data1_reg $end
$var reg 1 R empty_reg $end
$var reg 1 S full_reg $end
$scope begin error_checks $end
$var reg 1 T deqerror $end
$var reg 1 U enqerror $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xU
xT
1S
0R
0Q
0P
1O
0N
0M
xL
xK
0J
xI
xH
1G
0F
0E
0D
xC
xB
0A
0@
0?
1>
0=
0<
1;
0:
09
18
07
06
z5
04
z3
z2
01
00
z/
z.
0-
0,
0+
1*
1)
0(
0'
z&
z%
z$
z#
z"
1!
$end
#1000
0!
#5000
0C
1B
02
0$
13
1%
0.
0"
1/
1#
05
0&
1!
x6
x@
0U
0T
0L
0K
0I
0H
1+
#10000
0+
#15000
03
0%
0/
0#
0O
1N
1C
0B
17
11
1-
06
0D
0)
0;
1<
1J
0@
1?
1F
1+
#17000
1B
0C
1D
1/
1#
#20000
0+
#25000
0D
12
1$
13
1%
15
1&
0/
0#
0B
1C
1O
0N
07
01
0-
0P
1)
1;
0<
0J
1'
19
1R
1+
#27000
1D
1.
1"
1/
1#
#30000
0+
#35000
0D
0/
0#
03
0%
0C
0O
1N
1A
16
17
11
1-
0'
09
0R
1=
0)
0;
1<
1J
1E
0*
0>
0G
1+
#37000
05
0&
#40000
0+
#45000
1D
1/
1#
02
0$
13
1%
15
1&
1O
1C
0N
0A
07
01
0-
0P
1*
1>
1G
1@
1)
1;
0<
0J
1'
19
1R
1(
1:
1+
#50000
0+
#55000
0D
0/
0#
03
0%
0C
0O
1N
1A
17
11
1-
0'
09
0R
0=
0)
0;
1<
1J
0*
0>
0G
1+
#57000
05
0&
#60000
0+
#65000
12
1$
13
1%
15
1&
1O
1C
0N
0A
07
01
0-
0P
1*
1>
1G
1)
1;
0<
0J
1'
19
1R
1+
#70000
0+
#75000
03
0%
0O
1N
17
11
1-
0'
09
0R
1=
0)
0;
1<
1J
1+
#77000
05
0&
#80000
0+
#85000
15
1&
1O
0N
07
01
0-
0P
0?
0F
1)
1;
0<
0J
1'
19
1R
1+
#87001
