$date
  Sun Apr 23 22:25:19 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_serial_adder $end
$var reg 4 ! data_in_a[3:0] $end
$var reg 4 " data_in_b[3:0] $end
$var reg 4 # sum_out[3:0] $end
$var reg 1 $ clk $end
$var reg 1 % clr $end
$var reg 1 & c_out $end
$scope module hac $end
$var reg 4 ' data_in_a[3:0] $end
$var reg 4 ( data_in_b[3:0] $end
$var reg 4 ) sum_out[3:0] $end
$var reg 1 * c_out $end
$var reg 1 + clk $end
$var reg 1 , clr $end
$var reg 1 - ai $end
$var reg 1 . bi $end
$var reg 1 / ci $end
$var reg 1 0 ci_next $end
$var reg 4 1 s[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUU !
bUUUU "
b0000 #
0$
0%
U&
bUUUU '
bUUUU (
b0000 )
0*
0+
0,
0-
0.
0/
00
b0000 1
#50000000
b1111 !
b0001 "
1$
1%
b1111 '
b0001 (
1+
1,
1-
1.
10
#100000000
0$
0+
1/
#150000000
1$
1+
0.
#200000000
0$
0+
#250000000
1$
1+
#300000000
0$
0+
#350000000
1$
1+
#400000000
0$
1*
0+
#450000000
