ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"Clock_1.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.Clock_1_Start,"ax",%progbits
  20              		.align	2
  21              		.global	Clock_1_Start
  22              		.thumb
  23              		.thumb_func
  24              		.type	Clock_1_Start, %function
  25              	Clock_1_Start:
  26              	.LFB0:
  27              		.file 1 "Generated_Source\\PSoC5\\Clock_1.c"
   1:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/Clock_1.c **** * File Name: Clock_1.c
   3:Generated_Source\PSoC5/Clock_1.c **** * Version 2.20
   4:Generated_Source\PSoC5/Clock_1.c **** *
   5:Generated_Source\PSoC5/Clock_1.c **** *  Description:
   6:Generated_Source\PSoC5/Clock_1.c **** *   This file provides the source code to the API for the clock component.
   7:Generated_Source\PSoC5/Clock_1.c **** *
   8:Generated_Source\PSoC5/Clock_1.c **** *  Note:
   9:Generated_Source\PSoC5/Clock_1.c **** *
  10:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
  11:Generated_Source\PSoC5/Clock_1.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/Clock_1.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:Generated_Source\PSoC5/Clock_1.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:Generated_Source\PSoC5/Clock_1.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
  16:Generated_Source\PSoC5/Clock_1.c **** 
  17:Generated_Source\PSoC5/Clock_1.c **** #include <cydevice_trm.h>
  18:Generated_Source\PSoC5/Clock_1.c **** #include "Clock_1.h"
  19:Generated_Source\PSoC5/Clock_1.c **** 
  20:Generated_Source\PSoC5/Clock_1.c **** /* Clock Distribution registers. */
  21:Generated_Source\PSoC5/Clock_1.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:Generated_Source\PSoC5/Clock_1.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:Generated_Source\PSoC5/Clock_1.c **** #define BCFG2_MASK               (0x80u)
  24:Generated_Source\PSoC5/Clock_1.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:Generated_Source\PSoC5/Clock_1.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:Generated_Source\PSoC5/Clock_1.c **** 
  27:Generated_Source\PSoC5/Clock_1.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:Generated_Source\PSoC5/Clock_1.c **** 
  29:Generated_Source\PSoC5/Clock_1.c **** 
  30:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 2


  31:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_Start
  32:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
  33:Generated_Source\PSoC5/Clock_1.c **** *
  34:Generated_Source\PSoC5/Clock_1.c **** * Summary:
  35:Generated_Source\PSoC5/Clock_1.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:Generated_Source\PSoC5/Clock_1.c **** *  "Start on Reset" option is enabled in the DWR.
  37:Generated_Source\PSoC5/Clock_1.c **** *
  38:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
  39:Generated_Source\PSoC5/Clock_1.c **** *  None
  40:Generated_Source\PSoC5/Clock_1.c **** *
  41:Generated_Source\PSoC5/Clock_1.c **** * Returns:
  42:Generated_Source\PSoC5/Clock_1.c **** *  None
  43:Generated_Source\PSoC5/Clock_1.c **** *
  44:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
  45:Generated_Source\PSoC5/Clock_1.c **** void Clock_1_Start(void) 
  46:Generated_Source\PSoC5/Clock_1.c **** {
  28              		.loc 1 46 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  47:Generated_Source\PSoC5/Clock_1.c ****     /* Set the bit to enable the clock. */
  48:Generated_Source\PSoC5/Clock_1.c ****     Clock_1_CLKEN |= Clock_1_CLKEN_MASK;
  33              		.loc 1 48 0
  34 0000 0549     		ldr	r1, .L2
  49:Generated_Source\PSoC5/Clock_1.c **** 	Clock_1_CLKSTBY |= Clock_1_CLKSTBY_MASK;
  35              		.loc 1 49 0
  36 0002 064A     		ldr	r2, .L2+4
  48:Generated_Source\PSoC5/Clock_1.c **** 	Clock_1_CLKSTBY |= Clock_1_CLKSTBY_MASK;
  37              		.loc 1 48 0
  38 0004 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
  39 0006 43F00203 		orr	r3, r3, #2
  40 000a 0B70     		strb	r3, [r1]
  41              		.loc 1 49 0
  42 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  43 000e 43F00203 		orr	r3, r3, #2
  44 0012 1370     		strb	r3, [r2]
  45 0014 7047     		bx	lr
  46              	.L3:
  47 0016 00BF     		.align	2
  48              	.L2:
  49 0018 A2430040 		.word	1073759138
  50 001c B2430040 		.word	1073759154
  51              		.cfi_endproc
  52              	.LFE0:
  53              		.size	Clock_1_Start, .-Clock_1_Start
  54              		.section	.text.Clock_1_Stop,"ax",%progbits
  55              		.align	2
  56              		.global	Clock_1_Stop
  57              		.thumb
  58              		.thumb_func
  59              		.type	Clock_1_Stop, %function
  60              	Clock_1_Stop:
  61              	.LFB1:
  50:Generated_Source\PSoC5/Clock_1.c **** }
  51:Generated_Source\PSoC5/Clock_1.c **** 
  52:Generated_Source\PSoC5/Clock_1.c **** 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 3


  53:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
  54:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_Stop
  55:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
  56:Generated_Source\PSoC5/Clock_1.c **** *
  57:Generated_Source\PSoC5/Clock_1.c **** * Summary:
  58:Generated_Source\PSoC5/Clock_1.c **** *  Stops the clock and returns immediately. This API does not require the
  59:Generated_Source\PSoC5/Clock_1.c **** *  source clock to be running but may return before the hardware is actually
  60:Generated_Source\PSoC5/Clock_1.c **** *  disabled. If the settings of the clock are changed after calling this
  61:Generated_Source\PSoC5/Clock_1.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:Generated_Source\PSoC5/Clock_1.c **** *  glitch, use the StopBlock function.
  63:Generated_Source\PSoC5/Clock_1.c **** *
  64:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
  65:Generated_Source\PSoC5/Clock_1.c **** *  None
  66:Generated_Source\PSoC5/Clock_1.c **** *
  67:Generated_Source\PSoC5/Clock_1.c **** * Returns:
  68:Generated_Source\PSoC5/Clock_1.c **** *  None
  69:Generated_Source\PSoC5/Clock_1.c **** *
  70:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
  71:Generated_Source\PSoC5/Clock_1.c **** void Clock_1_Stop(void) 
  72:Generated_Source\PSoC5/Clock_1.c **** {
  62              		.loc 1 72 0
  63              		.cfi_startproc
  64              		@ args = 0, pretend = 0, frame = 0
  65              		@ frame_needed = 0, uses_anonymous_args = 0
  66              		@ link register save eliminated.
  73:Generated_Source\PSoC5/Clock_1.c ****     /* Clear the bit to disable the clock. */
  74:Generated_Source\PSoC5/Clock_1.c ****     Clock_1_CLKEN &= (uint8)(~Clock_1_CLKEN_MASK);
  67              		.loc 1 74 0
  68 0000 0549     		ldr	r1, .L5
  75:Generated_Source\PSoC5/Clock_1.c **** 	Clock_1_CLKSTBY &= (uint8)(~Clock_1_CLKSTBY_MASK);
  69              		.loc 1 75 0
  70 0002 064A     		ldr	r2, .L5+4
  74:Generated_Source\PSoC5/Clock_1.c **** 	Clock_1_CLKSTBY &= (uint8)(~Clock_1_CLKSTBY_MASK);
  71              		.loc 1 74 0
  72 0004 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
  73 0006 03F0FD03 		and	r3, r3, #253
  74 000a 0B70     		strb	r3, [r1]
  75              		.loc 1 75 0
  76 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  77 000e 03F0FD03 		and	r3, r3, #253
  78 0012 1370     		strb	r3, [r2]
  79 0014 7047     		bx	lr
  80              	.L6:
  81 0016 00BF     		.align	2
  82              	.L5:
  83 0018 A2430040 		.word	1073759138
  84 001c B2430040 		.word	1073759154
  85              		.cfi_endproc
  86              	.LFE1:
  87              		.size	Clock_1_Stop, .-Clock_1_Stop
  88              		.section	.text.Clock_1_StopBlock,"ax",%progbits
  89              		.align	2
  90              		.global	Clock_1_StopBlock
  91              		.thumb
  92              		.thumb_func
  93              		.type	Clock_1_StopBlock, %function
  94              	Clock_1_StopBlock:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 4


  95              	.LFB2:
  76:Generated_Source\PSoC5/Clock_1.c **** }
  77:Generated_Source\PSoC5/Clock_1.c **** 
  78:Generated_Source\PSoC5/Clock_1.c **** 
  79:Generated_Source\PSoC5/Clock_1.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:Generated_Source\PSoC5/Clock_1.c **** 
  81:Generated_Source\PSoC5/Clock_1.c **** 
  82:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
  83:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_StopBlock
  84:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
  85:Generated_Source\PSoC5/Clock_1.c **** *
  86:Generated_Source\PSoC5/Clock_1.c **** * Summary:
  87:Generated_Source\PSoC5/Clock_1.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:Generated_Source\PSoC5/Clock_1.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:Generated_Source\PSoC5/Clock_1.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:Generated_Source\PSoC5/Clock_1.c **** *  Note that the source clock must be running or this API will never return as
  91:Generated_Source\PSoC5/Clock_1.c **** *  a stopped clock cannot be disabled.
  92:Generated_Source\PSoC5/Clock_1.c **** *
  93:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
  94:Generated_Source\PSoC5/Clock_1.c **** *  None
  95:Generated_Source\PSoC5/Clock_1.c **** *
  96:Generated_Source\PSoC5/Clock_1.c **** * Returns:
  97:Generated_Source\PSoC5/Clock_1.c **** *  None
  98:Generated_Source\PSoC5/Clock_1.c **** *
  99:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 100:Generated_Source\PSoC5/Clock_1.c **** void Clock_1_StopBlock(void) 
 101:Generated_Source\PSoC5/Clock_1.c **** {
  96              		.loc 1 101 0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
 102:Generated_Source\PSoC5/Clock_1.c ****     if ((Clock_1_CLKEN & Clock_1_CLKEN_MASK) != 0u)
 101              		.loc 1 102 0
 102 0000 164B     		ldr	r3, .L18
 103 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 104 0004 9B07     		lsls	r3, r3, #30
 105 0006 28D5     		bpl	.L16
 106              	.LBB10:
 103:Generated_Source\PSoC5/Clock_1.c ****     {
 104:Generated_Source\PSoC5/Clock_1.c **** #if HAS_CLKDIST_LD_DISABLE
 105:Generated_Source\PSoC5/Clock_1.c ****         uint16 oldDivider;
 106:Generated_Source\PSoC5/Clock_1.c **** 
 107:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_LD = 0u;
 107              		.loc 1 107 0
 108 0008 154B     		ldr	r3, .L18+4
 109              	.LBE10:
 101:Generated_Source\PSoC5/Clock_1.c ****     if ((Clock_1_CLKEN & Clock_1_CLKEN_MASK) != 0u)
 110              		.loc 1 101 0
 111 000a 70B4     		push	{r4, r5, r6}
 112              		.cfi_def_cfa_offset 12
 113              		.cfi_offset 4, -12
 114              		.cfi_offset 5, -8
 115              		.cfi_offset 6, -4
 116              	.LBB11:
 108:Generated_Source\PSoC5/Clock_1.c **** 
 109:Generated_Source\PSoC5/Clock_1.c ****         /* Clear all the mask bits except ours. */
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 5


 110:Generated_Source\PSoC5/Clock_1.c **** #if defined(Clock_1__CFG3)
 111:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_AMASK = Clock_1_CLKEN_MASK;
 112:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_DMASK = 0x00u;
 113:Generated_Source\PSoC5/Clock_1.c **** #else
 114:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_DMASK = Clock_1_CLKEN_MASK;
 115:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_AMASK = 0x00u;
 116:Generated_Source\PSoC5/Clock_1.c **** #endif /* Clock_1__CFG3 */
 117:Generated_Source\PSoC5/Clock_1.c **** 
 118:Generated_Source\PSoC5/Clock_1.c ****         /* Clear mask of bus clock. */
 119:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 120:Generated_Source\PSoC5/Clock_1.c **** 
 121:Generated_Source\PSoC5/Clock_1.c ****         oldDivider = CY_GET_REG16(Clock_1_DIV_PTR);
 122:Generated_Source\PSoC5/Clock_1.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 123:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 124:Generated_Source\PSoC5/Clock_1.c **** 
 125:Generated_Source\PSoC5/Clock_1.c ****         /* Wait for clock to be disabled */
 126:Generated_Source\PSoC5/Clock_1.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 117              		.loc 1 126 0
 118 000c 1946     		mov	r1, r3
 115:Generated_Source\PSoC5/Clock_1.c **** #endif /* Clock_1__CFG3 */
 119              		.loc 1 115 0
 120 000e 154C     		ldr	r4, .L18+8
 114:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_AMASK = 0x00u;
 121              		.loc 1 114 0
 122 0010 154D     		ldr	r5, .L18+12
 107:Generated_Source\PSoC5/Clock_1.c **** 
 123              		.loc 1 107 0
 124 0012 0022     		movs	r2, #0
 119:Generated_Source\PSoC5/Clock_1.c **** 
 125              		.loc 1 119 0
 126 0014 1548     		ldr	r0, .L18+16
 114:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_AMASK = 0x00u;
 127              		.loc 1 114 0
 128 0016 0226     		movs	r6, #2
 107:Generated_Source\PSoC5/Clock_1.c **** 
 129              		.loc 1 107 0
 130 0018 1A70     		strb	r2, [r3]
 114:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_AMASK = 0x00u;
 131              		.loc 1 114 0
 132 001a 2E70     		strb	r6, [r5]
 115:Generated_Source\PSoC5/Clock_1.c **** #endif /* Clock_1__CFG3 */
 133              		.loc 1 115 0
 134 001c 2270     		strb	r2, [r4]
 119:Generated_Source\PSoC5/Clock_1.c **** 
 135              		.loc 1 119 0
 136 001e 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 137 0020 02F07F02 		and	r2, r2, #127
 138 0024 0270     		strb	r2, [r0]
 121:Generated_Source\PSoC5/Clock_1.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 139              		.loc 1 121 0
 140 0026 B4F87000 		ldrh	r0, [r4, #112]
 123:Generated_Source\PSoC5/Clock_1.c **** 
 141              		.loc 1 123 0
 142 002a 0722     		movs	r2, #7
 121:Generated_Source\PSoC5/Clock_1.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 143              		.loc 1 121 0
 144 002c 80B2     		uxth	r0, r0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 6


 145              	.LVL0:
 122:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 146              		.loc 1 122 0
 147 002e 24F8120C 		strh	r0, [r4, #-18]	@ movhi
 123:Generated_Source\PSoC5/Clock_1.c **** 
 148              		.loc 1 123 0
 149 0032 1A70     		strb	r2, [r3]
 150              	.L9:
 151              		.loc 1 126 0 discriminator 1
 152 0034 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 153 0036 0A4A     		ldr	r2, .L18+4
 154 0038 13F00103 		ands	r3, r3, #1
 155 003c FAD1     		bne	.L9
 127:Generated_Source\PSoC5/Clock_1.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:Generated_Source\PSoC5/Clock_1.c **** 
 129:Generated_Source\PSoC5/Clock_1.c ****         /* Clear the bit to disable the clock. */
 130:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_CLKEN &= (uint8)(~Clock_1_CLKEN_MASK);
 156              		.loc 1 130 0
 157 003e 074D     		ldr	r5, .L18
 131:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_CLKSTBY &= (uint8)(~Clock_1_CLKSTBY_MASK);
 158              		.loc 1 131 0
 159 0040 0B4C     		ldr	r4, .L18+20
 130:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_CLKSTBY &= (uint8)(~Clock_1_CLKSTBY_MASK);
 160              		.loc 1 130 0
 161 0042 2978     		ldrb	r1, [r5]	@ zero_extendqisi2
 132:Generated_Source\PSoC5/Clock_1.c **** 
 133:Generated_Source\PSoC5/Clock_1.c **** #if HAS_CLKDIST_LD_DISABLE
 134:Generated_Source\PSoC5/Clock_1.c ****         /* Clear the disable bit */
 135:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_LD = 0x00u;
 136:Generated_Source\PSoC5/Clock_1.c ****         CY_SET_REG16(Clock_1_DIV_PTR, oldDivider);
 162              		.loc 1 136 0
 163 0044 0B4E     		ldr	r6, .L18+24
 130:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_CLKSTBY &= (uint8)(~Clock_1_CLKSTBY_MASK);
 164              		.loc 1 130 0
 165 0046 01F0FD01 		and	r1, r1, #253
 166 004a 2970     		strb	r1, [r5]
 131:Generated_Source\PSoC5/Clock_1.c **** 
 167              		.loc 1 131 0
 168 004c 2178     		ldrb	r1, [r4]	@ zero_extendqisi2
 169 004e 01F0FD01 		and	r1, r1, #253
 170 0052 2170     		strb	r1, [r4]
 135:Generated_Source\PSoC5/Clock_1.c ****         CY_SET_REG16(Clock_1_DIV_PTR, oldDivider);
 171              		.loc 1 135 0
 172 0054 1370     		strb	r3, [r2]
 173              		.loc 1 136 0
 174 0056 3080     		strh	r0, [r6]	@ movhi
 175              	.LBE11:
 137:Generated_Source\PSoC5/Clock_1.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:Generated_Source\PSoC5/Clock_1.c ****     }
 139:Generated_Source\PSoC5/Clock_1.c **** }
 176              		.loc 1 139 0
 177 0058 70BC     		pop	{r4, r5, r6}
 178              		.cfi_restore 6
 179              		.cfi_restore 5
 180              		.cfi_restore 4
 181              		.cfi_def_cfa_offset 0
 182              	.LVL1:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 7


 183              	.L16:
 184 005a 7047     		bx	lr
 185              	.L19:
 186              		.align	2
 187              	.L18:
 188 005c A2430040 		.word	1073759138
 189 0060 01400040 		.word	1073758209
 190 0064 14400040 		.word	1073758228
 191 0068 10400040 		.word	1073758224
 192 006c 08400040 		.word	1073758216
 193 0070 B2430040 		.word	1073759154
 194 0074 84400040 		.word	1073758340
 195              		.cfi_endproc
 196              	.LFE2:
 197              		.size	Clock_1_StopBlock, .-Clock_1_StopBlock
 198              		.section	.text.Clock_1_StandbyPower,"ax",%progbits
 199              		.align	2
 200              		.global	Clock_1_StandbyPower
 201              		.thumb
 202              		.thumb_func
 203              		.type	Clock_1_StandbyPower, %function
 204              	Clock_1_StandbyPower:
 205              	.LFB3:
 140:Generated_Source\PSoC5/Clock_1.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:Generated_Source\PSoC5/Clock_1.c **** 
 142:Generated_Source\PSoC5/Clock_1.c **** 
 143:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 144:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_StandbyPower
 145:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 146:Generated_Source\PSoC5/Clock_1.c **** *
 147:Generated_Source\PSoC5/Clock_1.c **** * Summary:
 148:Generated_Source\PSoC5/Clock_1.c **** *  Sets whether the clock is active in standby mode.
 149:Generated_Source\PSoC5/Clock_1.c **** *
 150:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 151:Generated_Source\PSoC5/Clock_1.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:Generated_Source\PSoC5/Clock_1.c **** *
 153:Generated_Source\PSoC5/Clock_1.c **** * Returns:
 154:Generated_Source\PSoC5/Clock_1.c **** *  None
 155:Generated_Source\PSoC5/Clock_1.c **** *
 156:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 157:Generated_Source\PSoC5/Clock_1.c **** void Clock_1_StandbyPower(uint8 state) 
 158:Generated_Source\PSoC5/Clock_1.c **** {
 206              		.loc 1 158 0
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 0
 209              		@ frame_needed = 0, uses_anonymous_args = 0
 210              		@ link register save eliminated.
 211              	.LVL2:
 159:Generated_Source\PSoC5/Clock_1.c ****     if(state == 0u)
 160:Generated_Source\PSoC5/Clock_1.c ****     {
 161:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_CLKSTBY &= (uint8)(~Clock_1_CLKSTBY_MASK);
 212              		.loc 1 161 0
 213 0000 054A     		ldr	r2, .L24
 214 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 159:Generated_Source\PSoC5/Clock_1.c ****     if(state == 0u)
 215              		.loc 1 159 0
 216 0004 18B1     		cbz	r0, .L23
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 8


 162:Generated_Source\PSoC5/Clock_1.c ****     }
 163:Generated_Source\PSoC5/Clock_1.c ****     else
 164:Generated_Source\PSoC5/Clock_1.c ****     {
 165:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_CLKSTBY |= Clock_1_CLKSTBY_MASK;
 217              		.loc 1 165 0
 218 0006 43F00203 		orr	r3, r3, #2
 219 000a 1370     		strb	r3, [r2]
 220 000c 7047     		bx	lr
 221              	.L23:
 161:Generated_Source\PSoC5/Clock_1.c ****     }
 222              		.loc 1 161 0
 223 000e 03F0FD03 		and	r3, r3, #253
 224 0012 1370     		strb	r3, [r2]
 225 0014 7047     		bx	lr
 226              	.L25:
 227 0016 00BF     		.align	2
 228              	.L24:
 229 0018 B2430040 		.word	1073759154
 230              		.cfi_endproc
 231              	.LFE3:
 232              		.size	Clock_1_StandbyPower, .-Clock_1_StandbyPower
 233              		.section	.text.Clock_1_SetDividerRegister,"ax",%progbits
 234              		.align	2
 235              		.global	Clock_1_SetDividerRegister
 236              		.thumb
 237              		.thumb_func
 238              		.type	Clock_1_SetDividerRegister, %function
 239              	Clock_1_SetDividerRegister:
 240              	.LFB4:
 166:Generated_Source\PSoC5/Clock_1.c ****     }
 167:Generated_Source\PSoC5/Clock_1.c **** }
 168:Generated_Source\PSoC5/Clock_1.c **** 
 169:Generated_Source\PSoC5/Clock_1.c **** 
 170:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 171:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_SetDividerRegister
 172:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 173:Generated_Source\PSoC5/Clock_1.c **** *
 174:Generated_Source\PSoC5/Clock_1.c **** * Summary:
 175:Generated_Source\PSoC5/Clock_1.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:Generated_Source\PSoC5/Clock_1.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:Generated_Source\PSoC5/Clock_1.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:Generated_Source\PSoC5/Clock_1.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:Generated_Source\PSoC5/Clock_1.c **** *
 180:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 181:Generated_Source\PSoC5/Clock_1.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:Generated_Source\PSoC5/Clock_1.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:Generated_Source\PSoC5/Clock_1.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:Generated_Source\PSoC5/Clock_1.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:Generated_Source\PSoC5/Clock_1.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:Generated_Source\PSoC5/Clock_1.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:Generated_Source\PSoC5/Clock_1.c **** *   cycle.
 188:Generated_Source\PSoC5/Clock_1.c **** *
 189:Generated_Source\PSoC5/Clock_1.c **** * Returns:
 190:Generated_Source\PSoC5/Clock_1.c **** *  None
 191:Generated_Source\PSoC5/Clock_1.c **** *
 192:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 193:Generated_Source\PSoC5/Clock_1.c **** void Clock_1_SetDividerRegister(uint16 clkDivider, uint8 restart)
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 9


 194:Generated_Source\PSoC5/Clock_1.c ****                                 
 195:Generated_Source\PSoC5/Clock_1.c **** {
 241              		.loc 1 195 0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		@ link register save eliminated.
 246              	.LVL3:
 247 0000 F0B4     		push	{r4, r5, r6, r7}
 248              		.cfi_def_cfa_offset 16
 249              		.cfi_offset 4, -16
 250              		.cfi_offset 5, -12
 251              		.cfi_offset 6, -8
 252              		.cfi_offset 7, -4
 253              	.LBB12:
 254              	.LBB13:
 196:Generated_Source\PSoC5/Clock_1.c ****     uint8 enabled;
 197:Generated_Source\PSoC5/Clock_1.c **** 
 198:Generated_Source\PSoC5/Clock_1.c ****     uint8 currSrc = Clock_1_GetSourceRegister();
 199:Generated_Source\PSoC5/Clock_1.c ****     uint16 oldDivider = Clock_1_GetDividerRegister();
 200:Generated_Source\PSoC5/Clock_1.c **** 
 201:Generated_Source\PSoC5/Clock_1.c ****     if (clkDivider != oldDivider)
 202:Generated_Source\PSoC5/Clock_1.c ****     {
 203:Generated_Source\PSoC5/Clock_1.c ****         enabled = Clock_1_CLKEN & Clock_1_CLKEN_MASK;
 204:Generated_Source\PSoC5/Clock_1.c **** 
 205:Generated_Source\PSoC5/Clock_1.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 206:Generated_Source\PSoC5/Clock_1.c ****         {
 207:Generated_Source\PSoC5/Clock_1.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:Generated_Source\PSoC5/Clock_1.c ****             if (oldDivider == 0u)
 209:Generated_Source\PSoC5/Clock_1.c ****             {
 210:Generated_Source\PSoC5/Clock_1.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:Generated_Source\PSoC5/Clock_1.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:Generated_Source\PSoC5/Clock_1.c ****                 /* divider is ignored while SSS is set.                                     */
 213:Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(Clock_1_DIV_PTR, clkDivider);
 214:Generated_Source\PSoC5/Clock_1.c ****                 Clock_1_MOD_SRC &= (uint8)(~CYCLK_SSS);
 215:Generated_Source\PSoC5/Clock_1.c ****             }
 216:Generated_Source\PSoC5/Clock_1.c ****             else
 217:Generated_Source\PSoC5/Clock_1.c ****             {
 218:Generated_Source\PSoC5/Clock_1.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:Generated_Source\PSoC5/Clock_1.c ****                 /* it without bothering with the shadow load.                               */
 220:Generated_Source\PSoC5/Clock_1.c ****                 Clock_1_MOD_SRC |= CYCLK_SSS;
 221:Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(Clock_1_DIV_PTR, clkDivider);
 222:Generated_Source\PSoC5/Clock_1.c ****             }
 223:Generated_Source\PSoC5/Clock_1.c ****         }
 224:Generated_Source\PSoC5/Clock_1.c ****         else
 225:Generated_Source\PSoC5/Clock_1.c ****         {
 226:Generated_Source\PSoC5/Clock_1.c **** 			
 227:Generated_Source\PSoC5/Clock_1.c ****             if (enabled != 0u)
 228:Generated_Source\PSoC5/Clock_1.c ****             {
 229:Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_LD = 0x00u;
 230:Generated_Source\PSoC5/Clock_1.c **** 
 231:Generated_Source\PSoC5/Clock_1.c ****                 /* Clear all the mask bits except ours. */
 232:Generated_Source\PSoC5/Clock_1.c **** #if defined(Clock_1__CFG3)
 233:Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_AMASK = Clock_1_CLKEN_MASK;
 234:Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_DMASK = 0x00u;
 235:Generated_Source\PSoC5/Clock_1.c **** #else
 236:Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_DMASK = Clock_1_CLKEN_MASK;
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 10


 237:Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_AMASK = 0x00u;
 238:Generated_Source\PSoC5/Clock_1.c **** #endif /* Clock_1__CFG3 */
 239:Generated_Source\PSoC5/Clock_1.c ****                 /* Clear mask of bus clock. */
 240:Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 241:Generated_Source\PSoC5/Clock_1.c **** 
 242:Generated_Source\PSoC5/Clock_1.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:Generated_Source\PSoC5/Clock_1.c ****                 if (((Clock_1_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 244:Generated_Source\PSoC5/Clock_1.c ****                 {
 245:Generated_Source\PSoC5/Clock_1.c **** #if HAS_CLKDIST_LD_DISABLE
 246:Generated_Source\PSoC5/Clock_1.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 247:Generated_Source\PSoC5/Clock_1.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 248:Generated_Source\PSoC5/Clock_1.c **** 
 249:Generated_Source\PSoC5/Clock_1.c ****                     /* Wait for clock to be disabled */
 250:Generated_Source\PSoC5/Clock_1.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 251:Generated_Source\PSoC5/Clock_1.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:Generated_Source\PSoC5/Clock_1.c **** 
 253:Generated_Source\PSoC5/Clock_1.c ****                     Clock_1_CLKEN &= (uint8)(~Clock_1_CLKEN_MASK);
 254:Generated_Source\PSoC5/Clock_1.c **** 
 255:Generated_Source\PSoC5/Clock_1.c **** #if HAS_CLKDIST_LD_DISABLE
 256:Generated_Source\PSoC5/Clock_1.c ****                     /* Clear the disable bit */
 257:Generated_Source\PSoC5/Clock_1.c ****                     CLK_DIST_LD = 0x00u;
 258:Generated_Source\PSoC5/Clock_1.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:Generated_Source\PSoC5/Clock_1.c ****                 }
 260:Generated_Source\PSoC5/Clock_1.c ****             }
 261:Generated_Source\PSoC5/Clock_1.c **** 
 262:Generated_Source\PSoC5/Clock_1.c ****             /* Load divide value. */
 263:Generated_Source\PSoC5/Clock_1.c ****             if ((Clock_1_CLKEN & Clock_1_CLKEN_MASK) != 0u)
 264:Generated_Source\PSoC5/Clock_1.c ****             {
 265:Generated_Source\PSoC5/Clock_1.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 267:Generated_Source\PSoC5/Clock_1.c **** 
 268:Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 269:Generated_Source\PSoC5/Clock_1.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 270:Generated_Source\PSoC5/Clock_1.c ****             }
 271:Generated_Source\PSoC5/Clock_1.c ****             else
 272:Generated_Source\PSoC5/Clock_1.c ****             {
 273:Generated_Source\PSoC5/Clock_1.c ****                 /* If the clock is disabled, set the divider directly */
 274:Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(Clock_1_DIV_PTR, clkDivider);
 275:Generated_Source\PSoC5/Clock_1.c **** 				Clock_1_CLKEN |= enabled;
 276:Generated_Source\PSoC5/Clock_1.c ****             }
 277:Generated_Source\PSoC5/Clock_1.c ****         }
 278:Generated_Source\PSoC5/Clock_1.c ****     }
 279:Generated_Source\PSoC5/Clock_1.c **** }
 280:Generated_Source\PSoC5/Clock_1.c **** 
 281:Generated_Source\PSoC5/Clock_1.c **** 
 282:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 283:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_GetDividerRegister
 284:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 285:Generated_Source\PSoC5/Clock_1.c **** *
 286:Generated_Source\PSoC5/Clock_1.c **** * Summary:
 287:Generated_Source\PSoC5/Clock_1.c **** *  Gets the clock divider register value.
 288:Generated_Source\PSoC5/Clock_1.c **** *
 289:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 290:Generated_Source\PSoC5/Clock_1.c **** *  None
 291:Generated_Source\PSoC5/Clock_1.c **** *
 292:Generated_Source\PSoC5/Clock_1.c **** * Returns:
 293:Generated_Source\PSoC5/Clock_1.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 11


 294:Generated_Source\PSoC5/Clock_1.c **** *  divide by 2, the return value will be 1.
 295:Generated_Source\PSoC5/Clock_1.c **** *
 296:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 297:Generated_Source\PSoC5/Clock_1.c **** uint16 Clock_1_GetDividerRegister(void) 
 298:Generated_Source\PSoC5/Clock_1.c **** {
 299:Generated_Source\PSoC5/Clock_1.c ****     return CY_GET_REG16(Clock_1_DIV_PTR);
 300:Generated_Source\PSoC5/Clock_1.c **** }
 301:Generated_Source\PSoC5/Clock_1.c **** 
 302:Generated_Source\PSoC5/Clock_1.c **** 
 303:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 304:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_SetModeRegister
 305:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 306:Generated_Source\PSoC5/Clock_1.c **** *
 307:Generated_Source\PSoC5/Clock_1.c **** * Summary:
 308:Generated_Source\PSoC5/Clock_1.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:Generated_Source\PSoC5/Clock_1.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:Generated_Source\PSoC5/Clock_1.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:Generated_Source\PSoC5/Clock_1.c **** *  disabled before changing the mode.
 312:Generated_Source\PSoC5/Clock_1.c **** *
 313:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 314:Generated_Source\PSoC5/Clock_1.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:Generated_Source\PSoC5/Clock_1.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:Generated_Source\PSoC5/Clock_1.c **** *                 occur when the divider count reaches half of the divide
 318:Generated_Source\PSoC5/Clock_1.c **** *                 value.
 319:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:Generated_Source\PSoC5/Clock_1.c **** *                 is asserted for approximately half of its period. When
 321:Generated_Source\PSoC5/Clock_1.c **** *                 disabled, the output clock is asserted for one period of the
 322:Generated_Source\PSoC5/Clock_1.c **** *                 source clock.
 323:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:Generated_Source\PSoC5/Clock_1.c **** *                 be enabled for all synchronous clocks.
 325:Generated_Source\PSoC5/Clock_1.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:Generated_Source\PSoC5/Clock_1.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:Generated_Source\PSoC5/Clock_1.c **** *
 328:Generated_Source\PSoC5/Clock_1.c **** * Returns:
 329:Generated_Source\PSoC5/Clock_1.c **** *  None
 330:Generated_Source\PSoC5/Clock_1.c **** *
 331:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 332:Generated_Source\PSoC5/Clock_1.c **** void Clock_1_SetModeRegister(uint8 modeBitMask) 
 333:Generated_Source\PSoC5/Clock_1.c **** {
 334:Generated_Source\PSoC5/Clock_1.c ****     Clock_1_MOD_SRC |= modeBitMask & (uint8)Clock_1_MODE_MASK;
 335:Generated_Source\PSoC5/Clock_1.c **** }
 336:Generated_Source\PSoC5/Clock_1.c **** 
 337:Generated_Source\PSoC5/Clock_1.c **** 
 338:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 339:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_ClearModeRegister
 340:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 341:Generated_Source\PSoC5/Clock_1.c **** *
 342:Generated_Source\PSoC5/Clock_1.c **** * Summary:
 343:Generated_Source\PSoC5/Clock_1.c **** *  Clears flags that control the operating mode of the clock. This function
 344:Generated_Source\PSoC5/Clock_1.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:Generated_Source\PSoC5/Clock_1.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:Generated_Source\PSoC5/Clock_1.c **** *  disabled before changing the mode.
 347:Generated_Source\PSoC5/Clock_1.c **** *
 348:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 349:Generated_Source\PSoC5/Clock_1.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:Generated_Source\PSoC5/Clock_1.c **** *   clkMode should be a set of the following optional bits or'ed together.
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 12


 351:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:Generated_Source\PSoC5/Clock_1.c **** *                 occur when the divider count reaches half of the divide
 353:Generated_Source\PSoC5/Clock_1.c **** *                 value.
 354:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:Generated_Source\PSoC5/Clock_1.c **** *                 is asserted for approximately half of its period. When
 356:Generated_Source\PSoC5/Clock_1.c **** *                 disabled, the output clock is asserted for one period of the
 357:Generated_Source\PSoC5/Clock_1.c **** *                 source clock.
 358:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:Generated_Source\PSoC5/Clock_1.c **** *                 be enabled for all synchronous clocks.
 360:Generated_Source\PSoC5/Clock_1.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:Generated_Source\PSoC5/Clock_1.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:Generated_Source\PSoC5/Clock_1.c **** *
 363:Generated_Source\PSoC5/Clock_1.c **** * Returns:
 364:Generated_Source\PSoC5/Clock_1.c **** *  None
 365:Generated_Source\PSoC5/Clock_1.c **** *
 366:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 367:Generated_Source\PSoC5/Clock_1.c **** void Clock_1_ClearModeRegister(uint8 modeBitMask) 
 368:Generated_Source\PSoC5/Clock_1.c **** {
 369:Generated_Source\PSoC5/Clock_1.c ****     Clock_1_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(Clock_1_MODE_MASK));
 370:Generated_Source\PSoC5/Clock_1.c **** }
 371:Generated_Source\PSoC5/Clock_1.c **** 
 372:Generated_Source\PSoC5/Clock_1.c **** 
 373:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 374:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_GetModeRegister
 375:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 376:Generated_Source\PSoC5/Clock_1.c **** *
 377:Generated_Source\PSoC5/Clock_1.c **** * Summary:
 378:Generated_Source\PSoC5/Clock_1.c **** *  Gets the clock mode register value.
 379:Generated_Source\PSoC5/Clock_1.c **** *
 380:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 381:Generated_Source\PSoC5/Clock_1.c **** *  None
 382:Generated_Source\PSoC5/Clock_1.c **** *
 383:Generated_Source\PSoC5/Clock_1.c **** * Returns:
 384:Generated_Source\PSoC5/Clock_1.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:Generated_Source\PSoC5/Clock_1.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:Generated_Source\PSoC5/Clock_1.c **** *
 387:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 388:Generated_Source\PSoC5/Clock_1.c **** uint8 Clock_1_GetModeRegister(void) 
 389:Generated_Source\PSoC5/Clock_1.c **** {
 390:Generated_Source\PSoC5/Clock_1.c ****     return Clock_1_MOD_SRC & (uint8)(Clock_1_MODE_MASK);
 391:Generated_Source\PSoC5/Clock_1.c **** }
 392:Generated_Source\PSoC5/Clock_1.c **** 
 393:Generated_Source\PSoC5/Clock_1.c **** 
 394:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 395:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_SetSourceRegister
 396:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 397:Generated_Source\PSoC5/Clock_1.c **** *
 398:Generated_Source\PSoC5/Clock_1.c **** * Summary:
 399:Generated_Source\PSoC5/Clock_1.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:Generated_Source\PSoC5/Clock_1.c **** *  changing the source. The old and new clock sources must be running.
 401:Generated_Source\PSoC5/Clock_1.c **** *
 402:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 403:Generated_Source\PSoC5/Clock_1.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:Generated_Source\PSoC5/Clock_1.c **** *   following input sources:
 405:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_IMO
 407:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_XTALM
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 13


 408:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_ILO
 409:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_PLL
 410:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_XTALK
 411:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:Generated_Source\PSoC5/Clock_1.c **** *   See the Technical Reference Manual for details on clock sources.
 414:Generated_Source\PSoC5/Clock_1.c **** *
 415:Generated_Source\PSoC5/Clock_1.c **** * Returns:
 416:Generated_Source\PSoC5/Clock_1.c **** *  None
 417:Generated_Source\PSoC5/Clock_1.c **** *
 418:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 419:Generated_Source\PSoC5/Clock_1.c **** void Clock_1_SetSourceRegister(uint8 clkSource) 
 420:Generated_Source\PSoC5/Clock_1.c **** {
 421:Generated_Source\PSoC5/Clock_1.c ****     uint16 currDiv = Clock_1_GetDividerRegister();
 422:Generated_Source\PSoC5/Clock_1.c ****     uint8 oldSrc = Clock_1_GetSourceRegister();
 423:Generated_Source\PSoC5/Clock_1.c **** 
 424:Generated_Source\PSoC5/Clock_1.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 425:Generated_Source\PSoC5/Clock_1.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 426:Generated_Source\PSoC5/Clock_1.c ****     {
 427:Generated_Source\PSoC5/Clock_1.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:Generated_Source\PSoC5/Clock_1.c ****         /* then set the source so we are consistent.                                */
 429:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC |= CYCLK_SSS;
 430:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC =
 431:Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & (uint8)(~Clock_1_SRC_SEL_MSK)) | clkSource;
 432:Generated_Source\PSoC5/Clock_1.c ****     }
 433:Generated_Source\PSoC5/Clock_1.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 434:Generated_Source\PSoC5/Clock_1.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 435:Generated_Source\PSoC5/Clock_1.c ****     {
 436:Generated_Source\PSoC5/Clock_1.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:Generated_Source\PSoC5/Clock_1.c ****         /* lock when we clear SSS.                                                  */
 438:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC =
 439:Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & (uint8)(~Clock_1_SRC_SEL_MSK)) | clkSource;
 440:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC &= (uint8)(~CYCLK_SSS);
 441:Generated_Source\PSoC5/Clock_1.c ****     }
 442:Generated_Source\PSoC5/Clock_1.c ****     else
 443:Generated_Source\PSoC5/Clock_1.c ****     {
 444:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC =
 445:Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & (uint8)(~Clock_1_SRC_SEL_MSK)) | clkSource;
 446:Generated_Source\PSoC5/Clock_1.c ****     }
 447:Generated_Source\PSoC5/Clock_1.c **** }
 448:Generated_Source\PSoC5/Clock_1.c **** 
 449:Generated_Source\PSoC5/Clock_1.c **** 
 450:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 451:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_GetSourceRegister
 452:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 453:Generated_Source\PSoC5/Clock_1.c **** *
 454:Generated_Source\PSoC5/Clock_1.c **** * Summary:
 455:Generated_Source\PSoC5/Clock_1.c **** *  Gets the input source of the clock.
 456:Generated_Source\PSoC5/Clock_1.c **** *
 457:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 458:Generated_Source\PSoC5/Clock_1.c **** *  None
 459:Generated_Source\PSoC5/Clock_1.c **** *
 460:Generated_Source\PSoC5/Clock_1.c **** * Returns:
 461:Generated_Source\PSoC5/Clock_1.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:Generated_Source\PSoC5/Clock_1.c **** *
 463:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 464:Generated_Source\PSoC5/Clock_1.c **** uint8 Clock_1_GetSourceRegister(void) 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 14


 465:Generated_Source\PSoC5/Clock_1.c **** {
 466:Generated_Source\PSoC5/Clock_1.c ****     return Clock_1_MOD_SRC & Clock_1_SRC_SEL_MSK;
 255              		.loc 1 466 0
 256 0002 324D     		ldr	r5, .L50
 257              	.LBE13:
 258              	.LBE12:
 259              	.LBB15:
 260              	.LBB16:
 299:Generated_Source\PSoC5/Clock_1.c **** }
 261              		.loc 1 299 0
 262 0004 324E     		ldr	r6, .L50+4
 263              	.LBE16:
 264              	.LBE15:
 265              	.LBB18:
 266              	.LBB14:
 267              		.loc 1 466 0
 268 0006 2A78     		ldrb	r2, [r5]	@ zero_extendqisi2
 269              	.LBE14:
 270              	.LBE18:
 271              	.LBB19:
 272              	.LBB17:
 299:Generated_Source\PSoC5/Clock_1.c **** }
 273              		.loc 1 299 0
 274 0008 3388     		ldrh	r3, [r6]
 275 000a 9BB2     		uxth	r3, r3
 276              	.LBE17:
 277              	.LBE19:
 201:Generated_Source\PSoC5/Clock_1.c ****     {
 278              		.loc 1 201 0
 279 000c 9842     		cmp	r0, r3
 280 000e 0BD0     		beq	.L26
 281 0010 02F00704 		and	r4, r2, #7
 203:Generated_Source\PSoC5/Clock_1.c **** 
 282              		.loc 1 203 0
 283 0014 2F4A     		ldr	r2, .L50+8
 284 0016 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 285 0018 D2B2     		uxtb	r2, r2
 286              	.LVL4:
 205:Generated_Source\PSoC5/Clock_1.c ****         {
 287              		.loc 1 205 0
 288 001a 4CB9     		cbnz	r4, .L29
 205:Generated_Source\PSoC5/Clock_1.c ****         {
 289              		.loc 1 205 0 is_stmt 0 discriminator 1
 290 001c 33B9     		cbnz	r3, .L48
 213:Generated_Source\PSoC5/Clock_1.c ****                 Clock_1_MOD_SRC &= (uint8)(~CYCLK_SSS);
 291              		.loc 1 213 0 is_stmt 1
 292 001e 3080     		strh	r0, [r6]	@ movhi
 214:Generated_Source\PSoC5/Clock_1.c ****             }
 293              		.loc 1 214 0
 294 0020 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 295 0022 03F0BF03 		and	r3, r3, #191
 296 0026 2B70     		strb	r3, [r5]
 297              	.LVL5:
 298              	.L26:
 279:Generated_Source\PSoC5/Clock_1.c **** 
 299              		.loc 1 279 0
 300 0028 F0BC     		pop	{r4, r5, r6, r7}
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 15


 301              		.cfi_remember_state
 302              		.cfi_restore 7
 303              		.cfi_restore 6
 304              		.cfi_restore 5
 305              		.cfi_restore 4
 306              		.cfi_def_cfa_offset 0
 307 002a 7047     		bx	lr
 308              	.LVL6:
 309              	.L48:
 310              		.cfi_restore_state
 205:Generated_Source\PSoC5/Clock_1.c ****         {
 311              		.loc 1 205 0 discriminator 2
 312 002c 0028     		cmp	r0, #0
 313 002e 45D0     		beq	.L31
 314              	.L29:
 203:Generated_Source\PSoC5/Clock_1.c **** 
 315              		.loc 1 203 0
 316 0030 02F00202 		and	r2, r2, #2
 317              	.LVL7:
 227:Generated_Source\PSoC5/Clock_1.c ****             {
 318              		.loc 1 227 0
 319 0034 02F0FF05 		and	r5, r2, #255
 320 0038 12B3     		cbz	r2, .L33
 229:Generated_Source\PSoC5/Clock_1.c **** 
 321              		.loc 1 229 0
 322 003a 274F     		ldr	r7, .L50+12
 236:Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_AMASK = 0x00u;
 323              		.loc 1 236 0
 324 003c 274A     		ldr	r2, .L50+16
 237:Generated_Source\PSoC5/Clock_1.c **** #endif /* Clock_1__CFG3 */
 325              		.loc 1 237 0
 326 003e 284E     		ldr	r6, .L50+20
 229:Generated_Source\PSoC5/Clock_1.c **** 
 327              		.loc 1 229 0
 328 0040 0024     		movs	r4, #0
 329 0042 3C70     		strb	r4, [r7]
 236:Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_AMASK = 0x00u;
 330              		.loc 1 236 0
 331 0044 0227     		movs	r7, #2
 332 0046 1770     		strb	r7, [r2]
 237:Generated_Source\PSoC5/Clock_1.c **** #endif /* Clock_1__CFG3 */
 333              		.loc 1 237 0
 334 0048 3470     		strb	r4, [r6]
 240:Generated_Source\PSoC5/Clock_1.c **** 
 335              		.loc 1 240 0
 336 004a 12F8084C 		ldrb	r4, [r2, #-8]	@ zero_extendqisi2
 337 004e 04F07F04 		and	r4, r4, #127
 338 0052 02F8084C 		strb	r4, [r2, #-8]
 243:Generated_Source\PSoC5/Clock_1.c ****                 {
 339              		.loc 1 243 0
 340 0056 96F87220 		ldrb	r2, [r6, #114]	@ zero_extendqisi2
 341 005a 1607     		lsls	r6, r2, #28
 342 005c 2BD4     		bmi	.L49
 343              	.L34:
 247:Generated_Source\PSoC5/Clock_1.c **** 
 344              		.loc 1 247 0
 345 005e 1E4A     		ldr	r2, .L50+12
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 16


 246:Generated_Source\PSoC5/Clock_1.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 346              		.loc 1 246 0
 347 0060 204F     		ldr	r7, .L50+24
 250:Generated_Source\PSoC5/Clock_1.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 348              		.loc 1 250 0
 349 0062 1446     		mov	r4, r2
 247:Generated_Source\PSoC5/Clock_1.c **** 
 350              		.loc 1 247 0
 351 0064 0726     		movs	r6, #7
 246:Generated_Source\PSoC5/Clock_1.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 352              		.loc 1 246 0
 353 0066 3B80     		strh	r3, [r7]	@ movhi
 247:Generated_Source\PSoC5/Clock_1.c **** 
 354              		.loc 1 247 0
 355 0068 1670     		strb	r6, [r2]
 356              	.L36:
 250:Generated_Source\PSoC5/Clock_1.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 357              		.loc 1 250 0 discriminator 1
 358 006a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 359 006c 1A4A     		ldr	r2, .L50+12
 360 006e 13F00103 		ands	r3, r3, #1
 361 0072 FAD1     		bne	.L36
 253:Generated_Source\PSoC5/Clock_1.c **** 
 362              		.loc 1 253 0
 363 0074 174E     		ldr	r6, .L50+8
 364 0076 3478     		ldrb	r4, [r6]	@ zero_extendqisi2
 365 0078 04F0FD04 		and	r4, r4, #253
 366 007c 3470     		strb	r4, [r6]
 257:Generated_Source\PSoC5/Clock_1.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 367              		.loc 1 257 0
 368 007e 1370     		strb	r3, [r2]
 369              	.L33:
 263:Generated_Source\PSoC5/Clock_1.c ****             {
 370              		.loc 1 263 0
 371 0080 144B     		ldr	r3, .L50+8
 372 0082 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 373 0084 A407     		lsls	r4, r4, #30
 374 0086 0FD5     		bpl	.L37
 268:Generated_Source\PSoC5/Clock_1.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 375              		.loc 1 268 0
 376 0088 6FF46872 		mvn	r2, #928
 377 008c 1344     		add	r3, r3, r2
 269:Generated_Source\PSoC5/Clock_1.c ****             }
 378              		.loc 1 269 0
 379 008e 1A46     		mov	r2, r3
 268:Generated_Source\PSoC5/Clock_1.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 380              		.loc 1 268 0
 381 0090 0029     		cmp	r1, #0
 266:Generated_Source\PSoC5/Clock_1.c **** 
 382              		.loc 1 266 0
 383 0092 144C     		ldr	r4, .L50+24
 268:Generated_Source\PSoC5/Clock_1.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 384              		.loc 1 268 0
 385 0094 14BF     		ite	ne
 386 0096 0321     		movne	r1, #3
 387              	.LVL8:
 388 0098 0121     		moveq	r1, #1
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 17


 266:Generated_Source\PSoC5/Clock_1.c **** 
 389              		.loc 1 266 0
 390 009a 2080     		strh	r0, [r4]	@ movhi
 268:Generated_Source\PSoC5/Clock_1.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 391              		.loc 1 268 0
 392 009c 1970     		strb	r1, [r3]
 393              	.L39:
 269:Generated_Source\PSoC5/Clock_1.c ****             }
 394              		.loc 1 269 0 discriminator 1
 395 009e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 396 00a0 DB07     		lsls	r3, r3, #31
 397 00a2 FCD4     		bmi	.L39
 279:Generated_Source\PSoC5/Clock_1.c **** 
 398              		.loc 1 279 0
 399 00a4 F0BC     		pop	{r4, r5, r6, r7}
 400              		.cfi_remember_state
 401              		.cfi_restore 4
 402              		.cfi_restore 5
 403              		.cfi_restore 6
 404              		.cfi_restore 7
 405              		.cfi_def_cfa_offset 0
 406 00a6 7047     		bx	lr
 407              	.LVL9:
 408              	.L37:
 409              		.cfi_restore_state
 274:Generated_Source\PSoC5/Clock_1.c **** 				Clock_1_CLKEN |= enabled;
 410              		.loc 1 274 0
 411 00a8 094A     		ldr	r2, .L50+4
 412 00aa 1080     		strh	r0, [r2]	@ movhi
 275:Generated_Source\PSoC5/Clock_1.c ****             }
 413              		.loc 1 275 0
 414 00ac 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 415 00ae 2A43     		orrs	r2, r2, r5
 416 00b0 1A70     		strb	r2, [r3]
 279:Generated_Source\PSoC5/Clock_1.c **** 
 417              		.loc 1 279 0
 418 00b2 F0BC     		pop	{r4, r5, r6, r7}
 419              		.cfi_remember_state
 420              		.cfi_restore 4
 421              		.cfi_restore 5
 422              		.cfi_restore 6
 423              		.cfi_restore 7
 424              		.cfi_def_cfa_offset 0
 425 00b4 7047     		bx	lr
 426              	.L49:
 427              		.cfi_restore_state
 243:Generated_Source\PSoC5/Clock_1.c ****                 {
 428              		.loc 1 243 0 discriminator 1
 429 00b6 0028     		cmp	r0, #0
 430 00b8 E2D1     		bne	.L33
 431 00ba D0E7     		b	.L34
 432              	.LVL10:
 433              	.L31:
 220:Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(Clock_1_DIV_PTR, clkDivider);
 434              		.loc 1 220 0
 435 00bc 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 436 00be 43F04003 		orr	r3, r3, #64
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 18


 437 00c2 2B70     		strb	r3, [r5]
 221:Generated_Source\PSoC5/Clock_1.c ****             }
 438              		.loc 1 221 0
 439 00c4 3080     		strh	r0, [r6]	@ movhi
 279:Generated_Source\PSoC5/Clock_1.c **** 
 440              		.loc 1 279 0
 441 00c6 F0BC     		pop	{r4, r5, r6, r7}
 442              		.cfi_restore 4
 443              		.cfi_restore 5
 444              		.cfi_restore 6
 445              		.cfi_restore 7
 446              		.cfi_def_cfa_offset 0
 447 00c8 7047     		bx	lr
 448              	.L51:
 449 00ca 00BF     		.align	2
 450              	.L50:
 451 00cc 86400040 		.word	1073758342
 452 00d0 84400040 		.word	1073758340
 453 00d4 A2430040 		.word	1073759138
 454 00d8 01400040 		.word	1073758209
 455 00dc 10400040 		.word	1073758224
 456 00e0 14400040 		.word	1073758228
 457 00e4 02400040 		.word	1073758210
 458              		.cfi_endproc
 459              	.LFE4:
 460              		.size	Clock_1_SetDividerRegister, .-Clock_1_SetDividerRegister
 461              		.section	.text.Clock_1_GetDividerRegister,"ax",%progbits
 462              		.align	2
 463              		.global	Clock_1_GetDividerRegister
 464              		.thumb
 465              		.thumb_func
 466              		.type	Clock_1_GetDividerRegister, %function
 467              	Clock_1_GetDividerRegister:
 468              	.LFB5:
 298:Generated_Source\PSoC5/Clock_1.c ****     return CY_GET_REG16(Clock_1_DIV_PTR);
 469              		.loc 1 298 0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473              		@ link register save eliminated.
 299:Generated_Source\PSoC5/Clock_1.c **** }
 474              		.loc 1 299 0
 475 0000 014B     		ldr	r3, .L53
 476 0002 1888     		ldrh	r0, [r3]
 300:Generated_Source\PSoC5/Clock_1.c **** 
 477              		.loc 1 300 0
 478 0004 80B2     		uxth	r0, r0
 479 0006 7047     		bx	lr
 480              	.L54:
 481              		.align	2
 482              	.L53:
 483 0008 84400040 		.word	1073758340
 484              		.cfi_endproc
 485              	.LFE5:
 486              		.size	Clock_1_GetDividerRegister, .-Clock_1_GetDividerRegister
 487              		.section	.text.Clock_1_SetModeRegister,"ax",%progbits
 488              		.align	2
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 19


 489              		.global	Clock_1_SetModeRegister
 490              		.thumb
 491              		.thumb_func
 492              		.type	Clock_1_SetModeRegister, %function
 493              	Clock_1_SetModeRegister:
 494              	.LFB6:
 333:Generated_Source\PSoC5/Clock_1.c ****     Clock_1_MOD_SRC |= modeBitMask & (uint8)Clock_1_MODE_MASK;
 495              		.loc 1 333 0
 496              		.cfi_startproc
 497              		@ args = 0, pretend = 0, frame = 0
 498              		@ frame_needed = 0, uses_anonymous_args = 0
 499              		@ link register save eliminated.
 500              	.LVL11:
 334:Generated_Source\PSoC5/Clock_1.c **** }
 501              		.loc 1 334 0
 502 0000 034A     		ldr	r2, .L56
 503 0002 00F0F800 		and	r0, r0, #248
 504              	.LVL12:
 505 0006 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 506 0008 1843     		orrs	r0, r0, r3
 507 000a 1070     		strb	r0, [r2]
 508 000c 7047     		bx	lr
 509              	.L57:
 510 000e 00BF     		.align	2
 511              	.L56:
 512 0010 86400040 		.word	1073758342
 513              		.cfi_endproc
 514              	.LFE6:
 515              		.size	Clock_1_SetModeRegister, .-Clock_1_SetModeRegister
 516              		.section	.text.Clock_1_ClearModeRegister,"ax",%progbits
 517              		.align	2
 518              		.global	Clock_1_ClearModeRegister
 519              		.thumb
 520              		.thumb_func
 521              		.type	Clock_1_ClearModeRegister, %function
 522              	Clock_1_ClearModeRegister:
 523              	.LFB7:
 368:Generated_Source\PSoC5/Clock_1.c ****     Clock_1_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(Clock_1_MODE_MASK));
 524              		.loc 1 368 0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 0
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528              		@ link register save eliminated.
 529              	.LVL13:
 369:Generated_Source\PSoC5/Clock_1.c **** }
 530              		.loc 1 369 0
 531 0000 C043     		mvns	r0, r0
 532              	.LVL14:
 533 0002 034B     		ldr	r3, .L59
 534 0004 40F00700 		orr	r0, r0, #7
 535 0008 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 536 000a 1040     		ands	r0, r0, r2
 537 000c 1870     		strb	r0, [r3]
 538 000e 7047     		bx	lr
 539              	.L60:
 540              		.align	2
 541              	.L59:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 20


 542 0010 86400040 		.word	1073758342
 543              		.cfi_endproc
 544              	.LFE7:
 545              		.size	Clock_1_ClearModeRegister, .-Clock_1_ClearModeRegister
 546              		.section	.text.Clock_1_GetModeRegister,"ax",%progbits
 547              		.align	2
 548              		.global	Clock_1_GetModeRegister
 549              		.thumb
 550              		.thumb_func
 551              		.type	Clock_1_GetModeRegister, %function
 552              	Clock_1_GetModeRegister:
 553              	.LFB8:
 389:Generated_Source\PSoC5/Clock_1.c ****     return Clock_1_MOD_SRC & (uint8)(Clock_1_MODE_MASK);
 554              		.loc 1 389 0
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 0
 557              		@ frame_needed = 0, uses_anonymous_args = 0
 558              		@ link register save eliminated.
 390:Generated_Source\PSoC5/Clock_1.c **** }
 559              		.loc 1 390 0
 560 0000 024B     		ldr	r3, .L62
 561 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 391:Generated_Source\PSoC5/Clock_1.c **** 
 562              		.loc 1 391 0
 563 0004 00F0F800 		and	r0, r0, #248
 564 0008 7047     		bx	lr
 565              	.L63:
 566 000a 00BF     		.align	2
 567              	.L62:
 568 000c 86400040 		.word	1073758342
 569              		.cfi_endproc
 570              	.LFE8:
 571              		.size	Clock_1_GetModeRegister, .-Clock_1_GetModeRegister
 572              		.section	.text.Clock_1_SetSourceRegister,"ax",%progbits
 573              		.align	2
 574              		.global	Clock_1_SetSourceRegister
 575              		.thumb
 576              		.thumb_func
 577              		.type	Clock_1_SetSourceRegister, %function
 578              	Clock_1_SetSourceRegister:
 579              	.LFB9:
 420:Generated_Source\PSoC5/Clock_1.c ****     uint16 currDiv = Clock_1_GetDividerRegister();
 580              		.loc 1 420 0
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 0
 583              		@ frame_needed = 0, uses_anonymous_args = 0
 584              		@ link register save eliminated.
 585              	.LVL15:
 586              	.LBB20:
 587              	.LBB21:
 299:Generated_Source\PSoC5/Clock_1.c **** }
 588              		.loc 1 299 0
 589 0000 134B     		ldr	r3, .L72
 590              	.LBE21:
 591              	.LBE20:
 592              	.LBB24:
 593              	.LBB25:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 21


 594              		.loc 1 466 0
 595 0002 144A     		ldr	r2, .L72+4
 596              	.LBE25:
 597              	.LBE24:
 598              	.LBB27:
 599              	.LBB22:
 299:Generated_Source\PSoC5/Clock_1.c **** }
 600              		.loc 1 299 0
 601 0004 1B88     		ldrh	r3, [r3]
 602              	.LBE22:
 603              	.LBE27:
 604              	.LBB28:
 605              	.LBB26:
 606              		.loc 1 466 0
 607 0006 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 608              	.LBE26:
 609              	.LBE28:
 610              	.LBB29:
 611              	.LBB23:
 299:Generated_Source\PSoC5/Clock_1.c **** }
 612              		.loc 1 299 0
 613 0008 9BB2     		uxth	r3, r3
 614              	.LBE23:
 615              	.LBE29:
 424:Generated_Source\PSoC5/Clock_1.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 616              		.loc 1 424 0
 617 000a 4907     		lsls	r1, r1, #29
 618 000c 08D0     		beq	.L65
 424:Generated_Source\PSoC5/Clock_1.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 619              		.loc 1 424 0 is_stmt 0 discriminator 1
 620 000e 00B9     		cbnz	r0, .L66
 425:Generated_Source\PSoC5/Clock_1.c ****     {
 621              		.loc 1 425 0 is_stmt 1
 622 0010 A3B1     		cbz	r3, .L71
 623              	.L66:
 445:Generated_Source\PSoC5/Clock_1.c ****     }
 624              		.loc 1 445 0
 625 0012 104A     		ldr	r2, .L72+4
 626 0014 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 444:Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & (uint8)(~Clock_1_SRC_SEL_MSK)) | clkSource;
 627              		.loc 1 444 0
 628 0016 03F0F803 		and	r3, r3, #248
 629 001a 1843     		orrs	r0, r0, r3
 630              	.LVL16:
 631 001c 1070     		strb	r0, [r2]
 632 001e 7047     		bx	lr
 633              	.LVL17:
 634              	.L65:
 433:Generated_Source\PSoC5/Clock_1.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 635              		.loc 1 433 0 discriminator 1
 636 0020 0028     		cmp	r0, #0
 637 0022 F6D0     		beq	.L66
 434:Generated_Source\PSoC5/Clock_1.c ****     {
 638              		.loc 1 434 0
 639 0024 002B     		cmp	r3, #0
 640 0026 F4D1     		bne	.L66
 439:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC &= (uint8)(~CYCLK_SSS);
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 22


 641              		.loc 1 439 0
 642 0028 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 438:Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & (uint8)(~Clock_1_SRC_SEL_MSK)) | clkSource;
 643              		.loc 1 438 0
 644 002a 03F0F803 		and	r3, r3, #248
 645 002e 1843     		orrs	r0, r0, r3
 646              	.LVL18:
 647 0030 1070     		strb	r0, [r2]
 440:Generated_Source\PSoC5/Clock_1.c ****     }
 648              		.loc 1 440 0
 649 0032 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 650 0034 03F0BF03 		and	r3, r3, #191
 651 0038 1370     		strb	r3, [r2]
 652 003a 7047     		bx	lr
 653              	.LVL19:
 654              	.L71:
 429:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC =
 655              		.loc 1 429 0
 656 003c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 657 003e 43F04003 		orr	r3, r3, #64
 658 0042 1370     		strb	r3, [r2]
 431:Generated_Source\PSoC5/Clock_1.c ****     }
 659              		.loc 1 431 0
 660 0044 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 430:Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & (uint8)(~Clock_1_SRC_SEL_MSK)) | clkSource;
 661              		.loc 1 430 0
 662 0046 03F0F803 		and	r3, r3, #248
 663 004a 1370     		strb	r3, [r2]
 664 004c 7047     		bx	lr
 665              	.L73:
 666 004e 00BF     		.align	2
 667              	.L72:
 668 0050 84400040 		.word	1073758340
 669 0054 86400040 		.word	1073758342
 670              		.cfi_endproc
 671              	.LFE9:
 672              		.size	Clock_1_SetSourceRegister, .-Clock_1_SetSourceRegister
 673              		.section	.text.Clock_1_GetSourceRegister,"ax",%progbits
 674              		.align	2
 675              		.global	Clock_1_GetSourceRegister
 676              		.thumb
 677              		.thumb_func
 678              		.type	Clock_1_GetSourceRegister, %function
 679              	Clock_1_GetSourceRegister:
 680              	.LFB10:
 465:Generated_Source\PSoC5/Clock_1.c ****     return Clock_1_MOD_SRC & Clock_1_SRC_SEL_MSK;
 681              		.loc 1 465 0
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 0
 684              		@ frame_needed = 0, uses_anonymous_args = 0
 685              		@ link register save eliminated.
 686              		.loc 1 466 0
 687 0000 024B     		ldr	r3, .L75
 688 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 467:Generated_Source\PSoC5/Clock_1.c **** }
 689              		.loc 1 467 0
 690 0004 00F00700 		and	r0, r0, #7
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 23


 691 0008 7047     		bx	lr
 692              	.L76:
 693 000a 00BF     		.align	2
 694              	.L75:
 695 000c 86400040 		.word	1073758342
 696              		.cfi_endproc
 697              	.LFE10:
 698              		.size	Clock_1_GetSourceRegister, .-Clock_1_GetSourceRegister
 699              		.text
 700              	.Letext0:
 701              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 702              		.section	.debug_info,"",%progbits
 703              	.Ldebug_info0:
 704 0000 97020000 		.4byte	0x297
 705 0004 0400     		.2byte	0x4
 706 0006 00000000 		.4byte	.Ldebug_abbrev0
 707 000a 04       		.byte	0x4
 708 000b 01       		.uleb128 0x1
 709 000c 26000000 		.4byte	.LASF36
 710 0010 0C       		.byte	0xc
 711 0011 C4010000 		.4byte	.LASF37
 712 0015 14010000 		.4byte	.LASF38
 713 0019 80000000 		.4byte	.Ldebug_ranges0+0x80
 714 001d 00000000 		.4byte	0
 715 0021 00000000 		.4byte	.Ldebug_line0
 716 0025 02       		.uleb128 0x2
 717 0026 01       		.byte	0x1
 718 0027 06       		.byte	0x6
 719 0028 4E020000 		.4byte	.LASF0
 720 002c 02       		.uleb128 0x2
 721 002d 01       		.byte	0x1
 722 002e 08       		.byte	0x8
 723 002f 34020000 		.4byte	.LASF1
 724 0033 02       		.uleb128 0x2
 725 0034 02       		.byte	0x2
 726 0035 05       		.byte	0x5
 727 0036 1C000000 		.4byte	.LASF2
 728 003a 02       		.uleb128 0x2
 729 003b 02       		.byte	0x2
 730 003c 07       		.byte	0x7
 731 003d 99020000 		.4byte	.LASF3
 732 0041 02       		.uleb128 0x2
 733 0042 04       		.byte	0x4
 734 0043 05       		.byte	0x5
 735 0044 0B020000 		.4byte	.LASF4
 736 0048 02       		.uleb128 0x2
 737 0049 04       		.byte	0x4
 738 004a 07       		.byte	0x7
 739 004b D3020000 		.4byte	.LASF5
 740 004f 02       		.uleb128 0x2
 741 0050 08       		.byte	0x8
 742 0051 05       		.byte	0x5
 743 0052 EB010000 		.4byte	.LASF6
 744 0056 02       		.uleb128 0x2
 745 0057 08       		.byte	0x8
 746 0058 07       		.byte	0x7
 747 0059 5A020000 		.4byte	.LASF7
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 24


 748 005d 03       		.uleb128 0x3
 749 005e 04       		.byte	0x4
 750 005f 05       		.byte	0x5
 751 0060 696E7400 		.ascii	"int\000"
 752 0064 02       		.uleb128 0x2
 753 0065 04       		.byte	0x4
 754 0066 07       		.byte	0x7
 755 0067 71020000 		.4byte	.LASF8
 756 006b 04       		.uleb128 0x4
 757 006c B3010000 		.4byte	.LASF9
 758 0070 02       		.byte	0x2
 759 0071 E401     		.2byte	0x1e4
 760 0073 2C000000 		.4byte	0x2c
 761 0077 04       		.uleb128 0x4
 762 0078 9D010000 		.4byte	.LASF10
 763 007c 02       		.byte	0x2
 764 007d E501     		.2byte	0x1e5
 765 007f 3A000000 		.4byte	0x3a
 766 0083 02       		.uleb128 0x2
 767 0084 04       		.byte	0x4
 768 0085 04       		.byte	0x4
 769 0086 E5010000 		.4byte	.LASF11
 770 008a 02       		.uleb128 0x2
 771 008b 08       		.byte	0x8
 772 008c 04       		.byte	0x4
 773 008d 0A030000 		.4byte	.LASF12
 774 0091 02       		.uleb128 0x2
 775 0092 01       		.byte	0x1
 776 0093 08       		.byte	0x8
 777 0094 AC020000 		.4byte	.LASF13
 778 0098 04       		.uleb128 0x4
 779 0099 CE020000 		.4byte	.LASF14
 780 009d 02       		.byte	0x2
 781 009e 8E02     		.2byte	0x28e
 782 00a0 A4000000 		.4byte	0xa4
 783 00a4 05       		.uleb128 0x5
 784 00a5 6B000000 		.4byte	0x6b
 785 00a9 04       		.uleb128 0x4
 786 00aa 16000000 		.4byte	.LASF15
 787 00ae 02       		.byte	0x2
 788 00af 8F02     		.2byte	0x28f
 789 00b1 B5000000 		.4byte	0xb5
 790 00b5 05       		.uleb128 0x5
 791 00b6 77000000 		.4byte	0x77
 792 00ba 06       		.uleb128 0x6
 793 00bb E1000000 		.4byte	.LASF16
 794 00bf 01       		.byte	0x1
 795 00c0 2901     		.2byte	0x129
 796 00c2 77000000 		.4byte	0x77
 797 00c6 01       		.byte	0x1
 798 00c7 06       		.uleb128 0x6
 799 00c8 2E030000 		.4byte	.LASF17
 800 00cc 01       		.byte	0x1
 801 00cd D001     		.2byte	0x1d0
 802 00cf 6B000000 		.4byte	0x6b
 803 00d3 01       		.byte	0x1
 804 00d4 07       		.uleb128 0x7
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 25


 805 00d5 00000000 		.4byte	.LASF18
 806 00d9 01       		.byte	0x1
 807 00da 2D       		.byte	0x2d
 808 00db 00000000 		.4byte	.LFB0
 809 00df 20000000 		.4byte	.LFE0-.LFB0
 810 00e3 01       		.uleb128 0x1
 811 00e4 9C       		.byte	0x9c
 812 00e5 07       		.uleb128 0x7
 813 00e6 E5020000 		.4byte	.LASF19
 814 00ea 01       		.byte	0x1
 815 00eb 47       		.byte	0x47
 816 00ec 00000000 		.4byte	.LFB1
 817 00f0 20000000 		.4byte	.LFE1-.LFB1
 818 00f4 01       		.uleb128 0x1
 819 00f5 9C       		.byte	0x9c
 820 00f6 08       		.uleb128 0x8
 821 00f7 F9010000 		.4byte	.LASF20
 822 00fb 01       		.byte	0x1
 823 00fc 64       		.byte	0x64
 824 00fd 00000000 		.4byte	.LFB2
 825 0101 78000000 		.4byte	.LFE2-.LFB2
 826 0105 01       		.uleb128 0x1
 827 0106 9C       		.byte	0x9c
 828 0107 21010000 		.4byte	0x121
 829 010b 09       		.uleb128 0x9
 830 010c 00000000 		.4byte	.Ldebug_ranges0+0
 831 0110 0A       		.uleb128 0xa
 832 0111 C3020000 		.4byte	.LASF26
 833 0115 01       		.byte	0x1
 834 0116 69       		.byte	0x69
 835 0117 77000000 		.4byte	0x77
 836 011b 00000000 		.4byte	.LLST0
 837 011f 00       		.byte	0
 838 0120 00       		.byte	0
 839 0121 08       		.uleb128 0x8
 840 0122 11030000 		.4byte	.LASF21
 841 0126 01       		.byte	0x1
 842 0127 9D       		.byte	0x9d
 843 0128 00000000 		.4byte	.LFB3
 844 012c 1C000000 		.4byte	.LFE3-.LFB3
 845 0130 01       		.uleb128 0x1
 846 0131 9C       		.byte	0x9c
 847 0132 44010000 		.4byte	0x144
 848 0136 0B       		.uleb128 0xb
 849 0137 14020000 		.4byte	.LASF23
 850 013b 01       		.byte	0x1
 851 013c 9D       		.byte	0x9d
 852 013d 6B000000 		.4byte	0x6b
 853 0141 01       		.uleb128 0x1
 854 0142 50       		.byte	0x50
 855 0143 00       		.byte	0
 856 0144 08       		.uleb128 0x8
 857 0145 7E020000 		.4byte	.LASF22
 858 0149 01       		.byte	0x1
 859 014a C1       		.byte	0xc1
 860 014b 00000000 		.4byte	.LFB4
 861 014f E8000000 		.4byte	.LFE4-.LFB4
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 26


 862 0153 01       		.uleb128 0x1
 863 0154 9C       		.byte	0x9c
 864 0155 B9010000 		.4byte	0x1b9
 865 0159 0B       		.uleb128 0xb
 866 015a B9010000 		.4byte	.LASF24
 867 015e 01       		.byte	0x1
 868 015f C1       		.byte	0xc1
 869 0160 77000000 		.4byte	0x77
 870 0164 01       		.uleb128 0x1
 871 0165 50       		.byte	0x50
 872 0166 0C       		.uleb128 0xc
 873 0167 A4010000 		.4byte	.LASF25
 874 016b 01       		.byte	0x1
 875 016c C1       		.byte	0xc1
 876 016d 6B000000 		.4byte	0x6b
 877 0171 13000000 		.4byte	.LLST1
 878 0175 0A       		.uleb128 0xa
 879 0176 26030000 		.4byte	.LASF27
 880 017a 01       		.byte	0x1
 881 017b C4       		.byte	0xc4
 882 017c 6B000000 		.4byte	0x6b
 883 0180 3F000000 		.4byte	.LLST2
 884 0184 0D       		.uleb128 0xd
 885 0185 BB020000 		.4byte	.LASF28
 886 0189 01       		.byte	0x1
 887 018a C6       		.byte	0xc6
 888 018b 6B000000 		.4byte	0x6b
 889 018f 0D       		.uleb128 0xd
 890 0190 C3020000 		.4byte	.LASF26
 891 0194 01       		.byte	0x1
 892 0195 C7       		.byte	0xc7
 893 0196 77000000 		.4byte	0x77
 894 019a 0E       		.uleb128 0xe
 895 019b C7000000 		.4byte	0xc7
 896 019f 02000000 		.4byte	.LBB12
 897 01a3 18000000 		.4byte	.Ldebug_ranges0+0x18
 898 01a7 01       		.byte	0x1
 899 01a8 C6       		.byte	0xc6
 900 01a9 0E       		.uleb128 0xe
 901 01aa BA000000 		.4byte	0xba
 902 01ae 04000000 		.4byte	.LBB15
 903 01b2 30000000 		.4byte	.Ldebug_ranges0+0x30
 904 01b6 01       		.byte	0x1
 905 01b7 C7       		.byte	0xc7
 906 01b8 00       		.byte	0
 907 01b9 0F       		.uleb128 0xf
 908 01ba BA000000 		.4byte	0xba
 909 01be 00000000 		.4byte	.LFB5
 910 01c2 0C000000 		.4byte	.LFE5-.LFB5
 911 01c6 01       		.uleb128 0x1
 912 01c7 9C       		.byte	0x9c
 913 01c8 10       		.uleb128 0x10
 914 01c9 F2020000 		.4byte	.LASF29
 915 01cd 01       		.byte	0x1
 916 01ce 4C01     		.2byte	0x14c
 917 01d0 00000000 		.4byte	.LFB6
 918 01d4 14000000 		.4byte	.LFE6-.LFB6
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 27


 919 01d8 01       		.uleb128 0x1
 920 01d9 9C       		.byte	0x9c
 921 01da EF010000 		.4byte	0x1ef
 922 01de 11       		.uleb128 0x11
 923 01df 42020000 		.4byte	.LASF30
 924 01e3 01       		.byte	0x1
 925 01e4 4C01     		.2byte	0x14c
 926 01e6 6B000000 		.4byte	0x6b
 927 01ea 74000000 		.4byte	.LLST3
 928 01ee 00       		.byte	0
 929 01ef 10       		.uleb128 0x10
 930 01f0 C7000000 		.4byte	.LASF31
 931 01f4 01       		.byte	0x1
 932 01f5 6F01     		.2byte	0x16f
 933 01f7 00000000 		.4byte	.LFB7
 934 01fb 14000000 		.4byte	.LFE7-.LFB7
 935 01ff 01       		.uleb128 0x1
 936 0200 9C       		.byte	0x9c
 937 0201 16020000 		.4byte	0x216
 938 0205 11       		.uleb128 0x11
 939 0206 42020000 		.4byte	.LASF30
 940 020a 01       		.byte	0x1
 941 020b 6F01     		.2byte	0x16f
 942 020d 6B000000 		.4byte	0x6b
 943 0211 95000000 		.4byte	.LLST4
 944 0215 00       		.byte	0
 945 0216 12       		.uleb128 0x12
 946 0217 FC000000 		.4byte	.LASF39
 947 021b 01       		.byte	0x1
 948 021c 8401     		.2byte	0x184
 949 021e 6B000000 		.4byte	0x6b
 950 0222 00000000 		.4byte	.LFB8
 951 0226 10000000 		.4byte	.LFE8-.LFB8
 952 022a 01       		.uleb128 0x1
 953 022b 9C       		.byte	0x9c
 954 022c 10       		.uleb128 0x10
 955 022d 1A020000 		.4byte	.LASF32
 956 0231 01       		.byte	0x1
 957 0232 A301     		.2byte	0x1a3
 958 0234 00000000 		.4byte	.LFB9
 959 0238 58000000 		.4byte	.LFE9-.LFB9
 960 023c 01       		.uleb128 0x1
 961 023d 9C       		.byte	0x9c
 962 023e 8B020000 		.4byte	0x28b
 963 0242 11       		.uleb128 0x11
 964 0243 B1020000 		.4byte	.LASF33
 965 0247 01       		.byte	0x1
 966 0248 A301     		.2byte	0x1a3
 967 024a 6B000000 		.4byte	0x6b
 968 024e B6000000 		.4byte	.LLST5
 969 0252 13       		.uleb128 0x13
 970 0253 0E000000 		.4byte	.LASF34
 971 0257 01       		.byte	0x1
 972 0258 A501     		.2byte	0x1a5
 973 025a 77000000 		.4byte	0x77
 974 025e 13       		.uleb128 0x13
 975 025f AC010000 		.4byte	.LASF35
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 28


 976 0263 01       		.byte	0x1
 977 0264 A601     		.2byte	0x1a6
 978 0266 6B000000 		.4byte	0x6b
 979 026a 14       		.uleb128 0x14
 980 026b BA000000 		.4byte	0xba
 981 026f 00000000 		.4byte	.LBB20
 982 0273 48000000 		.4byte	.Ldebug_ranges0+0x48
 983 0277 01       		.byte	0x1
 984 0278 A501     		.2byte	0x1a5
 985 027a 14       		.uleb128 0x14
 986 027b C7000000 		.4byte	0xc7
 987 027f 02000000 		.4byte	.LBB24
 988 0283 68000000 		.4byte	.Ldebug_ranges0+0x68
 989 0287 01       		.byte	0x1
 990 0288 A601     		.2byte	0x1a6
 991 028a 00       		.byte	0
 992 028b 0F       		.uleb128 0xf
 993 028c C7000000 		.4byte	0xc7
 994 0290 00000000 		.4byte	.LFB10
 995 0294 10000000 		.4byte	.LFE10-.LFB10
 996 0298 01       		.uleb128 0x1
 997 0299 9C       		.byte	0x9c
 998 029a 00       		.byte	0
 999              		.section	.debug_abbrev,"",%progbits
 1000              	.Ldebug_abbrev0:
 1001 0000 01       		.uleb128 0x1
 1002 0001 11       		.uleb128 0x11
 1003 0002 01       		.byte	0x1
 1004 0003 25       		.uleb128 0x25
 1005 0004 0E       		.uleb128 0xe
 1006 0005 13       		.uleb128 0x13
 1007 0006 0B       		.uleb128 0xb
 1008 0007 03       		.uleb128 0x3
 1009 0008 0E       		.uleb128 0xe
 1010 0009 1B       		.uleb128 0x1b
 1011 000a 0E       		.uleb128 0xe
 1012 000b 55       		.uleb128 0x55
 1013 000c 17       		.uleb128 0x17
 1014 000d 11       		.uleb128 0x11
 1015 000e 01       		.uleb128 0x1
 1016 000f 10       		.uleb128 0x10
 1017 0010 17       		.uleb128 0x17
 1018 0011 00       		.byte	0
 1019 0012 00       		.byte	0
 1020 0013 02       		.uleb128 0x2
 1021 0014 24       		.uleb128 0x24
 1022 0015 00       		.byte	0
 1023 0016 0B       		.uleb128 0xb
 1024 0017 0B       		.uleb128 0xb
 1025 0018 3E       		.uleb128 0x3e
 1026 0019 0B       		.uleb128 0xb
 1027 001a 03       		.uleb128 0x3
 1028 001b 0E       		.uleb128 0xe
 1029 001c 00       		.byte	0
 1030 001d 00       		.byte	0
 1031 001e 03       		.uleb128 0x3
 1032 001f 24       		.uleb128 0x24
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 29


 1033 0020 00       		.byte	0
 1034 0021 0B       		.uleb128 0xb
 1035 0022 0B       		.uleb128 0xb
 1036 0023 3E       		.uleb128 0x3e
 1037 0024 0B       		.uleb128 0xb
 1038 0025 03       		.uleb128 0x3
 1039 0026 08       		.uleb128 0x8
 1040 0027 00       		.byte	0
 1041 0028 00       		.byte	0
 1042 0029 04       		.uleb128 0x4
 1043 002a 16       		.uleb128 0x16
 1044 002b 00       		.byte	0
 1045 002c 03       		.uleb128 0x3
 1046 002d 0E       		.uleb128 0xe
 1047 002e 3A       		.uleb128 0x3a
 1048 002f 0B       		.uleb128 0xb
 1049 0030 3B       		.uleb128 0x3b
 1050 0031 05       		.uleb128 0x5
 1051 0032 49       		.uleb128 0x49
 1052 0033 13       		.uleb128 0x13
 1053 0034 00       		.byte	0
 1054 0035 00       		.byte	0
 1055 0036 05       		.uleb128 0x5
 1056 0037 35       		.uleb128 0x35
 1057 0038 00       		.byte	0
 1058 0039 49       		.uleb128 0x49
 1059 003a 13       		.uleb128 0x13
 1060 003b 00       		.byte	0
 1061 003c 00       		.byte	0
 1062 003d 06       		.uleb128 0x6
 1063 003e 2E       		.uleb128 0x2e
 1064 003f 00       		.byte	0
 1065 0040 3F       		.uleb128 0x3f
 1066 0041 19       		.uleb128 0x19
 1067 0042 03       		.uleb128 0x3
 1068 0043 0E       		.uleb128 0xe
 1069 0044 3A       		.uleb128 0x3a
 1070 0045 0B       		.uleb128 0xb
 1071 0046 3B       		.uleb128 0x3b
 1072 0047 05       		.uleb128 0x5
 1073 0048 27       		.uleb128 0x27
 1074 0049 19       		.uleb128 0x19
 1075 004a 49       		.uleb128 0x49
 1076 004b 13       		.uleb128 0x13
 1077 004c 20       		.uleb128 0x20
 1078 004d 0B       		.uleb128 0xb
 1079 004e 00       		.byte	0
 1080 004f 00       		.byte	0
 1081 0050 07       		.uleb128 0x7
 1082 0051 2E       		.uleb128 0x2e
 1083 0052 00       		.byte	0
 1084 0053 3F       		.uleb128 0x3f
 1085 0054 19       		.uleb128 0x19
 1086 0055 03       		.uleb128 0x3
 1087 0056 0E       		.uleb128 0xe
 1088 0057 3A       		.uleb128 0x3a
 1089 0058 0B       		.uleb128 0xb
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 30


 1090 0059 3B       		.uleb128 0x3b
 1091 005a 0B       		.uleb128 0xb
 1092 005b 27       		.uleb128 0x27
 1093 005c 19       		.uleb128 0x19
 1094 005d 11       		.uleb128 0x11
 1095 005e 01       		.uleb128 0x1
 1096 005f 12       		.uleb128 0x12
 1097 0060 06       		.uleb128 0x6
 1098 0061 40       		.uleb128 0x40
 1099 0062 18       		.uleb128 0x18
 1100 0063 9742     		.uleb128 0x2117
 1101 0065 19       		.uleb128 0x19
 1102 0066 00       		.byte	0
 1103 0067 00       		.byte	0
 1104 0068 08       		.uleb128 0x8
 1105 0069 2E       		.uleb128 0x2e
 1106 006a 01       		.byte	0x1
 1107 006b 3F       		.uleb128 0x3f
 1108 006c 19       		.uleb128 0x19
 1109 006d 03       		.uleb128 0x3
 1110 006e 0E       		.uleb128 0xe
 1111 006f 3A       		.uleb128 0x3a
 1112 0070 0B       		.uleb128 0xb
 1113 0071 3B       		.uleb128 0x3b
 1114 0072 0B       		.uleb128 0xb
 1115 0073 27       		.uleb128 0x27
 1116 0074 19       		.uleb128 0x19
 1117 0075 11       		.uleb128 0x11
 1118 0076 01       		.uleb128 0x1
 1119 0077 12       		.uleb128 0x12
 1120 0078 06       		.uleb128 0x6
 1121 0079 40       		.uleb128 0x40
 1122 007a 18       		.uleb128 0x18
 1123 007b 9742     		.uleb128 0x2117
 1124 007d 19       		.uleb128 0x19
 1125 007e 01       		.uleb128 0x1
 1126 007f 13       		.uleb128 0x13
 1127 0080 00       		.byte	0
 1128 0081 00       		.byte	0
 1129 0082 09       		.uleb128 0x9
 1130 0083 0B       		.uleb128 0xb
 1131 0084 01       		.byte	0x1
 1132 0085 55       		.uleb128 0x55
 1133 0086 17       		.uleb128 0x17
 1134 0087 00       		.byte	0
 1135 0088 00       		.byte	0
 1136 0089 0A       		.uleb128 0xa
 1137 008a 34       		.uleb128 0x34
 1138 008b 00       		.byte	0
 1139 008c 03       		.uleb128 0x3
 1140 008d 0E       		.uleb128 0xe
 1141 008e 3A       		.uleb128 0x3a
 1142 008f 0B       		.uleb128 0xb
 1143 0090 3B       		.uleb128 0x3b
 1144 0091 0B       		.uleb128 0xb
 1145 0092 49       		.uleb128 0x49
 1146 0093 13       		.uleb128 0x13
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 31


 1147 0094 02       		.uleb128 0x2
 1148 0095 17       		.uleb128 0x17
 1149 0096 00       		.byte	0
 1150 0097 00       		.byte	0
 1151 0098 0B       		.uleb128 0xb
 1152 0099 05       		.uleb128 0x5
 1153 009a 00       		.byte	0
 1154 009b 03       		.uleb128 0x3
 1155 009c 0E       		.uleb128 0xe
 1156 009d 3A       		.uleb128 0x3a
 1157 009e 0B       		.uleb128 0xb
 1158 009f 3B       		.uleb128 0x3b
 1159 00a0 0B       		.uleb128 0xb
 1160 00a1 49       		.uleb128 0x49
 1161 00a2 13       		.uleb128 0x13
 1162 00a3 02       		.uleb128 0x2
 1163 00a4 18       		.uleb128 0x18
 1164 00a5 00       		.byte	0
 1165 00a6 00       		.byte	0
 1166 00a7 0C       		.uleb128 0xc
 1167 00a8 05       		.uleb128 0x5
 1168 00a9 00       		.byte	0
 1169 00aa 03       		.uleb128 0x3
 1170 00ab 0E       		.uleb128 0xe
 1171 00ac 3A       		.uleb128 0x3a
 1172 00ad 0B       		.uleb128 0xb
 1173 00ae 3B       		.uleb128 0x3b
 1174 00af 0B       		.uleb128 0xb
 1175 00b0 49       		.uleb128 0x49
 1176 00b1 13       		.uleb128 0x13
 1177 00b2 02       		.uleb128 0x2
 1178 00b3 17       		.uleb128 0x17
 1179 00b4 00       		.byte	0
 1180 00b5 00       		.byte	0
 1181 00b6 0D       		.uleb128 0xd
 1182 00b7 34       		.uleb128 0x34
 1183 00b8 00       		.byte	0
 1184 00b9 03       		.uleb128 0x3
 1185 00ba 0E       		.uleb128 0xe
 1186 00bb 3A       		.uleb128 0x3a
 1187 00bc 0B       		.uleb128 0xb
 1188 00bd 3B       		.uleb128 0x3b
 1189 00be 0B       		.uleb128 0xb
 1190 00bf 49       		.uleb128 0x49
 1191 00c0 13       		.uleb128 0x13
 1192 00c1 00       		.byte	0
 1193 00c2 00       		.byte	0
 1194 00c3 0E       		.uleb128 0xe
 1195 00c4 1D       		.uleb128 0x1d
 1196 00c5 00       		.byte	0
 1197 00c6 31       		.uleb128 0x31
 1198 00c7 13       		.uleb128 0x13
 1199 00c8 52       		.uleb128 0x52
 1200 00c9 01       		.uleb128 0x1
 1201 00ca 55       		.uleb128 0x55
 1202 00cb 17       		.uleb128 0x17
 1203 00cc 58       		.uleb128 0x58
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 32


 1204 00cd 0B       		.uleb128 0xb
 1205 00ce 59       		.uleb128 0x59
 1206 00cf 0B       		.uleb128 0xb
 1207 00d0 00       		.byte	0
 1208 00d1 00       		.byte	0
 1209 00d2 0F       		.uleb128 0xf
 1210 00d3 2E       		.uleb128 0x2e
 1211 00d4 00       		.byte	0
 1212 00d5 31       		.uleb128 0x31
 1213 00d6 13       		.uleb128 0x13
 1214 00d7 11       		.uleb128 0x11
 1215 00d8 01       		.uleb128 0x1
 1216 00d9 12       		.uleb128 0x12
 1217 00da 06       		.uleb128 0x6
 1218 00db 40       		.uleb128 0x40
 1219 00dc 18       		.uleb128 0x18
 1220 00dd 9742     		.uleb128 0x2117
 1221 00df 19       		.uleb128 0x19
 1222 00e0 00       		.byte	0
 1223 00e1 00       		.byte	0
 1224 00e2 10       		.uleb128 0x10
 1225 00e3 2E       		.uleb128 0x2e
 1226 00e4 01       		.byte	0x1
 1227 00e5 3F       		.uleb128 0x3f
 1228 00e6 19       		.uleb128 0x19
 1229 00e7 03       		.uleb128 0x3
 1230 00e8 0E       		.uleb128 0xe
 1231 00e9 3A       		.uleb128 0x3a
 1232 00ea 0B       		.uleb128 0xb
 1233 00eb 3B       		.uleb128 0x3b
 1234 00ec 05       		.uleb128 0x5
 1235 00ed 27       		.uleb128 0x27
 1236 00ee 19       		.uleb128 0x19
 1237 00ef 11       		.uleb128 0x11
 1238 00f0 01       		.uleb128 0x1
 1239 00f1 12       		.uleb128 0x12
 1240 00f2 06       		.uleb128 0x6
 1241 00f3 40       		.uleb128 0x40
 1242 00f4 18       		.uleb128 0x18
 1243 00f5 9742     		.uleb128 0x2117
 1244 00f7 19       		.uleb128 0x19
 1245 00f8 01       		.uleb128 0x1
 1246 00f9 13       		.uleb128 0x13
 1247 00fa 00       		.byte	0
 1248 00fb 00       		.byte	0
 1249 00fc 11       		.uleb128 0x11
 1250 00fd 05       		.uleb128 0x5
 1251 00fe 00       		.byte	0
 1252 00ff 03       		.uleb128 0x3
 1253 0100 0E       		.uleb128 0xe
 1254 0101 3A       		.uleb128 0x3a
 1255 0102 0B       		.uleb128 0xb
 1256 0103 3B       		.uleb128 0x3b
 1257 0104 05       		.uleb128 0x5
 1258 0105 49       		.uleb128 0x49
 1259 0106 13       		.uleb128 0x13
 1260 0107 02       		.uleb128 0x2
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 33


 1261 0108 17       		.uleb128 0x17
 1262 0109 00       		.byte	0
 1263 010a 00       		.byte	0
 1264 010b 12       		.uleb128 0x12
 1265 010c 2E       		.uleb128 0x2e
 1266 010d 00       		.byte	0
 1267 010e 3F       		.uleb128 0x3f
 1268 010f 19       		.uleb128 0x19
 1269 0110 03       		.uleb128 0x3
 1270 0111 0E       		.uleb128 0xe
 1271 0112 3A       		.uleb128 0x3a
 1272 0113 0B       		.uleb128 0xb
 1273 0114 3B       		.uleb128 0x3b
 1274 0115 05       		.uleb128 0x5
 1275 0116 27       		.uleb128 0x27
 1276 0117 19       		.uleb128 0x19
 1277 0118 49       		.uleb128 0x49
 1278 0119 13       		.uleb128 0x13
 1279 011a 11       		.uleb128 0x11
 1280 011b 01       		.uleb128 0x1
 1281 011c 12       		.uleb128 0x12
 1282 011d 06       		.uleb128 0x6
 1283 011e 40       		.uleb128 0x40
 1284 011f 18       		.uleb128 0x18
 1285 0120 9742     		.uleb128 0x2117
 1286 0122 19       		.uleb128 0x19
 1287 0123 00       		.byte	0
 1288 0124 00       		.byte	0
 1289 0125 13       		.uleb128 0x13
 1290 0126 34       		.uleb128 0x34
 1291 0127 00       		.byte	0
 1292 0128 03       		.uleb128 0x3
 1293 0129 0E       		.uleb128 0xe
 1294 012a 3A       		.uleb128 0x3a
 1295 012b 0B       		.uleb128 0xb
 1296 012c 3B       		.uleb128 0x3b
 1297 012d 05       		.uleb128 0x5
 1298 012e 49       		.uleb128 0x49
 1299 012f 13       		.uleb128 0x13
 1300 0130 00       		.byte	0
 1301 0131 00       		.byte	0
 1302 0132 14       		.uleb128 0x14
 1303 0133 1D       		.uleb128 0x1d
 1304 0134 00       		.byte	0
 1305 0135 31       		.uleb128 0x31
 1306 0136 13       		.uleb128 0x13
 1307 0137 52       		.uleb128 0x52
 1308 0138 01       		.uleb128 0x1
 1309 0139 55       		.uleb128 0x55
 1310 013a 17       		.uleb128 0x17
 1311 013b 58       		.uleb128 0x58
 1312 013c 0B       		.uleb128 0xb
 1313 013d 59       		.uleb128 0x59
 1314 013e 05       		.uleb128 0x5
 1315 013f 00       		.byte	0
 1316 0140 00       		.byte	0
 1317 0141 00       		.byte	0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 34


 1318              		.section	.debug_loc,"",%progbits
 1319              	.Ldebug_loc0:
 1320              	.LLST0:
 1321 0000 2E000000 		.4byte	.LVL0
 1322 0004 5A000000 		.4byte	.LVL1
 1323 0008 0100     		.2byte	0x1
 1324 000a 50       		.byte	0x50
 1325 000b 00000000 		.4byte	0
 1326 000f 00000000 		.4byte	0
 1327              	.LLST1:
 1328 0013 00000000 		.4byte	.LVL3
 1329 0017 98000000 		.4byte	.LVL8
 1330 001b 0100     		.2byte	0x1
 1331 001d 51       		.byte	0x51
 1332 001e 98000000 		.4byte	.LVL8
 1333 0022 A8000000 		.4byte	.LVL9
 1334 0026 0400     		.2byte	0x4
 1335 0028 F3       		.byte	0xf3
 1336 0029 01       		.uleb128 0x1
 1337 002a 51       		.byte	0x51
 1338 002b 9F       		.byte	0x9f
 1339 002c A8000000 		.4byte	.LVL9
 1340 0030 E8000000 		.4byte	.LFE4
 1341 0034 0100     		.2byte	0x1
 1342 0036 51       		.byte	0x51
 1343 0037 00000000 		.4byte	0
 1344 003b 00000000 		.4byte	0
 1345              	.LLST2:
 1346 003f 1A000000 		.4byte	.LVL4
 1347 0043 28000000 		.4byte	.LVL5
 1348 0047 0500     		.2byte	0x5
 1349 0049 72       		.byte	0x72
 1350 004a 00       		.sleb128 0
 1351 004b 32       		.byte	0x32
 1352 004c 1A       		.byte	0x1a
 1353 004d 9F       		.byte	0x9f
 1354 004e 2C000000 		.4byte	.LVL6
 1355 0052 34000000 		.4byte	.LVL7
 1356 0056 0500     		.2byte	0x5
 1357 0058 72       		.byte	0x72
 1358 0059 00       		.sleb128 0
 1359 005a 32       		.byte	0x32
 1360 005b 1A       		.byte	0x1a
 1361 005c 9F       		.byte	0x9f
 1362 005d BC000000 		.4byte	.LVL10
 1363 0061 E8000000 		.4byte	.LFE4
 1364 0065 0500     		.2byte	0x5
 1365 0067 72       		.byte	0x72
 1366 0068 00       		.sleb128 0
 1367 0069 32       		.byte	0x32
 1368 006a 1A       		.byte	0x1a
 1369 006b 9F       		.byte	0x9f
 1370 006c 00000000 		.4byte	0
 1371 0070 00000000 		.4byte	0
 1372              	.LLST3:
 1373 0074 00000000 		.4byte	.LVL11
 1374 0078 06000000 		.4byte	.LVL12
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 35


 1375 007c 0100     		.2byte	0x1
 1376 007e 50       		.byte	0x50
 1377 007f 06000000 		.4byte	.LVL12
 1378 0083 14000000 		.4byte	.LFE6
 1379 0087 0400     		.2byte	0x4
 1380 0089 F3       		.byte	0xf3
 1381 008a 01       		.uleb128 0x1
 1382 008b 50       		.byte	0x50
 1383 008c 9F       		.byte	0x9f
 1384 008d 00000000 		.4byte	0
 1385 0091 00000000 		.4byte	0
 1386              	.LLST4:
 1387 0095 00000000 		.4byte	.LVL13
 1388 0099 02000000 		.4byte	.LVL14
 1389 009d 0100     		.2byte	0x1
 1390 009f 50       		.byte	0x50
 1391 00a0 02000000 		.4byte	.LVL14
 1392 00a4 14000000 		.4byte	.LFE7
 1393 00a8 0400     		.2byte	0x4
 1394 00aa F3       		.byte	0xf3
 1395 00ab 01       		.uleb128 0x1
 1396 00ac 50       		.byte	0x50
 1397 00ad 9F       		.byte	0x9f
 1398 00ae 00000000 		.4byte	0
 1399 00b2 00000000 		.4byte	0
 1400              	.LLST5:
 1401 00b6 00000000 		.4byte	.LVL15
 1402 00ba 1C000000 		.4byte	.LVL16
 1403 00be 0100     		.2byte	0x1
 1404 00c0 50       		.byte	0x50
 1405 00c1 1C000000 		.4byte	.LVL16
 1406 00c5 20000000 		.4byte	.LVL17
 1407 00c9 0400     		.2byte	0x4
 1408 00cb F3       		.byte	0xf3
 1409 00cc 01       		.uleb128 0x1
 1410 00cd 50       		.byte	0x50
 1411 00ce 9F       		.byte	0x9f
 1412 00cf 20000000 		.4byte	.LVL17
 1413 00d3 30000000 		.4byte	.LVL18
 1414 00d7 0100     		.2byte	0x1
 1415 00d9 50       		.byte	0x50
 1416 00da 30000000 		.4byte	.LVL18
 1417 00de 3C000000 		.4byte	.LVL19
 1418 00e2 0400     		.2byte	0x4
 1419 00e4 F3       		.byte	0xf3
 1420 00e5 01       		.uleb128 0x1
 1421 00e6 50       		.byte	0x50
 1422 00e7 9F       		.byte	0x9f
 1423 00e8 3C000000 		.4byte	.LVL19
 1424 00ec 58000000 		.4byte	.LFE9
 1425 00f0 0100     		.2byte	0x1
 1426 00f2 50       		.byte	0x50
 1427 00f3 00000000 		.4byte	0
 1428 00f7 00000000 		.4byte	0
 1429              		.section	.debug_aranges,"",%progbits
 1430 0000 6C000000 		.4byte	0x6c
 1431 0004 0200     		.2byte	0x2
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 36


 1432 0006 00000000 		.4byte	.Ldebug_info0
 1433 000a 04       		.byte	0x4
 1434 000b 00       		.byte	0
 1435 000c 0000     		.2byte	0
 1436 000e 0000     		.2byte	0
 1437 0010 00000000 		.4byte	.LFB0
 1438 0014 20000000 		.4byte	.LFE0-.LFB0
 1439 0018 00000000 		.4byte	.LFB1
 1440 001c 20000000 		.4byte	.LFE1-.LFB1
 1441 0020 00000000 		.4byte	.LFB2
 1442 0024 78000000 		.4byte	.LFE2-.LFB2
 1443 0028 00000000 		.4byte	.LFB3
 1444 002c 1C000000 		.4byte	.LFE3-.LFB3
 1445 0030 00000000 		.4byte	.LFB4
 1446 0034 E8000000 		.4byte	.LFE4-.LFB4
 1447 0038 00000000 		.4byte	.LFB5
 1448 003c 0C000000 		.4byte	.LFE5-.LFB5
 1449 0040 00000000 		.4byte	.LFB6
 1450 0044 14000000 		.4byte	.LFE6-.LFB6
 1451 0048 00000000 		.4byte	.LFB7
 1452 004c 14000000 		.4byte	.LFE7-.LFB7
 1453 0050 00000000 		.4byte	.LFB8
 1454 0054 10000000 		.4byte	.LFE8-.LFB8
 1455 0058 00000000 		.4byte	.LFB9
 1456 005c 58000000 		.4byte	.LFE9-.LFB9
 1457 0060 00000000 		.4byte	.LFB10
 1458 0064 10000000 		.4byte	.LFE10-.LFB10
 1459 0068 00000000 		.4byte	0
 1460 006c 00000000 		.4byte	0
 1461              		.section	.debug_ranges,"",%progbits
 1462              	.Ldebug_ranges0:
 1463 0000 08000000 		.4byte	.LBB10
 1464 0004 0A000000 		.4byte	.LBE10
 1465 0008 0C000000 		.4byte	.LBB11
 1466 000c 58000000 		.4byte	.LBE11
 1467 0010 00000000 		.4byte	0
 1468 0014 00000000 		.4byte	0
 1469 0018 02000000 		.4byte	.LBB12
 1470 001c 04000000 		.4byte	.LBE12
 1471 0020 06000000 		.4byte	.LBB18
 1472 0024 08000000 		.4byte	.LBE18
 1473 0028 00000000 		.4byte	0
 1474 002c 00000000 		.4byte	0
 1475 0030 04000000 		.4byte	.LBB15
 1476 0034 06000000 		.4byte	.LBE15
 1477 0038 08000000 		.4byte	.LBB19
 1478 003c 0C000000 		.4byte	.LBE19
 1479 0040 00000000 		.4byte	0
 1480 0044 00000000 		.4byte	0
 1481 0048 00000000 		.4byte	.LBB20
 1482 004c 02000000 		.4byte	.LBE20
 1483 0050 04000000 		.4byte	.LBB27
 1484 0054 06000000 		.4byte	.LBE27
 1485 0058 08000000 		.4byte	.LBB29
 1486 005c 0A000000 		.4byte	.LBE29
 1487 0060 00000000 		.4byte	0
 1488 0064 00000000 		.4byte	0
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 37


 1489 0068 02000000 		.4byte	.LBB24
 1490 006c 04000000 		.4byte	.LBE24
 1491 0070 06000000 		.4byte	.LBB28
 1492 0074 08000000 		.4byte	.LBE28
 1493 0078 00000000 		.4byte	0
 1494 007c 00000000 		.4byte	0
 1495 0080 00000000 		.4byte	.LFB0
 1496 0084 20000000 		.4byte	.LFE0
 1497 0088 00000000 		.4byte	.LFB1
 1498 008c 20000000 		.4byte	.LFE1
 1499 0090 00000000 		.4byte	.LFB2
 1500 0094 78000000 		.4byte	.LFE2
 1501 0098 00000000 		.4byte	.LFB3
 1502 009c 1C000000 		.4byte	.LFE3
 1503 00a0 00000000 		.4byte	.LFB4
 1504 00a4 E8000000 		.4byte	.LFE4
 1505 00a8 00000000 		.4byte	.LFB5
 1506 00ac 0C000000 		.4byte	.LFE5
 1507 00b0 00000000 		.4byte	.LFB6
 1508 00b4 14000000 		.4byte	.LFE6
 1509 00b8 00000000 		.4byte	.LFB7
 1510 00bc 14000000 		.4byte	.LFE7
 1511 00c0 00000000 		.4byte	.LFB8
 1512 00c4 10000000 		.4byte	.LFE8
 1513 00c8 00000000 		.4byte	.LFB9
 1514 00cc 58000000 		.4byte	.LFE9
 1515 00d0 00000000 		.4byte	.LFB10
 1516 00d4 10000000 		.4byte	.LFE10
 1517 00d8 00000000 		.4byte	0
 1518 00dc 00000000 		.4byte	0
 1519              		.section	.debug_line,"",%progbits
 1520              	.Ldebug_line0:
 1521 0000 D5010000 		.section	.debug_str,"MS",%progbits,1
 1521      02004400 
 1521      00000201 
 1521      FB0E0D00 
 1521      01010101 
 1522              	.LASF18:
 1523 0000 436C6F63 		.ascii	"Clock_1_Start\000"
 1523      6B5F315F 
 1523      53746172 
 1523      7400
 1524              	.LASF34:
 1525 000e 63757272 		.ascii	"currDiv\000"
 1525      44697600 
 1526              	.LASF15:
 1527 0016 72656731 		.ascii	"reg16\000"
 1527      3600
 1528              	.LASF2:
 1529 001c 73686F72 		.ascii	"short int\000"
 1529      7420696E 
 1529      7400
 1530              	.LASF36:
 1531 0026 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1531      43313120 
 1531      352E342E 
 1531      31203230 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 38


 1531      31363036 
 1532 0059 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 1532      20726576 
 1532      6973696F 
 1532      6E203233 
 1532      37373135 
 1533 008c 33202D66 		.ascii	"3 -ffunction-sections -ffat-lto-objects -finline-fu"
 1533      66756E63 
 1533      74696F6E 
 1533      2D736563 
 1533      74696F6E 
 1534 00bf 6E637469 		.ascii	"nctions\000"
 1534      6F6E7300 
 1535              	.LASF31:
 1536 00c7 436C6F63 		.ascii	"Clock_1_ClearModeRegister\000"
 1536      6B5F315F 
 1536      436C6561 
 1536      724D6F64 
 1536      65526567 
 1537              	.LASF16:
 1538 00e1 436C6F63 		.ascii	"Clock_1_GetDividerRegister\000"
 1538      6B5F315F 
 1538      47657444 
 1538      69766964 
 1538      65725265 
 1539              	.LASF39:
 1540 00fc 436C6F63 		.ascii	"Clock_1_GetModeRegister\000"
 1540      6B5F315F 
 1540      4765744D 
 1540      6F646552 
 1540      65676973 
 1541              	.LASF38:
 1542 0114 443A5C44 		.ascii	"D:\\Dropbox\\DEVELOPMENT\\Audio visualizations\\Aud"
 1542      726F7062 
 1542      6F785C44 
 1542      4556454C 
 1542      4F504D45 
 1543 0143 696F2073 		.ascii	"io spectrum analyzer zebrawood\\Firmware\\audioSpec"
 1543      70656374 
 1543      72756D20 
 1543      616E616C 
 1543      797A6572 
 1544 0174 7472756D 		.ascii	"trumAnalyzer\\audioSpectrumAnalyzer.cydsn\000"
 1544      416E616C 
 1544      797A6572 
 1544      5C617564 
 1544      696F5370 
 1545              	.LASF10:
 1546 019d 75696E74 		.ascii	"uint16\000"
 1546      313600
 1547              	.LASF25:
 1548 01a4 72657374 		.ascii	"restart\000"
 1548      61727400 
 1549              	.LASF35:
 1550 01ac 6F6C6453 		.ascii	"oldSrc\000"
 1550      726300
 1551              	.LASF9:
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 39


 1552 01b3 75696E74 		.ascii	"uint8\000"
 1552      3800
 1553              	.LASF24:
 1554 01b9 636C6B44 		.ascii	"clkDivider\000"
 1554      69766964 
 1554      657200
 1555              	.LASF37:
 1556 01c4 47656E65 		.ascii	"Generated_Source\\PSoC5\\Clock_1.c\000"
 1556      72617465 
 1556      645F536F 
 1556      75726365 
 1556      5C50536F 
 1557              	.LASF11:
 1558 01e5 666C6F61 		.ascii	"float\000"
 1558      7400
 1559              	.LASF6:
 1560 01eb 6C6F6E67 		.ascii	"long long int\000"
 1560      206C6F6E 
 1560      6720696E 
 1560      7400
 1561              	.LASF20:
 1562 01f9 436C6F63 		.ascii	"Clock_1_StopBlock\000"
 1562      6B5F315F 
 1562      53746F70 
 1562      426C6F63 
 1562      6B00
 1563              	.LASF4:
 1564 020b 6C6F6E67 		.ascii	"long int\000"
 1564      20696E74 
 1564      00
 1565              	.LASF23:
 1566 0214 73746174 		.ascii	"state\000"
 1566      6500
 1567              	.LASF32:
 1568 021a 436C6F63 		.ascii	"Clock_1_SetSourceRegister\000"
 1568      6B5F315F 
 1568      53657453 
 1568      6F757263 
 1568      65526567 
 1569              	.LASF1:
 1570 0234 756E7369 		.ascii	"unsigned char\000"
 1570      676E6564 
 1570      20636861 
 1570      7200
 1571              	.LASF30:
 1572 0242 6D6F6465 		.ascii	"modeBitMask\000"
 1572      4269744D 
 1572      61736B00 
 1573              	.LASF0:
 1574 024e 7369676E 		.ascii	"signed char\000"
 1574      65642063 
 1574      68617200 
 1575              	.LASF7:
 1576 025a 6C6F6E67 		.ascii	"long long unsigned int\000"
 1576      206C6F6E 
 1576      6720756E 
 1576      7369676E 
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 40


 1576      65642069 
 1577              	.LASF8:
 1578 0271 756E7369 		.ascii	"unsigned int\000"
 1578      676E6564 
 1578      20696E74 
 1578      00
 1579              	.LASF22:
 1580 027e 436C6F63 		.ascii	"Clock_1_SetDividerRegister\000"
 1580      6B5F315F 
 1580      53657444 
 1580      69766964 
 1580      65725265 
 1581              	.LASF3:
 1582 0299 73686F72 		.ascii	"short unsigned int\000"
 1582      7420756E 
 1582      7369676E 
 1582      65642069 
 1582      6E7400
 1583              	.LASF13:
 1584 02ac 63686172 		.ascii	"char\000"
 1584      00
 1585              	.LASF33:
 1586 02b1 636C6B53 		.ascii	"clkSource\000"
 1586      6F757263 
 1586      6500
 1587              	.LASF28:
 1588 02bb 63757272 		.ascii	"currSrc\000"
 1588      53726300 
 1589              	.LASF26:
 1590 02c3 6F6C6444 		.ascii	"oldDivider\000"
 1590      69766964 
 1590      657200
 1591              	.LASF14:
 1592 02ce 72656738 		.ascii	"reg8\000"
 1592      00
 1593              	.LASF5:
 1594 02d3 6C6F6E67 		.ascii	"long unsigned int\000"
 1594      20756E73 
 1594      69676E65 
 1594      6420696E 
 1594      7400
 1595              	.LASF19:
 1596 02e5 436C6F63 		.ascii	"Clock_1_Stop\000"
 1596      6B5F315F 
 1596      53746F70 
 1596      00
 1597              	.LASF29:
 1598 02f2 436C6F63 		.ascii	"Clock_1_SetModeRegister\000"
 1598      6B5F315F 
 1598      5365744D 
 1598      6F646552 
 1598      65676973 
 1599              	.LASF12:
 1600 030a 646F7562 		.ascii	"double\000"
 1600      6C6500
 1601              	.LASF21:
 1602 0311 436C6F63 		.ascii	"Clock_1_StandbyPower\000"
ARM GAS  C:\Users\larco\AppData\Local\Temp\ccP0tfj5.s 			page 41


 1602      6B5F315F 
 1602      5374616E 
 1602      64627950 
 1602      6F776572 
 1603              	.LASF27:
 1604 0326 656E6162 		.ascii	"enabled\000"
 1604      6C656400 
 1605              	.LASF17:
 1606 032e 436C6F63 		.ascii	"Clock_1_GetSourceRegister\000"
 1606      6B5F315F 
 1606      47657453 
 1606      6F757263 
 1606      65526567 
 1607              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
