`timescale 1ns/100ps

`ifdef MODEL_TECH
`define SIMULATE
`endif

//`define DRAMMEM_VERBOSE
//`define FETCH_VERBOSE

// `define FREE_IORQ       // for non-blocked by internal ports !IORQ

// `define IDE_VDAC        // for VideoDAC instead of IDE
