

================================================================
== Vitis HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Wed Sep  6 10:24:05 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.085 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  7299092|  7299092|  72.991 ms|  72.991 ms|  7299092|  7299092|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                           |                                                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_372        |Linear_layer_qkv_Pipeline_l_bias_i1_l_j1        |     9218|     9218|  92.180 us|  92.180 us|  9218|  9218|       no|
        |grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_402  |Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3  |     9231|     9231|  92.310 us|  92.310 us|  9231|  9231|       no|
        |grp_Linear_layer_qkv_Pipeline_l_k_fu_444                   |Linear_layer_qkv_Pipeline_l_k                   |      773|      773|   7.730 us|   7.730 us|   773|   773|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i2_l_j2  |  7280640|  7280640|       790|          -|          -|  9216|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    103|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|     785|   1537|    -|
|Memory           |       24|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1009|    -|
|Register         |        -|    -|     238|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       24|    5|    1023|   2649|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        8|    2|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_372        |Linear_layer_qkv_Pipeline_l_bias_i1_l_j1        |        0|   0|   45|  154|    0|
    |grp_Linear_layer_qkv_Pipeline_l_k_fu_444                   |Linear_layer_qkv_Pipeline_l_k                   |        0|   1|  106|  265|    0|
    |grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_402  |Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3  |        0|   3|  504|  990|    0|
    |mux_124_22_1_1_U121                                        |mux_124_22_1_1                                  |        0|   0|    0|   65|    0|
    |urem_10ns_5ns_4_14_seq_1_U120                              |urem_10ns_5ns_4_14_seq_1                        |        0|   0|  130|   63|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                |        0|   4|  785| 1537|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_10ns_11ns_21_4_1_U122  |mul_mul_10ns_11ns_21_4_1  |    i0 * i1|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    +-----------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                   Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |acc_outp_V_U     |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   22|     1|        16896|
    |acc_outp_V_1_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   22|     1|        16896|
    |acc_outp_V_2_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   22|     1|        16896|
    |acc_outp_V_3_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   22|     1|        16896|
    |acc_outp_V_4_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   22|     1|        16896|
    |acc_outp_V_5_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   22|     1|        16896|
    |acc_outp_V_6_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   22|     1|        16896|
    |acc_outp_V_7_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   22|     1|        16896|
    |acc_outp_V_8_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   22|     1|        16896|
    |acc_outp_V_9_U   |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   22|     1|        16896|
    |acc_outp_V_10_U  |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   22|     1|        16896|
    |acc_outp_V_11_U  |Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   768|   22|     1|        16896|
    +-----------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                           |       24|  0|   0|    0|  9216|  264|    12|       202752|
    +-----------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln57_1_fu_525_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln57_fu_575_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln58_fu_681_p2       |         +|   0|  0|  13|          10|           1|
    |sub_ln61_fu_656_p2       |         -|   0|  0|  23|          16|          16|
    |icmp_ln57_fu_519_p2      |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln58_fu_534_p2      |      icmp|   0|  0|  11|          10|          10|
    |grp_fu_548_p0            |    select|   0|  0|  10|           1|           1|
    |select_ln57_1_fu_581_p3  |    select|   0|  0|   4|           1|           4|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 103|          70|          48|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |acc_outp_V_10_address0  |   25|          5|   10|         50|
    |acc_outp_V_10_ce0       |   20|          4|    1|          4|
    |acc_outp_V_10_d0        |   14|          3|   22|         66|
    |acc_outp_V_10_we0       |   14|          3|    1|          3|
    |acc_outp_V_11_address0  |   25|          5|   10|         50|
    |acc_outp_V_11_ce0       |   20|          4|    1|          4|
    |acc_outp_V_11_d0        |   14|          3|   22|         66|
    |acc_outp_V_11_we0       |   14|          3|    1|          3|
    |acc_outp_V_1_address0   |   25|          5|   10|         50|
    |acc_outp_V_1_ce0        |   20|          4|    1|          4|
    |acc_outp_V_1_d0         |   14|          3|   22|         66|
    |acc_outp_V_1_we0        |   14|          3|    1|          3|
    |acc_outp_V_2_address0   |   25|          5|   10|         50|
    |acc_outp_V_2_ce0        |   20|          4|    1|          4|
    |acc_outp_V_2_d0         |   14|          3|   22|         66|
    |acc_outp_V_2_we0        |   14|          3|    1|          3|
    |acc_outp_V_3_address0   |   25|          5|   10|         50|
    |acc_outp_V_3_ce0        |   20|          4|    1|          4|
    |acc_outp_V_3_d0         |   14|          3|   22|         66|
    |acc_outp_V_3_we0        |   14|          3|    1|          3|
    |acc_outp_V_4_address0   |   25|          5|   10|         50|
    |acc_outp_V_4_ce0        |   20|          4|    1|          4|
    |acc_outp_V_4_d0         |   14|          3|   22|         66|
    |acc_outp_V_4_we0        |   14|          3|    1|          3|
    |acc_outp_V_5_address0   |   25|          5|   10|         50|
    |acc_outp_V_5_ce0        |   20|          4|    1|          4|
    |acc_outp_V_5_d0         |   14|          3|   22|         66|
    |acc_outp_V_5_we0        |   14|          3|    1|          3|
    |acc_outp_V_6_address0   |   25|          5|   10|         50|
    |acc_outp_V_6_ce0        |   20|          4|    1|          4|
    |acc_outp_V_6_d0         |   14|          3|   22|         66|
    |acc_outp_V_6_we0        |   14|          3|    1|          3|
    |acc_outp_V_7_address0   |   25|          5|   10|         50|
    |acc_outp_V_7_ce0        |   20|          4|    1|          4|
    |acc_outp_V_7_d0         |   14|          3|   22|         66|
    |acc_outp_V_7_we0        |   14|          3|    1|          3|
    |acc_outp_V_8_address0   |   25|          5|   10|         50|
    |acc_outp_V_8_ce0        |   20|          4|    1|          4|
    |acc_outp_V_8_d0         |   14|          3|   22|         66|
    |acc_outp_V_8_we0        |   14|          3|    1|          3|
    |acc_outp_V_9_address0   |   25|          5|   10|         50|
    |acc_outp_V_9_ce0        |   20|          4|    1|          4|
    |acc_outp_V_9_d0         |   14|          3|   22|         66|
    |acc_outp_V_9_we0        |   14|          3|    1|          3|
    |acc_outp_V_address0     |   25|          5|   10|         50|
    |acc_outp_V_ce0          |   20|          4|    1|          4|
    |acc_outp_V_d0           |   14|          3|   22|         66|
    |acc_outp_V_we0          |   14|          3|    1|          3|
    |ap_NS_fsm               |  106|         21|    1|         21|
    |i2_fu_168               |    9|          2|    4|          8|
    |indvar_flatten6_fu_172  |    9|          2|   14|         28|
    |j2_fu_164               |    9|          2|   10|         20|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   | 1009|        207|  437|       1553|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |acc_outp_V_10_addr_reg_810                                              |  10|   0|   10|          0|
    |acc_outp_V_11_addr_reg_815                                              |  10|   0|   10|          0|
    |acc_outp_V_1_addr_reg_765                                               |  10|   0|   10|          0|
    |acc_outp_V_2_addr_reg_770                                               |  10|   0|   10|          0|
    |acc_outp_V_3_addr_reg_775                                               |  10|   0|   10|          0|
    |acc_outp_V_4_addr_reg_780                                               |  10|   0|   10|          0|
    |acc_outp_V_5_addr_reg_785                                               |  10|   0|   10|          0|
    |acc_outp_V_6_addr_reg_790                                               |  10|   0|   10|          0|
    |acc_outp_V_7_addr_reg_795                                               |  10|   0|   10|          0|
    |acc_outp_V_8_addr_reg_800                                               |  10|   0|   10|          0|
    |acc_outp_V_9_addr_reg_805                                               |  10|   0|   10|          0|
    |acc_outp_V_addr_reg_760                                                 |  10|   0|   10|          0|
    |add_ln57_1_reg_737                                                      |  14|   0|   14|          0|
    |ap_CS_fsm                                                               |  20|   0|   20|          0|
    |empty_437_reg_831                                                       |   4|   0|    4|          0|
    |empty_438_reg_841                                                       |   4|   0|    4|          0|
    |grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_372_ap_start_reg        |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_k_fu_444_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_402_ap_start_reg  |   1|   0|    1|          0|
    |i2_fu_168                                                               |   4|   0|    4|          0|
    |icmp_ln58_reg_742                                                       |   1|   0|    1|          0|
    |indvar_flatten6_fu_172                                                  |  14|   0|   14|          0|
    |j2_fu_164                                                               |  10|   0|   10|          0|
    |select_ln57_1_reg_820                                                   |   4|   0|    4|          0|
    |select_ln57_reg_747                                                     |  10|   0|   10|          0|
    |sub_ln61_reg_836                                                        |   8|   0|   16|          8|
    |tmp_reg_826                                                             |  22|   0|   22|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 238|   0|  246|          8|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv|  return value|
|v9_0_address0     |  out|   10|   ap_memory|              v9_0|         array|
|v9_0_ce0          |  out|    1|   ap_memory|              v9_0|         array|
|v9_0_q0           |   in|    8|   ap_memory|              v9_0|         array|
|v9_1_address0     |  out|   10|   ap_memory|              v9_1|         array|
|v9_1_ce0          |  out|    1|   ap_memory|              v9_1|         array|
|v9_1_q0           |   in|    8|   ap_memory|              v9_1|         array|
|v9_2_address0     |  out|   10|   ap_memory|              v9_2|         array|
|v9_2_ce0          |  out|    1|   ap_memory|              v9_2|         array|
|v9_2_q0           |   in|    8|   ap_memory|              v9_2|         array|
|v9_3_address0     |  out|   10|   ap_memory|              v9_3|         array|
|v9_3_ce0          |  out|    1|   ap_memory|              v9_3|         array|
|v9_3_q0           |   in|    8|   ap_memory|              v9_3|         array|
|v9_4_address0     |  out|   10|   ap_memory|              v9_4|         array|
|v9_4_ce0          |  out|    1|   ap_memory|              v9_4|         array|
|v9_4_q0           |   in|    8|   ap_memory|              v9_4|         array|
|v9_5_address0     |  out|   10|   ap_memory|              v9_5|         array|
|v9_5_ce0          |  out|    1|   ap_memory|              v9_5|         array|
|v9_5_q0           |   in|    8|   ap_memory|              v9_5|         array|
|v9_6_address0     |  out|   10|   ap_memory|              v9_6|         array|
|v9_6_ce0          |  out|    1|   ap_memory|              v9_6|         array|
|v9_6_q0           |   in|    8|   ap_memory|              v9_6|         array|
|v9_7_address0     |  out|   10|   ap_memory|              v9_7|         array|
|v9_7_ce0          |  out|    1|   ap_memory|              v9_7|         array|
|v9_7_q0           |   in|    8|   ap_memory|              v9_7|         array|
|v9_8_address0     |  out|   10|   ap_memory|              v9_8|         array|
|v9_8_ce0          |  out|    1|   ap_memory|              v9_8|         array|
|v9_8_q0           |   in|    8|   ap_memory|              v9_8|         array|
|v9_9_address0     |  out|   10|   ap_memory|              v9_9|         array|
|v9_9_ce0          |  out|    1|   ap_memory|              v9_9|         array|
|v9_9_q0           |   in|    8|   ap_memory|              v9_9|         array|
|v9_10_address0    |  out|   10|   ap_memory|             v9_10|         array|
|v9_10_ce0         |  out|    1|   ap_memory|             v9_10|         array|
|v9_10_q0          |   in|    8|   ap_memory|             v9_10|         array|
|v9_11_address0    |  out|   10|   ap_memory|             v9_11|         array|
|v9_11_ce0         |  out|    1|   ap_memory|             v9_11|         array|
|v9_11_q0          |   in|    8|   ap_memory|             v9_11|         array|
|v324_0_address0   |  out|   16|   ap_memory|            v324_0|         array|
|v324_0_ce0        |  out|    1|   ap_memory|            v324_0|         array|
|v324_0_q0         |   in|    4|   ap_memory|            v324_0|         array|
|v324_1_address0   |  out|   16|   ap_memory|            v324_1|         array|
|v324_1_ce0        |  out|    1|   ap_memory|            v324_1|         array|
|v324_1_q0         |   in|    4|   ap_memory|            v324_1|         array|
|v324_2_address0   |  out|   16|   ap_memory|            v324_2|         array|
|v324_2_ce0        |  out|    1|   ap_memory|            v324_2|         array|
|v324_2_q0         |   in|    4|   ap_memory|            v324_2|         array|
|v324_3_address0   |  out|   16|   ap_memory|            v324_3|         array|
|v324_3_ce0        |  out|    1|   ap_memory|            v324_3|         array|
|v324_3_q0         |   in|    4|   ap_memory|            v324_3|         array|
|v324_4_address0   |  out|   16|   ap_memory|            v324_4|         array|
|v324_4_ce0        |  out|    1|   ap_memory|            v324_4|         array|
|v324_4_q0         |   in|    4|   ap_memory|            v324_4|         array|
|v324_5_address0   |  out|   16|   ap_memory|            v324_5|         array|
|v324_5_ce0        |  out|    1|   ap_memory|            v324_5|         array|
|v324_5_q0         |   in|    4|   ap_memory|            v324_5|         array|
|v324_6_address0   |  out|   16|   ap_memory|            v324_6|         array|
|v324_6_ce0        |  out|    1|   ap_memory|            v324_6|         array|
|v324_6_q0         |   in|    4|   ap_memory|            v324_6|         array|
|v324_7_address0   |  out|   16|   ap_memory|            v324_7|         array|
|v324_7_ce0        |  out|    1|   ap_memory|            v324_7|         array|
|v324_7_q0         |   in|    4|   ap_memory|            v324_7|         array|
|v324_8_address0   |  out|   16|   ap_memory|            v324_8|         array|
|v324_8_ce0        |  out|    1|   ap_memory|            v324_8|         array|
|v324_8_q0         |   in|    4|   ap_memory|            v324_8|         array|
|v324_9_address0   |  out|   16|   ap_memory|            v324_9|         array|
|v324_9_ce0        |  out|    1|   ap_memory|            v324_9|         array|
|v324_9_q0         |   in|    4|   ap_memory|            v324_9|         array|
|v324_10_address0  |  out|   16|   ap_memory|           v324_10|         array|
|v324_10_ce0       |  out|    1|   ap_memory|           v324_10|         array|
|v324_10_q0        |   in|    4|   ap_memory|           v324_10|         array|
|v324_11_address0  |  out|   16|   ap_memory|           v324_11|         array|
|v324_11_ce0       |  out|    1|   ap_memory|           v324_11|         array|
|v324_11_q0        |   in|    4|   ap_memory|           v324_11|         array|
|v325_address0     |  out|   10|   ap_memory|              v325|         array|
|v325_ce0          |  out|    1|   ap_memory|              v325|         array|
|v325_q0           |   in|   12|   ap_memory|              v325|         array|
|v341_address0     |  out|    4|   ap_memory|              v341|         array|
|v341_ce0          |  out|    1|   ap_memory|              v341|         array|
|v341_q0           |   in|   32|   ap_memory|              v341|         array|
|v13_0_address0    |  out|   10|   ap_memory|             v13_0|         array|
|v13_0_ce0         |  out|    1|   ap_memory|             v13_0|         array|
|v13_0_we0         |  out|    1|   ap_memory|             v13_0|         array|
|v13_0_d0          |  out|    8|   ap_memory|             v13_0|         array|
|v13_1_address0    |  out|   10|   ap_memory|             v13_1|         array|
|v13_1_ce0         |  out|    1|   ap_memory|             v13_1|         array|
|v13_1_we0         |  out|    1|   ap_memory|             v13_1|         array|
|v13_1_d0          |  out|    8|   ap_memory|             v13_1|         array|
|v13_2_address0    |  out|   10|   ap_memory|             v13_2|         array|
|v13_2_ce0         |  out|    1|   ap_memory|             v13_2|         array|
|v13_2_we0         |  out|    1|   ap_memory|             v13_2|         array|
|v13_2_d0          |  out|    8|   ap_memory|             v13_2|         array|
|v13_3_address0    |  out|   10|   ap_memory|             v13_3|         array|
|v13_3_ce0         |  out|    1|   ap_memory|             v13_3|         array|
|v13_3_we0         |  out|    1|   ap_memory|             v13_3|         array|
|v13_3_d0          |  out|    8|   ap_memory|             v13_3|         array|
|v13_4_address0    |  out|   10|   ap_memory|             v13_4|         array|
|v13_4_ce0         |  out|    1|   ap_memory|             v13_4|         array|
|v13_4_we0         |  out|    1|   ap_memory|             v13_4|         array|
|v13_4_d0          |  out|    8|   ap_memory|             v13_4|         array|
|v13_5_address0    |  out|   10|   ap_memory|             v13_5|         array|
|v13_5_ce0         |  out|    1|   ap_memory|             v13_5|         array|
|v13_5_we0         |  out|    1|   ap_memory|             v13_5|         array|
|v13_5_d0          |  out|    8|   ap_memory|             v13_5|         array|
|v13_6_address0    |  out|   10|   ap_memory|             v13_6|         array|
|v13_6_ce0         |  out|    1|   ap_memory|             v13_6|         array|
|v13_6_we0         |  out|    1|   ap_memory|             v13_6|         array|
|v13_6_d0          |  out|    8|   ap_memory|             v13_6|         array|
|v13_7_address0    |  out|   10|   ap_memory|             v13_7|         array|
|v13_7_ce0         |  out|    1|   ap_memory|             v13_7|         array|
|v13_7_we0         |  out|    1|   ap_memory|             v13_7|         array|
|v13_7_d0          |  out|    8|   ap_memory|             v13_7|         array|
|v13_8_address0    |  out|   10|   ap_memory|             v13_8|         array|
|v13_8_ce0         |  out|    1|   ap_memory|             v13_8|         array|
|v13_8_we0         |  out|    1|   ap_memory|             v13_8|         array|
|v13_8_d0          |  out|    8|   ap_memory|             v13_8|         array|
|v13_9_address0    |  out|   10|   ap_memory|             v13_9|         array|
|v13_9_ce0         |  out|    1|   ap_memory|             v13_9|         array|
|v13_9_we0         |  out|    1|   ap_memory|             v13_9|         array|
|v13_9_d0          |  out|    8|   ap_memory|             v13_9|         array|
|v13_10_address0   |  out|   10|   ap_memory|            v13_10|         array|
|v13_10_ce0        |  out|    1|   ap_memory|            v13_10|         array|
|v13_10_we0        |  out|    1|   ap_memory|            v13_10|         array|
|v13_10_d0         |  out|    8|   ap_memory|            v13_10|         array|
|v13_11_address0   |  out|   10|   ap_memory|            v13_11|         array|
|v13_11_ce0        |  out|    1|   ap_memory|            v13_11|         array|
|v13_11_we0        |  out|    1|   ap_memory|            v13_11|         array|
|v13_11_d0         |  out|    8|   ap_memory|            v13_11|         array|
+------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 20 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 21 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 22 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%v27_V_loc = alloca i64 1"   --->   Operation 24 'alloca' 'v27_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%acc_outp_V = alloca i64 1" [kernel.cpp:46]   --->   Operation 25 'alloca' 'acc_outp_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%acc_outp_V_1 = alloca i64 1" [kernel.cpp:46]   --->   Operation 26 'alloca' 'acc_outp_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%acc_outp_V_2 = alloca i64 1" [kernel.cpp:46]   --->   Operation 27 'alloca' 'acc_outp_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%acc_outp_V_3 = alloca i64 1" [kernel.cpp:46]   --->   Operation 28 'alloca' 'acc_outp_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%acc_outp_V_4 = alloca i64 1" [kernel.cpp:46]   --->   Operation 29 'alloca' 'acc_outp_V_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%acc_outp_V_5 = alloca i64 1" [kernel.cpp:46]   --->   Operation 30 'alloca' 'acc_outp_V_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%acc_outp_V_6 = alloca i64 1" [kernel.cpp:46]   --->   Operation 31 'alloca' 'acc_outp_V_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%acc_outp_V_7 = alloca i64 1" [kernel.cpp:46]   --->   Operation 32 'alloca' 'acc_outp_V_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%acc_outp_V_8 = alloca i64 1" [kernel.cpp:46]   --->   Operation 33 'alloca' 'acc_outp_V_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%acc_outp_V_9 = alloca i64 1" [kernel.cpp:46]   --->   Operation 34 'alloca' 'acc_outp_V_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%acc_outp_V_10 = alloca i64 1" [kernel.cpp:46]   --->   Operation 35 'alloca' 'acc_outp_V_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%acc_outp_V_11 = alloca i64 1" [kernel.cpp:46]   --->   Operation 36 'alloca' 'acc_outp_V_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_1 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, i12 %v325, i22 %acc_outp_V, i22 %acc_outp_V_1, i22 %acc_outp_V_2, i22 %acc_outp_V_3, i22 %acc_outp_V_4, i22 %acc_outp_V_5, i22 %acc_outp_V_6, i22 %acc_outp_V_7, i22 %acc_outp_V_8, i22 %acc_outp_V_9, i22 %acc_outp_V_10, i22 %acc_outp_V_11"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln57 = store i14 0, i14 %indvar_flatten6" [kernel.cpp:57]   --->   Operation 38 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln57 = store i4 0, i4 %i2" [kernel.cpp:57]   --->   Operation 39 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln57 = store i10 0, i10 %j2" [kernel.cpp:57]   --->   Operation 40 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v341, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %v325, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_11, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_10, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_9, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_8, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_7, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_6, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_5, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_4, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_3, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_2, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_1, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %v324_0, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, i12 %v325, i22 %acc_outp_V, i22 %acc_outp_V_1, i22 %acc_outp_V_2, i22 %acc_outp_V_3, i22 %acc_outp_V_4, i22 %acc_outp_V_5, i22 %acc_outp_V_6, i22 %acc_outp_V_7, i22 %acc_outp_V_8, i22 %acc_outp_V_9, i22 %acc_outp_V_10, i22 %acc_outp_V_11"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln57 = br void %l_k" [kernel.cpp:57]   --->   Operation 56 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.92>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i14 %indvar_flatten6" [kernel.cpp:57]   --->   Operation 57 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.20ns)   --->   "%icmp_ln57 = icmp_eq  i14 %indvar_flatten6_load, i14 9216" [kernel.cpp:57]   --->   Operation 58 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.81ns)   --->   "%add_ln57_1 = add i14 %indvar_flatten6_load, i14 1" [kernel.cpp:57]   --->   Operation 59 'add' 'add_ln57_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc55, void %for.inc77.preheader" [kernel.cpp:57]   --->   Operation 60 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%j2_load = load i10 %j2" [kernel.cpp:58]   --->   Operation 61 'load' 'j2_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.77ns)   --->   "%icmp_ln58 = icmp_eq  i10 %j2_load, i10 768" [kernel.cpp:58]   --->   Operation 62 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln57)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.68ns)   --->   "%select_ln57 = select i1 %icmp_ln58, i10 0, i10 %j2_load" [kernel.cpp:57]   --->   Operation 63 'select' 'select_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [14/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 64 'urem' 'empty_437' <Predicate = (!icmp_ln57)> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3, i32 %v341, i22 %acc_outp_V, i22 %acc_outp_V_1, i22 %acc_outp_V_2, i22 %acc_outp_V_3, i22 %acc_outp_V_4, i22 %acc_outp_V_5, i22 %acc_outp_V_6, i22 %acc_outp_V_7, i22 %acc_outp_V_8, i22 %acc_outp_V_9, i22 %acc_outp_V_10, i22 %acc_outp_V_11, i8 %v13_0, i8 %v13_1, i8 %v13_2, i8 %v13_3, i8 %v13_4, i8 %v13_5, i8 %v13_6, i8 %v13_7, i8 %v13_8, i8 %v13_9, i8 %v13_10, i8 %v13_11"   --->   Operation 65 'call' 'call_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.47>
ST_4 : Operation 66 [13/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 66 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.47>
ST_5 : Operation 67 [12/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 67 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.47>
ST_6 : Operation 68 [11/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 68 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.47>
ST_7 : Operation 69 [10/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 69 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.47>
ST_8 : Operation 70 [9/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 70 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.47>
ST_9 : Operation 71 [8/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 71 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.47>
ST_10 : Operation 72 [7/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 72 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.47>
ST_11 : Operation 73 [6/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 73 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.47>
ST_12 : Operation 74 [5/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 74 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.47>
ST_13 : Operation 75 [4/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 75 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%select_ln57_cast = zext i10 %select_ln57" [kernel.cpp:57]   --->   Operation 76 'zext' 'select_ln57_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul = mul i21 %select_ln57_cast, i21 1366" [kernel.cpp:57]   --->   Operation 77 'mul' 'mul' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.47>
ST_14 : Operation 78 [3/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 78 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul = mul i21 %select_ln57_cast, i21 1366" [kernel.cpp:57]   --->   Operation 79 'mul' 'mul' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.47>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i10 %select_ln57" [kernel.cpp:58]   --->   Operation 80 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%acc_outp_V_addr = getelementptr i22 %acc_outp_V, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 81 'getelementptr' 'acc_outp_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%acc_outp_V_1_addr = getelementptr i22 %acc_outp_V_1, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 82 'getelementptr' 'acc_outp_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%acc_outp_V_2_addr = getelementptr i22 %acc_outp_V_2, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 83 'getelementptr' 'acc_outp_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%acc_outp_V_3_addr = getelementptr i22 %acc_outp_V_3, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 84 'getelementptr' 'acc_outp_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%acc_outp_V_4_addr = getelementptr i22 %acc_outp_V_4, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 85 'getelementptr' 'acc_outp_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%acc_outp_V_5_addr = getelementptr i22 %acc_outp_V_5, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 86 'getelementptr' 'acc_outp_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%acc_outp_V_6_addr = getelementptr i22 %acc_outp_V_6, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 87 'getelementptr' 'acc_outp_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%acc_outp_V_7_addr = getelementptr i22 %acc_outp_V_7, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 88 'getelementptr' 'acc_outp_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%acc_outp_V_8_addr = getelementptr i22 %acc_outp_V_8, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 89 'getelementptr' 'acc_outp_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%acc_outp_V_9_addr = getelementptr i22 %acc_outp_V_9, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 90 'getelementptr' 'acc_outp_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%acc_outp_V_10_addr = getelementptr i22 %acc_outp_V_10, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 91 'getelementptr' 'acc_outp_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%acc_outp_V_11_addr = getelementptr i22 %acc_outp_V_11, i64 0, i64 %zext_ln58" [kernel.cpp:58]   --->   Operation 92 'getelementptr' 'acc_outp_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 93 [2/2] (3.25ns)   --->   "%acc_outp_V_load = load i10 %acc_outp_V_addr" [kernel.cpp:65]   --->   Operation 93 'load' 'acc_outp_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 94 [2/2] (3.25ns)   --->   "%acc_outp_V_1_load = load i10 %acc_outp_V_1_addr" [kernel.cpp:65]   --->   Operation 94 'load' 'acc_outp_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 95 [2/2] (3.25ns)   --->   "%acc_outp_V_2_load = load i10 %acc_outp_V_2_addr" [kernel.cpp:65]   --->   Operation 95 'load' 'acc_outp_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 96 [2/2] (3.25ns)   --->   "%acc_outp_V_3_load = load i10 %acc_outp_V_3_addr" [kernel.cpp:65]   --->   Operation 96 'load' 'acc_outp_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 97 [2/2] (3.25ns)   --->   "%acc_outp_V_4_load = load i10 %acc_outp_V_4_addr" [kernel.cpp:65]   --->   Operation 97 'load' 'acc_outp_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 98 [2/2] (3.25ns)   --->   "%acc_outp_V_5_load = load i10 %acc_outp_V_5_addr" [kernel.cpp:65]   --->   Operation 98 'load' 'acc_outp_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 99 [2/2] (3.25ns)   --->   "%acc_outp_V_6_load = load i10 %acc_outp_V_6_addr" [kernel.cpp:65]   --->   Operation 99 'load' 'acc_outp_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 100 [2/2] (3.25ns)   --->   "%acc_outp_V_7_load = load i10 %acc_outp_V_7_addr" [kernel.cpp:65]   --->   Operation 100 'load' 'acc_outp_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 101 [2/2] (3.25ns)   --->   "%acc_outp_V_8_load = load i10 %acc_outp_V_8_addr" [kernel.cpp:65]   --->   Operation 101 'load' 'acc_outp_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 102 [2/2] (3.25ns)   --->   "%acc_outp_V_9_load = load i10 %acc_outp_V_9_addr" [kernel.cpp:65]   --->   Operation 102 'load' 'acc_outp_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 103 [2/2] (3.25ns)   --->   "%acc_outp_V_10_load = load i10 %acc_outp_V_10_addr" [kernel.cpp:65]   --->   Operation 103 'load' 'acc_outp_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 104 [2/2] (3.25ns)   --->   "%acc_outp_V_11_load = load i10 %acc_outp_V_11_addr" [kernel.cpp:65]   --->   Operation 104 'load' 'acc_outp_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_15 : Operation 105 [2/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 105 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul = mul i21 %select_ln57_cast, i21 1366" [kernel.cpp:57]   --->   Operation 106 'mul' 'mul' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 6.03>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%i2_load = load i4 %i2" [kernel.cpp:57]   --->   Operation 107 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (1.73ns)   --->   "%add_ln57 = add i4 %i2_load, i4 1" [kernel.cpp:57]   --->   Operation 108 'add' 'add_ln57' <Predicate = (icmp_ln58)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [1/1] (1.02ns)   --->   "%select_ln57_1 = select i1 %icmp_ln58, i4 %add_ln57, i4 %i2_load" [kernel.cpp:57]   --->   Operation 109 'select' 'select_ln57_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 110 [1/2] (3.25ns)   --->   "%acc_outp_V_load = load i10 %acc_outp_V_addr" [kernel.cpp:65]   --->   Operation 110 'load' 'acc_outp_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 111 [1/2] (3.25ns)   --->   "%acc_outp_V_1_load = load i10 %acc_outp_V_1_addr" [kernel.cpp:65]   --->   Operation 111 'load' 'acc_outp_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 112 [1/2] (3.25ns)   --->   "%acc_outp_V_2_load = load i10 %acc_outp_V_2_addr" [kernel.cpp:65]   --->   Operation 112 'load' 'acc_outp_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 113 [1/2] (3.25ns)   --->   "%acc_outp_V_3_load = load i10 %acc_outp_V_3_addr" [kernel.cpp:65]   --->   Operation 113 'load' 'acc_outp_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 114 [1/2] (3.25ns)   --->   "%acc_outp_V_4_load = load i10 %acc_outp_V_4_addr" [kernel.cpp:65]   --->   Operation 114 'load' 'acc_outp_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 115 [1/2] (3.25ns)   --->   "%acc_outp_V_5_load = load i10 %acc_outp_V_5_addr" [kernel.cpp:65]   --->   Operation 115 'load' 'acc_outp_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 116 [1/2] (3.25ns)   --->   "%acc_outp_V_6_load = load i10 %acc_outp_V_6_addr" [kernel.cpp:65]   --->   Operation 116 'load' 'acc_outp_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 117 [1/2] (3.25ns)   --->   "%acc_outp_V_7_load = load i10 %acc_outp_V_7_addr" [kernel.cpp:65]   --->   Operation 117 'load' 'acc_outp_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 118 [1/2] (3.25ns)   --->   "%acc_outp_V_8_load = load i10 %acc_outp_V_8_addr" [kernel.cpp:65]   --->   Operation 118 'load' 'acc_outp_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 119 [1/2] (3.25ns)   --->   "%acc_outp_V_9_load = load i10 %acc_outp_V_9_addr" [kernel.cpp:65]   --->   Operation 119 'load' 'acc_outp_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 120 [1/2] (3.25ns)   --->   "%acc_outp_V_10_load = load i10 %acc_outp_V_10_addr" [kernel.cpp:65]   --->   Operation 120 'load' 'acc_outp_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 121 [1/2] (3.25ns)   --->   "%acc_outp_V_11_load = load i10 %acc_outp_V_11_addr" [kernel.cpp:65]   --->   Operation 121 'load' 'acc_outp_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_16 : Operation 122 [1/1] (2.78ns)   --->   "%tmp = mux i22 @_ssdm_op_Mux.ap_auto.12i22.i4, i22 %acc_outp_V_load, i22 %acc_outp_V_1_load, i22 %acc_outp_V_2_load, i22 %acc_outp_V_3_load, i22 %acc_outp_V_4_load, i22 %acc_outp_V_5_load, i22 %acc_outp_V_6_load, i22 %acc_outp_V_7_load, i22 %acc_outp_V_8_load, i22 %acc_outp_V_9_load, i22 %acc_outp_V_10_load, i22 %acc_outp_V_11_load, i4 %select_ln57_1" [kernel.cpp:65]   --->   Operation 122 'mux' 'tmp' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [1/14] (3.47ns)   --->   "%empty_437 = urem i10 %select_ln57, i10 12" [kernel.cpp:57]   --->   Operation 123 'urem' 'empty_437' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 4> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 124 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul = mul i21 %select_ln57_cast, i21 1366" [kernel.cpp:57]   --->   Operation 124 'mul' 'mul' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %mul, i32 14, i32 20" [kernel.cpp:61]   --->   Operation 125 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_282_cast = partselect i6 @_ssdm_op_PartSelect.i6.i21.i32.i32, i21 %mul, i32 14, i32 19" [kernel.cpp:61]   --->   Operation 126 'partselect' 'tmp_282_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %tmp_282_cast, i10 0" [kernel.cpp:61]   --->   Operation 127 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %tmp_29, i8 0" [kernel.cpp:61]   --->   Operation 128 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i15 %tmp_30" [kernel.cpp:61]   --->   Operation 129 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (2.07ns)   --->   "%sub_ln61 = sub i16 %tmp_s, i16 %zext_ln61" [kernel.cpp:61]   --->   Operation 130 'sub' 'sub_ln61' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.33>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%empty_438 = trunc i4 %empty_437" [kernel.cpp:57]   --->   Operation 131 'trunc' 'empty_438' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [2/2] (5.33ns)   --->   "%call_ln65 = call void @Linear_layer_qkv_Pipeline_l_k, i22 %tmp, i16 %sub_ln61, i4 %v324_0, i4 %v324_1, i4 %v324_2, i4 %v324_3, i4 %v324_4, i4 %v324_5, i4 %v324_6, i4 %v324_7, i4 %v324_8, i4 %v324_9, i4 %v324_10, i4 %v324_11, i8 %v9_0, i8 %v9_1, i8 %v9_2, i8 %v9_3, i8 %v9_4, i8 %v9_5, i8 %v9_6, i8 %v9_7, i8 %v9_8, i8 %v9_9, i8 %v9_10, i8 %v9_11, i4 %select_ln57_1, i4 %empty_438, i22 %v27_V_loc" [kernel.cpp:65]   --->   Operation 132 'call' 'call_ln65' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln65 = call void @Linear_layer_qkv_Pipeline_l_k, i22 %tmp, i16 %sub_ln61, i4 %v324_0, i4 %v324_1, i4 %v324_2, i4 %v324_3, i4 %v324_4, i4 %v324_5, i4 %v324_6, i4 %v324_7, i4 %v324_8, i4 %v324_9, i4 %v324_10, i4 %v324_11, i8 %v9_0, i8 %v9_1, i8 %v9_2, i8 %v9_3, i8 %v9_4, i8 %v9_5, i8 %v9_6, i8 %v9_7, i8 %v9_8, i8 %v9_9, i8 %v9_10, i8 %v9_11, i4 %select_ln57_1, i4 %empty_438, i22 %v27_V_loc" [kernel.cpp:65]   --->   Operation 133 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.31>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i2_l_j2_str"   --->   Operation 134 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 135 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [kernel.cpp:58]   --->   Operation 136 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%v27_V_loc_load = load i22 %v27_V_loc"   --->   Operation 137 'load' 'v27_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.95ns)   --->   "%switch_ln65 = switch i4 %select_ln57_1, void %arrayidx435.case.11, i4 0, void %arrayidx435.case.0, i4 1, void %arrayidx435.case.1, i4 2, void %arrayidx435.case.2, i4 3, void %arrayidx435.case.3, i4 4, void %arrayidx435.case.4, i4 5, void %arrayidx435.case.5, i4 6, void %arrayidx435.case.6, i4 7, void %arrayidx435.case.7, i4 8, void %arrayidx435.case.8, i4 9, void %arrayidx435.case.9, i4 10, void %arrayidx435.case.10" [kernel.cpp:65]   --->   Operation 138 'switch' 'switch_ln65' <Predicate = true> <Delay = 0.95>
ST_19 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_10_addr" [kernel.cpp:65]   --->   Operation 139 'store' 'store_ln65' <Predicate = (select_ln57_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 140 'br' 'br_ln65' <Predicate = (select_ln57_1 == 10)> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_9_addr" [kernel.cpp:65]   --->   Operation 141 'store' 'store_ln65' <Predicate = (select_ln57_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 142 'br' 'br_ln65' <Predicate = (select_ln57_1 == 9)> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_8_addr" [kernel.cpp:65]   --->   Operation 143 'store' 'store_ln65' <Predicate = (select_ln57_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 144 'br' 'br_ln65' <Predicate = (select_ln57_1 == 8)> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_7_addr" [kernel.cpp:65]   --->   Operation 145 'store' 'store_ln65' <Predicate = (select_ln57_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 146 'br' 'br_ln65' <Predicate = (select_ln57_1 == 7)> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_6_addr" [kernel.cpp:65]   --->   Operation 147 'store' 'store_ln65' <Predicate = (select_ln57_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 148 'br' 'br_ln65' <Predicate = (select_ln57_1 == 6)> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_5_addr" [kernel.cpp:65]   --->   Operation 149 'store' 'store_ln65' <Predicate = (select_ln57_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 150 'br' 'br_ln65' <Predicate = (select_ln57_1 == 5)> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_4_addr" [kernel.cpp:65]   --->   Operation 151 'store' 'store_ln65' <Predicate = (select_ln57_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 152 'br' 'br_ln65' <Predicate = (select_ln57_1 == 4)> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_3_addr" [kernel.cpp:65]   --->   Operation 153 'store' 'store_ln65' <Predicate = (select_ln57_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 154 'br' 'br_ln65' <Predicate = (select_ln57_1 == 3)> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_2_addr" [kernel.cpp:65]   --->   Operation 155 'store' 'store_ln65' <Predicate = (select_ln57_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 156 'br' 'br_ln65' <Predicate = (select_ln57_1 == 2)> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_1_addr" [kernel.cpp:65]   --->   Operation 157 'store' 'store_ln65' <Predicate = (select_ln57_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 158 'br' 'br_ln65' <Predicate = (select_ln57_1 == 1)> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_addr" [kernel.cpp:65]   --->   Operation 159 'store' 'store_ln65' <Predicate = (select_ln57_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 160 'br' 'br_ln65' <Predicate = (select_ln57_1 == 0)> <Delay = 0.00>
ST_19 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln65 = store i22 %v27_V_loc_load, i10 %acc_outp_V_11_addr" [kernel.cpp:65]   --->   Operation 161 'store' 'store_ln65' <Predicate = (select_ln57_1 == 15) | (select_ln57_1 == 14) | (select_ln57_1 == 13) | (select_ln57_1 == 12) | (select_ln57_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 768> <RAM>
ST_19 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx435.exit" [kernel.cpp:65]   --->   Operation 162 'br' 'br_ln65' <Predicate = (select_ln57_1 == 15) | (select_ln57_1 == 14) | (select_ln57_1 == 13) | (select_ln57_1 == 12) | (select_ln57_1 == 11)> <Delay = 0.00>
ST_19 : Operation 163 [1/1] (1.73ns)   --->   "%add_ln58 = add i10 %select_ln57, i10 1" [kernel.cpp:58]   --->   Operation 163 'add' 'add_ln58' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (1.58ns)   --->   "%store_ln58 = store i14 %add_ln57_1, i14 %indvar_flatten6" [kernel.cpp:58]   --->   Operation 164 'store' 'store_ln58' <Predicate = true> <Delay = 1.58>
ST_19 : Operation 165 [1/1] (1.58ns)   --->   "%store_ln58 = store i4 %select_ln57_1, i4 %i2" [kernel.cpp:58]   --->   Operation 165 'store' 'store_ln58' <Predicate = true> <Delay = 1.58>
ST_19 : Operation 166 [1/1] (1.58ns)   --->   "%store_ln58 = store i10 %add_ln58, i10 %j2" [kernel.cpp:58]   --->   Operation 166 'store' 'store_ln58' <Predicate = true> <Delay = 1.58>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln58 = br void %l_k" [kernel.cpp:58]   --->   Operation 167 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 0.00>
ST_20 : Operation 168 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3, i32 %v341, i22 %acc_outp_V, i22 %acc_outp_V_1, i22 %acc_outp_V_2, i22 %acc_outp_V_3, i22 %acc_outp_V_4, i22 %acc_outp_V_5, i22 %acc_outp_V_6, i22 %acc_outp_V_7, i22 %acc_outp_V_8, i22 %acc_outp_V_9, i22 %acc_outp_V_10, i22 %acc_outp_V_11, i8 %v13_0, i8 %v13_1, i8 %v13_2, i8 %v13_3, i8 %v13_4, i8 %v13_5, i8 %v13_6, i8 %v13_7, i8 %v13_8, i8 %v13_9, i8 %v13_10, i8 %v13_11"   --->   Operation 168 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [kernel.cpp:83]   --->   Operation 169 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v9_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v325]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v341]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v13_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v13_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v13_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v13_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v13_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v13_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v13_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v13_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v13_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v13_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v13_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v13_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j2                   (alloca           ) [ 011111111111111111110]
i2                   (alloca           ) [ 011111111111111111110]
indvar_flatten6      (alloca           ) [ 011111111111111111110]
v27_V_loc            (alloca           ) [ 001111111111111111110]
acc_outp_V           (alloca           ) [ 001111111111111111111]
acc_outp_V_1         (alloca           ) [ 001111111111111111111]
acc_outp_V_2         (alloca           ) [ 001111111111111111111]
acc_outp_V_3         (alloca           ) [ 001111111111111111111]
acc_outp_V_4         (alloca           ) [ 001111111111111111111]
acc_outp_V_5         (alloca           ) [ 001111111111111111111]
acc_outp_V_6         (alloca           ) [ 001111111111111111111]
acc_outp_V_7         (alloca           ) [ 001111111111111111111]
acc_outp_V_8         (alloca           ) [ 001111111111111111111]
acc_outp_V_9         (alloca           ) [ 001111111111111111111]
acc_outp_V_10        (alloca           ) [ 001111111111111111111]
acc_outp_V_11        (alloca           ) [ 001111111111111111111]
store_ln57           (store            ) [ 000000000000000000000]
store_ln57           (store            ) [ 000000000000000000000]
store_ln57           (store            ) [ 000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000000000]
call_ln0             (call             ) [ 000000000000000000000]
br_ln57              (br               ) [ 000000000000000000000]
indvar_flatten6_load (load             ) [ 000000000000000000000]
icmp_ln57            (icmp             ) [ 000111111111111111110]
add_ln57_1           (add              ) [ 000011111111111111110]
br_ln57              (br               ) [ 000000000000000000000]
j2_load              (load             ) [ 000000000000000000000]
icmp_ln58            (icmp             ) [ 000011111111111110000]
select_ln57          (select           ) [ 000011111111111111110]
select_ln57_cast     (zext             ) [ 000000000000001110000]
zext_ln58            (zext             ) [ 000000000000000000000]
acc_outp_V_addr      (getelementptr    ) [ 000000000000000011110]
acc_outp_V_1_addr    (getelementptr    ) [ 000000000000000011110]
acc_outp_V_2_addr    (getelementptr    ) [ 000000000000000011110]
acc_outp_V_3_addr    (getelementptr    ) [ 000000000000000011110]
acc_outp_V_4_addr    (getelementptr    ) [ 000000000000000011110]
acc_outp_V_5_addr    (getelementptr    ) [ 000000000000000011110]
acc_outp_V_6_addr    (getelementptr    ) [ 000000000000000011110]
acc_outp_V_7_addr    (getelementptr    ) [ 000000000000000011110]
acc_outp_V_8_addr    (getelementptr    ) [ 000000000000000011110]
acc_outp_V_9_addr    (getelementptr    ) [ 000000000000000011110]
acc_outp_V_10_addr   (getelementptr    ) [ 000000000000000011110]
acc_outp_V_11_addr   (getelementptr    ) [ 000000000000000011110]
i2_load              (load             ) [ 000000000000000000000]
add_ln57             (add              ) [ 000000000000000000000]
select_ln57_1        (select           ) [ 000000000000000001110]
acc_outp_V_load      (load             ) [ 000000000000000000000]
acc_outp_V_1_load    (load             ) [ 000000000000000000000]
acc_outp_V_2_load    (load             ) [ 000000000000000000000]
acc_outp_V_3_load    (load             ) [ 000000000000000000000]
acc_outp_V_4_load    (load             ) [ 000000000000000000000]
acc_outp_V_5_load    (load             ) [ 000000000000000000000]
acc_outp_V_6_load    (load             ) [ 000000000000000000000]
acc_outp_V_7_load    (load             ) [ 000000000000000000000]
acc_outp_V_8_load    (load             ) [ 000000000000000000000]
acc_outp_V_9_load    (load             ) [ 000000000000000000000]
acc_outp_V_10_load   (load             ) [ 000000000000000000000]
acc_outp_V_11_load   (load             ) [ 000000000000000000000]
tmp                  (mux              ) [ 000000000000000001100]
empty_437            (urem             ) [ 000000000000000001000]
mul                  (mul              ) [ 000000000000000000000]
tmp_29               (partselect       ) [ 000000000000000000000]
tmp_282_cast         (partselect       ) [ 000000000000000000000]
tmp_s                (bitconcatenate   ) [ 000000000000000000000]
tmp_30               (bitconcatenate   ) [ 000000000000000000000]
zext_ln61            (zext             ) [ 000000000000000000000]
sub_ln61             (sub              ) [ 000000000000000001100]
empty_438            (trunc            ) [ 000000000000000000100]
call_ln65            (call             ) [ 000000000000000000000]
specloopname_ln0     (specloopname     ) [ 000000000000000000000]
empty                (speclooptripcount) [ 000000000000000000000]
specloopname_ln58    (specloopname     ) [ 000000000000000000000]
v27_V_loc_load       (load             ) [ 000000000000000000000]
switch_ln65          (switch           ) [ 000000000000000000000]
store_ln65           (store            ) [ 000000000000000000000]
br_ln65              (br               ) [ 000000000000000000000]
store_ln65           (store            ) [ 000000000000000000000]
br_ln65              (br               ) [ 000000000000000000000]
store_ln65           (store            ) [ 000000000000000000000]
br_ln65              (br               ) [ 000000000000000000000]
store_ln65           (store            ) [ 000000000000000000000]
br_ln65              (br               ) [ 000000000000000000000]
store_ln65           (store            ) [ 000000000000000000000]
br_ln65              (br               ) [ 000000000000000000000]
store_ln65           (store            ) [ 000000000000000000000]
br_ln65              (br               ) [ 000000000000000000000]
store_ln65           (store            ) [ 000000000000000000000]
br_ln65              (br               ) [ 000000000000000000000]
store_ln65           (store            ) [ 000000000000000000000]
br_ln65              (br               ) [ 000000000000000000000]
store_ln65           (store            ) [ 000000000000000000000]
br_ln65              (br               ) [ 000000000000000000000]
store_ln65           (store            ) [ 000000000000000000000]
br_ln65              (br               ) [ 000000000000000000000]
store_ln65           (store            ) [ 000000000000000000000]
br_ln65              (br               ) [ 000000000000000000000]
store_ln65           (store            ) [ 000000000000000000000]
br_ln65              (br               ) [ 000000000000000000000]
add_ln58             (add              ) [ 000000000000000000000]
store_ln58           (store            ) [ 000000000000000000000]
store_ln58           (store            ) [ 000000000000000000000]
store_ln58           (store            ) [ 000000000000000000000]
br_ln58              (br               ) [ 000000000000000000000]
call_ln0             (call             ) [ 000000000000000000000]
ret_ln83             (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v9_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v9_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v9_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v9_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v9_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v9_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v9_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v9_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v9_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v9_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v9_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v9_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v324_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v324_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v324_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v324_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v324_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v324_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="v324_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="v324_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="v324_8">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="v324_9">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="v324_10">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="v324_11">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="v325">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v325"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="v341">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v341"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="v13_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="v13_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="v13_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="v13_3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="v13_4">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="v13_5">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="v13_6">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="v13_7">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="v13_8">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="v13_9">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="v13_10">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="v13_11">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_bias_i1_l_j1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.12i22.i4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i6.i10"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_k"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_gemm_i2_l_j2_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="j2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten6_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="v27_V_loc_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="22" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v27_V_loc/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="acc_outp_V_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="acc_outp_V_1_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="acc_outp_V_2_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="acc_outp_V_3_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_3/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="acc_outp_V_4_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="acc_outp_V_5_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_5/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="acc_outp_V_6_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_6/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="acc_outp_V_7_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_7/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="acc_outp_V_8_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_8/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="acc_outp_V_9_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_9/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="acc_outp_V_10_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_10/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="acc_outp_V_11_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_11/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="acc_outp_V_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp_V_addr/15 "/>
</bind>
</comp>

<comp id="234" class="1004" name="acc_outp_V_1_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="10" slack="0"/>
<pin id="238" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp_V_1_addr/15 "/>
</bind>
</comp>

<comp id="240" class="1004" name="acc_outp_V_2_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="10" slack="0"/>
<pin id="244" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp_V_2_addr/15 "/>
</bind>
</comp>

<comp id="246" class="1004" name="acc_outp_V_3_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="10" slack="0"/>
<pin id="250" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp_V_3_addr/15 "/>
</bind>
</comp>

<comp id="252" class="1004" name="acc_outp_V_4_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="10" slack="0"/>
<pin id="256" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp_V_4_addr/15 "/>
</bind>
</comp>

<comp id="258" class="1004" name="acc_outp_V_5_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="10" slack="0"/>
<pin id="262" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp_V_5_addr/15 "/>
</bind>
</comp>

<comp id="264" class="1004" name="acc_outp_V_6_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp_V_6_addr/15 "/>
</bind>
</comp>

<comp id="270" class="1004" name="acc_outp_V_7_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="10" slack="0"/>
<pin id="274" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp_V_7_addr/15 "/>
</bind>
</comp>

<comp id="276" class="1004" name="acc_outp_V_8_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="10" slack="0"/>
<pin id="280" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp_V_8_addr/15 "/>
</bind>
</comp>

<comp id="282" class="1004" name="acc_outp_V_9_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="10" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp_V_9_addr/15 "/>
</bind>
</comp>

<comp id="288" class="1004" name="acc_outp_V_10_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="10" slack="0"/>
<pin id="292" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp_V_10_addr/15 "/>
</bind>
</comp>

<comp id="294" class="1004" name="acc_outp_V_11_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="22" slack="2147483647"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="10" slack="0"/>
<pin id="298" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp_V_11_addr/15 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="22" slack="0"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_outp_V_load/15 store_ln65/19 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="22" slack="0"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_outp_V_1_load/15 store_ln65/19 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="0"/>
<pin id="314" dir="0" index="1" bw="22" slack="0"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_outp_V_2_load/15 store_ln65/19 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="0" index="1" bw="22" slack="0"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_outp_V_3_load/15 store_ln65/19 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="22" slack="0"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_outp_V_4_load/15 store_ln65/19 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="22" slack="0"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_outp_V_5_load/15 store_ln65/19 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="22" slack="0"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_outp_V_6_load/15 store_ln65/19 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="0" index="1" bw="22" slack="0"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_outp_V_7_load/15 store_ln65/19 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="0" index="1" bw="22" slack="0"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_outp_V_8_load/15 store_ln65/19 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="0"/>
<pin id="356" dir="0" index="1" bw="22" slack="0"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_outp_V_9_load/15 store_ln65/19 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="0"/>
<pin id="362" dir="0" index="1" bw="22" slack="0"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_outp_V_10_load/15 store_ln65/19 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="0" index="1" bw="22" slack="0"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="acc_outp_V_11_load/15 store_ln65/19 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="0" slack="0"/>
<pin id="374" dir="0" index="1" bw="12" slack="0"/>
<pin id="375" dir="0" index="2" bw="22" slack="0"/>
<pin id="376" dir="0" index="3" bw="22" slack="0"/>
<pin id="377" dir="0" index="4" bw="22" slack="0"/>
<pin id="378" dir="0" index="5" bw="22" slack="0"/>
<pin id="379" dir="0" index="6" bw="22" slack="0"/>
<pin id="380" dir="0" index="7" bw="22" slack="0"/>
<pin id="381" dir="0" index="8" bw="22" slack="0"/>
<pin id="382" dir="0" index="9" bw="22" slack="0"/>
<pin id="383" dir="0" index="10" bw="22" slack="0"/>
<pin id="384" dir="0" index="11" bw="22" slack="0"/>
<pin id="385" dir="0" index="12" bw="22" slack="0"/>
<pin id="386" dir="0" index="13" bw="22" slack="0"/>
<pin id="387" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="0" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="406" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="407" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="408" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="409" dir="0" index="6" bw="22" slack="2147483647"/>
<pin id="410" dir="0" index="7" bw="22" slack="2147483647"/>
<pin id="411" dir="0" index="8" bw="22" slack="2147483647"/>
<pin id="412" dir="0" index="9" bw="22" slack="2147483647"/>
<pin id="413" dir="0" index="10" bw="22" slack="2147483647"/>
<pin id="414" dir="0" index="11" bw="22" slack="2147483647"/>
<pin id="415" dir="0" index="12" bw="22" slack="2147483647"/>
<pin id="416" dir="0" index="13" bw="22" slack="2147483647"/>
<pin id="417" dir="0" index="14" bw="8" slack="0"/>
<pin id="418" dir="0" index="15" bw="8" slack="0"/>
<pin id="419" dir="0" index="16" bw="8" slack="0"/>
<pin id="420" dir="0" index="17" bw="8" slack="0"/>
<pin id="421" dir="0" index="18" bw="8" slack="0"/>
<pin id="422" dir="0" index="19" bw="8" slack="0"/>
<pin id="423" dir="0" index="20" bw="8" slack="0"/>
<pin id="424" dir="0" index="21" bw="8" slack="0"/>
<pin id="425" dir="0" index="22" bw="8" slack="0"/>
<pin id="426" dir="0" index="23" bw="8" slack="0"/>
<pin id="427" dir="0" index="24" bw="8" slack="0"/>
<pin id="428" dir="0" index="25" bw="8" slack="0"/>
<pin id="429" dir="1" index="26" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_k_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="0" slack="0"/>
<pin id="446" dir="0" index="1" bw="22" slack="1"/>
<pin id="447" dir="0" index="2" bw="16" slack="1"/>
<pin id="448" dir="0" index="3" bw="4" slack="0"/>
<pin id="449" dir="0" index="4" bw="4" slack="0"/>
<pin id="450" dir="0" index="5" bw="4" slack="0"/>
<pin id="451" dir="0" index="6" bw="4" slack="0"/>
<pin id="452" dir="0" index="7" bw="4" slack="0"/>
<pin id="453" dir="0" index="8" bw="4" slack="0"/>
<pin id="454" dir="0" index="9" bw="4" slack="0"/>
<pin id="455" dir="0" index="10" bw="4" slack="0"/>
<pin id="456" dir="0" index="11" bw="4" slack="0"/>
<pin id="457" dir="0" index="12" bw="4" slack="0"/>
<pin id="458" dir="0" index="13" bw="4" slack="0"/>
<pin id="459" dir="0" index="14" bw="4" slack="0"/>
<pin id="460" dir="0" index="15" bw="8" slack="0"/>
<pin id="461" dir="0" index="16" bw="8" slack="0"/>
<pin id="462" dir="0" index="17" bw="8" slack="0"/>
<pin id="463" dir="0" index="18" bw="8" slack="0"/>
<pin id="464" dir="0" index="19" bw="8" slack="0"/>
<pin id="465" dir="0" index="20" bw="8" slack="0"/>
<pin id="466" dir="0" index="21" bw="8" slack="0"/>
<pin id="467" dir="0" index="22" bw="8" slack="0"/>
<pin id="468" dir="0" index="23" bw="8" slack="0"/>
<pin id="469" dir="0" index="24" bw="8" slack="0"/>
<pin id="470" dir="0" index="25" bw="8" slack="0"/>
<pin id="471" dir="0" index="26" bw="8" slack="0"/>
<pin id="472" dir="0" index="27" bw="4" slack="1"/>
<pin id="473" dir="0" index="28" bw="4" slack="0"/>
<pin id="474" dir="0" index="29" bw="22" slack="16"/>
<pin id="475" dir="1" index="30" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/17 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln57_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="14" slack="0"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln57_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="4" slack="0"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln57_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="10" slack="0"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="indvar_flatten6_load_load_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="14" slack="2"/>
<pin id="518" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln57_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="14" slack="0"/>
<pin id="521" dir="0" index="1" bw="14" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln57_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="14" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="14" slack="16"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="j2_load_load_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="10" slack="2"/>
<pin id="533" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j2_load/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="icmp_ln58_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="10" slack="0"/>
<pin id="536" dir="0" index="1" bw="10" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln57_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="10" slack="0"/>
<pin id="543" dir="0" index="2" bw="10" slack="0"/>
<pin id="544" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="10" slack="0"/>
<pin id="550" dir="0" index="1" bw="5" slack="0"/>
<pin id="551" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="empty_437/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln57_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="10"/>
<pin id="556" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln57_cast/13 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln58_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="12"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/15 "/>
</bind>
</comp>

<comp id="572" class="1004" name="i2_load_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="15"/>
<pin id="574" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/16 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln57_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/16 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln57_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="13"/>
<pin id="583" dir="0" index="1" bw="4" slack="0"/>
<pin id="584" dir="0" index="2" bw="4" slack="0"/>
<pin id="585" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_1/16 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="22" slack="0"/>
<pin id="590" dir="0" index="1" bw="22" slack="0"/>
<pin id="591" dir="0" index="2" bw="22" slack="0"/>
<pin id="592" dir="0" index="3" bw="22" slack="0"/>
<pin id="593" dir="0" index="4" bw="22" slack="0"/>
<pin id="594" dir="0" index="5" bw="22" slack="0"/>
<pin id="595" dir="0" index="6" bw="22" slack="0"/>
<pin id="596" dir="0" index="7" bw="22" slack="0"/>
<pin id="597" dir="0" index="8" bw="22" slack="0"/>
<pin id="598" dir="0" index="9" bw="22" slack="0"/>
<pin id="599" dir="0" index="10" bw="22" slack="0"/>
<pin id="600" dir="0" index="11" bw="22" slack="0"/>
<pin id="601" dir="0" index="12" bw="22" slack="0"/>
<pin id="602" dir="0" index="13" bw="4" slack="0"/>
<pin id="603" dir="1" index="14" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_29_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="0"/>
<pin id="620" dir="0" index="1" bw="21" slack="0"/>
<pin id="621" dir="0" index="2" bw="5" slack="0"/>
<pin id="622" dir="0" index="3" bw="6" slack="0"/>
<pin id="623" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/16 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_282_cast_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="6" slack="0"/>
<pin id="629" dir="0" index="1" bw="21" slack="0"/>
<pin id="630" dir="0" index="2" bw="5" slack="0"/>
<pin id="631" dir="0" index="3" bw="6" slack="0"/>
<pin id="632" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_282_cast/16 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_s_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="0"/>
<pin id="638" dir="0" index="1" bw="6" slack="0"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/16 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_30_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="15" slack="0"/>
<pin id="646" dir="0" index="1" bw="7" slack="0"/>
<pin id="647" dir="0" index="2" bw="1" slack="0"/>
<pin id="648" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/16 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln61_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="15" slack="0"/>
<pin id="654" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/16 "/>
</bind>
</comp>

<comp id="656" class="1004" name="sub_ln61_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="0"/>
<pin id="658" dir="0" index="1" bw="15" slack="0"/>
<pin id="659" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/16 "/>
</bind>
</comp>

<comp id="662" class="1004" name="empty_438_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="1"/>
<pin id="664" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_438/17 "/>
</bind>
</comp>

<comp id="666" class="1004" name="v27_V_loc_load_load_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="22" slack="18"/>
<pin id="668" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v27_V_loc_load/19 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln58_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="10" slack="16"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/19 "/>
</bind>
</comp>

<comp id="686" class="1004" name="store_ln58_store_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="14" slack="16"/>
<pin id="688" dir="0" index="1" bw="14" slack="18"/>
<pin id="689" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/19 "/>
</bind>
</comp>

<comp id="690" class="1004" name="store_ln58_store_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="4" slack="3"/>
<pin id="692" dir="0" index="1" bw="4" slack="18"/>
<pin id="693" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/19 "/>
</bind>
</comp>

<comp id="694" class="1004" name="store_ln58_store_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="10" slack="0"/>
<pin id="696" dir="0" index="1" bw="10" slack="18"/>
<pin id="697" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/19 "/>
</bind>
</comp>

<comp id="699" class="1007" name="grp_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="0"/>
<pin id="701" dir="0" index="1" bw="11" slack="0"/>
<pin id="702" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/13 "/>
</bind>
</comp>

<comp id="707" class="1005" name="j2_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="10" slack="0"/>
<pin id="709" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j2 "/>
</bind>
</comp>

<comp id="714" class="1005" name="i2_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="0"/>
<pin id="716" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="721" class="1005" name="indvar_flatten6_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="14" slack="0"/>
<pin id="723" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="728" class="1005" name="v27_V_loc_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="22" slack="16"/>
<pin id="730" dir="1" index="1" bw="22" slack="16"/>
</pin_list>
<bind>
<opset="v27_V_loc "/>
</bind>
</comp>

<comp id="737" class="1005" name="add_ln57_1_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="14" slack="16"/>
<pin id="739" dir="1" index="1" bw="14" slack="16"/>
</pin_list>
<bind>
<opset="add_ln57_1 "/>
</bind>
</comp>

<comp id="742" class="1005" name="icmp_ln58_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="13"/>
<pin id="744" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="icmp_ln58 "/>
</bind>
</comp>

<comp id="747" class="1005" name="select_ln57_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="10" slack="1"/>
<pin id="749" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln57 "/>
</bind>
</comp>

<comp id="755" class="1005" name="select_ln57_cast_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="21" slack="1"/>
<pin id="757" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="select_ln57_cast "/>
</bind>
</comp>

<comp id="760" class="1005" name="acc_outp_V_addr_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="10" slack="1"/>
<pin id="762" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp_V_addr "/>
</bind>
</comp>

<comp id="765" class="1005" name="acc_outp_V_1_addr_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="10" slack="1"/>
<pin id="767" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp_V_1_addr "/>
</bind>
</comp>

<comp id="770" class="1005" name="acc_outp_V_2_addr_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="10" slack="1"/>
<pin id="772" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp_V_2_addr "/>
</bind>
</comp>

<comp id="775" class="1005" name="acc_outp_V_3_addr_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="1"/>
<pin id="777" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp_V_3_addr "/>
</bind>
</comp>

<comp id="780" class="1005" name="acc_outp_V_4_addr_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="10" slack="1"/>
<pin id="782" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp_V_4_addr "/>
</bind>
</comp>

<comp id="785" class="1005" name="acc_outp_V_5_addr_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="10" slack="1"/>
<pin id="787" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp_V_5_addr "/>
</bind>
</comp>

<comp id="790" class="1005" name="acc_outp_V_6_addr_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="1"/>
<pin id="792" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp_V_6_addr "/>
</bind>
</comp>

<comp id="795" class="1005" name="acc_outp_V_7_addr_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="10" slack="1"/>
<pin id="797" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp_V_7_addr "/>
</bind>
</comp>

<comp id="800" class="1005" name="acc_outp_V_8_addr_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="10" slack="1"/>
<pin id="802" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp_V_8_addr "/>
</bind>
</comp>

<comp id="805" class="1005" name="acc_outp_V_9_addr_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="10" slack="1"/>
<pin id="807" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp_V_9_addr "/>
</bind>
</comp>

<comp id="810" class="1005" name="acc_outp_V_10_addr_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="10" slack="1"/>
<pin id="812" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp_V_10_addr "/>
</bind>
</comp>

<comp id="815" class="1005" name="acc_outp_V_11_addr_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="10" slack="1"/>
<pin id="817" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="acc_outp_V_11_addr "/>
</bind>
</comp>

<comp id="820" class="1005" name="select_ln57_1_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="1"/>
<pin id="822" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln57_1 "/>
</bind>
</comp>

<comp id="826" class="1005" name="tmp_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="22" slack="1"/>
<pin id="828" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="831" class="1005" name="empty_437_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="4" slack="1"/>
<pin id="833" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_437 "/>
</bind>
</comp>

<comp id="836" class="1005" name="sub_ln61_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="1"/>
<pin id="838" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln61 "/>
</bind>
</comp>

<comp id="841" class="1005" name="empty_438_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="4" slack="1"/>
<pin id="843" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_438 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="76" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="76" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="76" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="78" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="78" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="78" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="78" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="78" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="78" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="78" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="78" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="78" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="78" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="78" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="78" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="78" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="110" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="110" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="110" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="110" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="110" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="110" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="110" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="110" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="110" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="110" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="110" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="110" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="228" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="234" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="240" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="246" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="252" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="258" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="264" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="270" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="276" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="282" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="288" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="294" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="388"><net_src comp="80" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="389"><net_src comp="48" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="390"><net_src comp="180" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="391"><net_src comp="184" pin="1"/><net_sink comp="372" pin=3"/></net>

<net id="392"><net_src comp="188" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="393"><net_src comp="192" pin="1"/><net_sink comp="372" pin=5"/></net>

<net id="394"><net_src comp="196" pin="1"/><net_sink comp="372" pin=6"/></net>

<net id="395"><net_src comp="200" pin="1"/><net_sink comp="372" pin=7"/></net>

<net id="396"><net_src comp="204" pin="1"/><net_sink comp="372" pin=8"/></net>

<net id="397"><net_src comp="208" pin="1"/><net_sink comp="372" pin=9"/></net>

<net id="398"><net_src comp="212" pin="1"/><net_sink comp="372" pin=10"/></net>

<net id="399"><net_src comp="216" pin="1"/><net_sink comp="372" pin=11"/></net>

<net id="400"><net_src comp="220" pin="1"/><net_sink comp="372" pin=12"/></net>

<net id="401"><net_src comp="224" pin="1"/><net_sink comp="372" pin=13"/></net>

<net id="430"><net_src comp="106" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="431"><net_src comp="50" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="432"><net_src comp="52" pin="0"/><net_sink comp="402" pin=14"/></net>

<net id="433"><net_src comp="54" pin="0"/><net_sink comp="402" pin=15"/></net>

<net id="434"><net_src comp="56" pin="0"/><net_sink comp="402" pin=16"/></net>

<net id="435"><net_src comp="58" pin="0"/><net_sink comp="402" pin=17"/></net>

<net id="436"><net_src comp="60" pin="0"/><net_sink comp="402" pin=18"/></net>

<net id="437"><net_src comp="62" pin="0"/><net_sink comp="402" pin=19"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="402" pin=20"/></net>

<net id="439"><net_src comp="66" pin="0"/><net_sink comp="402" pin=21"/></net>

<net id="440"><net_src comp="68" pin="0"/><net_sink comp="402" pin=22"/></net>

<net id="441"><net_src comp="70" pin="0"/><net_sink comp="402" pin=23"/></net>

<net id="442"><net_src comp="72" pin="0"/><net_sink comp="402" pin=24"/></net>

<net id="443"><net_src comp="74" pin="0"/><net_sink comp="402" pin=25"/></net>

<net id="476"><net_src comp="132" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="477"><net_src comp="24" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="478"><net_src comp="26" pin="0"/><net_sink comp="444" pin=4"/></net>

<net id="479"><net_src comp="28" pin="0"/><net_sink comp="444" pin=5"/></net>

<net id="480"><net_src comp="30" pin="0"/><net_sink comp="444" pin=6"/></net>

<net id="481"><net_src comp="32" pin="0"/><net_sink comp="444" pin=7"/></net>

<net id="482"><net_src comp="34" pin="0"/><net_sink comp="444" pin=8"/></net>

<net id="483"><net_src comp="36" pin="0"/><net_sink comp="444" pin=9"/></net>

<net id="484"><net_src comp="38" pin="0"/><net_sink comp="444" pin=10"/></net>

<net id="485"><net_src comp="40" pin="0"/><net_sink comp="444" pin=11"/></net>

<net id="486"><net_src comp="42" pin="0"/><net_sink comp="444" pin=12"/></net>

<net id="487"><net_src comp="44" pin="0"/><net_sink comp="444" pin=13"/></net>

<net id="488"><net_src comp="46" pin="0"/><net_sink comp="444" pin=14"/></net>

<net id="489"><net_src comp="0" pin="0"/><net_sink comp="444" pin=15"/></net>

<net id="490"><net_src comp="2" pin="0"/><net_sink comp="444" pin=16"/></net>

<net id="491"><net_src comp="4" pin="0"/><net_sink comp="444" pin=17"/></net>

<net id="492"><net_src comp="6" pin="0"/><net_sink comp="444" pin=18"/></net>

<net id="493"><net_src comp="8" pin="0"/><net_sink comp="444" pin=19"/></net>

<net id="494"><net_src comp="10" pin="0"/><net_sink comp="444" pin=20"/></net>

<net id="495"><net_src comp="12" pin="0"/><net_sink comp="444" pin=21"/></net>

<net id="496"><net_src comp="14" pin="0"/><net_sink comp="444" pin=22"/></net>

<net id="497"><net_src comp="16" pin="0"/><net_sink comp="444" pin=23"/></net>

<net id="498"><net_src comp="18" pin="0"/><net_sink comp="444" pin=24"/></net>

<net id="499"><net_src comp="20" pin="0"/><net_sink comp="444" pin=25"/></net>

<net id="500"><net_src comp="22" pin="0"/><net_sink comp="444" pin=26"/></net>

<net id="505"><net_src comp="82" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="84" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="86" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="523"><net_src comp="516" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="98" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="516" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="100" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="538"><net_src comp="531" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="102" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="86" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="531" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="540" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="104" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="560"><net_src comp="557" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="564"><net_src comp="557" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="566"><net_src comp="557" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="567"><net_src comp="557" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="568"><net_src comp="557" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="569"><net_src comp="557" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="570"><net_src comp="557" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="571"><net_src comp="557" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="579"><net_src comp="572" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="112" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="587"><net_src comp="572" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="604"><net_src comp="114" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="605"><net_src comp="300" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="606"><net_src comp="306" pin="3"/><net_sink comp="588" pin=2"/></net>

<net id="607"><net_src comp="312" pin="3"/><net_sink comp="588" pin=3"/></net>

<net id="608"><net_src comp="318" pin="3"/><net_sink comp="588" pin=4"/></net>

<net id="609"><net_src comp="324" pin="3"/><net_sink comp="588" pin=5"/></net>

<net id="610"><net_src comp="330" pin="3"/><net_sink comp="588" pin=6"/></net>

<net id="611"><net_src comp="336" pin="3"/><net_sink comp="588" pin=7"/></net>

<net id="612"><net_src comp="342" pin="3"/><net_sink comp="588" pin=8"/></net>

<net id="613"><net_src comp="348" pin="3"/><net_sink comp="588" pin=9"/></net>

<net id="614"><net_src comp="354" pin="3"/><net_sink comp="588" pin=10"/></net>

<net id="615"><net_src comp="360" pin="3"/><net_sink comp="588" pin=11"/></net>

<net id="616"><net_src comp="366" pin="3"/><net_sink comp="588" pin=12"/></net>

<net id="617"><net_src comp="581" pin="3"/><net_sink comp="588" pin=13"/></net>

<net id="624"><net_src comp="116" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="118" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="626"><net_src comp="120" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="633"><net_src comp="122" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="118" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="635"><net_src comp="124" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="641"><net_src comp="126" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="627" pin="4"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="86" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="649"><net_src comp="128" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="618" pin="4"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="130" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="644" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="636" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="662" pin="1"/><net_sink comp="444" pin=28"/></net>

<net id="669"><net_src comp="666" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="673"><net_src comp="666" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="674"><net_src comp="666" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="675"><net_src comp="666" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="676"><net_src comp="666" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="677"><net_src comp="666" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="678"><net_src comp="666" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="679"><net_src comp="666" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="680"><net_src comp="666" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="685"><net_src comp="162" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="698"><net_src comp="681" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="554" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="108" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="705"><net_src comp="699" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="706"><net_src comp="699" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="710"><net_src comp="164" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="717"><net_src comp="168" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="724"><net_src comp="172" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="727"><net_src comp="721" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="731"><net_src comp="176" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="444" pin=29"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="740"><net_src comp="525" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="745"><net_src comp="534" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="750"><net_src comp="540" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="753"><net_src comp="747" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="754"><net_src comp="747" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="758"><net_src comp="554" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="763"><net_src comp="228" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="768"><net_src comp="234" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="773"><net_src comp="240" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="778"><net_src comp="246" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="783"><net_src comp="252" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="788"><net_src comp="258" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="793"><net_src comp="264" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="798"><net_src comp="270" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="803"><net_src comp="276" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="808"><net_src comp="282" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="813"><net_src comp="288" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="818"><net_src comp="294" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="823"><net_src comp="581" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="444" pin=27"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="829"><net_src comp="588" pin="14"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="834"><net_src comp="548" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="839"><net_src comp="656" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="844"><net_src comp="662" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="444" pin=28"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v324_0 | {}
	Port: v324_1 | {}
	Port: v324_2 | {}
	Port: v324_3 | {}
	Port: v324_4 | {}
	Port: v324_5 | {}
	Port: v324_6 | {}
	Port: v324_7 | {}
	Port: v324_8 | {}
	Port: v324_9 | {}
	Port: v324_10 | {}
	Port: v324_11 | {}
	Port: v325 | {}
	Port: v341 | {}
	Port: v13_0 | {3 20 }
	Port: v13_1 | {3 20 }
	Port: v13_2 | {3 20 }
	Port: v13_3 | {3 20 }
	Port: v13_4 | {3 20 }
	Port: v13_5 | {3 20 }
	Port: v13_6 | {3 20 }
	Port: v13_7 | {3 20 }
	Port: v13_8 | {3 20 }
	Port: v13_9 | {3 20 }
	Port: v13_10 | {3 20 }
	Port: v13_11 | {3 20 }
 - Input state : 
	Port: Linear_layer_qkv : v9_0 | {17 18 }
	Port: Linear_layer_qkv : v9_1 | {17 18 }
	Port: Linear_layer_qkv : v9_2 | {17 18 }
	Port: Linear_layer_qkv : v9_3 | {17 18 }
	Port: Linear_layer_qkv : v9_4 | {17 18 }
	Port: Linear_layer_qkv : v9_5 | {17 18 }
	Port: Linear_layer_qkv : v9_6 | {17 18 }
	Port: Linear_layer_qkv : v9_7 | {17 18 }
	Port: Linear_layer_qkv : v9_8 | {17 18 }
	Port: Linear_layer_qkv : v9_9 | {17 18 }
	Port: Linear_layer_qkv : v9_10 | {17 18 }
	Port: Linear_layer_qkv : v9_11 | {17 18 }
	Port: Linear_layer_qkv : v324_0 | {17 18 }
	Port: Linear_layer_qkv : v324_1 | {17 18 }
	Port: Linear_layer_qkv : v324_2 | {17 18 }
	Port: Linear_layer_qkv : v324_3 | {17 18 }
	Port: Linear_layer_qkv : v324_4 | {17 18 }
	Port: Linear_layer_qkv : v324_5 | {17 18 }
	Port: Linear_layer_qkv : v324_6 | {17 18 }
	Port: Linear_layer_qkv : v324_7 | {17 18 }
	Port: Linear_layer_qkv : v324_8 | {17 18 }
	Port: Linear_layer_qkv : v324_9 | {17 18 }
	Port: Linear_layer_qkv : v324_10 | {17 18 }
	Port: Linear_layer_qkv : v324_11 | {17 18 }
	Port: Linear_layer_qkv : v325 | {1 2 }
	Port: Linear_layer_qkv : v341 | {3 20 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln57 : 1
		store_ln57 : 1
		store_ln57 : 1
	State 2
	State 3
		icmp_ln57 : 1
		add_ln57_1 : 1
		br_ln57 : 2
		icmp_ln58 : 1
		select_ln57 : 2
		empty_437 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		mul : 1
	State 14
	State 15
		acc_outp_V_addr : 1
		acc_outp_V_1_addr : 1
		acc_outp_V_2_addr : 1
		acc_outp_V_3_addr : 1
		acc_outp_V_4_addr : 1
		acc_outp_V_5_addr : 1
		acc_outp_V_6_addr : 1
		acc_outp_V_7_addr : 1
		acc_outp_V_8_addr : 1
		acc_outp_V_9_addr : 1
		acc_outp_V_10_addr : 1
		acc_outp_V_11_addr : 1
		acc_outp_V_load : 2
		acc_outp_V_1_load : 2
		acc_outp_V_2_load : 2
		acc_outp_V_3_load : 2
		acc_outp_V_4_load : 2
		acc_outp_V_5_load : 2
		acc_outp_V_6_load : 2
		acc_outp_V_7_load : 2
		acc_outp_V_8_load : 2
		acc_outp_V_9_load : 2
		acc_outp_V_10_load : 2
		acc_outp_V_11_load : 2
	State 16
		add_ln57 : 1
		select_ln57_1 : 2
		tmp : 3
		tmp_29 : 1
		tmp_282_cast : 1
		tmp_s : 2
		tmp_30 : 2
		zext_ln61 : 3
		sub_ln61 : 4
	State 17
		call_ln65 : 1
	State 18
	State 19
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln58 : 1
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |    grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_372    |    0    |  1.588  |   106   |    89   |
|   call   | grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_402 |    3    |  23.82  |   589   |   871   |
|          |          grp_Linear_layer_qkv_Pipeline_l_k_fu_444         |    1    | 41.4073 |   399   |   416   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   urem   |                         grp_fu_548                        |    0    |    0    |   130   |    63   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|    mux   |                         tmp_fu_588                        |    0    |    0    |    0    |    65   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                     add_ln57_1_fu_525                     |    0    |    0    |    0    |    17   |
|    add   |                      add_ln57_fu_575                      |    0    |    0    |    0    |    13   |
|          |                      add_ln58_fu_681                      |    0    |    0    |    0    |    13   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                      icmp_ln57_fu_519                     |    0    |    0    |    0    |    12   |
|          |                      icmp_ln58_fu_534                     |    0    |    0    |    0    |    11   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                      sub_ln61_fu_656                      |    0    |    0    |    0    |    23   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|  select  |                     select_ln57_fu_540                    |    0    |    0    |    0    |    10   |
|          |                    select_ln57_1_fu_581                   |    0    |    0    |    0    |    4    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                         grp_fu_699                        |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                  select_ln57_cast_fu_554                  |    0    |    0    |    0    |    0    |
|   zext   |                      zext_ln58_fu_557                     |    0    |    0    |    0    |    0    |
|          |                      zext_ln61_fu_652                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|partselect|                       tmp_29_fu_618                       |    0    |    0    |    0    |    0    |
|          |                    tmp_282_cast_fu_627                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                        tmp_s_fu_636                       |    0    |    0    |    0    |    0    |
|          |                       tmp_30_fu_644                       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                      empty_438_fu_662                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                           |    5    | 66.8153 |   1224  |   1607  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|  acc_outp_V |    2   |    0   |    0   |    0   |
| acc_outp_V_1|    2   |    0   |    0   |    0   |
|acc_outp_V_10|    2   |    0   |    0   |    0   |
|acc_outp_V_11|    2   |    0   |    0   |    0   |
| acc_outp_V_2|    2   |    0   |    0   |    0   |
| acc_outp_V_3|    2   |    0   |    0   |    0   |
| acc_outp_V_4|    2   |    0   |    0   |    0   |
| acc_outp_V_5|    2   |    0   |    0   |    0   |
| acc_outp_V_6|    2   |    0   |    0   |    0   |
| acc_outp_V_7|    2   |    0   |    0   |    0   |
| acc_outp_V_8|    2   |    0   |    0   |    0   |
| acc_outp_V_9|    2   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |   24   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|acc_outp_V_10_addr_reg_810|   10   |
|acc_outp_V_11_addr_reg_815|   10   |
| acc_outp_V_1_addr_reg_765|   10   |
| acc_outp_V_2_addr_reg_770|   10   |
| acc_outp_V_3_addr_reg_775|   10   |
| acc_outp_V_4_addr_reg_780|   10   |
| acc_outp_V_5_addr_reg_785|   10   |
| acc_outp_V_6_addr_reg_790|   10   |
| acc_outp_V_7_addr_reg_795|   10   |
| acc_outp_V_8_addr_reg_800|   10   |
| acc_outp_V_9_addr_reg_805|   10   |
|  acc_outp_V_addr_reg_760 |   10   |
|    add_ln57_1_reg_737    |   14   |
|     empty_437_reg_831    |    4   |
|     empty_438_reg_841    |    4   |
|        i2_reg_714        |    4   |
|     icmp_ln58_reg_742    |    1   |
|  indvar_flatten6_reg_721 |   14   |
|        j2_reg_707        |   10   |
|   select_ln57_1_reg_820  |    4   |
| select_ln57_cast_reg_755 |   21   |
|    select_ln57_reg_747   |   10   |
|     sub_ln61_reg_836     |   16   |
|        tmp_reg_826       |   22   |
|     v27_V_loc_reg_728    |   22   |
+--------------------------+--------+
|           Total          |   266  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
|             grp_access_fu_300            |  p0  |   2  |  10  |   20   ||    9    |
|             grp_access_fu_306            |  p0  |   2  |  10  |   20   ||    9    |
|             grp_access_fu_312            |  p0  |   2  |  10  |   20   ||    9    |
|             grp_access_fu_318            |  p0  |   2  |  10  |   20   ||    9    |
|             grp_access_fu_324            |  p0  |   2  |  10  |   20   ||    9    |
|             grp_access_fu_330            |  p0  |   2  |  10  |   20   ||    9    |
|             grp_access_fu_336            |  p0  |   2  |  10  |   20   ||    9    |
|             grp_access_fu_342            |  p0  |   2  |  10  |   20   ||    9    |
|             grp_access_fu_348            |  p0  |   2  |  10  |   20   ||    9    |
|             grp_access_fu_354            |  p0  |   2  |  10  |   20   ||    9    |
|             grp_access_fu_360            |  p0  |   2  |  10  |   20   ||    9    |
|             grp_access_fu_366            |  p0  |   2  |  10  |   20   ||    9    |
| grp_Linear_layer_qkv_Pipeline_l_k_fu_444 |  p28 |   2  |   4  |    8   ||    9    |
|                grp_fu_548                |  p0  |   2  |  10  |   20   ||    9    |
|                grp_fu_699                |  p0  |   2  |  10  |   20   ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |   288  ||  23.82  ||   135   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |   66   |  1224  |  1607  |    -   |
|   Memory  |   24   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   23   |    -   |   135  |    -   |
|  Register |    -   |    -   |    -   |   266  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   24   |    5   |   90   |  1490  |  1742  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
