Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 01:09:35 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_45_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 1.043ns (31.256%)  route 2.294ns (68.744%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 6.416 - 4.000 ) 
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.711ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.646ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=7849, routed)        1.913     2.864    Delay1No13_instance/clk_IBUF_BUFG
    SLICE_X125Y390       FDCE                                         r  Delay1No13_instance/Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y390       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.943 r  Delay1No13_instance/Y_reg[6]/Q
                         net (fo=4, routed)           0.616     3.559    Delay1No12_instance/Y_reg[33]_0[6]
    SLICE_X128Y417       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.681 r  Delay1No12_instance/geqOp_carry_i_13__2/O
                         net (fo=1, routed)           0.025     3.706    Sum12_1_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X128Y417       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.869 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.895    Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X128Y418       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.910 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.936    Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y419       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.988 r  Sum12_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.163     4.151    Delay1No12_instance/CO[0]
    SLICE_X128Y421       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135     4.286 r  Delay1No12_instance/shiftedFracY_d1[32]_i_16__2/O
                         net (fo=2, routed)           0.178     4.464    Delay1No12_instance/Sum12_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X129Y421       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.616 r  Delay1No12_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.102     4.718    Delay1No12_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X129Y420       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     4.771 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3__2/O
                         net (fo=34, routed)          0.427     5.198    Delay1No13_instance/shiftVal__5[0]
    SLICE_X125Y418       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     5.321 r  Delay1No13_instance/shiftedFracY_d1[8]_i_3__2/O
                         net (fo=4, routed)           0.317     5.638    Delay1No12_instance/level2[3]
    SLICE_X127Y420       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     5.736 r  Delay1No12_instance/shiftedFracY_d1[0]_i_1__2/O
                         net (fo=2, routed)           0.342     6.078    Delay1No12_instance/level4__0[0]
    SLICE_X126Y423       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     6.129 r  Delay1No12_instance/shiftedFracY_d1[16]_i_1__2/O
                         net (fo=1, routed)           0.072     6.201    Sum12_1_impl_instance/FPAddSubOp_instance/D[5]
    SLICE_X126Y423       FDRE                                         r  Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=7849, routed)        1.756     6.416    Sum12_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y423       FDRE                                         r  Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/C
                         clock pessimism              0.356     6.772    
                         clock uncertainty           -0.035     6.736    
    SLICE_X126Y423       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.761    Sum12_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.761    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  0.561    




