# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# vsim -gui -modelsimini C:/Users/JK/AppData/Local/Temp/SigasiCompileCache2107527600269662005/XBuffer/mentor/modelsim.ini work.ifq_tb 
# Start time: 15:43:38 on Jun 08,2017
# Loading work.ifq_tb
# Loading work.xfer_buffer
# Loading work.tbm
# Loading work.ifq
# ** Warning: (vsim-3017) C:/Workspace_Verilog/workspace/XBuffer/ifq_tb.v(304): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /ifq_tb/U1 File: C:/Workspace_Verilog/workspace/XBuffer/tbm.v
# End time: 15:43:44 on Jun 08,2017, Elapsed time: 0:00:06
# Errors: 0, Warnings: 1
