<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p416" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_416{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_416{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_416{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_416{left:85px;bottom:998px;letter-spacing:-0.16px;}
#t5_416{left:142px;bottom:998px;letter-spacing:-0.16px;}
#t6_416{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t7_416{left:395px;bottom:998px;letter-spacing:-0.13px;}
#t8_416{left:482px;bottom:998px;letter-spacing:-0.13px;}
#t9_416{left:482px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ta_416{left:85px;bottom:952px;letter-spacing:-0.17px;}
#tb_416{left:142px;bottom:952px;letter-spacing:-0.17px;}
#tc_416{left:189px;bottom:952px;letter-spacing:-0.15px;}
#td_416{left:395px;bottom:952px;letter-spacing:-0.13px;}
#te_416{left:482px;bottom:952px;letter-spacing:-0.12px;}
#tf_416{left:482px;bottom:930px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tg_416{left:86px;bottom:906px;letter-spacing:-0.16px;}
#th_416{left:142px;bottom:906px;letter-spacing:-0.17px;}
#ti_416{left:189px;bottom:906px;letter-spacing:-0.15px;}
#tj_416{left:395px;bottom:906px;letter-spacing:-0.13px;}
#tk_416{left:482px;bottom:906px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tl_416{left:81px;bottom:881px;letter-spacing:-0.16px;}
#tm_416{left:142px;bottom:881px;letter-spacing:-0.18px;}
#tn_416{left:189px;bottom:881px;letter-spacing:-0.15px;}
#to_416{left:395px;bottom:881px;letter-spacing:-0.14px;}
#tp_416{left:482px;bottom:881px;letter-spacing:-0.11px;}
#tq_416{left:482px;bottom:860px;letter-spacing:-0.12px;}
#tr_416{left:189px;bottom:836px;}
#ts_416{left:482px;bottom:836px;letter-spacing:-0.13px;}
#tt_416{left:482px;bottom:814px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tu_416{left:515px;bottom:814px;letter-spacing:-0.11px;}
#tv_416{left:482px;bottom:794px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_416{left:515px;bottom:794px;letter-spacing:-0.11px;}
#tx_416{left:189px;bottom:770px;letter-spacing:-0.09px;}
#ty_416{left:482px;bottom:770px;letter-spacing:-0.14px;}
#tz_416{left:189px;bottom:745px;}
#t10_416{left:482px;bottom:745px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_416{left:482px;bottom:724px;letter-spacing:-0.07px;word-spacing:-0.03px;}
#t12_416{left:515px;bottom:724px;letter-spacing:-0.11px;}
#t13_416{left:482px;bottom:704px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#t14_416{left:515px;bottom:704px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t15_416{left:482px;bottom:684px;letter-spacing:-0.1px;}
#t16_416{left:482px;bottom:668px;letter-spacing:-0.12px;}
#t17_416{left:189px;bottom:643px;letter-spacing:-0.14px;}
#t18_416{left:482px;bottom:643px;letter-spacing:-0.14px;}
#t19_416{left:189px;bottom:619px;letter-spacing:-0.12px;}
#t1a_416{left:482px;bottom:619px;letter-spacing:-0.11px;}
#t1b_416{left:482px;bottom:597px;letter-spacing:-0.09px;}
#t1c_416{left:515px;bottom:597px;letter-spacing:-0.12px;}
#t1d_416{left:482px;bottom:577px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1e_416{left:515px;bottom:577px;letter-spacing:-0.12px;}
#t1f_416{left:189px;bottom:553px;letter-spacing:-0.12px;}
#t1g_416{left:482px;bottom:553px;letter-spacing:-0.14px;}
#t1h_416{left:81px;bottom:507px;letter-spacing:-0.16px;}
#t1i_416{left:142px;bottom:507px;letter-spacing:-0.17px;}
#t1j_416{left:189px;bottom:507px;letter-spacing:-0.13px;}
#t1k_416{left:395px;bottom:507px;letter-spacing:-0.14px;}
#t1l_416{left:482px;bottom:507px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1m_416{left:81px;bottom:483px;letter-spacing:-0.17px;}
#t1n_416{left:142px;bottom:483px;letter-spacing:-0.17px;}
#t1o_416{left:189px;bottom:483px;letter-spacing:-0.13px;}
#t1p_416{left:395px;bottom:483px;letter-spacing:-0.13px;}
#t1q_416{left:482px;bottom:483px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1r_416{left:81px;bottom:458px;letter-spacing:-0.17px;}
#t1s_416{left:142px;bottom:458px;letter-spacing:-0.17px;}
#t1t_416{left:189px;bottom:458px;letter-spacing:-0.13px;}
#t1u_416{left:395px;bottom:458px;letter-spacing:-0.13px;}
#t1v_416{left:482px;bottom:458px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1w_416{left:81px;bottom:412px;letter-spacing:-0.16px;}
#t1x_416{left:142px;bottom:412px;letter-spacing:-0.17px;}
#t1y_416{left:189px;bottom:412px;letter-spacing:-0.14px;}
#t1z_416{left:395px;bottom:412px;letter-spacing:-0.14px;}
#t20_416{left:482px;bottom:412px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t21_416{left:81px;bottom:388px;letter-spacing:-0.15px;}
#t22_416{left:142px;bottom:388px;letter-spacing:-0.15px;}
#t23_416{left:189px;bottom:388px;letter-spacing:-0.16px;}
#t24_416{left:395px;bottom:388px;letter-spacing:-0.12px;}
#t25_416{left:482px;bottom:388px;letter-spacing:-0.12px;}
#t26_416{left:189px;bottom:364px;}
#t27_416{left:482px;bottom:364px;letter-spacing:-0.15px;}
#t28_416{left:482px;bottom:342px;letter-spacing:-0.11px;}
#t29_416{left:482px;bottom:325px;letter-spacing:-0.11px;}
#t2a_416{left:482px;bottom:309px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_416{left:482px;bottom:292px;letter-spacing:-0.11px;}
#t2c_416{left:482px;bottom:275px;letter-spacing:-0.11px;}
#t2d_416{left:189px;bottom:250px;}
#t2e_416{left:482px;bottom:250px;letter-spacing:-0.12px;}
#t2f_416{left:482px;bottom:229px;letter-spacing:-0.11px;}
#t2g_416{left:482px;bottom:212px;letter-spacing:-0.11px;}
#t2h_416{left:482px;bottom:195px;letter-spacing:-0.11px;}
#t2i_416{left:482px;bottom:179px;letter-spacing:-0.11px;}
#t2j_416{left:91px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2k_416{left:177px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2l_416{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2m_416{left:101px;bottom:1046px;letter-spacing:-0.12px;}
#t2n_416{left:240px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2o_416{left:408px;bottom:1063px;letter-spacing:-0.13px;}
#t2p_416{left:410px;bottom:1046px;letter-spacing:-0.13px;}
#t2q_416{left:617px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2r_416{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2s_416{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_416{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_416{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_416{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_416{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_416{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts416" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg416Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg416" style="-webkit-user-select: none;"><object width="935" height="1210" data="416/416.svg" type="image/svg+xml" id="pdf416" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_416" class="t s1_416">2-400 </span><span id="t2_416" class="t s1_416">Vol. 4 </span>
<span id="t3_416" class="t s2_416">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_416" class="t s3_416">E7H </span><span id="t5_416" class="t s3_416">231 </span><span id="t6_416" class="t s3_416">IA32_MPERF </span><span id="t7_416" class="t s3_416">Unique </span><span id="t8_416" class="t s3_416">Maximum Performance Frequency Clock Count (R/W) </span>
<span id="t9_416" class="t s3_416">See Table 2-2. </span>
<span id="ta_416" class="t s3_416">E8H </span><span id="tb_416" class="t s3_416">232 </span><span id="tc_416" class="t s3_416">IA32_APERF </span><span id="td_416" class="t s3_416">Unique </span><span id="te_416" class="t s3_416">Actual Performance Frequency Clock Count (R/W) </span>
<span id="tf_416" class="t s3_416">See Table 2-2. </span>
<span id="tg_416" class="t s3_416">FEH </span><span id="th_416" class="t s3_416">254 </span><span id="ti_416" class="t s3_416">IA32_MTRRCAP </span><span id="tj_416" class="t s3_416">Unique </span><span id="tk_416" class="t s3_416">See Table 2-2. </span>
<span id="tl_416" class="t s3_416">11EH </span><span id="tm_416" class="t s3_416">281 </span><span id="tn_416" class="t s3_416">MSR_BBL_CR_CTL3 </span><span id="to_416" class="t s3_416">Shared </span><span id="tp_416" class="t s3_416">Control Register 3 </span>
<span id="tq_416" class="t s3_416">Used to configure the L2 Cache. </span>
<span id="tr_416" class="t s3_416">0 </span><span id="ts_416" class="t s3_416">L2 Hardware Enabled (R/O) </span>
<span id="tt_416" class="t s3_416">1 = </span><span id="tu_416" class="t s3_416">If the L2 is hardware-enabled </span>
<span id="tv_416" class="t s3_416">0 = </span><span id="tw_416" class="t s3_416">Indicates if the L2 is hardware-disabled </span>
<span id="tx_416" class="t s3_416">7:1 </span><span id="ty_416" class="t s3_416">Reserved </span>
<span id="tz_416" class="t s3_416">8 </span><span id="t10_416" class="t s3_416">L2 Enabled (R/W) </span>
<span id="t11_416" class="t s3_416">1 = </span><span id="t12_416" class="t s3_416">L2 cache has been initialized </span>
<span id="t13_416" class="t s3_416">0 = </span><span id="t14_416" class="t s3_416">Disabled (default) </span>
<span id="t15_416" class="t s3_416">Until this bit is set the processor will not respond to the </span>
<span id="t16_416" class="t s3_416">WBINVD instruction or the assertion of the FLUSH# input. </span>
<span id="t17_416" class="t s3_416">22:9 </span><span id="t18_416" class="t s3_416">Reserved </span>
<span id="t19_416" class="t s3_416">23 </span><span id="t1a_416" class="t s3_416">L2 Not Present (R/O) </span>
<span id="t1b_416" class="t s3_416">0 = </span><span id="t1c_416" class="t s3_416">L2 Present </span>
<span id="t1d_416" class="t s3_416">1 = </span><span id="t1e_416" class="t s3_416">L2 Not Present </span>
<span id="t1f_416" class="t s3_416">63:24 </span><span id="t1g_416" class="t s3_416">Reserved </span>
<span id="t1h_416" class="t s3_416">174H </span><span id="t1i_416" class="t s3_416">372 </span><span id="t1j_416" class="t s3_416">IA32_SYSENTER_CS </span><span id="t1k_416" class="t s3_416">Unique </span><span id="t1l_416" class="t s3_416">See Table 2-2. </span>
<span id="t1m_416" class="t s3_416">175H </span><span id="t1n_416" class="t s3_416">373 </span><span id="t1o_416" class="t s3_416">IA32_SYSENTER_ESP </span><span id="t1p_416" class="t s3_416">Unique </span><span id="t1q_416" class="t s3_416">See Table 2-2. </span>
<span id="t1r_416" class="t s3_416">176H </span><span id="t1s_416" class="t s3_416">374 </span><span id="t1t_416" class="t s3_416">IA32_SYSENTER_EIP </span><span id="t1u_416" class="t s3_416">Unique </span><span id="t1v_416" class="t s3_416">See Table 2-2. </span>
<span id="t1w_416" class="t s3_416">179H </span><span id="t1x_416" class="t s3_416">377 </span><span id="t1y_416" class="t s3_416">IA32_MCG_CAP </span><span id="t1z_416" class="t s3_416">Unique </span><span id="t20_416" class="t s3_416">See Table 2-2. </span>
<span id="t21_416" class="t s3_416">17AH </span><span id="t22_416" class="t s3_416">378 </span><span id="t23_416" class="t s3_416">IA32_MCG_STATUS </span><span id="t24_416" class="t s3_416">Unique </span><span id="t25_416" class="t s3_416">Global Machine Check Status </span>
<span id="t26_416" class="t s3_416">0 </span><span id="t27_416" class="t s3_416">RIPV </span>
<span id="t28_416" class="t s3_416">When set, this bit indicates that the instruction addressed by </span>
<span id="t29_416" class="t s3_416">the instruction pointer pushed on the stack (when the </span>
<span id="t2a_416" class="t s3_416">machine check was generated) can be used to restart the </span>
<span id="t2b_416" class="t s3_416">program. If this bit is cleared, the program cannot be reliably </span>
<span id="t2c_416" class="t s3_416">restarted. </span>
<span id="t2d_416" class="t s3_416">1 </span><span id="t2e_416" class="t s3_416">EIPV </span>
<span id="t2f_416" class="t s3_416">When set, this bit indicates that the instruction addressed by </span>
<span id="t2g_416" class="t s3_416">the instruction pointer pushed on the stack (when the </span>
<span id="t2h_416" class="t s3_416">machine check was generated) is directly associated with the </span>
<span id="t2i_416" class="t s3_416">error. </span>
<span id="t2j_416" class="t s4_416">Table 2-58. </span><span id="t2k_416" class="t s4_416">MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV </span>
<span id="t2l_416" class="t s5_416">Register </span>
<span id="t2m_416" class="t s5_416">Address </span><span id="t2n_416" class="t s5_416">Register Name </span>
<span id="t2o_416" class="t s5_416">Shared/ </span>
<span id="t2p_416" class="t s5_416">Unique </span><span id="t2q_416" class="t s5_416">Bit Description </span>
<span id="t2r_416" class="t s5_416">Hex </span><span id="t2s_416" class="t s5_416">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
