// Seed: 562571907
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    output id_4,
    input id_5,
    output id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input logic id_10,
    input logic id_11
);
  reg   id_12;
  logic id_13;
  always id_12 <= id_7;
  logic id_14 = id_12 ? id_9 : id_8;
endmodule
module module_1 (
    input id_0,
    output logic id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    input id_5,
    input id_6,
    output id_7,
    input logic id_8,
    input id_9,
    input id_10,
    output id_11
);
  assign id_3 = 1 + 1'h0;
endmodule
