Fig. 6 illustrates how this change has an impact on speedup across a range of threads/core.
