.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
100000000000000000
000100000000000000
000000000000000001
100000000000000001
000000000000000000
000000000000000001
000100000000011100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
001100000000000000
010000000000000001
100000000000000001
000000000000001100
000000000000000101
001101111000000100
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
011100000000000011
010000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 8 0
110000000000000000
000100000001000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000100000000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000010
010100000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000110010
000011110000110000
000000000000000100
000000000000000001
000000000000000010
000001110000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000001110000000001
000000000000000010
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000000111000000001000000000000000
000000010000000000000000000001000000000000
101000000000001000000000000000000000000000
000000000000001011000011101011000000000000
110000000000001000000111101111100000000000
010000000000001111000100001001000000000000
000100000000000000000000000000000000000000
000000000000000000000000000001000000000000
000000000000000000000011011000000000000000
000000000000000000000011101011000000000000
000000000000000000000111001000000000000000
000000000000000111000010001111000000000000
000000000000000000000010000111000000000000
000000000000000000000010101111101011100000
110000000000000000000000000000000001000000
010000000000000101000010000101001101000000

.logic_tile 7 17
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000101
000000000000000000000000001101000000000010000010000101

.logic_tile 8 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 18
000000010000000000000011111000000000000000
000000001000000000000011111011000000000000
101000010000000000000000000000000000000000
000000000000000000000000001111000000000000
010000000000000001000000001111000000000000
010000000100000001000010000111000000100000
000000000000000000000000000000000000000000
000000000000000000000000001101000000000000
000000000000000011100000000000000000000000
000000000000000000000011011111000000000000
000000000000000000000110110000000000000000
000000000000000111000011000011000000000000
000000000001011000000111010011100000000010
000000000000000101000011001011101010000000
110000000000000101100000000000000000000000
010000000000000000100000001001001010000000

.logic_tile 7 18
000000100001000101000000000001000000000000000100000000
000000001000000000100000000000000000000001000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 8 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
100000000000000000000000000101000000000010000000000000
010000000000000000000111100000000000000000000000000000
110000000000001011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000010010000000000000011100101000000000000
101000000000000111100000011000000000000000
000000001100000111100011111011000000000000
010000000000000111100000001111000000000000
010000000000001111100000001011100000100000
000010000000000111100111100000000000000000
000000000000000000000100000011000000000000
000000100000000111000010101000000000000000
000000000100000000000000000101000000000000
000000000000000011100110111000000000000000
000000000000000000000111010001000000000000
000001000000000000000000001011000001000000
000010100000000000000010101101101001100000
010000000000000000000000001000000000000000
010000000000000000000000000011001010000000

.logic_tile 7 19
100001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
011000000000001000000000000001100000000000000100000000
100000000000001111000000000000000000000001000000000000
010100000000000000000111100000000000000000000000000000
110100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 8 19
100000001110000000000110100001000000000000000100000000
000000000000010000000111110000100000000001000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 9 19
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000100101000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000110000000
000000000000000000000000001111000000000010000010000001
000100001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000101000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.ramt_tile 6 20
000000010001000111110110111000000000000000
000000000010000000100111100101000000000000
101000010000010000000000000000000000000000
000000000000100111000000001001000000000000
110000100000001101100000000101100000000000
010000001010000111100011100101100000100000
000010100000010101100011100000000000000000
000001001110000000100011100001000000000000
000100000000000000000000010000000000000000
000101001000000000000011011001000000000000
000000000000010111000000000000000000000000
000000000000100000100011000101000000000000
000010000000000000000000001011100001000000
000000000000000000000000001011001011000001
010100000000000000000000000000000001000000
010100001100000000000010001101001111000000

.logic_tile 7 20
000000001100000101000000000000011000000010000000000001
000000000000000000000000000000010000000000000000000000
001000000000000000000010110000000000000000100100000000
000000000100001001000010010000001100000000000000000000
000000000000101000000000000000000001000000100100000000
000000000001001001000000000000001000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000101100000000101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000000
000000000000000000000010010001000000000000000000000000
000000000000100000000000001000000000000010000000000000
000000000001000000000000001001000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 20
100000000000000000010000000101111100000000100000000000
000000000000000101000000000001111110000000000000000001
011000000000001000000000000000011000000100000100000000
100000000000000111000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 20
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000001000000100110000011
000000000000000000000000000000001100000000000000000001
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010111000000000000000000000000000000000000
000001000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 10 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 15 20
100000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001000001100111110000011
100000000000000000000000000000001101110011000110000101
000000001100001001100000010111001000001100111110000000
000000000000000001000010000000100000110011000110000101
000000000000000000000000010101101000001100111110000000
000000000000000000000010000000000000110011000110000101
000000000000000000000000000101101000001100111110100001
000000000000000000000000000000000000110011000110000001
000000000000000111100110000101101000001100111100100010
000000000000000000000000000000100000110011000110000011
110000000000000000000110000111101000001100111100100001
000000000000000000000011100000100000110011000110000101

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
100000000000000000000000000000001100000010000000000000
000000000000000000000010010000010000000000000000100001
101000000000000000000000001111001100111001010100000000
000000000000000000000000000101001011011000000000000100
010000000000000000000000011101011010001001000100000000
010000000000000000000010000111100000001110000000000001
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101000010100011001100000010000000000100
000000000000000101000000001111010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 18 20
100000000000000101000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000000000000111000000000111011010000010000100000000
000001000000000000100000001001101000001001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000010000000001000000000000011100000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000000000000011100111100001000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000010100111000000000000001000000000
000000000000001001000100000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000111000000000001000000001000000000
000000000000001011000100000000001010000000000000000000

.ramb_tile 6 21
000000000000000001100000000000000000000000
000000010000000000100000000111000000000000
101000000000000000000000011000000000000000
000000000000000000000011010111000000000000
110000000001001000000000001011000000000000
010000000000101111000000001001100000010000
000000100000000000000111101000000000000000
000001000000000000000111101101000000000000
000000000000000000000110001000000000000000
000000000010000000000111111011000000000000
000000000000000000000111000000000000000000
000000000000000111000010000111000000000000
000000000001000001000010000001000001000000
000001001000000001000000001111001011100000
110000000000000000000000000000000001000000
010000001100000001000000000101001101000000

.logic_tile 7 21
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001110000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001111000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101110000000000000000000
000010000000000101000000000000000000000000001000000000
000001000000000101000000000000001101000000000000000000
000001000000000000000110100000000001000000001000000000
000010100000000000000000000000001001000000000000000000
000000000000000000000011100101100001000000001000000000
000010000000000000000100000000001101000000000000000000
000000000000000101100000010101100000000000001000000000
000000000000100000000010100000000000000000000000000000
000010100000000101100000000001000000000000001000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 8 21
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
001010000000100000000000000000001010000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000000101000000000001000000000010000000000000
000000000000000000100000000000100000000000000000000000
000100000000000000000010100001000000000010000000000000
000000000000000000000100000000100000000000000001000000
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000011010000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000010000000000000000000001001000000000010000000000000

.logic_tile 9 21
100000000000000000000000000000011010000100000100000010
000000000000000000000000000000010000000000000011100001
101000000001000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000000000101
010000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000001110000000011000000000000000000000000000000
000001000000000011100000000000011110000100000110000001
000000000000000000000000000000000000000000000010000010
000000001100000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000001000000100110000011
000000000000000000000000000000001101000000000000100001
000000000110000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 10 21
100000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101000100000000000000000000000000000000000000000000000
000001001011000000000000000000000000000000000000000000
010000000000000000000000000000011110000100000100000011
000000000000000000000000000000000000000000000000000100
000000000000000000000000000000000000000000100100000011
000000000000000000000000000000001000000000000010000001
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000001000000000000000000000000000000000000000
000000100100000011000000000000000000000000000000000000

.logic_tile 11 21
000000000000001000000000011101111101101000010000000000
000000000000001111000010101011011010000000010000000000
000000000000001001100000000000000000000000000000000000
000001000010000001000000000000000000000000000000000000
000000000000001000000000001001101010011001110000000001
000000000000000001000000000001001000100110010000000000
000001000000001111100000010000000000000000000000000000
000010001000000111100011110000000000000000000000000000
000000000000000000000000000000001111010000000000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010001001011111111111100000000000
000000000000000111000011111011111011111110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000100000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000010100000000001000000001000000000
000001000000000000000100000000001110000000000000000000
000000000000000101000010000000000000000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000001101000000000000000000000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000001010000000000010100011000000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000010100011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001101001001011100000000000001
000010100000000101000000001011101001111100000000000000

.logic_tile 14 21
000001000000000000000000000011100000000000001000000000
000010000000001111000010110000100000000000000000001000
000000001110100000000000000101100000000000001000000000
000000000001001101000000000000000000000000000000000000
000010000000000101000010100000000001000000001000000000
000000000000001111100100000000001000000000000000000000
000000000000100101000000000101000000000000001000000000
000000000001000000100000000000101010000000000000000000
000000000000000101000000000011000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110100001000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000111000000000000000101000000000000001000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 15 21
100000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000110110111
101000000000000000000000000111001000001100110110000010
000000100000000000000000000000000000110011000110100101
110000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000010000000000000
000000000000000001000000000111000000000000000000000000

.logic_tile 16 21
100000000000001001100110011000000000000000000100000000
000000000000000001100010010011000000000010000000000000
101010000000001000000011100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
110100000000000000000011110001011110101001000000000000
110110000110000000000111100001011001100000000000000000
000000000000000000000000001001011000001000000000000000
000000001010000000000000000011101000001110000000000000
000000000010000000000000010001100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000101001100000000101000000000000000100000000
000000001111001011000011100000100000000001000000000000
000000000000000000000010100000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000001000101100000010011011110010000110000000000
000000000000100000000010001001101011000000110000000000

.logic_tile 17 21
100000000001000000000000000000000000000000001000000000
000000000000100000000010100000001001000000000000001000
101000001100000000000110100101000000000000001000000000
000000000000001101000000000000000000000000000000000000
010000000010000101000111110000001001001100111000000000
110000000000000000000010000000001010110011000000000000
000000000000000001100000000000001001001100110000000000
000000000000000101000000000000001110110011000000000000
000000000000001000000000001101111110001001000100000000
000010000000000101000000000011000000001110000000000000
000000000000001001100000001101101100111001010100000000
000000000000000101000000000101001011110000000000000000
000011100000100000000110101011111000000111000100000000
000000000001010000000000000001011111000011000000100000
000000000000101000000000001001001011000001000000000000
000000000001000001000000000111101100000000000000000000

.logic_tile 18 21
100000000010100111000110100001100000000000000000000000
000000000000000000100011110111101111000010000000000000
101000000000000000000110100000000001000000100100000000
000000000000000000000000000111001111000010100101000000
010000000000000000000010100001001110001100110000000000
010000000000000000000000000000010000110011000000000000
000000000000001000000000001111001010000100000100000000
000000000000001101000000000101111100001001000100000000
000000000000100001100000010001011000010000000000000000
000000000000000000000010001111111110100000010000000000
000000000000000000000000000111001101000000000000000000
000000000000000000000000000011111001010100100000000000
000000000000001001100110010101101100000001010000000000
000000000000000001000010011111001011000000010000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000001000000000000000
000000010000000000000000000001000000000000
101000000000000000000000000000000000000000
000001000000100111000000001101000000000000
110000000000000000000011100000000000100000
010000000000000000000011100111000000000000
000000000001000111100000011000000000000000
000000000000000000100011011011000000000000
000000000000000111100000000000000000000000
000000000000000000000011101111000000000000
000000000000000000000010001000000000000000
000000000000001111000000001101000000000000
000000000000000001000010000000000001000000
000000000000000000000000001101001100000100
010000000000000000000000001000000000000000
110000000000000000000011111111001100000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000010000000000010111000000000000001000000000
000000000100000000000011010000000000000000000000000000
000000000000001000000011100000000001000000001000000000
000000000000001111000100000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001100000000000000000000
000000000000000011100000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000010000000001000111100001000000000
000000000000000000000000000000001100111100000000000000
000000000000000111000010001101001000010100000000000000
000000000000000000100000001111001011101100010000000000
000000000000000000000010001000000000000010000000000000
000000000000000000000000001101000000000000000010000000

.ramt_tile 6 22
000100010000000000000000001000000000000000
000100000000000000000011111101000000000000
101000010000000000000000000000000000000000
000000000000000000000000001011000000000000
010000100000000000000000000111100000000000
010000000010000001000000001111100000100000
000100000001011111100010000000000000000000
000100001110101011000000000101000000000000
000000000000000111000111001000000000000000
000000000000000000100011000111000000000000
000010100000000000000010001000000000000000
000001000000000000000000001011000000000000
000000000000000000000111100011000001000000
000000000010100000000000001011001111000001
010000000000000001000011101000000001000000
110000000000000001000010000101001110000000

.logic_tile 7 22
000000000000000101000000000111100000000000001000000000
000001000000000000100010110000000000000000000000010000
000010001100010000000000000011100000000000001000000000
000001000000100000000000000000100000000000000000000000
000000100000000111000010100000000000000000001000000000
000000000010100000000100000000001011000000000000000000
000000000000010000000000000111100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000100000100000000000000000000000000000001000000000
000001000011000000000000000000001001000000000000000000
000010100001010000000000010000000000000000001000000000
000001001110100000000011100000001000000000000000000000
000000100000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101000010100111100000000000001000000000
000000001100000101000000000000000000000000000000000000

.logic_tile 8 22
100000000000000000000000001111001100000000000000000000
000000000000000111000011101101100000000100000000000000
011000001110010111100000000001000000000000000100000000
100000000000000000100000000000000000000001000010000000
010000000000000000000000000000011100000100000100100000
010000000000000000000000000000000000000000000000000000
000000000000100111000110000101100000000000000100000000
000000000000010000000000000000000000000001000001000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000001000000000000000000001000000000000000100000

.logic_tile 9 22
000000001100000111110000001011111110101000000000000000
000000000000000101000011101101101011011000000000000000
000001000000000001000000000000000000000000000000000000
000010100000000000100010100000000000000000000000000000
000000000000101101000011100001011101101000000000000000
000000000001000001000100000011001001010000100000000000
000000000001000001100010000101101101000010000000000000
000000000000100001000111110101011111000000000000000000
000000000000000101000000010001111010000100000000000000
000010000000000101000010000000000000000000000000000101
000000000000000111100010001111101010101000010000000000
000000000000000000100000001101101000001000000000000000
000000000100000000000000000001001100111000000000000000
000000000000000000000000001001001000010000000000000000
000000000000001000000010110000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 10 22
000000000000000101000110111111111010101000000000000000
000000000000001101100010001101001111011000000000000000
000000000000101001100010110111011101100000000000000000
000000100000010101000111111101111001110000100000000000
000000000000001000000000000001001110100000010000000000
000000001000000011000010101111001101101000000000000000
000010100000101001000111111001111100111100010000000001
000001001001000101100110000001101001010100010000000000
000001000010001001100011110000001100001100110000000000
000000100000000001000111000000010000110011000000000000
000000000001111000000000001001001100000010000000000000
000000000001010001000011101101101100000000000000000000
000000000000000000000011100111101010101000010000000000
000000000000000001000000000001101111000100000000000000
000000101010101000000000010001111011100001010000000000
000001000000011001000011010101001111100000000000000000

.logic_tile 11 22
000000000000000000000000010000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000000001000000001100110001101111101000010000000000000
000000101011011001000000000001101001000000000000000001
000000000000000011100110011111101100011100000000000000
000000000000000000100010000001111010001000000000000000
000010000110010111000110100011101000000111000000000000
000001000001111111000000000011111101000001000000000000
000000000000100111000011110011111110100000010000000000
000000000001001101100010011011001110100000100000000000
000000000000011111000010111001011011101001000000000000
000000001100000001000111011011001110010000000000000000
000000100000000101000110110101101010000001000000000000
000001000000000000100011101111011011010110100010000000
000000000110000011100000010011011111101000010000000000
000000001111001001100011011111001110001000000000000000

.logic_tile 12 22
000000000000111000000000001111111100000000010000000000
000000000001010001000010000111111111000001110000000000
000000000000001111100110011101111000110110000000000000
000000000000000001100010000011011100110000000000000000
000000000000010000000000010011111011101000010000000000
000000000000000000000010001001101110001000000000000000
000000000000001001000000011001011100110000010000000000
000000100000001011100011011001011110110000110000000000
000000000000001011100111001011111001010100000000000000
000000000000001111000011100111101111010000100000000000
000000000000000101100010010001111100000011110000000000
000000000000000000000110100111011011000001110010000000
000000000000000001000111110111001100111110000000000000
000000000000000111000111101011111110111111010000000000
000010000000100111000010001111101101100000010000000000
000001000000010000100111111011001011010100000000000000

.logic_tile 13 22
000000000000000101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001011001010100000000000000
000000000000000111000000000000011010001000000000000000
000001000000000101000011110000000000000000000000000000
000010100000000000100011100000000000000000000000000000
000000000000000000000000000000011110000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111010100000010000000000
000000000000001001000010010111111010101000000000000000
000000000000000000000000001000011010000010000010000000
000000000000000000000000000011010000000100000000000100
000001000000100000000000001000011100000000000000000000
000000101101000001000000001101000000000010000000000000

.logic_tile 14 22
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000001110000010000000000000
000000101101000000000000000000010000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000011100000001100000000000000000000
000000001100101000000110010000000000000010000000000000
000000000001011011000011011101000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000001111000000000000100000000000000000000000
000000100000000000000000011000000000000010000000000000
000000000001010000000011010111000000000000000000000000
000000000101001000000010011101100001000000010000000000
000000000000000011000111001101101101000000000000000000
000000001100001000000000001111001100000010000000000000
000010100001011011000000000101101110000000000000000000

.logic_tile 15 22
100000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000011100100
101011001000000000000111011000000000000000000100000010
000001000000000000000110101101000000000010000011100100
010000000000001111100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000011100000100000000000000000000000000000000000000000
000011001000011111000011110000000000000000000000000000
000000000000100111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000011100000000000011001000100000000000001
000000000000000000100000000101011100000000000000000000
000000000000000011100000000000000000000000100100000001
000001000000000000000000000000001010000000000011000100
000000000000000000000111100111011111101000000000000000
000000100001010000000000000011011001010010100000000000

.logic_tile 16 22
100000000100000000000000000000000001000000001000000000
000000000000000000000010010000001100000000000000001000
101001000000000000000000000000000000000000001000000000
000000100000000000000000000000001111000000000000000000
010000000000000000000110010101001000001100111110000011
010000000000000000000010000000100000110011000110000001
000001000000000000000110000101001000001100111110000001
000010100000000000000000000000100000110011000110000000
000000001100000000000000000111101000001100111110000001
000000000000000000000000000000000000110011000110000001
000000000000000000000000010111101000001100111110000010
000000000000011001000010000000000000110011000110000000
000010000000100000000000000000001001001100111100100000
000000000000000000000010000000001101110011000110000011
110000000000001001100000000101101000001100111110000010
000000001000000001000000000000100000110011000110100011

.logic_tile 17 22
100000000000000001100000011000000000000000000100000000
000000000000000000000011011001000000000010000000000000
101000000000000001100000011000000000000000000100000000
000000000000000101000011111111000000000010000000000000
110000000000000000000000001011111100100000010000000000
110000000000000111000000001011101001010000010000000000
000000000000001000000000001000000000000000100000000000
000000000000100111000010111101001010000000000000000000
000000000000011101100000010001101100001011000000000000
000000000000000001000010001001001101000110000000000000
000000000000000001000110011011011000010000000000000000
000000000000000000000010000011001000100001010000000000
000000000000001000000110000000011010000100000100000000
000000000000001011000000000000000000000000000000000000
000001000000000000000000010000000000000000000100000000
000010100000000000000011010111000000000010000000000000

.logic_tile 18 22
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000011100000000011111011100000000000000000
000000000000000000100000001011001000110000100000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000110000001100000000111000000000000000100000000
000010100000000000000000000000100000000001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000001001000000000111000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.ramt_tile 19 22
000000010000000000000000000000000000000000
000000000000000000000000001011000000000000
101000010000000000000000001000000000000000
000000000000000000000000001011000000000000
010010100000000000000111100000000000000000
110001000000000000000000001111000000100000
000000001000000000000111000000000000000000
000000000010000000000100000011000000000000
000010100000000011100000011000000000000000
000000001110000000000011111011000000000000
000000000001000011100010011000000000000000
000010000000000000100011000111000000000000
000010100000000000000111001000000001000000
000001000000010001000000001101001111100000
110000000000001011100111000000000001000000
110001000000000011000100000111001100000000

.logic_tile 20 22
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
100000000000001101000000000011011001100000010000000000
000000000000000111100011100001001000101000010000000000
011000000000000101000010100101111001100000000000000000
100000000000001111000110100001011110000000000000000000
010000100000000101000010001000011110000000000000000000
010000000000001111100000000101001010000000100000000000
000000000000000101000111110000000000000000000000000000
000000000000001011100111010000000000000000000000000000
000000000000000001100000001101011010100000000000000000
000000000000000000000000001101001011000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000100
000000000010000000000000000000001011000000000010000000
000000000000001000000000001101000001000000010010000000
000000000000000001000000001001001011000000000010000000

.ramb_tile 6 23
000000100000000000000000000000000000000000
000001010000100000000011100011000000000000
101000000000000000000011110000000000000000
000000000000000111000111111111000000000000
010000000000000111000000000111000000000010
010000000010000000100000000111000000000000
000000000000001000000000000000000000000000
000000000000000111000000001011000000000000
000000000000000011100011101000000000000000
000001001000001111000000001001000000000000
000000100000000000000000001000000000000000
000001001100000000000010010101000000000000
000000000000000111000000001111100000000000
000000000010000101000010011011001010000000
010000000000000000000000000000000001000000
010000000000000101000000000011001001000000

.logic_tile 7 23
100001000001001000000000000000001000111100001010000000
000000100000001001000000000000000000111100000001010000
101000000001010000000000010000000000000010000000000000
000100000000100000000010101111000000000000000001000000
010000000000000000000000000000011010000010000000000000
000000000100000001000000000000010000000000000000000100
000010000000000000000000000000000000000010000010000000
000001000000000000000010010101000000000000000000000000
000010000001000000000000000000000000000000000000000000
000001000000000101000010110000000000000000000000000000
000010000000000000000000000011000000000000000110000001
000001000000000000000000000000100000000001000010000100
000000100000000000000000000101011110000000000010000000
000000000000100000000010000011001000000000100000000000
000010000000001000000000000000011000000100000110000001
000001000000000111000000000000010000000000000011000001

.logic_tile 8 23
000010000010000111000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
001000000000001000000011100000011000010000000000000000
000010100110001011000000000000001111000000000010000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001001000000000000000000
000010000000000000000000000000000000000010000000000000
000000000010000000000000000000001010000000000001000000
000000000000000000000000000000000001000010000010000000
000000000000000000000000000000001001000000000000000000
000010100000000000000000000000000000000000000000000000
000001000001000000000010110000000000000000000000000000
000000000011000000000000000000000000000010000010000000
000000000000100000000000000000001000000000000000000000

.logic_tile 9 23
100000000000000111000000000011011110101001000000000000
000000000000000000000011100111101010010000000000000000
101011001000000000000000010000001000000100000110000000
000000000000000000000010000000010000000000000010000110
010001000100001111000011101101011101000010000010000000
000000000000000001000110001001001100000000000000000000
000000000000000001000111000011000000000000000100000001
000000000000000101000000000000100000000001000010000100
000000000010100001000010011011111010101000000000000000
000000001010000000000011000101101010100100000000000000
000000000000001001100010000101001010100000000000000000
000001000000000001000100001101011110110000100000000000
000000001010001101100000001001001101110000010000000000
000000000000000101000000001101001111010000000000000000
000000000001011000000110100000000000000000000000000000
000000000101101011000000000000000000000000000000000000

.logic_tile 10 23
100000000000000000000011100000011110000000000000000000
000000000000000111000100000001000000000100000010000001
101000101001000000000111001001000000000000000000000000
000001000000100000000100000111000000000001000010000001
010000000000100000000110010000000000000000000110000001
000000000001010000000011110111000000000010000000000100
000010000000000000000000000000011100000000000000000000
000000000000000000000000001011000000000100000000000000
000001000100000000000010100101011000101001000000000000
000010000000000000000010101011111011110110010000000000
000000000111000001000000001111101110111001100000000000
000000000000000101100000000011111001110000010000000000
000001000010100111000010000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000010100000000000000111100001000001000010000010000101
000000000000000001000100000000001110000000000000000000

.logic_tile 11 23
000000000000001000000010100001011010000000000000000000
000000100000001111000110110000100000001000000000000000
000000000000001101000011100011111110111111100000000000
000000000000000001100100001111011011111110000010000000
000000000000000000000010110001111001000110000000000000
000000000000000000000111111101011101000001010000000000
000000101010010001100111100111101110000010100000000000
000000100000001101000110110000001101001001000010000000
000000000001011000000011111111101110101000110000000000
000000000000000111000110001101001001100100110000000000
000000000000001111000110011001001101101011010000000000
000010100001000011100011110101011101000001000000000000
000000000000001001000000001111011011110000010000000000
000000000000000001000010010101011000110110010000000000
000000000000000011100010001011001011011100000000000000
000010100100001111100000000001011100000100000000000000

.logic_tile 12 23
100000000000000011100010000101001100000111000000000000
000000000000000000100110001011000000000010000000000001
101000100000000001100000011011011010101000100000000000
000000001110000000000011010101011000111100010000000001
010010000000000000000000000000000001000000100110000011
000000000000001001000000000000001010000000000010000101
000000001011010111100110000111101110000110000000000000
000000001100101001000000000000101001000001010000000000
000000000000000111100000000111011001111100000000000000
000000000000001001100011101111101001110100000000000100
000000000000000000000111000000000000001100110000000001
000001000000000000000000000111000000110011000000000000
000000000110000001000110010000001110001100110000000000
000000000000000111100010100000000000110011000000000000
000000000000000000000111001001001111101000000000000000
000001000110000000000100000101101101111001110000000000

.logic_tile 13 23
000000000000000000000110110000000000000000001000000000
000000000000000000000010000000001110000000000000001000
000010101000000101100000000111100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000001001000000000000001000001100111000000000
000000000000000101000000000000001100110011000000100100
000000000000100000000000000101001000001100110000000000
000000001100010000000000000000000000110011000001100100
000000000000000101000000001011011101101111110000000000
000000000000000101000000001011011111101001110000000000
000000000001010000000111110011001110101111110000000000
000001000010100000000111111001001110000111110000000000
000000000000000101000000000101011110001100000000000000
000000001100001001000000000111000000001000000000000000
000000000000011000000010001001001111010110100000000000
000001000001110001000111110001101111101000010000000000

.logic_tile 14 23
100000000100000101000110000001111010101000000000000000
000000000100001101100000000101111101100000010000000000
101000000110001001100010110101101110110110100000000000
000001000000000001000110100001011010111111010000000000
110000000000000111000111111101101110100010010000000000
100001000000001101100010001111001000010010100000000000
000000001010000111000110011001101010000001000000000000
000000001110001101000110011011111010010010100000000000
000000001100000001100000011011001010000110000000000000
000000000000000000000011100111011110000001000000000000
000000000000010000000110010011100001001100110110000101
000000000010100000000011000000101000110011000100100111
000010100000001011100111111111001001000000100000000000
000000000000010001000110010001111011000000000000000010
110000000001000001000111100111011110000000000000000000
000001000000000000100000000000000000000001000000000000

.logic_tile 15 23
100000000000010111100000000000000001000000001000000000
000000000000000000100000000000001001000000000000001000
101000000100001000000000000011000000000000001000000000
000000000110000111000011100000001111000000000000000000
010000001110000000000000000111001001001100111000000000
000000000000000000000000000000101000110011000000000100
000011000000000000000000000111001001001100111000000000
000000000000000000000000000000001100110011000000000001
000000000000000000000000001000001000001100110000000001
000000000000001101000000001011001110110011000000000000
000000000100100001000000010000000000000000000110000111
000000000100000000100011000001000000000010000010000100
000000000000000001000010000111100000000000000110000101
000000000000000000000010000000000000000001000000000011
000000000101000000000000000000001110000100000110000100
000001001100100001000000000000010000000000000001000010

.logic_tile 16 23
100000000000100001100000000111001000001100111100000010
000000000001010000000000000000000000110011000111010001
101010000001000101000000000000001000001100110110000010
000000000000100000100000000000001000110011000101000011
110000000000100000000000000001101101000000000000000000
110000000000010000000000000000011110101000010000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000010001010000001100000001000000001000000000000000000
000000000010010000100000000001001100000010000000000000
000001001100001000000011000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
110000000000010001100000000000000000000000000000000000
000000000100100000100000000000000000000000000000000000

.logic_tile 17 23
100001000000101101100010101011111111100010000000000000
000000100001010101000100000011001110000100010000000000
101010000010010000000000000101100000000001000000000000
000000000000000000000000001001000000000000000000000000
010000000000000000000111100001011101110011000000000000
110000000000000000000000000111011111000000000000000000
000000100000000101100000010000000001000000100110100001
000011000000000000000010000000001011000000000101100100
000000000000100111000000000000000000000000000000000000
000000000101010000000010010000000000000000000000000000
000010100000001101100110111001011100100010000000000000
000000000000001001000010011111011110000100010000000000
000001001100100101000110010000000000000010100000000000
000000000001010101000011111111001101000010000000000010
110000000001001001100110010101101110100001010000000001
000000000000110101100110100011011111100011110000000000

.logic_tile 18 23
100000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
101000000000000001100110010111100000000000001000000000
000000000000000000000010000000100000000000000000000000
110000000000000000000010100000001000001100111100000000
100000000000000000000100000000001101110011000100000000
000000000110000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000100000000
000000000000000000000110010000001001001100111100000000
000000000000000000000010000000001100110011000100000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001000110011000100000000
000000000000000000000000000000001001001100111100000000
000000000000010000000000000000001001110011000100000000
110000000000000000000111000000001001001100111100000000
000000000000000000000100000000001001110011000100000000

.ramb_tile 19 23
000000000001010000000000000000000000000000
000000010000000000000000000011000000000000
101000100000000000000000010000000000000000
000000000000000000000011110111000000000000
110000000000000000000011101000000000000000
110010100000000000000100001111000000000100
000000000000000011100000001000000000000000
000000000000000000100000001111000000000000
000000000000001111100000010000000000000000
000000000000000111000011101011000000000000
000000000000000111100000000000000000000000
000000000000000000000000001111000000000000
000000000000000000000010001000000000000000
000000000000001111000011111001001011100000
010000100000000000000010000000000001000000
110000000000000000000110010011001100000000

.logic_tile 20 23
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
100000000000000001000110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000011101101111111110000000000
000000000000000000000000000101101111110110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010010000000000000000000000000000
000000000000000000000000010101001101101001110110000001
000000000000000000000010001001111000000000100010000000
000000000000000000000000000001011001001011110000000000
000000000000000000000000000011001111100111110000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 5 24
000000000000000000000111001101001000000100000000000000
000000000010001101000000001011110000000000000000000000
000000000000000101100000001001000000000000000010000000
000000000000000000000000000001000000000001000000000000
000000000000000101000000001000001010000110100000000000
000000000000001101100010100111011110000110000000000000
000000000000000101000000000011001010001011000000000000
000000000000000000100000001111000000001001000000000000
000000000000001000000000000001101011000101010000000000
000000000010000001000000000101001010000001000000000000
000000000000000000000000010101011010000000000000000001
000000000000000000000010000000000000001000000000000000
000001001100000001100000010001101011100010100000000000
000010100000000000000011010101001010001000000000000000
000000000000000111000000000101011010000100000000000000
000000000000000000100000000000000000000000000000000000

.ramt_tile 6 24
000000010000000000000111010000000000000000
000000001001000000000011001001000000000000
101010010000001000000000000000000000000000
000001000000000011000000001001000000000000
110000000000001111100000000011000000000000
110000000000001011100011100101100000000000
000000000001000111100011111000000000000000
000000000000100000100011111101000000000000
000000000000000101100110101000000000000000
000000001010000000000000000001000000000000
000010100001000000000000010000000000000000
000000000000100000000010110101000000000000
000000000000100000000111001011000001000000
000001000001010000000100001011001011100000
010010100000000000000000000000000001000000
110001000000000001000000001101001110000000

.logic_tile 7 24
000000000000000000000000000000011000000100000100000000
000000000000001101000000000000010000000000000000000000
001000000000000000000010100001000000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000101000000000000011010000000000000000000
000000000000000000100010111011000000000100000000000000
000000000000100111000000000000000000000000100100000000
000000000001001101000000000000001011000000000000000000
000000000000100111100000010000000000000000100100000000
000000000001000000000011100000001010000000000000000000
000000000000000111000000000011111010000000000010000000
000000000000000001000000000011001111000000100000000010
000000000000000000000000010001101010000000000000000000
000000000000000000000011110101111000000010000010000000
000010100000000000000000000000000001000000100100000001
000000000000000000000000000000001100000000000000000000

.logic_tile 8 24
100000000000000000000000011011111100000100000000000000
000000001110000000000010101001010000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000011101011000000000010000000000000
000000000000000000000111100111011010000000000000000000
000010001010000000000000001001110000000010000000000100
000000000000000111000011100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000100000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 24
100001000000000001100000001001111000111001110000000000
000000100000000000100000001001011111101000000000000000
101000000000000001100111100101001010000000010000000000
000000000000000000100010010101011000010000110010000000
010000000000001111100010101011011010100111110000000000
000000001010000001000100001011101010101011110010000000
000000000010001111100010100011011011010010100000000000
000000000000000111100110010000011011000001000000000000
000000000010000101100110000000000000000000000000000000
000000001110010001000000000000000000000000000000000000
000000000000100000000000010000000000000000100110000100
000000000001010000000010000000001110000000000010000111
000000000000001000000011001011001111111101010000000000
000000000100000111000110001001011010100000010000000000
000000000001000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000

.logic_tile 10 24
000000000000011011100110010011101011010010100000000000
000000000000000001000010001111111110000001000000000000
000001000000001111000110010001101100101001000000000000
000000001010000001000011110011111010111001100000000000
000000000000000111100010100111111001110110000000000000
000000000000101001000010010001101100110000000000000000
000000000000000101100000011101101111000010100000000000
000010100000000101000011101101011100000010010000000000
000000000000000001100110000111011100010000100000000000
000000000100010000100110000101001111100000100000000000
000010100000001101100010001001001011110001010000000000
000000000000000101000000001001111010110010010000000000
000000001100000000000110111011001110010000110000000000
000000000000000001000011100111111111000000100000000000
000011000000010101100000010001111100110010100000000000
000011100000000000000010001001001000110000000000000000

.logic_tile 11 24
000000000000100111100000000001100000000000001000000000
000000000001001101000000000000000000000000000000001000
000010100000001001000000000111100000000000001000000000
000000001100001011100000000000101000000000000000000000
000000000001011101000000000101001000001100111000000000
000000000000001111100000000000000000110011000000000000
000000000001010101100000010011001000001100111000000000
000000001100101001000011100000000000110011000000000000
000000100000101101100000000101101000001100111000000000
000000000001010011000000000000100000110011000000000000
000010000000000000000000000000001001001100110000000000
000001000010000000000000000000001010110011000000000000
000000000000001000000000011111101110101011010000000000
000001000000000101000011010001001010000010000000000000
000000000001001000000011100001011010101001000000000000
000000000110100001000100001111001100110110010000000000

.logic_tile 12 24
000000000000000001100110101001101001011100000000000000
000000000010000000000010110101011101001000000000000000
000000000111010101100111000111100000001100110000000000
000000000001101101000110100000001110110011000000000000
000000100000001011100111011101011010100000000000000000
000000000000001111100111100011011100110100000000000010
000000000000000111100110111001101111100100010000000000
000000001100000000100011100111111001110100110000000000
000000000000000111100110010011101101010011100010000000
000000000000000111100011001101111001100011100000000000
000000000000000111100010000001011110011101000000000000
000000000001010001100111101111111100101101010000000000
000000000000001000000011010011101010000001010000000000
000000001000000111000010100101011101000010010000000000
000010000110000011100111111001111010111001000010000000
000001001100000111000010011111011000110101000000000000

.logic_tile 13 24
000000000001010000000110000011001010101000000000000000
000000000000100000000010101101101111100000010000000000
000000000000000101000010101101111101111100000000000000
000001000000000000100010110001111100011100000000000000
000000000000000111000010100001101001101001010000000000
000000000000001111100011101001111100000001000000000000
000010000000000101100110011101001010100001010000000000
000001100100001111000010101011011011010000000000000000
000001000000000001100110110011011110101001000000000000
000000000000000000000010011011101011100000000000000000
000000000000001001100110111101011111100000000000000000
000000000000000001100010101111111101110000100000000000
000000001110001000000011101101101101000001000000000000
000000000000000001000000001001001010001001000010000000
000011100001101001100010011111101000010110000000000000
000001001000101011000011001101011110101010000000000000

.logic_tile 14 24
100000000000000111100110000101001111111101110100100000
000000000000000000100010111011001110110110110111100010
101000000000000000000000000111001010111100110100100010
000000000000000000000000000101001011111000110111100000
010001001010001001100111110001011110100000000000000000
110010001010001111000010000101011001110100000000000000
000001100001100011100000010101000000000000100000000000
000010000000110000100010010000001111000000000001000000
000000000000011000000000011101101001101000000000000000
000000000000000001000010100101111100100100000000000000
000010000100001101100000010011001110100000000000000000
000001000000001011000010000001001111101100000000000000
000001000000001001000000011011101010101001010110000000
000010000000000001000011011011001110111011110101100110
110001000000000001100000000101000000000010000000000000
000010000000000000000011110000001111000000000000100000

.logic_tile 15 24
100001000000001111000000000001111100101011010100000000
000000100000000001000010010001001110000011000000000010
101000000010000001100111100001000001000010100000000000
000000001010000111100100000001001001000011010000000000
010000000000001000000010011001101011110000010000000000
110000000000000101000110010001101110010000000000000000
000000000100101000000111111101101100111010110100000001
000000000001001111000110100101111011110010110000000000
000000000000001000000000011001101111111110110100000001
000000000000000101000010101011101100110000110000000000
000001000000011011100000011111101001001000010000000000
000010000010000101000010101001011011100000010000000000
000000000001010001100000010111011000000000000000000000
000000000000000111000011100000110000001000000000000000
000010100000011101100110001011011111110000000100000000
000001000001100111000000000111011000111001010000000010

.logic_tile 16 24
100001000000000000000111001000011000000000000000000000
000000000000000000000011101011011011010100100000000000
101001000000101101000110101000000000000000000000000001
000000000000001111000000000011001001000000100000000000
010001000000000000000110000111100001000011110000000000
000000100100000000000100001101101011000001000000000000
000000000000011000000011100001000000000000000110000000
000000000000000101000010010000100000000001000011000100
000000100000000000000000000001111010000000000000000000
000000001010000101000000000000000000001000000000000000
000000001100000001100000001011000000000001000000000000
000010100000000000000010101101000000000000000010000000
000000000000000000000000000000011011000110100000000000
000001000000100000000000001101001101010000100000000000
000001000000000000000000000000011000000100000110000000
000010001000000000000010100000000000000000000010000110

.logic_tile 17 24
100000000000000000000010101001011010111111010000000000
000000000001011101000011110011111000111001100000000000
101001001110000001100000000111111000010000000000000000
000010100000000000000010110000111001101000000000000000
110011000000001101000110000001101001010000000000000000
110000000000000001000000000000011001100000010000000000
000000000010100000000010010101011101101011110110000000
000000000001000000000111101001011111111001010000000000
000000000000000000000010110101001101110000110100000000
000000000000001111000110000001011011100000000000100000
000000000000001001100110011011001101100001010100000000
000000000000000001100010000011101000010001110000000010
000010100000000001100111000000001001010010100000000000
000000000000000000000100001101011001010010000000000000
000010100000000000000110011001001111110100010100000000
000000000000000000000011100011101101010100100000100000

.logic_tile 18 24
100000000000000000000110000111001000001100111100000000
000010100000001111000010100000000000110011000100010000
101000000000000000000000000111001000001100110100000000
000000000000000000000000000000000000110011000100000000
110000000000000000000010100000000000000000000000000000
100000001100000000000010110000000000000000000000000000
000000000000000000000000000001000000001100110100000000
000000000000001001000000000000001001110011001100000100
000000001110001001000000000000000000000000000000000000
000010000000001001100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000001001100000010011011010100010000000000000
000010100000000001000010011101001001000100010000000000
110010100100100001100000000011011110100000000000000000
000000000001010000100000001101001111000000000000000000

.ramt_tile 19 24
000010110000000011100000011000000000000000
000000000000000000000011010001000000000000
101010110000001000000000010000000000000000
000000001010001111000011001101000000000000
010000000001000000000111110000000000100000
110000000000100111000111111001000000000000
000010000000001111100111010000000000000000
000000000000000011000111010001000000000000
000000000000000000000000001000000000000000
000000000110000000000000001001000000000000
000010000000000000000000001000000000000000
000000000110000000000000000101000000000000
000000000000000000000011100000000001100000
000000000000000000000100001111001011000000
010011100000000000000000001000000000000000
110000000000000000000000001101001010000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010101000000001100110100000000
100000000000000000000010001111100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001001111100010000100000000000
000000000000000101000000001011101010010000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001000011010000000000000000000
000000000000000000000000000001011110000100000000000000

.logic_tile 5 25
100000000000000000000010110011101011111001110110000000
000000000000001111000010000011111101110010110001000000
011000000000001101000000000001101000101111010110000000
100000000000001111100010100111011001001111100010000000
000000000000001000000000000011001011100011000000000000
000000000000000001000010100001101110101011010000000000
000000000000000101100010101101100000000010100000000000
000000000000000101000000000111101010000011100000000000
000000000000000000000110000101011011101000010000000000
000000000000000011000000000011101000010110100000000000
000000000000001001100110011011111011101001110110000000
000000000000000001000010000001001100101001010010000000
000000000000000001100000001001101010000100000000000000
000000000000000011000000001001001100010100000000000000
000000000000000001100000000111101111010000010000000000
000000000000000001100000000101001100100010100000000000

.ramb_tile 6 25
000000000000000111100000000000000000000000
000000010010100000100000001101000000000000
101010100000011000000000010000000000000000
000001001010100111000011100001000000000000
110001000000000111000111100111100000000000
110000100000000111000111110101000000100000
000000000000000000000000000000000000000000
000000000000000000000000000101000000000000
000000000000000000000000001000000000000000
000000001000000000000000001111000000000000
000000000000000000000111000000000000000000
000000001100000000000010000111000000000000
000001000000000000000111101111100001000000
000000000000010001000000001011101001010000
010000000000000000000010000000000001000000
010000000000000001000010001101001101000000

.logic_tile 7 25
100000000000000000000000000101000000000000000100000000
000000000000000000000010100000000000000001000000000000
011000000000001001100110010000011100000100000100000000
100000000010000001000011100000000000000000000000000000
110000000000000000000000010000000001000000100100000000
110000000000000001000010000000001001000000000000000000
000000000000000000000000000001011100000000000000000000
000000000000000000000000000111110000001000000000000000
000000000001111001100000000111000000000000100010000100
000000000001111111000011110000101101000000000000000000
000000000000001111000000001011101100000010000000000000
000000000000001101100010011001101011000000000000000000
000000000000001000000010011001101100000001000000000000
000000000000001111000011100001000000000000000001000000
000000000001010000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000

.logic_tile 8 25
100000001110000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
011000000000000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000111110001111110001000000000000000
000001000000000000000010011011010000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001110000000110010111111100001100000110000000
000000000000010000000011011011100000001101000000000001

.logic_tile 9 25
100000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101010001110000000000000000000011110000100000110000000
000001001010000000000000000000010000000000000010100010
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010100111100000000111011110000110000000000000
000010000000000000000000000000101100000001010000000000
000010000000000001100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000000000111000000000000000110000000
000000100000001111000000000000000000000001000010000110
000000000000000111100010000000000001000000100100000001
000000000000000000100000000000001010000000000000100010
000000000000000001000010000011100000000000000100000001
000000000000000000000000000000000000000001000000000010

.logic_tile 10 25
000000000000000011100110000001001011110101010000000000
000010000000001111000100000101111110110100000000000000
000000000000100001100000011011011001101000010000000000
000000000000011001100011011011001111000000010000000000
000000001110001101100110011101101000000110000000000000
000000000000000011000110011101010000001010000000000000
000000000000000111000110100101011010100100010000000000
000000000100000001000010010101101110110100110000000000
000001100000000000000000010011111000101001110000000000
000000000100001001000011100001001111101000100000000000
000000001000000001100110000011011001111001010000000000
000000000001000000000000001001111000100110000000000000
000000101110001000000111001101111010001001000000000000
000001000000000001000000001101010000000101000000000000
000000000000010101000010111000011110010000100000000000
000000000000000000100110001101011000010100000000000000

.logic_tile 11 25
000000000000000001000010100111011010101010000000000000
000000000000100000100010101101101100010110000000000000
000000000000001001000000011111111010000110000000000000
000000001110000101100011011101101001001010000000000000
000000000001010111100110110001011101010000100000000000
000001000000000000100010101001101100101000000000000000
000000100000000101000010000011101011111001010000000000
000001000000000101000111111001101010100110000000000000
000000100001011000000000001111100001000011100000000000
000000000001100101000011110101101001000010000000000000
000000000000001001100000000111011011000110100000000000
000000000100000001000010000000001000001000000000000000
000001000000100111000000011101101010000001000000000000
000000100001000000100010000001010000000111000000000000
000000000000010000000010010101101100010000100000000000
000000001010000000000011100000111000101000000000000000

.logic_tile 12 25
000000000001101000000111101111001101101000010000000000
000000000000100011000010010101111111000000010000000000
000010100000000101000000011000001011000110000000000000
000001001000001111100010100011001010000010100000000000
000000000101001001000110100001101011000010100000000000
000000000000001111100011110001001100000011010000000000
000000000000001001100000001001100000000010000000000000
000001000000001011000011110011001001000011100000000000
000000000000000001100110001111000001000001110000000000
000000001100000000000100001011101001000000100000000000
000000000000100001100000011001000001000010100000000000
000000000000010001100010001101101100000010010000000000
000010000000000000000110010011011110101010000000000000
000000000000000000000010011101001111010111100000000000
000000001000001001000110001111100000000011100000000000
000000001100001001000000000011001011000010000000000000

.logic_tile 13 25
000000000001001011100111000101100000000000001000000000
000000001100001001100000000000100000000000000000001000
000000000000001101000010100101000000000000001000000000
000010100000001011100110110000000000000000000000000000
000000000000100001100000000000001001001100111000000001
000000000011010000100000000000001110110011000001100101
000000100000000000000000010001001000001100111000000000
000000000000000000000010010000000000110011000000100001
000000000000000000000000000111101000001100110000000110
000000000110000000000000000000100000110011000000000011
000000000000000000000110001001101010001000000000000000
000010100001000000000000001001001111011100000000000000
000000000000000000000000000001011101101011110000000000
000000001100000000000010110101111001111011110000000000
000000000000000101000000001001101010111100010000000000
000000000000000000000010100001001000111110110000000000

.logic_tile 14 25
000010000000000101000000000111100000000000001000000000
000001000001010000000000000000000000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000000000001001000001100111010000000
000000000000000101000000000000000000110011000001000001
000010100000000101000000000101101000001100111010000000
000000001110000000100010110000000000110011000011100001
000010000000000000000110100101001000001100111010000000
000001000000000000000000000000000000110011000000000010
000010000010000000000000010000001001001100111000000100
000001000001000000000010100000001011110011000010000001
000001000000000000000000000000001001001100111000000000
000010001010000000000000000000001101110011000000000000
000010000000110000000000000000001000001100110000000000
000000001000010101000000000000001101110011000000000000

.logic_tile 15 25
100000000000001001100000001011001101010110000000000000
000000000000001111000000001001011010101110000000000000
101000000000101101000111111011101100111110000000000000
000000000011000101100110101111001101010110000000000000
110000000000001001000110001011011001100000000000000000
110000001000001111000000000111101111101001010000000000
000000000000001001100110101101001111111111100100100000
000000000010011011100010100111101111101001010100000000
000001000000001101000010011111001010000110100000000000
000000000000000001000110101101101010001111110000000000
000001000010001111000010001001001101010111100000000000
000010100000001111100010011001011010001011100000000000
000001000000000101000011110001011100001110000100000000
000010100000000000000110100001010000000110000101000010
110000000000001101100010001011111001011111100000000000
000001000000000001000010100011101011101111100000000000

.logic_tile 16 25
100000000000001000000000010011000000001100110100000000
000000000000000001000011100000001000110011000111000111
101000000001000101000110110101011100000001010000000000
000000000000100000000010001011111110000100000000000000
010000000000000001100111111001100000000001000000000000
010000000000000000000110101011000000000000000000000000
000000100000100001100000000101101111101011010000000000
000001000101000000000000001101001001001011100000000000
000000000001000111100010101111011111000110100000000000
000000000000100000000011110101101001001111110000000000
000001100001000000000000000011101100001100110000000000
000011100000101101000010000000010000110011000000000000
000000000010001101000000011000001100001100110000000000
000000000000000101100010000011001101110011000000000000
110000000010101000000000000101000001000010100000000000
000000000001000101000011111111001111000010000000000010

.logic_tile 17 25
100001000000100000000000010000011011010100100100000000
000000100001010000000010001111001011010110100100000000
101000100000010001100010110111011000001001000100000000
000001000000000000000111011101010000001101000100000000
010000001100000001100010100001101110000110000000000000
010000000000000111000110110101000000001011000000000000
000001000010001000000010001000011000000000000000000000
000010100000000001000000001001011010010110000000000000
000001000000000000000000001000000001000000000000000000
000000100000000000000000001001001101000000100001000000
000000000000110000000110011101100001000001110100000000
000000001010000000000010001111101101000011110100000000
000001000000001001100110000111000000000000000010000000
000000100000000001100000001101000000000010000000000000
110000000100010000000000001001111100000100000000000000
000000000000000000000011101001110000000110000000000000

.logic_tile 18 25
100000000000010101000010100000000000000000000000000000
000000000000100000100000000000000000000000000000000000
101000000000000101100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000001101100111100001001000110011000000000000
110000000000000101000100000111011100100001000000000000
000000000000001000000010101101000000000000100000000000
000000000000000101000000000001001010000011100000000000
000000000001010101000000001001001101100000000000000000
000000000000101111100000001001001011010000100000000100
000000000000000001100000001111101011111101010100000000
000000000000000000000000000101011100111110110100100000
000000000000000101000110000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000001000000000000000
000000010000000000000000000101000000000000
101000000000001000000000000000000000000000
000000000000001111000000001111000000000000
110010100000000111000000001000000000000010
110001000000000000000000001111000000000000
000000000000010111000011101000000000000000
000000000000000000000000000111000000000000
000000000000001111100000000000000000000000
000000000000000011000000000101000000000000
000000000001000111100000000000000000000000
000000000000100000000000000111000000000000
000000000000000000000010001000000000000000
000000000000001111000111111101001100000100
010000000000000000000010001000000000000000
010000000110001111000000000011001100000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
100000000000000000000000011101001100000000000000000000
000000000000000000000011111001111101000010000000000000
101000000000000000000000010000011010000100000010000000
000000000000000000000010000000001011000000000000000000
010000000000000000000110010000000000000000000000000000
010000000000010000000010010000000000000000000000000000
000000000000000111000000000000011000000010000000000000
000000000000000000100000000000010000000000000000000000
000000010000000000000110110000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000001101100110111011111101000010000000000000
000000010000000101000010100011101101000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001101000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
100000000000000001000110000101000000000000001000000000
000000000000001001000000000000100000000000000000001000
101000000000001001100110000101000000000000001000000000
000000000000000001000010010000101101000000000000000000
010000000000000000000110100001001000001100111100000000
100000000000000000000010100000001101110011000000000000
000000000000000000000000010001001000001100111100000000
000000000000000000000010000000001001110011000000000000
000000010000000000000010010001001001001100111100000000
000000010000000000000110000000001000110011000000000000
000000010000000000000000000001101001001100111100000000
000000010000000000000000000000101000110011000000000000
000000010000000000000000000101101000001100111100000000
000000010000000000000000000000101000110011000000000000
000000010000000000000000000001101001001100111100000000
000000010000000000000000000000101001110011000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000001100000011100011110001011101000010000000000000
000000000000000000100011110000111111000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010001000000000000000100000000
000000100000000000000011000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000001001010000010000000000000
000000010000000001000000001111111001000000000000000010
000000010000000000000010000001001100000000000000000000
000000010000000000000000000000101011100000000000100001
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.ramt_tile 6 26
000000010000000000000011100000000000000000
000000000000000000000100000011000000000000
101000010000010000010110111000000000000000
000000000000100000000111011001000000000000
010000000000001000000111111101000000000000
110000000000001111000010100111100000100000
000000000000010111000000001000000000000000
000000000100000000100010001101000000000000
000000010000000000000000001000000000000000
000000010000000001000000001011000000000000
000000010000000000000010001000000000000000
000000010000000000000010000111000000000000
000001010000000000000010001101000000000100
000010110000100000000000001001001111000000
010000010000010011000000000000000001000000
110000010000100001000000001001001101000000

.logic_tile 7 26
100000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000100
011010000000011000000000001111011000000000000000000001
100000001110101111000000000111101100100000000000000010
010000100000100000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000111011001000000000000000000
000000001110000000000000000011101110000100000001000000
000000010000000111000110110011000000000000000100000000
000000010000000000100111100000100000000001000000000001
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000011101000000000000000000100000100
000001010000100000000100000011000000000010000000000000
000010110000001000000000000011000000000000000100000000
000001010110001011000010000000100000000001000000000001

.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000001110000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000001000000000000000110000000
000001000000000000000010110000000000000001000000000000
000001010010000000000000010101100000000000000100000000
000011110000000000000011010000100000000001000001000000
000000010010000000000000000000001100000100000110000000
000000010000000000000000000000010000000000000000000000
000000011100000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 26
100000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000110001011111100111100010000000000
000000000000000000000000001001011111010100010000000000
010000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100011111010001111100010000000
000000000000000000000000001011011000001001100000000000
000010111100100011100110100000000000000000000000000000
000000010001010000100100000000000000000000000000000000
000000010000001000000000010000000000000000100100000000
000000010000000011000011000000001100000000000010100000
000001010000000000000000000000000000000000000000000000
000010110000000000000011000000000000000000000000000000
000000010010000111000000000000011110000100000110000001
000000010000000000100000000000000000000000000010100000

.logic_tile 10 26
000000000000101000000110001111001001111000000000000000
000000000001010001000000001101111101111010100000000000
000000000000000011100110010001111011111001000000000000
000000000100001101100010001101001110110101000000000000
000000000000000000000000010101111101010000000000000000
000000000000101101000010000000011110101001000000000000
000001000000101001100111000011001111111100010000000000
000010001111010111000100001111111000101000100000000000
000001111110000000000010101101011110100010110000000000
000010110000000001000010110011011000010000100000000000
000000010000000001100011111001111100101000100000000000
000000010000000101100010011001101111111000010000000000
000001010000100000000010100011101110000001110000000000
000000111111000001000010101111011100000000010000000000
000000010000100101000010110111111100111001010000000000
000000011100010101000110101011101110100010100000000000

.logic_tile 11 26
000000101101100001100010101001100000000010000000000000
000000000001011001000110110101001110000011010000000000
000000000000001101000111100011000001000001110000000000
000000000001010101100010111001101111000000010000000000
000000000000000101100010010011111000000010000000000000
000000000000001111000111010001111011000111000000000000
000010000000000011100010100001111000101001110000000000
000000101100001101000000000011011011011001110000000000
000010010000001001100000011101011000000110000000000000
000001010000000001100011100111000000000101000000000000
000000010101000000000011100111101010111100110000000000
000000011100100000000100001111101011101100010000000000
000000010000000111100000010001011110010000100000000000
000000010000000000100011001001101100101000000000000000
000000011001011111000110011001011010100000010000000000
000000011110100001100011010101111000010100000000000000

.logic_tile 12 26
000000000000000000000110111101101010101000110000000000
000000000000100000000011110001111011100100110000000000
000000000000001111000011110011001011010110000000000000
000000000000000111100110000000111001000001000000000000
000010000000000001000010001101000001000010000000000000
000011101000100000000011111101101101000011010000000000
000000000000010101100111101011111010000001010010000000
000000000000100000000011101111001001000110000000000000
000000010110000001100000000001100001001100110000000000
000000010010000000000010000000001111110011000000000000
000000010000001000000011100001011001111001110000000000
000000011110000001000110011111111110111110100000000000
000000010000000111100000010011101110000110100000000000
000000111000000001000011010000101011000000010000000000
000010010000001000000111000111001010101100100000000000
000000011000100101000010000011001011101100010000000000

.logic_tile 13 26
000000000000000001100011101111011111111100010000000000
000000000000000000000100000111011000101000100000000000
000000101001000111100110110101011110111001010000000000
000001001010000111000011110011101111010001010000000000
000000001000001000000111001001101000100100010000000000
000000001110000101000000000111011100111000110000000010
000000000000000111000011101101011010000111000000000000
000000000000000000000100000011100000000001000000000000
000000110001001011100110000001101000010010100000000000
000000010001000001100000000000011011000001000000000000
000000010001010011100010000101111111010111100000000000
000000011110000000100100000101101110101010000000000000
000000010000000000000111110001101101101011010000000000
000000010000000001000111011111111110100010010000000000
000010110000011101100000011111111000110000010000000000
000001011000101011000010101011011000110110010000000000

.logic_tile 14 26
100001000001001111100010110001001101111001100000000000
000010100000001111100011001101001010110000010000000000
101000000110000001100111101101011011101000100000000000
000010000000000111100000001011111010111100100000000000
010000000000001011100010101001001010000111110000000000
010000000000000001000000000001101010000101010000000000
000000000000001101000110000111111011101000010000000000
000000000111000111000000001001101111000000100000000000
000000010000000001000111001111101000011101010000000000
000000010000000101000000000101011100000110100000000000
000000010001110001000010011001011110110110110110000001
000000010000110000000110101001001110111101110111100001
000000010000001000000000001111011000001011000110000001
000000010000000111000000001011000000001111000100100000
110000011010000001100010101101011010111100010000000000
000000010000100001000011100011101101010100010000000000

.logic_tile 15 26
100000000000001000000110111101001000010110000000000000
000000000000000111000011010001111101101001010000000000
101010000000001101000110011101011011000000110000000000
000110000000000011100010100001101110000010110000000000
010000000001010101100010111011111100001000000000000000
010000000000100000000110000111101111001101000000000000
000001000010001111100000001011101110101001110000000000
000000000101011001000010001001111110010100010000000000
000001010000000101100110010111111010110011110100000001
000000110000000000000010010111101000010011110111100010
000001010000001011100011101011001010111001110000000000
000000010110000101100110000111101101111110100000000000
000000010000001101100110001000001101000000000000000000
000000010100000111000111101001001100010110000000000000
110000011000011001100000011111011110111100010000000000
000000111110101001100010101101101111010100010000000000

.logic_tile 16 26
100000000000001111100000000000011101010000000000000000
000000000000000111000000001101011010010100000000000000
101001000010000000000000000101000000000000100000000000
000000100000000000000000000000101101000000000000000000
010000000000001111000010000000000000000000100110000001
000001000001010001100000000000001000000000000001000100
000000000000001001000000000000001010000100000110000001
000000000000000111000000000000000000000000000001000000
000001010000001000000110100101000000000010000000000000
000010010000000101000000000000001100000000000001000000
000000010000100000000110101000000000000000000110000100
000000010001010000000000000101000000000010000011000000
000000010000011000000000000111001010000010000000000001
000000010000000011000000000000001100000001010000000000
000000011000000000000000000000000000000000000100000101
000000010000010000000000000001000000000010000001000001

.logic_tile 17 26
100000000000000000000111000001100000000010000000100000
000000000000010101000011110101001000000000000000000100
101000000000101101000000000111000000000010000100000001
000000000000001001000000000000000000000000000101100000
010000000000001101000111100001100000000000000000100000
010000000000001111000100000101001000000010000000000000
000000100000000000000000001101000000000000000010100000
000001000000000000000000000001000000000010000010000010
000000010000000000000110011000001010000100000010000011
000000010000000000000010000001001011000000000001100010
000000010000000000000000000111101100111001010000000000
000000010000000000000000001011111001110110110000000000
000000010001000001100000000000000000000010000010000101
000000010000000000000000000000001010000000000001000000
110000010000000000000110000001001011000000000000000000
000000010000000000000000000000001000000001000000000000

.logic_tile 18 26
100000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000000000000000010000100100000
000000000000000000000000000011000000000000000100000000
010000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000011010000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101111010000000000000000000
000000010000000000000000000000010000001000000010000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000010000000000000000001000000000000000
000000000000000000000000001011000000000000
101000010100000000000000010000000000000000
000000000000000111000011101111000000000000
010001000000000000000011100000000000100000
110010000000000000000100000111000000000000
000000100001000000000000000000000000000000
000000000000000000000011110011000000000000
000010110000000011100000001000000000000000
000001110000000000100000001111000000000000
000000010000011000000000000000000000000000
000001010000000011000010000111000000000000
000000010000001011100000001000000001100000
000000011100000011000010001001001000000000
110000010000000000000111001000000001000000
010000010000000001000000001101001110000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001111111111000010000000000000
000000000000000000000000001111011110000000000000000000
000000000000000001100000000111001110000010000000000000
000000000000000101000000001111101110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001101100110110000000000000000000000000000
000000010000000101000010100000000000000000000000000000
000000010000001101100110111101001100100000000000000000
000000010000000101000010100001011010000000000000000010

.logic_tile 2 27
100000000000000001100110000111101000001100111100000000
000000000000000000000000000000101100110011000000010000
101000000000000000000000000111001000001100111100000000
000000000000000000000000000000101000110011000000000000
010000000000000000000000010101001000001100111100000000
100000000000000000000010000000101111110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000101001110011000000000000
000000010000001000000000000111101000001100111100000000
000000010000000001000000000000001111110011000000000000
000000010000000001100000010111001001001100111100000000
000000010000000000000010000000101100110011000000000000
000000010000000000000010000111101001001100111100000000
000000010000000000000000000000101101110011000000000000
000000010000001000000110000111101001001100111100000000
000000010000000001000010000000101111110011000000000000

.logic_tile 3 27
100000000000000000000000000111011010000010000100000000
000000000000000000000000000000010000000000000100000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000110100000000000000000000000000000
000000010000000001000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 4 27
100000000000001000000000000000000000000000000000000000
000000000000001111000010110000000000000000000000000000
101000000000001000000000000101000001000000000100000000
000000000000000001000000000000101111000001000100000000
000000000000001000000010100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000000000000000001000001000010100000000000
000000000000000000000000000000001111000000010000000000
000000010000000001100000000000011110000000000100000000
000000010000000000000000001001010000000010000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101001101000010000000000000
000000010000000000000000000001001000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000010110000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000001000000000000000000000000000
000000010000001111000011101101000000000000
101000000000000111100000001000000000000000
000000000000000000000000001101000000000000
010000000000001111100111101011100000000000
010001000000000111100100000101100000100000
000000000000000101100011110000000000000000
000000000000000000100111110111000000000000
000100010000000000000000000000000000000000
000100010000000000000000000001000000000000
000000010000000101000111001000000000000000
000000010000000001000100000001000000000000
000000010000000000000000010011100001000000
000001010000000111000011000101001011100000
110000010000000000000000000000000000000000
010000011100000000000000001111001010000000

.logic_tile 7 27
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110100000000000001000000000000001100000010000010100000
110100000000000000000000000000010000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000010100000000000000000100100000000
000000010000000000000000000000001010000000000000100000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000

.logic_tile 8 27
100000000000000000000010100000000000000000100100100000
000000000000000000000111100000001011000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
010000000000000001000110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000010000000000000000000101000000000000000100000000
000000010000000000000000000000000000000001000000100000
000001010000000000000000000101111010000010000000000000
000000010000000011000000001101011001000000000000100000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001100000000000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
100000001110000111100111000101111000000110000000000000
000000000000000000000100001011101011001010000000000000
101000000000000101000000001101011100100000010000000000
000000100000001101100000000101101111010100000000000000
010000000000001001000010110001000000000000000110100000
000000000000000001100111010000000000000001000000000000
000000001010100001000000011111111000010100100000000000
000000000000011101000011001111001010101001010000000000
000000011100010000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000001000000000001101001010001001000000000000
000010110000001101000000000001101001000001010000000000
000000010000000111100000010101011011100000000000000000
000010110000000000100010001101101010111000000000000000
000000010000000001100000010111000000000000000110000000
000000010001000000000010000000000000000001000000100110

.logic_tile 10 27
000000000000100000000111111111001100101000010000000000
000000000001010000000011101011111011000000010000000000
000000000000000001100110100001011111111100010000000000
000000000000000111000000001111101010101000100000000000
000001000000000000000110001011111000101001000000000000
000010100000000000000010000011011111010000000000000000
000000000000001000000000010000011110010110000000000000
000010100000001011000011001101001100000010000000000000
000000010000001111000110100111011001111001110000000000
000000010000001011000011000111101111010100000000000000
000000010110000001000000010001100000000001010000000000
000000010001001101000010000111001101000010010000000000
000001010000000001100010111000001000000110000000000000
000000010000000001000110100111011101000010100000000000
000000010110000101100110000011000001000001110000000000
000000010000000000000000001011001011000000010000000000

.logic_tile 11 27
000010100000000000000000010111000000000000001000000000
000001000000100000000010000000000000000000000000001000
000000000000001000000110000111000000000000001000000000
000000000000000001000000000000000000000000000000000000
000000001110000111000000000111001001001100111000100000
000000000000000001000000000000101111110011000000000000
000000001010001000000000000011001000001100111000100000
000000000000000111000000000000100000110011000000000010
000000010000000000000110000011101000001100111000000000
000000010000000000000011100000100000110011000000100000
000000111010001000000010001000001000001100110000000000
000001010000000101000000000101000000110011000000000000
000001010000000001000000001011011001111101010000000000
000010110000001001000010000001111100011111100000000000
000000010110000000000010010001001011100110110000000000
000000010000000000000010100101101111100000110000000000

.logic_tile 12 27
000000000000000000000000000011101111101100000000000000
000000000000000000000010111011011110111100000000000000
000000000000001111000010101011001011010100000000000001
000000000000000011000110011011001001001000000000000000
000010100000000011100000010111011000001100110000000000
000001000000000111000010100000000000110011000000000000
000000000000000101100110010011101001000000100000000000
000000000000000001000011010000111110101000010000000000
000000010000000111100000011101011011111001110000000000
000000010000001101100010011101101001010100000000000000
000010010000001001100010111111011110000000010000000000
000000010000000011000111001101111010000110100000000000
000000010000000000000011111101011111010001100000000000
000000010000100111000110000011111010110001110000000000
000000010000011001000010000001111010110101010000000000
000000010000100111000110011101001100111000000000000000

.logic_tile 13 27
000000000000001011100000011101101011000110100000000000
000000000010000011100011100011011010000110000000000000
000000000000100111000000010011011111000000010000100000
000010100000010000100010000101001101100000010000000000
000000000000000000000110110111011110100001010000000000
000000000000100001000010001011101000010000000000000000
000010101010010011100010011000001111010000100000000000
000000000000101101100011101111011011010100000000000000
000001011000001111100110001011011110001001000000000000
000000110000000001000010111011001101000101000000000000
000000010000011000000110001001101111111001010000000000
000000010001110001000011110001101110011001000000000000
000000010000000011100010010001011110110001010000000000
000000010000000000100011001001001101110010010000000000
000000011010000001100000010101101011010111100000000000
000000010001011101000010001011111110110111110000000000

.logic_tile 14 27
000000000000000111100111111011011100010111110000000000
000000000000000111000111100101111101101111010000000000
000010000100001011100010100011111010111111100000000000
000000000000000111100100001011001010111110000000000000
000000000001100111000111000111111001010111100000000000
000000000000011001000110010111011011100010010000000010
000010100100001101000111000111101101101001000000100000
000000000000000001000110100011101011011001000000000000
000000010000001001100111000011101111010000110000000000
000000010000000001000010000001011010100110110000000000
000000011011110111000110101001011110111001010000000000
000000010000000001000000001101101001100010100000000000
000000010000000111100000000001101011111001110000000000
000000110000000000100010000101011000010100000000000000
000000011000000011000110000001001011110010110000000000
000000010001010111000000000001011010100010010000000000

.logic_tile 15 27
100000100000001111100011100111100000000000000100000000
000000000000001111100000000000000000000001000001000001
101000000000100101100010101111111111001011010000100000
000000000001010000000111101001101010011110000000000000
010000000000000000000010111111101101110010110000000000
000000000000000101000110001101111100010001100000000000
000000000000001011100111011101011010110000010000000000
000000000000000001100110001101101010110000110000000000
000000010000000011000010001001111101111101010000000000
000000010000000000000100001111011001100000010000000000
000000010100001000000011100101101110100011110000000000
000010010000011001000100001111001011110111110000000000
000000010000000111000000011011001000000000100000000000
000000010000000000000010011101011000101000010000000000
000010010000100001100010010000000000000000100100000000
000000010000000001100011010000001000000000000011000010

.logic_tile 16 27
100001000000001111000011111000000000000010000000000000
000000100000001011100011010111001001000000100000000000
101000000000001000000111010000000000000000000110000001
000000000000000011000011000001000000000010000001100000
010000000000000001100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000001000000000011100000001001001011110011110000000000
000000000000000000000010001001001101000000000000000000
000000011100001101100110000000001000000100000110000000
000000010000000001100011000000010000000000000001000100
000000010000000001100110101001111000110011000000000000
000100010000000000000000000111011100000000000000000000
000000010000000101100000000011111011100001000000000000
000000010000000000000000000111011010000000000000000000
000000010000000101100000000011001100100000000000000000
000000010000000001100000001011101011000100000000000000

.logic_tile 17 27
100001000000000101000010110000000000000000000000000000
000000100000000000000111110000000000000000000000000000
101000000010100000000000000101101011101011010000000000
000010000000000101000000000001011101001011100000000000
110000000000100011100111000000001001001100110000000000
110000000001010000100100000000011101110011000000000000
000001000010000111100000000001101000000000000000000000
000000000000000000000000000000010000001000000000000000
000001010000100000000000000000000000000000000000000000
000000110001011101000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000001010000000000000110000000000000000000000000000100
000000110000000000000000000101001100000000100000000000
110000010100000000000000001000000000000010000110100000
000000010000010000000000001011000000000000000101100001

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000010110000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000001000000001000010000100000000
000000010000000000000000000011001001000000000100000000

.ramb_tile 19 27
000000000000001000000000000000000000000000
000000010000000011000000000011000000000000
101000000000000000000000000000000000000000
000000000000000000000000000111000000000000
110000000000000000000111101000000000100000
110000000000000001000100001111000000000000
000000000000000111000000001000000000000000
000000000000000000000000000111000000000000
000010010000001111100000001000000000000000
000001010000000111000000001011000000000000
000000010000000111000000001000000000000000
000000010000000000100011110011000000000000
000000010000000000000010000000000000000000
000000010000001111000000001101001000100000
010000010000000000000010000000000000000000
110000010000001001000100000011001010000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
100000000000101001100000000011001000001100111100000000
000000000001000001000000000000101000110011000000010000
101000000000000000000000000101001000001100111100000000
000000000000000000000000000000001000110011000000000000
010000000000000001000000000111001000001100111100000000
100000000000000000000000000000101010110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000101101110011000000000000
000000000000000000000010000011001001001100111100000000
000000000000000000000000000000101100110011000000000000
000000000000001000000110000101101000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000110010111101000001100111100000000
000000000000000000000010000000101010110011000000000000
000000000000000000000000010101001001001100111100000000
000000000000000000000010000000001101110011000000000000

.logic_tile 3 28
000000000000001101100000000000000000000000000000000000
000000001000000101000000000000000000000000000000000000
000000000000001101100110111111101011100000000000000000
000000000000000101000010100101101011000000000000000000
000000000000000101000110110000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000000001100000001001111001000010000000000000
000001000000000000000000001001101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000011000001000010100000000001
000000000000000000000000000000001011000001000010000110
000000000000000000000110000001001010000010000000000000
000000000000000000000000000001011011000000000000000000

.logic_tile 4 28
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001011000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000000101000111100001001001001100111000000000
000000000000000000000100000000101000110011000000000000
000000000000000000000111100101001000001100111000000000
000000001110000000000000000000001001110011000000000000
000000000000001101100000000111001000001100111000000000
000000000000001001000000000000001011110011000000000000
000000000000000000000110100101001000001100111000000000
000000000000000000000000000000101111110011000000000000
000000000000001000000000010011101000001100111000000000
000000000000000101000010100000101011110011000000000000
000010100000000000000000000101001000001100111000000000
000001000000000000000000000000101100110011000000000000

.logic_tile 5 28
100000000000000001100000010000011111000000100100000000
000000000000000000000010000000001000000000000100000000
101000000000001000000110111000000001000000000100000000
000000001110000101000010101001001110000010000100000000
000000000000000000000000001000011110000000000100000000
000000000000000000000000000101000000000010000100000000
000000000000000101100110000001011010000010000000000000
000000000000000000000010110001111110000000000000000000
000000000000000000000000000111111011101001010000000001
000000000000000000000000001111011101111001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000001000000000001001100000000000000100000000
100000000000000111000000000111100000000001001100000000

.ramt_tile 6 28
000000010000000011100000001000000000000000
000000000000000000100011110101000000000000
101000010000001000000000010000000000000000
000000000000001011000011000001000000000000
010000000000001111100000000011000000000000
010000000010000011100011100111100000010000
000000000001010011100000011000000000000000
000000000000000000000011111101000000000000
000000000000100101100110101000000000000000
000000001001000000000000001001000000000000
000000000000001000000000000000000000000000
000000000000000111000000000101000000000000
000000000000000011000000000011000001000010
000000000000000000000000000101001000000000
110010000000000000000000000000000001000000
010001000000000000000010001101001111000000

.logic_tile 7 28
000000000000001000000000000000000001000000100100000000
000000001100001011000000000000001111000000000000000000
001000000110100000000000000000000001000000100100000000
000000000001010111000000000000001101000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000100100000000
000000001110000000000000000000001111000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000100100000000
000010100000000000000000000000001101000000000000000000
000001000000000001000000010000000001000000100100000100
000000100000000000000010100000001000000000000000000000
000000000000000000000010000111000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 8 28
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000100100000
110000000000000000000000000011000000000010000000000000
000000000000000000000000000000011000000100000100000000
000010100000000000000000000000000000000000000000000000
000000000000001000000011000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000001000000100100000000
000000000000000000000000000000001101000000000000100000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000100000

.logic_tile 9 28
000000000000000001100000000101100000000000001000000000
000000001000000000000000000000000000000000000000001000
000000000000000000010000000101000000000010101010100001
000000000000000000000000000000001000000001010001100111
000000000000000111100000000101101000001100111010100000
000000000000000000100000000000101110110011000000000010
000000001000001000000111110000001000001100111010100000
000000000000000111000011100000001110110011000010100000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000010000000
000000000010000111000000001000001000001100110010000000
000000000000000000100000000011000000110011000010000000
000010000000001001100000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000001000111011001011110101101010000000000
000000000000001001100110010011001001011000100000000000
000000000000001101100011111101011000000110000000000000
000000000001010001000011100001111001000010100000000000
000001000000000101000110100001111000000110000000000000
000000100000000000100010101101011000000001010000000000
000000000000001011100111111111001011010100100000000000
000000000000000101000011001011001010010110100000000000
000000000000000011000110011001111010000000100000000000
000000000000000000000110001101011011100000110000000000
000000000110001000000110000111011010000000100000000000
000000000000000101000000000000101101101000010000000000
000000000000000001100110001101011010010100100000000000
000000000000000000100000000001101101010110100000000000
000000000000100111000000000101011111000000010000000000
000000000000011101100000000011101000001001010000000000

.logic_tile 11 28
000000000110001000000010110111001100101001110000000000
000000000000000101000010011001111100011111110000000000
000000000000000101100011111001001100111101110000100000
000000000000100000000010000101011001011110100000000000
000000001110001011100111000101011111111110000000000000
000000000000001111000110100101111101101010000000000000
000000000000000101000111010101111110000110100000000000
000000000001000101000011000000101100001000000000000000
000000000000001001000010010011101011101000110000000000
000010100000000111000110001101011010100100110000000000
000000000000000001000000001111011000000000010000000000
000000000001000000000010001001111010000110100010000000
000000000000100111100110001101111110000010000000000000
000001000001001101000010100111100000000111000000000000
000000000000000111000000011111001000001000000000000000
000000000000001101100010100001011110001001010000000000

.logic_tile 12 28
000000000000000111100011110000000001000000001000000000
000000000000000101100111010000001000000000000000001000
000000001001101111100010100001000000000000001000000000
000000000000000011100100000000101001000000000000000000
000010100001011000000000010001101000001100111010000000
000011100000101111000011000000000000110011000001100000
000000000100100000000111000000001000001100111000000000
000010000010010001000100000000001011110011000000100000
000000000001000001000000010101001000001100110000000000
000000001100000000100010010000000000110011000000000000
000000000000001001100000000011111100000111000000000000
000000000000000001100011100001010000000001000000000000
000000000110010000000000001011011100011100100000000000
000000000000100000000000001101001101101100100000000000
000000000000000111100000001001011111000111000000000000
000000000000000000100000001001001010000110000000000000

.logic_tile 13 28
000000000000000111000000011111100001000010100000000000
000000000000000000000010101101101010000010010000000000
000000000000001011100110000011101011000001010000000000
000000001111010101000000000101101000000001100000000000
000000000000001011100110011101101111000010100000000000
000000000000001111000011111111111110000011010000000000
000001101010100011100111110011011000000110100000000000
000000000000000000000010000000101011001000000000000000
000000000000010000000010010001101100011100000000000000
000000000000100000000111001001111011000100000000000000
000000000000000001000111010101001111101000010000000000
000001000000000000000011010111011000001000000000000000
000000000000100011100111110001011000000000100000000000
000000000001000111100011100101001110101000010000000000
000000000000000001100010001000011001010110000000000000
000010000000000000000010000011001101000010000000000000

.logic_tile 14 28
000000000000001001100111011000011001010000000000000000
000000000010000011000010100001011001010110000000000000
000000000000001111100010000001011111001111100000000000
000000000000001011000110100111001110101111110000000000
000000000000001000000000001001011100101001000000000000
000000100000001001000010001001111000110110010000000000
000000001010001001000111010011111010000010100000000000
000000000000010011000011111011111011000001100000000000
000000000000000000000010001001111110111001000000000000
000000000000000001000100001111011111110101000000100000
000000000000000000000011111011101100001000000000000000
000000100001000001000111110101000000001101000000000000
000000000000001001000010010101101011111001100000000000
000000000000000001000010001111101010110000010000000000
000000000000000001100010110001001110000000010000000000
000000000000000001000010001111101000100000010000000000

.logic_tile 15 28
000000001000000101000000010000000000000000000000000000
000000000001010000100011000000000000000000000000000000
000000000000000011100011111011101010001001100000000000
000000000000000000000011000011111010001001010000000010
000000000110001011100110100000000000000000000000000000
000000000000000011100011100000000000000000000000000000
000000000000101000000000000001101001111000000000000000
000000000000001001000010110011111001010000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000100000000001100000001001011001000100000000000000
000000000000010001000010110101111011101100000000000000
000000000000000000000000000001011001010101000000000000
000000000000000000000000001011001100111110000000000000
000000000000000000000000011011001010101111010000000000
000000000000000000000010001111101011000010100000000000

.logic_tile 16 28
100000000000000000000000001011011001010000110010100101
000000000000000000000000001001111101110000110011100010
101000000100100000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000001111000010000000000000000000000000000000
110000001110000001000100000000000000000000000000000000
000000000000100000000111011011111110001000000000000000
000000000000000000000111011101000000000001000000000000
000000100000000000000110001011101110100110000000000000
000000000000000001000000001101101010100100010000000000
000000000100001000000110110000001100000000000000000000
000000000000000001000110000101000000000100000001000110
000000000000000000000000001001101101000111000100000000
000001000000000011000000001001111101001111000100000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000001110000100000100000000
000000000000000000000010110000011001000000000100000000
011000000000000001100000001000001000000000000100000000
100010000000000000000010111011010000000010000100000000
000000000000000101000110000000000000000000100000000000
000000000000000000100010101001001011000010100000000000
000000000000000000000110000001000000000000100100000000
000000000000000000000100000000101011000000000100000000
000000000000000001100110100000000001000000100100000000
000000000000000000000000001001001100000000000100000000
000001000000001000000110100001000000000000000100000000
000000000000010101000000001011100000000010000100000000
000001000000001000000000011001101110000010000000000000
000010100000000001000010101101001011000000000000000010
110000000000001000000000000001101011000010000000000000
000000000000000001000000000011101110000000000000000000

.logic_tile 18 28
000001000000001000000000000000000000000000001000000000
000010100000000101000000000000001011000000000000001000
000000000000001000000010100000000001000000001000000000
000000000000000101000000000000001001000000000000000000
000010000000000101100110100000001000001100111000000000
000001000000000000000000000000001000110011000000000000
000000000000000101100000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000001110000101000000000000001001001100111000000000
000000000000000000100000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000010000000000000000010110000001100110011000000000000
000001000000000000000000000000001001001100111000000000
000000100000000000000000000000001101110011000000000100
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000

.ramt_tile 19 28
000000010000010011100000011000000000000000
000000000000100000100011110101000000000000
101000110000000111000000011000000000000000
000001001000001111000011000101000000000000
010000000110001011100000000000000000100000
010000001100000011000000000101000000000000
000000100000001111100011100000000000000000
000001001000001111000000000001000000000000
000000000001010000000000001000000000000000
000000000000100000000000001001000000000000
000000100000000000000000000000000000000000
000001000000000000000000000101000000000000
000000000001010111100000000000000001100000
000000000000100000000000000111001011000000
010000000000000000000000011000000001000000
010000001010000000000011001111001000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
100000000000001000000000000001101000001100111100000000
000000000000000001000000000000101000110011000000010000
101000000000001000000111110001101000001100111100000000
000000000000000001000111100000101100110011000000000000
010000000000000000000000000001101000001100111100000000
100000000000000000000000000000101101110011000000000000
000000000000000000000110000001101000001100111100000000
000000000000000000000000000000101101110011000000000000
000000000000000001100110010001101001001100111100000000
000000000000000000000010000000101000110011000000000000
000000000000000000000000000111101001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000111101001001100111100000000
000000000000000000000000000000101001110011000000000000
000000000000000001100000010101101001001100110100000000
000000000000000000000010000000101001110011000000000000

.logic_tile 3 29
100000000000000000000110110000011101000100000100000000
000000000000000000000010100000011001000000000110000000
101000000000000000000000001101111011000010000000000000
000000000000000000000010100101011011000000000000000000
000000000000001101100000001000000001000000000100000000
000000000000000101000000000011001001000010000110000000
000000000000001101100110110001111110000100000100000000
000000000000000101000010100000100000000000000110000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100000011000000000000100000000
000000000000000101000000001011010000000010000110000000
000000000000000000000000000101001000000010000000000000
000000000000000000000000001001011010000000000000000000
110000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000001000000001000000000010111001001001100111000000000
000000100000000101000010100000001011110011000000010000
000000000000000101100000000101101001001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000000000110100011101001001100111000000000
000000000000000001000000000000001011110011000000000000
000000000000000000000010000101101001001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101100000000101001000001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000001101100000000101001000001100111000000000
000000000000000101000000000000001110110011000000000000
000000000000001000000000000001001000001100111000000000
000000000000000101000000000000001010110011000000000000

.logic_tile 5 29
100000100000000001100010110101011000000000000100000000
000000000000000000000110100000000000000001000100000000
101000000000001111100000001000000001000000000100000000
000000000000000001000010111101001000000010001100000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000011011011100000010000000000000
000010100000000000000010101111001000000000000000000000
000000000000000000000110000001100000000000100100000000
000000001000001111000000000000001010000000001100000000
000000000000000000000000001001000000000000000100000000
000000000000001111000000000001100000000001000100000000
000000000000001000000000011011001001100000000000000000
000000000000000001000011101111111001000000000000000000
110000000110000001100110000001111110000010000000000000
100000000000000000000011111111001110000000000000000000

.ramb_tile 6 29
000001000000001000000111101000000000000000
000000110000001111000100000101000000000000
101000000000001111100110000000000000000000
000000000000000011100100001011000000000000
110000000000001111000000010101000000000000
010000000010001001000011000101000000100000
000000000000000101100000000000000000000000
000000000000000000100000001001000000000000
000000000000000000000011001000000000000000
000000000000000000000011110011000000000000
000000000000000000000000001000000000000000
000000000000000001000000000111000000000000
000000000000000001000000000001100000000000
000000000000000000000000000111101000100000
010000000000000000000000000000000001000000
010000000000000001000000001101001000000000

.logic_tile 7 29
100000000000000000000000000000011010000100000100000001
000000000000000000000000000000000000000000000100000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000110000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000001111100000000000011111010110000000000000
000000000000000001000000000000011010000000000000000000
000000000000000000000000000101011100000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110001111100000000010000100000000
110000000000000000000000000011101010000000011100000010

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
100000001100000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000011100111
101000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000110000000
000000000000011011000000000101000000000010000011100010
000000000000000000000000000000000001000000100100000010
000000000000000000000000000000001000000000000011100000
000001000100100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
100000001010000101000111001000011010010000000000000000
000010100000001111000100001111011101010110000000000000
101000000000001111000111101101101111000010100000000000
000000000000000001100100000001111100000010010000000000
010000001100000000000000000101111100101100010000000000
000000000000000000000000000111001111011100010000000000
000000000000001001100011101001101111011100000000000000
000000000000000101000010100011011001000100000000000000
000001000000000000000110010000000000000000000110000000
000010000000000000000010010001000000000010000011100010
000000000000001001100000001011101110100001010000000000
000000000000001001100000000111011001100000000000000000
000000000000000001000110000000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000000000001000000110000011111010000001110000000000
000000000000011101000000000001001101000011110000000000

.logic_tile 11 29
000000001010000111100000010011011111111101010000000000
000000000000000000100010101001111001010000100000000000
000000000000001111000000011011011100110000010000000000
000000000000000001000011011011111101100000000000000000
000000001010000011100111010001001011001000000000000000
000000000000000000000110011111011010001001010000000000
000000000000001001100000011111000001000011100000000000
000000000000001001000010000101001110000010000000000000
000000001100000000000111100101111001000110000000000000
000000000000001111000010000000001111000001010000000000
000000000000000000000111011000011100000010100000000000
000000000000000000000111110101011111000110000000000000
000000000000000111000110000000011010000110100000000000
000000000000000000100010000011001010000100000000000000
000000000000000000000010011101011000000001000000000000
000000000000000001000011001101101011100001010000000000

.logic_tile 12 29
000000000001000101100111100111101011000010000000000100
000000000000001111000010101101011011000000000000000000
000000000000000101000000010001011111000110100000000000
000000000000001111000010000000001010000000010000000000
000000000000001001100110011001011011001101000000000000
000000000011000101000010101111011100001111000000000000
000000000000000101000110101101001001010000100000000000
000000000000000101100010110001011111100000100000000000
000010101110000000000000001011111100101000010000000000
000001000000001001000000001001101110001000000000000000
000000000000001001100111000011111000000010100000000000
000010100000000001000110010000101001001001000000000000
000000000000000111000000001111000000000011100000000000
000000000000000011000000001011001100000010000000000000
000000000000001111000111011000011010010000100000000000
000000000000000101100111001011001010010100000000000000

.logic_tile 13 29
000010000001010000000011110001101111100001010000000000
000001000010100001000111111111001000100000000000000000
000000000000001011100000000000001010000110100000000000
000000000000000111100011101001011110000000100000000000
000001000000001101000111100111011010000111000000000000
000010001000000001000100001001000000000001000000000000
000000000000001111000111110101001100001000000000000000
000010100001001011000011110101000000001100000000000000
000010000000000001100000010011111110010000000000000000
000001000000001001000010000000011000100000010000000000
000000000000001001100000001001111100001001000000000000
000000000000001001000000001101101111000101000000000000
000000100001101000000111111111101111100000000000000000
000000000000011101000110010101011011110100000000000000
000000001010001000000011110111101101000001000000000000
000000001110001001000110000011111000100001010000000000

.logic_tile 14 29
000000100001010111000110010001001110010000110000000000
000000001100100000000011010111001111000000010000000000
000000000000001111000111111011001010000110000000000000
000000000000000011000111110001000000000101000000000000
000000000000001011100110100001001011000010000000000000
000000000000000001100000001101101011000000000000100000
000000000000001001100110110001011111001001000000000000
000000000001000001000011000001111010000001010000000000
000000000000001001000000000000001100010010100000000000
000000001000000101100011111011001010000010000000000000
000000000000000001000110101001111000110101010000000000
000000000000000000000000001101101111111000000000000000
000000000000001001100111001101111101111001110000000000
000000000000001001000010000101101110010100000000000000
000000000110000111000110001000001011010110000000000000
000000000000000000100000001011001001000010000000000000

.logic_tile 15 29
100000000000000000000000000000011010000100000110100000
000000000000000000000000000000000000000000000001000100
101000000000001000000000000000011000000100000110100000
000000000000001111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000001110000000000000000011000000000010000001000010
000000000000000000000000001000000000000000000110000000
000000000000000001000000000111000000000010000001100000

.logic_tile 16 29
000000000000001001100010110111000000000000100100000000
000000000000000111000111100000101001000000000110000000
011000000010000000000000010001000000000000000100000000
100010000000010000000011100000001111000001000110000000
000000000000001000000000000101001110000000000100000000
000000000000001111000000000000010000000001000110000000
000000000010001000000010100011011010000001000000000000
000000000000000111000100000001011001000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000010101101110000000000110000000
000000000000000000000010100000010000000001000100000000
110000000010000000000000000001100000000000000110000000
000000000000000000000000001111100000000001000100000000

.logic_tile 17 29
000000000000001000000110100111101010000000000100000000
000000000000000001000010110000110000000001000100000000
011000000000100001100010100000000001000000100100000000
100000000000000000100010111101001000000000000100000000
000000000000100000000110011101011000001000000000000001
000000000001010001000010000111010000000000000000000010
000000000000001000000000010000000001000000100100000000
000000000000010001000010101101001100000000000100000000
000001000000100000000000000011111010000010000000000000
000010100001000000000000000001111011000000000000000000
000000000100000101100110000001011001100000000000000000
000000000000000000000000001001111010000000000000000000
000000001110000001000000000101000000000000100100000000
000000000000000000000000000000101110000000000100000000
110000000100000001100110110000011110000100000100000000
000000000000000000000010101101010000000000000100000000

.logic_tile 18 29
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001101110011000001010000
000000001000000000000011100000001000001100111000000000
000000000000000000000111110000001110110011000001000000
000000000000000000000110100001101000001100111000000000
000000000000000000000000000000100000110011000001000000
000000000000000000000110100001101000001100111000000000
000000000000000000000000000000100000110011000001000000
000000000110000000000000000111101000001100111000000000
000000100000000000000011110000000000110011000001000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000001111000000000000001000110011000000000000
000000000000000000000000000101101000001100111000000000
000000100000001111000000000000100000110011000000000000

.ramb_tile 19 29
000000000000000000000000001000000000000000
000000010000000000000000000101000000000000
101000000000000000000000010000000000000000
000000000110000000000011010111000000000000
110000000000000000000000001000000000000000
010000000000000001000000001111000000010000
000000000000000111000000001000000000000000
000000000000000000000000000111000000000000
000000000000000000000000010000000000000000
000000000000000000000011101111000000000000
000000000000001001000000001000000000000000
000000000000001011000000000011000000000000
000000000000001000000010001000000001000000
000000000000000111000000001001001110100000
110000000000000111000010000000000001000000
010000000100000001100011110101001111000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000001100010000000000100000
000000000000000000000000000000001110000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
100000000000000000000000001000000001000000000100000000
000000000000000000000000000011001010000010000110000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000001000000000000000100100000000
000000000000000000000000000101001110000000001110000000
110000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000001000000000000111101000001100111000000000
000000000000000101000000000000001100110011000000010000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000001000000000111101000001100111000000000
000000000000000000100000000000001101110011000000000000
000000000000000000000000010101001000001100111000000000
000000000000000000000010100000001100110011000000000000
000000000000001101100000010111101000001100111000000000
000000000000000101000010100000001000110011000000000000
000000000000001000000000000111101001001100111000000000
000000000000000101000000000000001110110011000000000000
000000000000100011100000000111101001001100111000000000
000000000001010000100000000000001100110011000000000000
000000000000001101100110101111101000001100110000000000
000000000000000011000000000111100000110011000000000000

.logic_tile 5 30
100000000000001000000110111101000000000000000100000000
000000000000000001000010101001000000000001001100000000
101000000000000101100000010000011000000000000100000000
000001000000000000000011111001010000000010001100000000
000000000000001001100000010000000001000000000100000000
000000000000000101000010001001001001000010001100000000
000000000000000000000110111001001010000010000000000000
000000000000000000000010100111001011000000000000000000
000000000000000000000000000000011011000100000100000000
000000000000001111000000000000011001000000000100000000
000000000000001001100110000001100001000000100100000000
000000000000000001000000000000101000000000000100000000
000000000000000000000000001011111100000010000000000000
000000000000000000000000000011011100000000000000000000
110000000000001000000000000101111000000000000100000000
100000000000000111000000000000110000000001000100000000

.ramt_tile 6 30
000000010000000000000000000000000000000000
000000000000000000000000001011000000000000
101000010000000000000110111000000000000000
000000000000001001000110110011000000000000
010000000000000000000111001011000000000000
110000000000000001000110000111000000010000
000000000000000000000011100000000000000000
000000000000000000000000000101000000000000
000000001110000011100000001000000000000000
000000000000000000100010001111000000000000
000000000000000011100000001000000000000000
000000000000000000000000001001000000000000
000000000000000000000000001111100001000000
000000000000000000000010001101001001100000
010000000000000101100010000000000000000000
010000000000000001100000001101001111000000

.logic_tile 7 30
100000000000000000000000000000000001000000000100000000
000000000000000000000000000101001101000010000100100100
101000000000000000000000000011100000001100110000000000
000000000000000000000000000101000000110011000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000011000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
100000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000100000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000000011100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000000000001000110010000000000000000000000000000
000000000000000001000000011111001000111100010000000000
000000000000000000000011101001011110101000100000000000
000000000000000000000000000111111001110001010000000000
000000000000000000000010000011111010110010010000000000
000000000000000111000000001001011010000000010000000000
000000000000000001100000001011111010000010110000000000
110000000000000000000010000000011010000100000100000000
100000000000000000000100000000010000000000001110000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000011000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000001111000000000000011011000000000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100110000000
000000000000000000000000001101001010000000000100000000

.logic_tile 17 30
000000000000001000000000000000000001000000100100000000
000000000000000001000010101001001110000000000100000000
011000000000000001100000000001001100000100000100000000
100000000000000000000000000000110000000000000100000000
000000000000000000000000001111011100100000000000000000
000000000000000000000000001101111111000000000000000000
000000000000001000000110000000001000000000000100000000
000000000000000001000000000011010000000010000100000000
000000000000000101100000010000000001000000100100000000
000000000000000000000010101001001111000000000100000000
000000000000001000000110000011101000000000000100000000
000000000000000101000100000000010000000001000100000000
000000000000001001100110010101111000100000000000000000
000000000000000101000010010001001110000000000000000000
110000000000000101100110100001000000000000100100000000
000000000000000000000000000000101110000000000100000000

.logic_tile 18 30
000000000000101101100110100000001001001100111000000000
000000000001010101000000000000001011110011000000010000
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000000111100000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101100110100011101000001100111000000000
000000000000000000000000000000100000110011000001000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000010000000000000001001000001100111000000000
000000000000100000000011110000000000110011000000000000
000001001100000000000000000000001000001100111010000000
000010000000000000000000000000001010110011000000000000
000000000000000000000000000001101000001100110000000000
000000000000000000000000000000000000110011000000000000

.ramt_tile 19 30
000000010000000000000000000000000000000000
000000000000000000000000001111000000000000
101000010000000000000000001000000000000000
000000000000000000000000001111000000000000
010000000000000000000111101000000000100000
110000000000000000000000001011000000000000
000000000000000000000111110000000000000000
000000000000000000000111000111000000000000
000000000000000000000111010000000000000000
000000000000000000000011011011000000000000
000000000000001000000000010000000000000000
000001000000000011000011001011000000000000
000000000000101000000010001000000001100000
000000000001010011000000001101001111000000
110000000000001000000011101000000001000000
010000001000001011000010001101001110000000

.logic_tile 20 30
000000000000000000000000000111000000000010000100000000
000000000000000000000000000000000000000000000101000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
001000000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000100
000000000000000100
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001010000000000
000000001000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000010000000000010
000100110000000000
000000000000000000
000000000000000001
000001111000000010
000000001000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000111100
001001111000000100
000000001000000000
000000000000000000
000000000000000000
000001111000010010
000000001000110000
000000000000000100
000000000000000001
000010000000000010
000001010000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 5 lpc_data_enable_$glb_clk
.sym 6 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 7 main_clock_$glb_clk
.sym 8 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288_$glb_ce
.sym 9 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 10 lpc_clock$SB_IO_IN_$glb_clk
.sym 11 trigger_port_$glb_sr
.sym 12 RINGBUFFER.mem_write_clock_enable_$glb_ce
.sym 4131 lpc_ad[3]$SB_IO_IN
.sym 5004 lpc_ad[2]$SB_IO_IN
.sym 5405 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[0]_new_inv_
.sym 5406 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18309
.sym 5408 POR.counter[1]
.sym 5410 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[1]_new_inv_
.sym 5411 $techmap\POR.$0\counter[31:0][1]
.sym 5615 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[3]_new_inv_
.sym 5616 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[2]_new_inv_
.sym 5621 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1034[0]_new_inv_
.sym 5707 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18309
.sym 5938 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288
.sym 6280 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288
.sym 6583 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 10244 POR.counter[0]
.sym 10391 POR.counter[2]
.sym 10392 POR.counter[3]
.sym 10393 POR.counter[4]
.sym 10394 POR.counter[5]
.sym 10395 POR.counter[6]
.sym 10396 POR.counter[7]
.sym 10416 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1034[0]_new_inv_
.sym 10432 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18309
.sym 10436 $techmap\POR.$0\counter[31:0][1]
.sym 10440 POR.counter[0]
.sym 10441 POR.counter[1]
.sym 10443 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288
.sym 10448 POR.counter[2]
.sym 10449 POR.counter[3]
.sym 10450 POR.counter[4]
.sym 10451 POR.counter[5]
.sym 10452 POR.counter[6]
.sym 10453 POR.counter[7]
.sym 10463 $techmap\POR.$0\counter[31:0][1]
.sym 10464 POR.counter[0]
.sym 10465 POR.counter[2]
.sym 10466 POR.counter[3]
.sym 10471 POR.counter[0]
.sym 10472 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288
.sym 10484 $techmap\POR.$0\counter[31:0][1]
.sym 10493 POR.counter[5]
.sym 10494 POR.counter[6]
.sym 10495 POR.counter[7]
.sym 10496 POR.counter[4]
.sym 10499 POR.counter[1]
.sym 10509 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18309
.sym 10510 main_clock_$glb_clk
.sym 10536 POR.counter[8]
.sym 10537 POR.counter[9]
.sym 10538 POR.counter[10]
.sym 10539 POR.counter[11]
.sym 10540 POR.counter[12]
.sym 10541 POR.counter[13]
.sym 10542 POR.counter[14]
.sym 10543 POR.counter[15]
.sym 10555 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288
.sym 10582 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[1]_new_inv_
.sym 10585 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[0]_new_inv_
.sym 10586 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[3]_new_inv_
.sym 10595 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[2]_new_inv_
.sym 10601 POR.counter[8]
.sym 10602 POR.counter[9]
.sym 10603 POR.counter[10]
.sym 10604 POR.counter[11]
.sym 10605 POR.counter[12]
.sym 10606 POR.counter[13]
.sym 10607 POR.counter[14]
.sym 10608 POR.counter[15]
.sym 10616 POR.counter[14]
.sym 10617 POR.counter[13]
.sym 10618 POR.counter[12]
.sym 10619 POR.counter[15]
.sym 10622 POR.counter[11]
.sym 10623 POR.counter[10]
.sym 10624 POR.counter[9]
.sym 10625 POR.counter[8]
.sym 10652 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[1]_new_inv_
.sym 10653 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[3]_new_inv_
.sym 10654 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[0]_new_inv_
.sym 10655 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[2]_new_inv_
.sym 10683 POR.counter[16]
.sym 10684 POR.counter[17]
.sym 10685 POR.counter[18]
.sym 10686 POR.counter[19]
.sym 10687 POR.counter[20]
.sym 10688 POR.counter[21]
.sym 10689 POR.counter[22]
.sym 10690 POR.counter[23]
.sym 10830 POR.counter[24]
.sym 10831 POR.counter[25]
.sym 10832 POR.counter[26]
.sym 10833 POR.counter[27]
.sym 10834 POR.counter[28]
.sym 10835 POR.counter[29]
.sym 10836 POR.counter[30]
.sym 10837 POR.counter[31]
.sym 10991 $PACKER_VCC_NET
.sym 10994 $PACKER_VCC_NET
.sym 11035 pll_locked
.sym 11043 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 11053 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 11054 pll_locked
.sym 11117 pll_locked
.sym 11136 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288
.sym 14238 LPC.state[3]
.sym 14273 POR.counter[0]
.sym 14290 $PACKER_VCC_NET
.sym 14308 $PACKER_VCC_NET
.sym 14309 POR.counter[0]
.sym 14342 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288_$glb_ce
.sym 14343 main_clock_$glb_clk
.sym 14369 $PACKER_VCC_NET
.sym 14376 $PACKER_VCC_NET
.sym 14379 $PACKER_VCC_NET
.sym 14386 $PACKER_VCC_NET
.sym 14387 $PACKER_VCC_NET
.sym 14389 POR.counter[3]
.sym 14390 POR.counter[4]
.sym 14391 POR.counter[5]
.sym 14392 $PACKER_VCC_NET
.sym 14393 POR.counter[7]
.sym 14396 POR.counter[0]
.sym 14397 POR.counter[1]
.sym 14400 POR.counter[6]
.sym 14404 POR.counter[2]
.sym 14405 $PACKER_VCC_NET
.sym 14418 $nextpnr_ICESTORM_LC_8$O
.sym 14420 POR.counter[0]
.sym 14424 $auto$alumacc.cc:474:replace_alu$722.C[2]
.sym 14426 POR.counter[1]
.sym 14427 $PACKER_VCC_NET
.sym 14430 $auto$alumacc.cc:474:replace_alu$722.C[3]
.sym 14432 $PACKER_VCC_NET
.sym 14433 POR.counter[2]
.sym 14434 $auto$alumacc.cc:474:replace_alu$722.C[2]
.sym 14436 $auto$alumacc.cc:474:replace_alu$722.C[4]
.sym 14438 $PACKER_VCC_NET
.sym 14439 POR.counter[3]
.sym 14440 $auto$alumacc.cc:474:replace_alu$722.C[3]
.sym 14442 $auto$alumacc.cc:474:replace_alu$722.C[5]
.sym 14444 $PACKER_VCC_NET
.sym 14445 POR.counter[4]
.sym 14446 $auto$alumacc.cc:474:replace_alu$722.C[4]
.sym 14448 $auto$alumacc.cc:474:replace_alu$722.C[6]
.sym 14450 $PACKER_VCC_NET
.sym 14451 POR.counter[5]
.sym 14452 $auto$alumacc.cc:474:replace_alu$722.C[5]
.sym 14454 $auto$alumacc.cc:474:replace_alu$722.C[7]
.sym 14456 POR.counter[6]
.sym 14457 $PACKER_VCC_NET
.sym 14458 $auto$alumacc.cc:474:replace_alu$722.C[6]
.sym 14460 $auto$alumacc.cc:474:replace_alu$722.C[8]
.sym 14462 $PACKER_VCC_NET
.sym 14463 POR.counter[7]
.sym 14464 $auto$alumacc.cc:474:replace_alu$722.C[7]
.sym 14465 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288_$glb_ce
.sym 14466 main_clock_$glb_clk
.sym 14468 TRIGGERLPC.counter[1]
.sym 14504 $auto$alumacc.cc:474:replace_alu$722.C[8]
.sym 14510 POR.counter[9]
.sym 14512 POR.counter[11]
.sym 14519 POR.counter[10]
.sym 14525 POR.counter[8]
.sym 14530 POR.counter[13]
.sym 14531 POR.counter[14]
.sym 14536 $PACKER_VCC_NET
.sym 14537 POR.counter[12]
.sym 14539 $PACKER_VCC_NET
.sym 14540 POR.counter[15]
.sym 14541 $auto$alumacc.cc:474:replace_alu$722.C[9]
.sym 14543 $PACKER_VCC_NET
.sym 14544 POR.counter[8]
.sym 14545 $auto$alumacc.cc:474:replace_alu$722.C[8]
.sym 14547 $auto$alumacc.cc:474:replace_alu$722.C[10]
.sym 14549 $PACKER_VCC_NET
.sym 14550 POR.counter[9]
.sym 14551 $auto$alumacc.cc:474:replace_alu$722.C[9]
.sym 14553 $auto$alumacc.cc:474:replace_alu$722.C[11]
.sym 14555 POR.counter[10]
.sym 14556 $PACKER_VCC_NET
.sym 14557 $auto$alumacc.cc:474:replace_alu$722.C[10]
.sym 14559 $auto$alumacc.cc:474:replace_alu$722.C[12]
.sym 14561 $PACKER_VCC_NET
.sym 14562 POR.counter[11]
.sym 14563 $auto$alumacc.cc:474:replace_alu$722.C[11]
.sym 14565 $auto$alumacc.cc:474:replace_alu$722.C[13]
.sym 14567 POR.counter[12]
.sym 14568 $PACKER_VCC_NET
.sym 14569 $auto$alumacc.cc:474:replace_alu$722.C[12]
.sym 14571 $auto$alumacc.cc:474:replace_alu$722.C[14]
.sym 14573 $PACKER_VCC_NET
.sym 14574 POR.counter[13]
.sym 14575 $auto$alumacc.cc:474:replace_alu$722.C[13]
.sym 14577 $auto$alumacc.cc:474:replace_alu$722.C[15]
.sym 14579 $PACKER_VCC_NET
.sym 14580 POR.counter[14]
.sym 14581 $auto$alumacc.cc:474:replace_alu$722.C[14]
.sym 14583 $auto$alumacc.cc:474:replace_alu$722.C[16]
.sym 14585 POR.counter[15]
.sym 14586 $PACKER_VCC_NET
.sym 14587 $auto$alumacc.cc:474:replace_alu$722.C[15]
.sym 14588 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288_$glb_ce
.sym 14589 main_clock_$glb_clk
.sym 14592 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1034[1]_new_inv_
.sym 14595 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[5]_new_inv_
.sym 14597 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 14598 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[4]_new_inv_
.sym 14620 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 14627 $auto$alumacc.cc:474:replace_alu$722.C[16]
.sym 14632 POR.counter[16]
.sym 14633 POR.counter[17]
.sym 14641 $PACKER_VCC_NET
.sym 14645 POR.counter[21]
.sym 14651 $PACKER_VCC_NET
.sym 14652 POR.counter[20]
.sym 14655 POR.counter[23]
.sym 14658 POR.counter[18]
.sym 14659 POR.counter[19]
.sym 14662 POR.counter[22]
.sym 14664 $auto$alumacc.cc:474:replace_alu$722.C[17]
.sym 14666 $PACKER_VCC_NET
.sym 14667 POR.counter[16]
.sym 14668 $auto$alumacc.cc:474:replace_alu$722.C[16]
.sym 14670 $auto$alumacc.cc:474:replace_alu$722.C[18]
.sym 14672 $PACKER_VCC_NET
.sym 14673 POR.counter[17]
.sym 14674 $auto$alumacc.cc:474:replace_alu$722.C[17]
.sym 14676 $auto$alumacc.cc:474:replace_alu$722.C[19]
.sym 14678 POR.counter[18]
.sym 14679 $PACKER_VCC_NET
.sym 14680 $auto$alumacc.cc:474:replace_alu$722.C[18]
.sym 14682 $auto$alumacc.cc:474:replace_alu$722.C[20]
.sym 14684 POR.counter[19]
.sym 14685 $PACKER_VCC_NET
.sym 14686 $auto$alumacc.cc:474:replace_alu$722.C[19]
.sym 14688 $auto$alumacc.cc:474:replace_alu$722.C[21]
.sym 14690 $PACKER_VCC_NET
.sym 14691 POR.counter[20]
.sym 14692 $auto$alumacc.cc:474:replace_alu$722.C[20]
.sym 14694 $auto$alumacc.cc:474:replace_alu$722.C[22]
.sym 14696 POR.counter[21]
.sym 14697 $PACKER_VCC_NET
.sym 14698 $auto$alumacc.cc:474:replace_alu$722.C[21]
.sym 14700 $auto$alumacc.cc:474:replace_alu$722.C[23]
.sym 14702 POR.counter[22]
.sym 14703 $PACKER_VCC_NET
.sym 14704 $auto$alumacc.cc:474:replace_alu$722.C[22]
.sym 14706 $auto$alumacc.cc:474:replace_alu$722.C[24]
.sym 14708 $PACKER_VCC_NET
.sym 14709 POR.counter[23]
.sym 14710 $auto$alumacc.cc:474:replace_alu$722.C[23]
.sym 14711 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288_$glb_ce
.sym 14712 main_clock_$glb_clk
.sym 14714 TRIGGERLPC.counter[15]
.sym 14715 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[7]_new_inv_
.sym 14716 TRIGGERLPC.counter[12]
.sym 14717 TRIGGERLPC.counter[13]
.sym 14719 TRIGGERLPC.counter[11]
.sym 14720 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[6]_new_inv_
.sym 14727 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 14730 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1034[0]_new_inv_
.sym 14750 $auto$alumacc.cc:474:replace_alu$722.C[24]
.sym 14755 POR.counter[24]
.sym 14759 POR.counter[28]
.sym 14761 $PACKER_VCC_NET
.sym 14762 $PACKER_VCC_NET
.sym 14770 POR.counter[31]
.sym 14772 POR.counter[25]
.sym 14773 POR.counter[26]
.sym 14774 POR.counter[27]
.sym 14784 POR.counter[29]
.sym 14785 POR.counter[30]
.sym 14787 $auto$alumacc.cc:474:replace_alu$722.C[25]
.sym 14789 $PACKER_VCC_NET
.sym 14790 POR.counter[24]
.sym 14791 $auto$alumacc.cc:474:replace_alu$722.C[24]
.sym 14793 $auto$alumacc.cc:474:replace_alu$722.C[26]
.sym 14795 $PACKER_VCC_NET
.sym 14796 POR.counter[25]
.sym 14797 $auto$alumacc.cc:474:replace_alu$722.C[25]
.sym 14799 $auto$alumacc.cc:474:replace_alu$722.C[27]
.sym 14801 $PACKER_VCC_NET
.sym 14802 POR.counter[26]
.sym 14803 $auto$alumacc.cc:474:replace_alu$722.C[26]
.sym 14805 $auto$alumacc.cc:474:replace_alu$722.C[28]
.sym 14807 $PACKER_VCC_NET
.sym 14808 POR.counter[27]
.sym 14809 $auto$alumacc.cc:474:replace_alu$722.C[27]
.sym 14811 $auto$alumacc.cc:474:replace_alu$722.C[29]
.sym 14813 $PACKER_VCC_NET
.sym 14814 POR.counter[28]
.sym 14815 $auto$alumacc.cc:474:replace_alu$722.C[28]
.sym 14817 $auto$alumacc.cc:474:replace_alu$722.C[30]
.sym 14819 POR.counter[29]
.sym 14820 $PACKER_VCC_NET
.sym 14821 $auto$alumacc.cc:474:replace_alu$722.C[29]
.sym 14823 $auto$alumacc.cc:474:replace_alu$722.C[31]
.sym 14825 POR.counter[30]
.sym 14826 $PACKER_VCC_NET
.sym 14827 $auto$alumacc.cc:474:replace_alu$722.C[30]
.sym 14831 POR.counter[31]
.sym 14832 $PACKER_VCC_NET
.sym 14833 $auto$alumacc.cc:474:replace_alu$722.C[31]
.sym 14834 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288_$glb_ce
.sym 14835 main_clock_$glb_clk
.sym 14837 TRIGGERLPC.counter[20]
.sym 14843 TRIGGERLPC.counter[17]
.sym 14969 TRIGGERLPC.counter[17]
.sym 17704 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 17820 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 17933 $abc$19545$new_n1241_
.sym 17935 LPC.state[3]
.sym 17936 $abc$19545$new_n1240_
.sym 17950 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15933
.sym 18058 $abc$19545$new_n987_
.sym 18060 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1593_new_
.sym 18072 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1332[0]_new_
.sym 18192 LPC.state[0]
.sym 18198 LPC.state[2]
.sym 18300 TRIGGERLPC.counter[3]
.sym 18302 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19232
.sym 18303 TRIGGERLPC.counter[2]
.sym 18305 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[0]_new_inv_
.sym 18307 RINGBUFFER.write_addr[6]
.sym 18324 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 18354 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 18364 TRIGGERLPC.counter[1]
.sym 18367 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19232
.sym 18374 TRIGGERLPC.counter[1]
.sym 18376 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 18419 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19232
.sym 18420 main_clock_$glb_clk
.sym 18421 trigger_port_$glb_sr
.sym 18424 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[2]
.sym 18425 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[3]
.sym 18426 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[4]
.sym 18427 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[5]
.sym 18428 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[6]
.sym 18429 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[7]
.sym 18441 TRIGGERLPC.counter[0]
.sym 18450 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 18463 POR.counter[16]
.sym 18464 POR.counter[17]
.sym 18467 POR.counter[20]
.sym 18468 POR.counter[21]
.sym 18469 POR.counter[22]
.sym 18470 POR.counter[23]
.sym 18472 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[7]_new_inv_
.sym 18473 POR.counter[18]
.sym 18474 POR.counter[19]
.sym 18475 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[5]_new_inv_
.sym 18477 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[6]_new_inv_
.sym 18478 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1034[0]_new_inv_
.sym 18480 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1034[1]_new_inv_
.sym 18494 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[4]_new_inv_
.sym 18502 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[5]_new_inv_
.sym 18503 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[4]_new_inv_
.sym 18504 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[6]_new_inv_
.sym 18505 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[7]_new_inv_
.sym 18520 POR.counter[22]
.sym 18521 POR.counter[23]
.sym 18522 POR.counter[20]
.sym 18523 POR.counter[21]
.sym 18533 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1034[1]_new_inv_
.sym 18534 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1034[0]_new_inv_
.sym 18538 POR.counter[17]
.sym 18539 POR.counter[16]
.sym 18540 POR.counter[18]
.sym 18541 POR.counter[19]
.sym 18545 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[8]
.sym 18546 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[9]
.sym 18547 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[10]
.sym 18548 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[11]
.sym 18549 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[12]
.sym 18550 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[13]
.sym 18551 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[14]
.sym 18552 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[15]
.sym 18558 $PACKER_VCC_NET
.sym 18561 TRIGGERLPC.counter[0]
.sym 18565 $PACKER_VCC_NET
.sym 18588 POR.counter[26]
.sym 18589 POR.counter[27]
.sym 18592 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 18594 POR.counter[24]
.sym 18595 POR.counter[25]
.sym 18598 POR.counter[28]
.sym 18599 POR.counter[29]
.sym 18600 POR.counter[30]
.sym 18601 POR.counter[31]
.sym 18605 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[11]
.sym 18606 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[12]
.sym 18609 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[15]
.sym 18615 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[13]
.sym 18621 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 18622 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[15]
.sym 18625 POR.counter[28]
.sym 18626 POR.counter[29]
.sym 18627 POR.counter[30]
.sym 18628 POR.counter[31]
.sym 18631 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[12]
.sym 18633 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 18638 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 18640 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[13]
.sym 18649 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[11]
.sym 18652 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 18655 POR.counter[26]
.sym 18656 POR.counter[24]
.sym 18657 POR.counter[25]
.sym 18658 POR.counter[27]
.sym 18666 main_clock_$glb_clk
.sym 18667 trigger_port_$glb_sr
.sym 18668 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[16]
.sym 18669 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[17]
.sym 18670 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[18]
.sym 18671 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[19]
.sym 18672 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[20]
.sym 18673 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[21]
.sym 18674 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[22]
.sym 18675 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[23]
.sym 18680 TRIGGERLPC.counter[15]
.sym 18682 TRIGGERLPC.counter[11]
.sym 18686 TRIGGERLPC.counter[12]
.sym 18688 TRIGGERLPC.counter[13]
.sym 18697 $PACKER_VCC_NET
.sym 18700 $PACKER_VCC_NET
.sym 18722 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 18729 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[20]
.sym 18734 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[17]
.sym 18742 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[20]
.sym 18744 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 18778 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 18780 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[17]
.sym 18789 main_clock_$glb_clk
.sym 18790 trigger_port_$glb_sr
.sym 18795 RINGBUFFER.write_addr[2]
.sym 18796 RINGBUFFER.write_addr[9]
.sym 18799 TRIGGERLPC.counter[20]
.sym 18923 lpc_ad[1]$SB_IO_IN
.sym 19015 lpc_frame$SB_IO_IN
.sym 19048 lpc_ad[2]$SB_IO_IN
.sym 19051 lpc_frame$SB_IO_IN
.sym 19078 lpc_frame$SB_IO_IN
.sym 19326 lpc_ad[2]$SB_IO_IN
.sym 19334 lpc_frame$SB_IO_IN
.sym 19571 lpc_frame$SB_IO_IN
.sym 19818 lpc_ad[2]$SB_IO_IN
.sym 19827 lpc_frame$SB_IO_IN
.sym 20068 lpc_frame$SB_IO_IN
.sym 20312 lpc_frame$SB_IO_IN
.sym 20318 lpc_ad[2]$SB_IO_IN
.sym 20561 lpc_frame$SB_IO_IN
.sym 20805 lpc_frame$SB_IO_IN
.sym 20811 lpc_ad[2]$SB_IO_IN
.sym 21037 RINGBUFFER.mem_read_clock_enable
.sym 21049 lpc_frame$SB_IO_IN
.sym 21058 lpc_frame$SB_IO_IN
.sym 21147 dec_data[7]
.sym 21171 lpc_frame$SB_IO_IN
.sym 21272 write_data[15]
.sym 21289 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15781
.sym 21293 lpc_frame$SB_IO_IN
.sym 21296 lpc_ad[2]$SB_IO_IN
.sym 21401 RINGBUFFER.write_addr[7]
.sym 21411 write_data[16]
.sym 21418 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 21427 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 21520 $abc$19545$auto$alumacc.cc:491:replace_alu$663[15]
.sym 21521 $abc$19545$new_n1008_
.sym 21522 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 21531 RINGBUFFER.mem_read_clock_enable
.sym 21538 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 21539 $PACKER_VCC_NET
.sym 21541 lpc_frame$SB_IO_IN
.sym 21542 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 21545 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16009
.sym 21546 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 21550 lpc_frame$SB_IO_IN
.sym 21638 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3013[3]_new_
.sym 21639 $abc$19545$new_n1007_
.sym 21640 $abc$19545$techmap$techmap\LPC.$procmux$502.$and$/usr/bin/../share/yosys/techmap.v:434$1178_Y[1]_new_
.sym 21642 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2142_new_
.sym 21644 dec_addr[9]
.sym 21645 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15933
.sym 21651 write_data[12]
.sym 21653 RINGBUFFER.write_addr[5]
.sym 21655 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 21657 dec_addr[0]
.sym 21663 lpc_frame$SB_IO_IN
.sym 21761 $abc$19545$new_n993_
.sym 21762 $abc$19545$new_n479_
.sym 21763 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2983[3]_new_inv_
.sym 21764 $abc$19545$new_n1236_
.sym 21765 $abc$19545$new_n986_
.sym 21766 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1085[1]_new_
.sym 21767 $abc$19545$techmap$techmap\LPC.$procmux$502.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$1170_Y_new_inv_
.sym 21768 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1489[1]_new_
.sym 21773 RINGBUFFER.read_addr[7]
.sym 21774 dec_addr[9]
.sym 21775 lpc_ad[0]$SB_IO_IN
.sym 21776 MEM_SERIAL.data[2]
.sym 21778 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15933
.sym 21785 lpc_frame$SB_IO_IN
.sym 21787 LPC.state[3]
.sym 21788 lpc_ad[2]$SB_IO_IN
.sym 21793 dec_addr[9]
.sym 21796 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 21803 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 21805 $abc$19545$new_n1241_
.sym 21807 LPC.state[3]
.sym 21810 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3013[3]_new_
.sym 21813 lpc_frame$SB_IO_IN
.sym 21818 LPC.state[2]
.sym 21820 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 21824 $abc$19545$new_n1240_
.sym 21832 $abc$19545$techmap$techmap\LPC.$procmux$502.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$1170_Y_new_inv_
.sym 21833 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1489[1]_new_
.sym 21853 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3013[3]_new_
.sym 21854 $abc$19545$new_n1240_
.sym 21855 $abc$19545$techmap$techmap\LPC.$procmux$502.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$1170_Y_new_inv_
.sym 21856 LPC.state[2]
.sym 21865 $abc$19545$new_n1241_
.sym 21866 lpc_frame$SB_IO_IN
.sym 21867 LPC.state[3]
.sym 21868 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 21871 LPC.state[2]
.sym 21872 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 21873 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1489[1]_new_
.sym 21874 LPC.state[3]
.sym 21882 lpc_clock$SB_IO_IN_$glb_clk
.sym 21884 LPC.state[2]
.sym 21885 LPC.state[1]
.sym 21886 $abc$19545$new_n1238_
.sym 21887 $abc$19545$new_n1237_
.sym 21888 $abc$19545$new_n977_
.sym 21889 LPC.state[0]
.sym 21890 $abc$19545$new_n998_
.sym 21891 $abc$19545$new_n999_
.sym 21898 LPC.state[3]
.sym 21905 $abc$19545$new_n479_
.sym 21915 lpc_ad[3]$SB_IO_IN
.sym 21930 LPC.state[3]
.sym 21931 $abc$19545$techmap$techmap\LPC.$procmux$502.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$1170_Y_new_inv_
.sym 21933 lpc_frame$SB_IO_IN
.sym 21940 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1489[1]_new_
.sym 21945 $abc$19545$auto$simplemap.cc:168:logic_reduce$1255_new_inv_
.sym 21948 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1593_new_
.sym 21949 LPC.state[2]
.sym 21988 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1593_new_
.sym 21989 $abc$19545$techmap$techmap\LPC.$procmux$502.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$1170_Y_new_inv_
.sym 21990 lpc_frame$SB_IO_IN
.sym 21991 $abc$19545$auto$simplemap.cc:168:logic_reduce$1255_new_inv_
.sym 22000 LPC.state[3]
.sym 22002 LPC.state[2]
.sym 22003 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1489[1]_new_
.sym 22007 $abc$19545$new_n981_
.sym 22009 write_data[25]
.sym 22011 $abc$19545$auto$simplemap.cc:168:logic_reduce$1255_new_inv_
.sym 22012 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 22022 RINGBUFFER.mem_read_clock_enable
.sym 22025 read_data[26]
.sym 22026 LPC.state[2]
.sym 22028 LPC.state[1]
.sym 22030 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2968[5]_new_
.sym 22147 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16085
.sym 22151 lpc_ad[0]$SB_IO_IN
.sym 22155 $PACKER_VCC_NET
.sym 22160 $PACKER_VCC_NET
.sym 22171 TRIGGERLPC.counter[0]
.sym 22173 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[2]
.sym 22175 TRIGGERLPC.counter[2]
.sym 22179 TRIGGERLPC.counter[1]
.sym 22182 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[3]
.sym 22188 TRIGGERLPC.counter[3]
.sym 22201 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 22211 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[3]
.sym 22212 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 22223 TRIGGERLPC.counter[0]
.sym 22224 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 22228 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[2]
.sym 22231 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 22240 TRIGGERLPC.counter[0]
.sym 22241 TRIGGERLPC.counter[1]
.sym 22242 TRIGGERLPC.counter[2]
.sym 22243 TRIGGERLPC.counter[3]
.sym 22251 main_clock_$glb_clk
.sym 22252 trigger_port_$glb_sr
.sym 22253 TRIGGERLPC.counter[4]
.sym 22254 TRIGGERLPC.counter[7]
.sym 22255 TRIGGERLPC.counter[5]
.sym 22256 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[1]_new_inv_
.sym 22257 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19241
.sym 22260 TRIGGERLPC.counter[6]
.sym 22262 RINGBUFFER.read_addr[5]
.sym 22273 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15781
.sym 22297 $PACKER_VCC_NET
.sym 22298 TRIGGERLPC.counter[2]
.sym 22303 TRIGGERLPC.counter[3]
.sym 22305 $PACKER_VCC_NET
.sym 22309 TRIGGERLPC.counter[0]
.sym 22310 TRIGGERLPC.counter[1]
.sym 22311 TRIGGERLPC.counter[7]
.sym 22317 TRIGGERLPC.counter[6]
.sym 22318 TRIGGERLPC.counter[4]
.sym 22320 TRIGGERLPC.counter[5]
.sym 22326 $nextpnr_ICESTORM_LC_11$O
.sym 22329 TRIGGERLPC.counter[0]
.sym 22332 $auto$alumacc.cc:474:replace_alu$737.C[2]
.sym 22334 TRIGGERLPC.counter[1]
.sym 22335 $PACKER_VCC_NET
.sym 22338 $auto$alumacc.cc:474:replace_alu$737.C[3]
.sym 22340 $PACKER_VCC_NET
.sym 22341 TRIGGERLPC.counter[2]
.sym 22342 $auto$alumacc.cc:474:replace_alu$737.C[2]
.sym 22344 $auto$alumacc.cc:474:replace_alu$737.C[4]
.sym 22346 TRIGGERLPC.counter[3]
.sym 22347 $PACKER_VCC_NET
.sym 22348 $auto$alumacc.cc:474:replace_alu$737.C[3]
.sym 22350 $auto$alumacc.cc:474:replace_alu$737.C[5]
.sym 22352 TRIGGERLPC.counter[4]
.sym 22353 $PACKER_VCC_NET
.sym 22354 $auto$alumacc.cc:474:replace_alu$737.C[4]
.sym 22356 $auto$alumacc.cc:474:replace_alu$737.C[6]
.sym 22358 $PACKER_VCC_NET
.sym 22359 TRIGGERLPC.counter[5]
.sym 22360 $auto$alumacc.cc:474:replace_alu$737.C[5]
.sym 22362 $auto$alumacc.cc:474:replace_alu$737.C[7]
.sym 22364 TRIGGERLPC.counter[6]
.sym 22365 $PACKER_VCC_NET
.sym 22366 $auto$alumacc.cc:474:replace_alu$737.C[6]
.sym 22368 $auto$alumacc.cc:474:replace_alu$737.C[8]
.sym 22370 $PACKER_VCC_NET
.sym 22371 TRIGGERLPC.counter[7]
.sym 22372 $auto$alumacc.cc:474:replace_alu$737.C[7]
.sym 22376 TRIGGERLPC.counter[8]
.sym 22377 TRIGGERLPC.counter[14]
.sym 22379 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[3]_new_inv_
.sym 22380 TRIGGERLPC.counter[9]
.sym 22381 TRIGGERLPC.counter[10]
.sym 22382 $abc$19545$new_n527_
.sym 22383 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[2]_new_inv_
.sym 22390 $PACKER_VCC_NET
.sym 22393 $PACKER_VCC_NET
.sym 22412 $auto$alumacc.cc:474:replace_alu$737.C[8]
.sym 22417 TRIGGERLPC.counter[15]
.sym 22419 TRIGGERLPC.counter[12]
.sym 22422 TRIGGERLPC.counter[11]
.sym 22425 $PACKER_VCC_NET
.sym 22428 TRIGGERLPC.counter[13]
.sym 22432 $PACKER_VCC_NET
.sym 22438 TRIGGERLPC.counter[10]
.sym 22441 TRIGGERLPC.counter[8]
.sym 22442 TRIGGERLPC.counter[14]
.sym 22445 TRIGGERLPC.counter[9]
.sym 22449 $auto$alumacc.cc:474:replace_alu$737.C[9]
.sym 22451 TRIGGERLPC.counter[8]
.sym 22452 $PACKER_VCC_NET
.sym 22453 $auto$alumacc.cc:474:replace_alu$737.C[8]
.sym 22455 $auto$alumacc.cc:474:replace_alu$737.C[10]
.sym 22457 $PACKER_VCC_NET
.sym 22458 TRIGGERLPC.counter[9]
.sym 22459 $auto$alumacc.cc:474:replace_alu$737.C[9]
.sym 22461 $auto$alumacc.cc:474:replace_alu$737.C[11]
.sym 22463 TRIGGERLPC.counter[10]
.sym 22464 $PACKER_VCC_NET
.sym 22465 $auto$alumacc.cc:474:replace_alu$737.C[10]
.sym 22467 $auto$alumacc.cc:474:replace_alu$737.C[12]
.sym 22469 $PACKER_VCC_NET
.sym 22470 TRIGGERLPC.counter[11]
.sym 22471 $auto$alumacc.cc:474:replace_alu$737.C[11]
.sym 22473 $auto$alumacc.cc:474:replace_alu$737.C[13]
.sym 22475 $PACKER_VCC_NET
.sym 22476 TRIGGERLPC.counter[12]
.sym 22477 $auto$alumacc.cc:474:replace_alu$737.C[12]
.sym 22479 $auto$alumacc.cc:474:replace_alu$737.C[14]
.sym 22481 TRIGGERLPC.counter[13]
.sym 22482 $PACKER_VCC_NET
.sym 22483 $auto$alumacc.cc:474:replace_alu$737.C[13]
.sym 22485 $auto$alumacc.cc:474:replace_alu$737.C[15]
.sym 22487 $PACKER_VCC_NET
.sym 22488 TRIGGERLPC.counter[14]
.sym 22489 $auto$alumacc.cc:474:replace_alu$737.C[14]
.sym 22491 $auto$alumacc.cc:474:replace_alu$737.C[16]
.sym 22493 TRIGGERLPC.counter[15]
.sym 22494 $PACKER_VCC_NET
.sym 22495 $auto$alumacc.cc:474:replace_alu$737.C[15]
.sym 22499 TRIGGERLPC.counter[16]
.sym 22500 TRIGGERLPC.counter[19]
.sym 22501 TRIGGERLPC.counter[18]
.sym 22502 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[4]_new_inv_
.sym 22503 TRIGGERLPC.counter[22]
.sym 22504 TRIGGERLPC.counter[21]
.sym 22505 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[5]_new_inv_
.sym 22506 TRIGGERLPC.counter[23]
.sym 22508 RINGBUFFER.read_addr[7]
.sym 22511 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 22515 RINGBUFFER.mem_read_clock_enable
.sym 22523 $PACKER_VCC_NET
.sym 22535 $auto$alumacc.cc:474:replace_alu$737.C[16]
.sym 22540 TRIGGERLPC.counter[20]
.sym 22549 $PACKER_VCC_NET
.sym 22554 TRIGGERLPC.counter[17]
.sym 22556 TRIGGERLPC.counter[16]
.sym 22557 TRIGGERLPC.counter[19]
.sym 22558 TRIGGERLPC.counter[18]
.sym 22560 TRIGGERLPC.counter[22]
.sym 22565 $PACKER_VCC_NET
.sym 22568 $PACKER_VCC_NET
.sym 22569 TRIGGERLPC.counter[21]
.sym 22571 TRIGGERLPC.counter[23]
.sym 22572 $auto$alumacc.cc:474:replace_alu$737.C[17]
.sym 22574 $PACKER_VCC_NET
.sym 22575 TRIGGERLPC.counter[16]
.sym 22576 $auto$alumacc.cc:474:replace_alu$737.C[16]
.sym 22578 $auto$alumacc.cc:474:replace_alu$737.C[18]
.sym 22580 $PACKER_VCC_NET
.sym 22581 TRIGGERLPC.counter[17]
.sym 22582 $auto$alumacc.cc:474:replace_alu$737.C[17]
.sym 22584 $auto$alumacc.cc:474:replace_alu$737.C[19]
.sym 22586 $PACKER_VCC_NET
.sym 22587 TRIGGERLPC.counter[18]
.sym 22588 $auto$alumacc.cc:474:replace_alu$737.C[18]
.sym 22590 $auto$alumacc.cc:474:replace_alu$737.C[20]
.sym 22592 $PACKER_VCC_NET
.sym 22593 TRIGGERLPC.counter[19]
.sym 22594 $auto$alumacc.cc:474:replace_alu$737.C[19]
.sym 22596 $auto$alumacc.cc:474:replace_alu$737.C[21]
.sym 22598 $PACKER_VCC_NET
.sym 22599 TRIGGERLPC.counter[20]
.sym 22600 $auto$alumacc.cc:474:replace_alu$737.C[20]
.sym 22602 $auto$alumacc.cc:474:replace_alu$737.C[22]
.sym 22604 TRIGGERLPC.counter[21]
.sym 22605 $PACKER_VCC_NET
.sym 22606 $auto$alumacc.cc:474:replace_alu$737.C[21]
.sym 22608 $auto$alumacc.cc:474:replace_alu$737.C[23]
.sym 22610 $PACKER_VCC_NET
.sym 22611 TRIGGERLPC.counter[22]
.sym 22612 $auto$alumacc.cc:474:replace_alu$737.C[22]
.sym 22615 $PACKER_VCC_NET
.sym 22616 TRIGGERLPC.counter[23]
.sym 22618 $auto$alumacc.cc:474:replace_alu$737.C[23]
.sym 22633 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 22738 lpc_frame$SB_IO_IN
.sym 22752 lpc_frame$SB_IO_IN
.sym 22756 lpc_ad[2]$SB_IO_IN
.sym 22846 lpc_ad[1]$SB_IO_IN
.sym 22900 lpc_ad[1]$SB_IO_IN
.sym 22909 lpc_ad[1]$SB_IO_IN
.sym 22916 trigger_port
.sym 23284 lpc_ad[1]$SB_IO_IN
.sym 23389 lpc_frame$SB_IO_IN
.sym 23402 lpc_ad[1]$SB_IO_IN
.sym 23408 trigger_port
.sym 23776 lpc_ad[1]$SB_IO_IN
.sym 23881 lpc_frame$SB_IO_IN
.sym 23900 trigger_port
.sym 23902 lpc_ad[1]$SB_IO_IN
.sym 24269 lpc_ad[1]$SB_IO_IN
.sym 24390 lpc_ad[1]$SB_IO_IN
.sym 24391 trigger_port
.sym 24632 RINGBUFFER.read_addr[7]
.sym 24637 RINGBUFFER.read_addr[4]
.sym 24642 RINGBUFFER.read_addr[5]
.sym 24733 read_data[23]
.sym 24737 read_data[22]
.sym 24757 lpc_ad[1]$SB_IO_IN
.sym 24761 RINGBUFFER.read_addr[8]
.sym 24762 RINGBUFFER.write_addr[0]
.sym 24856 read_data[21]
.sym 24860 read_data[20]
.sym 24865 lpc_frame$SB_IO_IN
.sym 24867 read_data[22]
.sym 24873 RINGBUFFER.read_addr[0]
.sym 24874 RINGBUFFER.read_addr[9]
.sym 24878 RINGBUFFER.write_addr[2]
.sym 24880 RINGBUFFER.write_addr[3]
.sym 24881 RINGBUFFER.write_addr[6]
.sym 24882 lpc_ad[1]$SB_IO_IN
.sym 24883 trigger_port
.sym 24884 RINGBUFFER.mem_read_clock_enable
.sym 24885 RINGBUFFER.write_addr[7]
.sym 24886 $PACKER_VCC_NET
.sym 24979 read_data[19]
.sym 24983 read_data[18]
.sym 24998 RINGBUFFER.mem_write_clock_enable
.sym 25002 lpc_ad[1]$SB_IO_IN
.sym 25005 RINGBUFFER.read_addr[0]
.sym 25007 RINGBUFFER.write_addr[0]
.sym 25009 $PACKER_VCC_NET
.sym 25011 write_data[17]
.sym 25012 RINGBUFFER.write_addr[9]
.sym 25026 lpc_ad[3]$SB_IO_IN
.sym 25029 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15781
.sym 25057 lpc_ad[3]$SB_IO_IN
.sym 25097 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15781
.sym 25098 lpc_clock$SB_IO_IN_$glb_clk
.sym 25102 read_data[17]
.sym 25106 read_data[16]
.sym 25112 RINGBUFFER.read_addr[3]
.sym 25113 read_data[18]
.sym 25114 RINGBUFFER.read_addr[1]
.sym 25115 RINGBUFFER.read_addr[9]
.sym 25118 RINGBUFFER.read_addr[7]
.sym 25122 RINGBUFFER.read_addr[2]
.sym 25126 RINGBUFFER.read_addr[5]
.sym 25129 RINGBUFFER.read_addr[4]
.sym 25134 RINGBUFFER.read_addr[4]
.sym 25135 RINGBUFFER.mem_write_clock_enable
.sym 25150 dec_data[7]
.sym 25193 dec_data[7]
.sym 25221 lpc_data_enable_$glb_clk
.sym 25225 read_data[15]
.sym 25229 read_data[14]
.sym 25231 RINGBUFFER.write_addr[6]
.sym 25235 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 25239 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 25241 RINGBUFFER.write_addr[4]
.sym 25247 RINGBUFFER.write_addr[0]
.sym 25248 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 25249 lpc_ad[1]$SB_IO_IN
.sym 25250 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 25252 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 25253 RINGBUFFER.read_addr[8]
.sym 25254 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 25258 $abc$19545$auto$alumacc.cc:491:replace_alu$676[15]
.sym 25268 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 25275 $auto$alumacc.cc:474:replace_alu$661.C[4]
.sym 25276 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 25279 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 25282 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 25286 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 25291 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 25292 $PACKER_VCC_NET
.sym 25295 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 25296 $nextpnr_ICESTORM_LC_3$O
.sym 25299 $auto$alumacc.cc:474:replace_alu$661.C[4]
.sym 25302 $auto$alumacc.cc:474:replace_alu$661.C[5]
.sym 25304 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 25308 $auto$alumacc.cc:474:replace_alu$661.C[6]
.sym 25310 $PACKER_VCC_NET
.sym 25311 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 25314 $auto$alumacc.cc:474:replace_alu$661.C[7]
.sym 25316 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 25320 $auto$alumacc.cc:474:replace_alu$661.C[8]
.sym 25323 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 25326 $auto$alumacc.cc:474:replace_alu$661.C[9]
.sym 25328 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 25332 $auto$alumacc.cc:474:replace_alu$661.C[10]
.sym 25335 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 25338 $auto$alumacc.cc:474:replace_alu$661.C[11]
.sym 25341 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 25348 read_data[13]
.sym 25352 read_data[12]
.sym 25359 read_data[14]
.sym 25360 RINGBUFFER.read_addr[9]
.sym 25363 $auto$alumacc.cc:474:replace_alu$661.C[4]
.sym 25365 RINGBUFFER.read_addr[0]
.sym 25367 $PACKER_VCC_NET
.sym 25369 read_data[15]
.sym 25370 trigger_port
.sym 25372 RINGBUFFER.write_addr[6]
.sym 25373 RINGBUFFER.write_addr[7]
.sym 25374 lpc_ad[1]$SB_IO_IN
.sym 25375 RINGBUFFER.write_addr[3]
.sym 25376 RINGBUFFER.mem_read_clock_enable
.sym 25378 $PACKER_VCC_NET
.sym 25379 RINGBUFFER.write_addr[2]
.sym 25381 RINGBUFFER.write_addr[3]
.sym 25382 $auto$alumacc.cc:474:replace_alu$661.C[11]
.sym 25393 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 25395 dec_addr[0]
.sym 25398 dec_addr[1]
.sym 25401 dec_addr[9]
.sym 25404 $PACKER_VCC_NET
.sym 25408 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 25410 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 25412 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 25414 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 25418 $abc$19545$auto$alumacc.cc:491:replace_alu$676[15]
.sym 25419 $auto$alumacc.cc:474:replace_alu$661.C[12]
.sym 25422 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 25425 $auto$alumacc.cc:474:replace_alu$661.C[13]
.sym 25427 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 25431 $auto$alumacc.cc:474:replace_alu$661.C[14]
.sym 25434 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 25437 $auto$alumacc.cc:474:replace_alu$661.C[15]
.sym 25440 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 25443 $nextpnr_ICESTORM_LC_4$I3
.sym 25445 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 25449 $nextpnr_ICESTORM_LC_4$COUT
.sym 25452 $PACKER_VCC_NET
.sym 25453 $nextpnr_ICESTORM_LC_4$I3
.sym 25456 $abc$19545$auto$alumacc.cc:491:replace_alu$676[15]
.sym 25457 dec_addr[0]
.sym 25458 dec_addr[1]
.sym 25459 $nextpnr_ICESTORM_LC_4$COUT
.sym 25462 dec_addr[9]
.sym 25471 read_data[3]
.sym 25475 read_data[2]
.sym 25481 $PACKER_VCC_NET
.sym 25486 dec_addr[1]
.sym 25493 RINGBUFFER.read_addr[0]
.sym 25495 lpc_ad[1]$SB_IO_IN
.sym 25496 RINGBUFFER.read_addr[0]
.sym 25499 RINGBUFFER.write_addr[0]
.sym 25504 RINGBUFFER.write_addr[9]
.sym 25510 $abc$19545$auto$alumacc.cc:491:replace_alu$676[15]
.sym 25511 $abc$19545$new_n479_
.sym 25512 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16009
.sym 25514 $abc$19545$new_n1002_
.sym 25515 $abc$19545$auto$alumacc.cc:491:replace_alu$663[15]
.sym 25516 $abc$19545$new_n1008_
.sym 25517 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1489[1]_new_
.sym 25518 lpc_ad[3]$SB_IO_IN
.sym 25519 $abc$19545$new_n479_
.sym 25521 lpc_ad[1]$SB_IO_IN
.sym 25522 lpc_ad[2]$SB_IO_IN
.sym 25523 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1085[1]_new_
.sym 25524 lpc_frame$SB_IO_IN
.sym 25525 lpc_ad[0]$SB_IO_IN
.sym 25527 $abc$19545$new_n1007_
.sym 25538 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2142_new_
.sym 25543 $abc$19545$auto$alumacc.cc:491:replace_alu$676[15]
.sym 25544 $abc$19545$new_n1007_
.sym 25545 $abc$19545$new_n1002_
.sym 25546 $abc$19545$auto$alumacc.cc:491:replace_alu$663[15]
.sym 25549 $abc$19545$new_n479_
.sym 25550 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1085[1]_new_
.sym 25551 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2142_new_
.sym 25552 $abc$19545$new_n1008_
.sym 25555 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1085[1]_new_
.sym 25557 $abc$19545$new_n479_
.sym 25558 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2142_new_
.sym 25567 lpc_ad[0]$SB_IO_IN
.sym 25568 lpc_ad[3]$SB_IO_IN
.sym 25569 lpc_ad[1]$SB_IO_IN
.sym 25570 lpc_ad[2]$SB_IO_IN
.sym 25581 lpc_ad[1]$SB_IO_IN
.sym 25585 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1489[1]_new_
.sym 25586 $abc$19545$new_n479_
.sym 25587 lpc_frame$SB_IO_IN
.sym 25589 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16009
.sym 25590 lpc_clock$SB_IO_IN_$glb_clk
.sym 25594 read_data[1]
.sym 25598 read_data[0]
.sym 25604 lpc_ad[3]$SB_IO_IN
.sym 25605 RINGBUFFER.read_addr[2]
.sym 25606 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 25607 RINGBUFFER.read_addr[3]
.sym 25608 MEM_SERIAL.data[1]
.sym 25610 $abc$19545$new_n1002_
.sym 25611 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 25612 MEM_SERIAL.data[2]
.sym 25614 $abc$19545$auto$alumacc.cc:491:replace_alu$676[15]
.sym 25618 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1085[1]_new_
.sym 25620 RINGBUFFER.read_addr[4]
.sym 25621 RINGBUFFER.read_addr[5]
.sym 25623 RINGBUFFER.read_addr[4]
.sym 25624 $abc$19545$auto$simplemap.cc:168:logic_reduce$1255_new_inv_
.sym 25626 RINGBUFFER.mem_write_clock_enable
.sym 25633 LPC.state[2]
.sym 25636 lpc_frame$SB_IO_IN
.sym 25638 LPC.state[3]
.sym 25641 LPC.state[2]
.sym 25642 LPC.state[1]
.sym 25643 $abc$19545$techmap$techmap\LPC.$procmux$502.$and$/usr/bin/../share/yosys/techmap.v:434$1178_Y[1]_new_
.sym 25646 LPC.state[0]
.sym 25649 $abc$19545$new_n993_
.sym 25655 $abc$19545$techmap$techmap\LPC.$procmux$502.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$1170_Y_new_inv_
.sym 25658 $abc$19545$new_n479_
.sym 25659 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 25662 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1332[0]_new_
.sym 25666 $abc$19545$techmap$techmap\LPC.$procmux$502.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$1170_Y_new_inv_
.sym 25667 $abc$19545$techmap$techmap\LPC.$procmux$502.$and$/usr/bin/../share/yosys/techmap.v:434$1178_Y[1]_new_
.sym 25669 lpc_frame$SB_IO_IN
.sym 25672 LPC.state[3]
.sym 25673 LPC.state[2]
.sym 25678 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1332[0]_new_
.sym 25680 $abc$19545$new_n479_
.sym 25681 $abc$19545$techmap$techmap\LPC.$procmux$502.$and$/usr/bin/../share/yosys/techmap.v:434$1178_Y[1]_new_
.sym 25684 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 25685 $abc$19545$new_n993_
.sym 25687 LPC.state[1]
.sym 25690 LPC.state[1]
.sym 25691 LPC.state[3]
.sym 25692 LPC.state[0]
.sym 25693 LPC.state[2]
.sym 25697 LPC.state[1]
.sym 25699 LPC.state[0]
.sym 25702 LPC.state[1]
.sym 25703 LPC.state[3]
.sym 25704 LPC.state[0]
.sym 25705 LPC.state[2]
.sym 25709 LPC.state[1]
.sym 25711 LPC.state[0]
.sym 25717 read_data[27]
.sym 25721 read_data[26]
.sym 25728 read_data[0]
.sym 25729 lpc_frame$SB_IO_IN
.sym 25730 RINGBUFFER.write_addr[4]
.sym 25731 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16009
.sym 25733 RINGBUFFER.write_addr[5]
.sym 25737 $PACKER_VCC_NET
.sym 25738 lpc_frame$SB_IO_IN
.sym 25741 RINGBUFFER.write_addr[1]
.sym 25742 lpc_ad[1]$SB_IO_IN
.sym 25745 RINGBUFFER.read_addr[8]
.sym 25746 lpc_ad[1]$SB_IO_IN
.sym 25747 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 25756 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1332[0]_new_
.sym 25758 $abc$19545$new_n1238_
.sym 25759 $abc$19545$new_n1236_
.sym 25760 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2968[5]_new_
.sym 25761 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 25762 $abc$19545$techmap$techmap\LPC.$procmux$502.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$1170_Y_new_inv_
.sym 25764 LPC.state[2]
.sym 25766 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2983[3]_new_inv_
.sym 25768 $abc$19545$new_n986_
.sym 25769 $abc$19545$new_n987_
.sym 25771 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1489[1]_new_
.sym 25772 lpc_frame$SB_IO_IN
.sym 25775 $abc$19545$new_n1237_
.sym 25776 $abc$19545$new_n977_
.sym 25777 LPC.state[0]
.sym 25778 $abc$19545$new_n998_
.sym 25779 $abc$19545$new_n999_
.sym 25780 lpc_frame$SB_IO_IN
.sym 25781 LPC.state[1]
.sym 25784 $abc$19545$auto$simplemap.cc:168:logic_reduce$1255_new_inv_
.sym 25785 LPC.state[3]
.sym 25789 lpc_frame$SB_IO_IN
.sym 25790 $abc$19545$new_n999_
.sym 25791 $abc$19545$new_n998_
.sym 25792 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2983[3]_new_inv_
.sym 25795 lpc_frame$SB_IO_IN
.sym 25796 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2968[5]_new_
.sym 25797 $abc$19545$new_n1236_
.sym 25798 $abc$19545$new_n1238_
.sym 25801 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1332[0]_new_
.sym 25802 $abc$19545$new_n1237_
.sym 25803 LPC.state[3]
.sym 25804 LPC.state[2]
.sym 25807 $abc$19545$auto$simplemap.cc:168:logic_reduce$1255_new_inv_
.sym 25808 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1489[1]_new_
.sym 25809 LPC.state[2]
.sym 25813 lpc_frame$SB_IO_IN
.sym 25814 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2983[3]_new_inv_
.sym 25815 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2968[5]_new_
.sym 25816 $abc$19545$new_n986_
.sym 25819 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 25820 $abc$19545$new_n977_
.sym 25821 LPC.state[0]
.sym 25822 $abc$19545$new_n987_
.sym 25825 $abc$19545$techmap$techmap\LPC.$procmux$502.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$1170_Y_new_inv_
.sym 25826 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 25827 lpc_frame$SB_IO_IN
.sym 25828 LPC.state[2]
.sym 25831 LPC.state[2]
.sym 25832 LPC.state[3]
.sym 25833 LPC.state[0]
.sym 25834 LPC.state[1]
.sym 25836 lpc_clock$SB_IO_IN_$glb_clk
.sym 25840 read_data[25]
.sym 25844 read_data[24]
.sym 25850 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1332[0]_new_
.sym 25851 $PACKER_VCC_NET
.sym 25852 LPC.state[0]
.sym 25854 LPC.state[1]
.sym 25855 RINGBUFFER.read_addr[9]
.sym 25856 RINGBUFFER.read_addr[6]
.sym 25857 lpc_ad[3]$SB_IO_IN
.sym 25858 RINGBUFFER.read_addr[7]
.sym 25863 RINGBUFFER.write_addr[2]
.sym 25866 RINGBUFFER.write_addr[7]
.sym 25867 RINGBUFFER.mem_read_clock_enable
.sym 25868 RINGBUFFER.mem_read_clock_enable
.sym 25869 RINGBUFFER.write_addr[3]
.sym 25870 RINGBUFFER.write_addr[6]
.sym 25871 lpc_ad[1]$SB_IO_IN
.sym 25880 dec_addr[9]
.sym 25881 lpc_ad[0]$SB_IO_IN
.sym 25882 lpc_ad[3]$SB_IO_IN
.sym 25889 lpc_ad[2]$SB_IO_IN
.sym 25895 $abc$19545$new_n981_
.sym 25902 lpc_ad[1]$SB_IO_IN
.sym 25906 lpc_ad[1]$SB_IO_IN
.sym 25910 lpc_frame$SB_IO_IN
.sym 25913 lpc_ad[3]$SB_IO_IN
.sym 25914 lpc_frame$SB_IO_IN
.sym 25915 lpc_ad[1]$SB_IO_IN
.sym 25925 dec_addr[9]
.sym 25936 lpc_ad[1]$SB_IO_IN
.sym 25937 lpc_ad[3]$SB_IO_IN
.sym 25938 lpc_ad[0]$SB_IO_IN
.sym 25939 lpc_ad[2]$SB_IO_IN
.sym 25943 lpc_ad[0]$SB_IO_IN
.sym 25944 lpc_ad[2]$SB_IO_IN
.sym 25945 $abc$19545$new_n981_
.sym 25959 lpc_data_enable_$glb_clk
.sym 25963 read_data[31]
.sym 25967 read_data[30]
.sym 25974 lpc_frame$SB_IO_IN
.sym 25975 lpc_ad[3]$SB_IO_IN
.sym 25978 LPC.state[3]
.sym 25980 write_data[24]
.sym 25985 RINGBUFFER.write_addr[9]
.sym 25986 lpc_data_enable
.sym 25988 RINGBUFFER.read_addr[0]
.sym 25990 $PACKER_VCC_NET
.sym 25991 RINGBUFFER.write_addr[0]
.sym 25992 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 25993 read_data[24]
.sym 26086 read_data[29]
.sym 26090 read_data[28]
.sym 26096 RINGBUFFER.read_addr[2]
.sym 26097 read_data[30]
.sym 26099 RINGBUFFER.read_addr[6]
.sym 26102 RINGBUFFER.read_addr[1]
.sym 26103 RINGBUFFER.read_addr[3]
.sym 26104 RINGBUFFER.read_addr[7]
.sym 26108 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19241
.sym 26111 write_data[31]
.sym 26112 RINGBUFFER.read_addr[4]
.sym 26113 RINGBUFFER.read_addr[5]
.sym 26118 RINGBUFFER.mem_write_clock_enable
.sym 26126 TRIGGERLPC.counter[7]
.sym 26127 TRIGGERLPC.counter[5]
.sym 26129 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[4]
.sym 26131 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[6]
.sym 26132 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[7]
.sym 26138 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[5]
.sym 26139 $abc$19545$new_n527_
.sym 26140 TRIGGERLPC.counter[6]
.sym 26147 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[0]_new_inv_
.sym 26149 TRIGGERLPC.counter[4]
.sym 26152 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[1]_new_inv_
.sym 26153 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26160 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[4]
.sym 26161 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26164 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[7]
.sym 26166 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26170 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[5]
.sym 26173 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26176 TRIGGERLPC.counter[7]
.sym 26177 TRIGGERLPC.counter[5]
.sym 26178 TRIGGERLPC.counter[4]
.sym 26179 TRIGGERLPC.counter[6]
.sym 26182 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[1]_new_inv_
.sym 26183 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26184 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[0]_new_inv_
.sym 26185 $abc$19545$new_n527_
.sym 26200 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26201 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[6]
.sym 26205 main_clock_$glb_clk
.sym 26206 trigger_port_$glb_sr
.sym 26209 read_data[11]
.sym 26213 read_data[10]
.sym 26222 RINGBUFFER.write_addr[4]
.sym 26225 RINGBUFFER.write_addr[1]
.sym 26228 $PACKER_VCC_NET
.sym 26230 read_data[29]
.sym 26242 RINGBUFFER.write_addr[1]
.sym 26249 TRIGGERLPC.counter[14]
.sym 26250 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[10]
.sym 26251 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[4]_new_inv_
.sym 26252 TRIGGERLPC.counter[9]
.sym 26253 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26254 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[5]_new_inv_
.sym 26256 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[8]
.sym 26257 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[9]
.sym 26262 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[14]
.sym 26264 TRIGGERLPC.counter[15]
.sym 26267 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[3]_new_inv_
.sym 26268 TRIGGERLPC.counter[12]
.sym 26272 TRIGGERLPC.counter[8]
.sym 26274 TRIGGERLPC.counter[11]
.sym 26277 TRIGGERLPC.counter[10]
.sym 26278 TRIGGERLPC.counter[13]
.sym 26279 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[2]_new_inv_
.sym 26282 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[8]
.sym 26284 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26287 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[14]
.sym 26289 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26299 TRIGGERLPC.counter[13]
.sym 26300 TRIGGERLPC.counter[15]
.sym 26301 TRIGGERLPC.counter[14]
.sym 26302 TRIGGERLPC.counter[12]
.sym 26306 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26307 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[9]
.sym 26311 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26312 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[10]
.sym 26317 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[2]_new_inv_
.sym 26318 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[3]_new_inv_
.sym 26319 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[5]_new_inv_
.sym 26320 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[4]_new_inv_
.sym 26323 TRIGGERLPC.counter[11]
.sym 26324 TRIGGERLPC.counter[9]
.sym 26325 TRIGGERLPC.counter[8]
.sym 26326 TRIGGERLPC.counter[10]
.sym 26328 main_clock_$glb_clk
.sym 26329 trigger_port_$glb_sr
.sym 26332 read_data[9]
.sym 26336 read_data[8]
.sym 26343 read_data[10]
.sym 26349 RINGBUFFER.read_addr[9]
.sym 26350 RINGBUFFER.read_addr[4]
.sym 26351 $PACKER_VCC_NET
.sym 26352 RINGBUFFER.read_addr[8]
.sym 26358 RINGBUFFER.write_addr[6]
.sym 26362 write_data[9]
.sym 26371 TRIGGERLPC.counter[16]
.sym 26373 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[18]
.sym 26374 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[19]
.sym 26376 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[21]
.sym 26377 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26379 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[16]
.sym 26380 TRIGGERLPC.counter[19]
.sym 26381 TRIGGERLPC.counter[18]
.sym 26385 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[22]
.sym 26386 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[23]
.sym 26387 TRIGGERLPC.counter[20]
.sym 26391 TRIGGERLPC.counter[22]
.sym 26392 TRIGGERLPC.counter[21]
.sym 26394 TRIGGERLPC.counter[23]
.sym 26399 TRIGGERLPC.counter[17]
.sym 26404 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26405 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[16]
.sym 26410 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[19]
.sym 26413 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26416 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[18]
.sym 26418 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26422 TRIGGERLPC.counter[17]
.sym 26423 TRIGGERLPC.counter[16]
.sym 26424 TRIGGERLPC.counter[18]
.sym 26425 TRIGGERLPC.counter[19]
.sym 26430 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26431 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[22]
.sym 26435 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26436 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[21]
.sym 26440 TRIGGERLPC.counter[22]
.sym 26441 TRIGGERLPC.counter[21]
.sym 26442 TRIGGERLPC.counter[20]
.sym 26443 TRIGGERLPC.counter[23]
.sym 26447 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[23]
.sym 26449 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 26451 main_clock_$glb_clk
.sym 26452 trigger_port_$glb_sr
.sym 26462 read_data[8]
.sym 26472 read_data[9]
.sym 26486 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288
.sym 26525 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288
.sym 26527 trigger_port
.sym 26544 trigger_port
.sym 26569 lpc_ad[1]$SB_IO_IN
.sym 26583 lpc_ad[1]$SB_IO_IN
.sym 26627 lpc_ad[2]$SB_IO_IN
.sym 26687 lpc_ad[2]$SB_IO_IN
.sym 26713 lpc_ad[2]$SB_IO_IN
.sym 26931 lpc_ad[2]$SB_IO_IN
.sym 27114 lpc_ad[1]$SB_IO_IN
.sym 27132 lpc_ad[2]$SB_IO_IN
.sym 27335 lpc_ad[2]$SB_IO_IN
.sym 27419 RINGBUFFER.write_addr[5]
.sym 27522 lpc_ad[1]$SB_IO_IN
.sym 27541 lpc_ad[2]$SB_IO_IN
.sym 27624 RINGBUFFER.read_addr[6]
.sym 27743 lpc_ad[2]$SB_IO_IN
.sym 27954 lpc_ad[2]$SB_IO_IN
.sym 28133 RINGBUFFER.write_addr[1]
.sym 28147 RINGBUFFER.write_addr[9]
.sym 28148 RINGBUFFER.write_addr[8]
.sym 28149 RINGBUFFER.read_addr[3]
.sym 28150 RINGBUFFER.write_addr[4]
.sym 28154 RINGBUFFER.read_addr[1]
.sym 28156 lpc_ad[2]$SB_IO_IN
.sym 28157 RINGBUFFER.read_addr[2]
.sym 28202 MEM_SERIAL.data[23]
.sym 28256 MEM_SERIAL.data[23]
.sym 28266 RINGBUFFER.read_addr[4]
.sym 28269 RINGBUFFER.read_addr[7]
.sym 28271 RINGBUFFER.read_addr[5]
.sym 28273 RINGBUFFER.read_addr[0]
.sym 28276 RINGBUFFER.read_addr[9]
.sym 28283 RINGBUFFER.mem_read_clock_enable
.sym 28284 RINGBUFFER.read_addr[6]
.sym 28285 $PACKER_VCC_NET
.sym 28287 RINGBUFFER.read_addr[3]
.sym 28288 RINGBUFFER.read_addr[8]
.sym 28291 write_data[22]
.sym 28292 RINGBUFFER.read_addr[1]
.sym 28293 write_data[23]
.sym 28295 RINGBUFFER.read_addr[2]
.sym 28297 write_data[21]
.sym 28299 write_data[22]
.sym 28301 write_data[23]
.sym 28304 write_data[20]
.sym 28313 RINGBUFFER.read_addr[0]
.sym 28314 RINGBUFFER.read_addr[1]
.sym 28316 RINGBUFFER.read_addr[2]
.sym 28317 RINGBUFFER.read_addr[3]
.sym 28318 RINGBUFFER.read_addr[4]
.sym 28319 RINGBUFFER.read_addr[5]
.sym 28320 RINGBUFFER.read_addr[6]
.sym 28321 RINGBUFFER.read_addr[7]
.sym 28322 RINGBUFFER.read_addr[8]
.sym 28323 RINGBUFFER.read_addr[9]
.sym 28324 main_clock_$glb_clk
.sym 28325 RINGBUFFER.mem_read_clock_enable
.sym 28326 $PACKER_VCC_NET
.sym 28330 write_data[23]
.sym 28334 write_data[22]
.sym 28338 lpc_ad[1]$SB_IO_IN
.sym 28344 MEM_SERIAL.data[23]
.sym 28351 lpc_ad[2]$SB_IO_IN
.sym 28355 read_data[20]
.sym 28361 MEM_SERIAL.data[23]
.sym 28369 RINGBUFFER.mem_write_clock_enable
.sym 28370 RINGBUFFER.write_addr[0]
.sym 28375 RINGBUFFER.write_addr[8]
.sym 28376 RINGBUFFER.write_addr[9]
.sym 28377 RINGBUFFER.write_addr[4]
.sym 28384 RINGBUFFER.write_addr[2]
.sym 28385 RINGBUFFER.write_addr[1]
.sym 28387 $PACKER_VCC_NET
.sym 28389 RINGBUFFER.write_addr[7]
.sym 28390 write_data[20]
.sym 28391 write_data[21]
.sym 28393 RINGBUFFER.write_addr[6]
.sym 28394 RINGBUFFER.write_addr[3]
.sym 28396 RINGBUFFER.write_addr[5]
.sym 28400 dec_addr[5]
.sym 28406 dec_addr[7]
.sym 28415 RINGBUFFER.write_addr[0]
.sym 28416 RINGBUFFER.write_addr[1]
.sym 28418 RINGBUFFER.write_addr[2]
.sym 28419 RINGBUFFER.write_addr[3]
.sym 28420 RINGBUFFER.write_addr[4]
.sym 28421 RINGBUFFER.write_addr[5]
.sym 28422 RINGBUFFER.write_addr[6]
.sym 28423 RINGBUFFER.write_addr[7]
.sym 28424 RINGBUFFER.write_addr[8]
.sym 28425 RINGBUFFER.write_addr[9]
.sym 28426 main_clock_$glb_clk
.sym 28427 RINGBUFFER.mem_write_clock_enable
.sym 28429 write_data[20]
.sym 28433 write_data[21]
.sym 28436 $PACKER_VCC_NET
.sym 28442 RINGBUFFER.read_addr[7]
.sym 28447 read_data[21]
.sym 28453 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 28454 read_data[16]
.sym 28463 RINGBUFFER.write_addr[8]
.sym 28471 RINGBUFFER.mem_read_clock_enable
.sym 28473 $PACKER_VCC_NET
.sym 28474 RINGBUFFER.read_addr[2]
.sym 28475 RINGBUFFER.read_addr[9]
.sym 28477 RINGBUFFER.read_addr[8]
.sym 28478 RINGBUFFER.read_addr[7]
.sym 28482 RINGBUFFER.read_addr[3]
.sym 28484 RINGBUFFER.read_addr[1]
.sym 28486 RINGBUFFER.read_addr[4]
.sym 28488 write_data[18]
.sym 28490 RINGBUFFER.read_addr[0]
.sym 28491 RINGBUFFER.read_addr[5]
.sym 28492 RINGBUFFER.read_addr[6]
.sym 28495 write_data[19]
.sym 28501 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 28502 write_data[14]
.sym 28503 write_data[19]
.sym 28504 write_data[18]
.sym 28505 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 28506 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 28507 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 28517 RINGBUFFER.read_addr[0]
.sym 28518 RINGBUFFER.read_addr[1]
.sym 28520 RINGBUFFER.read_addr[2]
.sym 28521 RINGBUFFER.read_addr[3]
.sym 28522 RINGBUFFER.read_addr[4]
.sym 28523 RINGBUFFER.read_addr[5]
.sym 28524 RINGBUFFER.read_addr[6]
.sym 28525 RINGBUFFER.read_addr[7]
.sym 28526 RINGBUFFER.read_addr[8]
.sym 28527 RINGBUFFER.read_addr[9]
.sym 28528 main_clock_$glb_clk
.sym 28529 RINGBUFFER.mem_read_clock_enable
.sym 28530 $PACKER_VCC_NET
.sym 28534 write_data[19]
.sym 28538 write_data[18]
.sym 28543 RINGBUFFER.read_addr[8]
.sym 28544 RINGBUFFER.write_addr[0]
.sym 28549 read_data[19]
.sym 28554 lpc_ad[1]$SB_IO_IN
.sym 28556 RINGBUFFER.write_addr[4]
.sym 28557 RINGBUFFER.read_addr[3]
.sym 28559 RINGBUFFER.read_addr[2]
.sym 28560 RINGBUFFER.read_addr[7]
.sym 28561 RINGBUFFER.write_addr[7]
.sym 28562 RINGBUFFER.read_addr[1]
.sym 28563 RINGBUFFER.read_addr[6]
.sym 28564 lpc_ad[2]$SB_IO_IN
.sym 28572 RINGBUFFER.write_addr[4]
.sym 28573 RINGBUFFER.write_addr[3]
.sym 28574 RINGBUFFER.write_addr[6]
.sym 28575 $PACKER_VCC_NET
.sym 28579 RINGBUFFER.write_addr[2]
.sym 28580 RINGBUFFER.write_addr[5]
.sym 28581 RINGBUFFER.write_addr[0]
.sym 28584 RINGBUFFER.write_addr[7]
.sym 28585 write_data[17]
.sym 28586 RINGBUFFER.write_addr[9]
.sym 28589 RINGBUFFER.mem_write_clock_enable
.sym 28592 write_data[16]
.sym 28593 RINGBUFFER.write_addr[1]
.sym 28601 RINGBUFFER.write_addr[8]
.sym 28619 RINGBUFFER.write_addr[0]
.sym 28620 RINGBUFFER.write_addr[1]
.sym 28622 RINGBUFFER.write_addr[2]
.sym 28623 RINGBUFFER.write_addr[3]
.sym 28624 RINGBUFFER.write_addr[4]
.sym 28625 RINGBUFFER.write_addr[5]
.sym 28626 RINGBUFFER.write_addr[6]
.sym 28627 RINGBUFFER.write_addr[7]
.sym 28628 RINGBUFFER.write_addr[8]
.sym 28629 RINGBUFFER.write_addr[9]
.sym 28630 main_clock_$glb_clk
.sym 28631 RINGBUFFER.mem_write_clock_enable
.sym 28633 write_data[16]
.sym 28637 write_data[17]
.sym 28640 $PACKER_VCC_NET
.sym 28642 RINGBUFFER.write_addr[5]
.sym 28643 RINGBUFFER.write_addr[5]
.sym 28647 RINGBUFFER.write_addr[3]
.sym 28649 RINGBUFFER.write_addr[7]
.sym 28651 read_data[17]
.sym 28653 RINGBUFFER.write_addr[7]
.sym 28654 RINGBUFFER.mem_read_clock_enable
.sym 28655 RINGBUFFER.write_addr[2]
.sym 28656 RINGBUFFER.write_addr[6]
.sym 28658 read_data[12]
.sym 28660 RINGBUFFER.write_addr[2]
.sym 28662 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 28664 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15933
.sym 28665 RINGBUFFER.write_addr[8]
.sym 28666 RINGBUFFER.write_addr[3]
.sym 28667 write_data[13]
.sym 28674 write_data[14]
.sym 28679 RINGBUFFER.read_addr[5]
.sym 28681 RINGBUFFER.read_addr[0]
.sym 28687 RINGBUFFER.read_addr[4]
.sym 28688 RINGBUFFER.read_addr[9]
.sym 28691 RINGBUFFER.mem_read_clock_enable
.sym 28692 write_data[15]
.sym 28693 $PACKER_VCC_NET
.sym 28695 RINGBUFFER.read_addr[3]
.sym 28696 RINGBUFFER.read_addr[8]
.sym 28697 RINGBUFFER.read_addr[2]
.sym 28698 RINGBUFFER.read_addr[7]
.sym 28700 RINGBUFFER.read_addr[1]
.sym 28701 RINGBUFFER.read_addr[6]
.sym 28721 RINGBUFFER.read_addr[0]
.sym 28722 RINGBUFFER.read_addr[1]
.sym 28724 RINGBUFFER.read_addr[2]
.sym 28725 RINGBUFFER.read_addr[3]
.sym 28726 RINGBUFFER.read_addr[4]
.sym 28727 RINGBUFFER.read_addr[5]
.sym 28728 RINGBUFFER.read_addr[6]
.sym 28729 RINGBUFFER.read_addr[7]
.sym 28730 RINGBUFFER.read_addr[8]
.sym 28731 RINGBUFFER.read_addr[9]
.sym 28732 main_clock_$glb_clk
.sym 28733 RINGBUFFER.mem_read_clock_enable
.sym 28734 $PACKER_VCC_NET
.sym 28738 write_data[15]
.sym 28742 write_data[14]
.sym 28749 RINGBUFFER.write_addr[9]
.sym 28751 RINGBUFFER.write_addr[0]
.sym 28755 write_data[17]
.sym 28758 $PACKER_VCC_NET
.sym 28759 lpc_ad[2]$SB_IO_IN
.sym 28768 read_data[3]
.sym 28777 RINGBUFFER.mem_write_clock_enable
.sym 28783 RINGBUFFER.write_addr[4]
.sym 28787 RINGBUFFER.write_addr[0]
.sym 28788 $PACKER_VCC_NET
.sym 28790 RINGBUFFER.write_addr[7]
.sym 28792 write_data[12]
.sym 28793 RINGBUFFER.write_addr[1]
.sym 28794 RINGBUFFER.write_addr[6]
.sym 28798 RINGBUFFER.write_addr[2]
.sym 28802 RINGBUFFER.write_addr[5]
.sym 28803 RINGBUFFER.write_addr[8]
.sym 28804 RINGBUFFER.write_addr[3]
.sym 28805 write_data[13]
.sym 28806 RINGBUFFER.write_addr[9]
.sym 28807 $abc$19545$auto$alumacc.cc:491:replace_alu$676[15]
.sym 28808 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 28809 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 28810 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 28812 MEM_SERIAL.data[1]
.sym 28813 $abc$19545$new_n1002_
.sym 28814 MEM_SERIAL.data[2]
.sym 28823 RINGBUFFER.write_addr[0]
.sym 28824 RINGBUFFER.write_addr[1]
.sym 28826 RINGBUFFER.write_addr[2]
.sym 28827 RINGBUFFER.write_addr[3]
.sym 28828 RINGBUFFER.write_addr[4]
.sym 28829 RINGBUFFER.write_addr[5]
.sym 28830 RINGBUFFER.write_addr[6]
.sym 28831 RINGBUFFER.write_addr[7]
.sym 28832 RINGBUFFER.write_addr[8]
.sym 28833 RINGBUFFER.write_addr[9]
.sym 28834 main_clock_$glb_clk
.sym 28835 RINGBUFFER.mem_write_clock_enable
.sym 28837 write_data[12]
.sym 28841 write_data[13]
.sym 28844 $PACKER_VCC_NET
.sym 28845 RINGBUFFER.read_addr[6]
.sym 28848 RINGBUFFER.read_addr[6]
.sym 28849 RINGBUFFER.read_addr[4]
.sym 28851 RINGBUFFER.read_addr[5]
.sym 28852 RINGBUFFER.read_addr[4]
.sym 28853 RINGBUFFER.mem_write_clock_enable
.sym 28855 read_data[13]
.sym 28856 RINGBUFFER.mem_write_clock_enable
.sym 28859 MEM_SERIAL.data[24]
.sym 28863 RINGBUFFER.write_addr[8]
.sym 28864 MEM_SERIAL.data[1]
.sym 28869 RINGBUFFER.write_addr[8]
.sym 28870 LPC.state[0]
.sym 28879 RINGBUFFER.mem_read_clock_enable
.sym 28881 $PACKER_VCC_NET
.sym 28883 RINGBUFFER.read_addr[3]
.sym 28884 RINGBUFFER.read_addr[8]
.sym 28886 RINGBUFFER.read_addr[9]
.sym 28889 RINGBUFFER.read_addr[2]
.sym 28893 RINGBUFFER.read_addr[7]
.sym 28894 RINGBUFFER.read_addr[0]
.sym 28896 RINGBUFFER.read_addr[4]
.sym 28899 RINGBUFFER.read_addr[1]
.sym 28901 write_data[3]
.sym 28902 RINGBUFFER.read_addr[5]
.sym 28903 RINGBUFFER.read_addr[6]
.sym 28905 write_data[2]
.sym 28909 write_data[3]
.sym 28910 write_data[0]
.sym 28911 $abc$19545$new_n473_
.sym 28912 write_data[1]
.sym 28913 write_data[2]
.sym 28914 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16009
.sym 28915 trigger_port
.sym 28916 write_data[12]
.sym 28925 RINGBUFFER.read_addr[0]
.sym 28926 RINGBUFFER.read_addr[1]
.sym 28928 RINGBUFFER.read_addr[2]
.sym 28929 RINGBUFFER.read_addr[3]
.sym 28930 RINGBUFFER.read_addr[4]
.sym 28931 RINGBUFFER.read_addr[5]
.sym 28932 RINGBUFFER.read_addr[6]
.sym 28933 RINGBUFFER.read_addr[7]
.sym 28934 RINGBUFFER.read_addr[8]
.sym 28935 RINGBUFFER.read_addr[9]
.sym 28936 main_clock_$glb_clk
.sym 28937 RINGBUFFER.mem_read_clock_enable
.sym 28938 $PACKER_VCC_NET
.sym 28942 write_data[3]
.sym 28946 write_data[2]
.sym 28952 RINGBUFFER.read_addr[9]
.sym 28954 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 28955 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 28956 MEM_SERIAL.data[2]
.sym 28958 $abc$19545$auto$alumacc.cc:491:replace_alu$676[15]
.sym 28959 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 28960 RINGBUFFER.read_addr[8]
.sym 28963 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 28964 RINGBUFFER.write_addr[4]
.sym 28965 RINGBUFFER.read_addr[1]
.sym 28966 RINGBUFFER.write_addr[7]
.sym 28967 RINGBUFFER.read_addr[2]
.sym 28969 RINGBUFFER.read_addr[6]
.sym 28970 RINGBUFFER.write_addr[4]
.sym 28971 write_data[27]
.sym 28972 RINGBUFFER.write_addr[7]
.sym 28973 write_data[26]
.sym 28974 RINGBUFFER.read_addr[3]
.sym 28981 RINGBUFFER.write_addr[7]
.sym 28982 RINGBUFFER.write_addr[6]
.sym 28983 RINGBUFFER.write_addr[3]
.sym 28987 RINGBUFFER.write_addr[2]
.sym 28988 RINGBUFFER.write_addr[5]
.sym 28989 RINGBUFFER.write_addr[0]
.sym 28992 $PACKER_VCC_NET
.sym 28993 RINGBUFFER.write_addr[4]
.sym 28994 RINGBUFFER.write_addr[9]
.sym 28996 write_data[0]
.sym 28998 write_data[1]
.sym 29001 RINGBUFFER.write_addr[1]
.sym 29006 RINGBUFFER.mem_write_clock_enable
.sym 29007 RINGBUFFER.write_addr[8]
.sym 29011 dec_cyctype_dir[0]
.sym 29012 dec_cyctype_dir[2]
.sym 29013 dec_cyctype_dir[1]
.sym 29014 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15705
.sym 29015 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1332[0]_new_
.sym 29016 $abc$19545$new_n985_
.sym 29017 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2968[5]_new_
.sym 29018 dec_cyctype_dir[3]
.sym 29027 RINGBUFFER.write_addr[0]
.sym 29028 RINGBUFFER.write_addr[1]
.sym 29030 RINGBUFFER.write_addr[2]
.sym 29031 RINGBUFFER.write_addr[3]
.sym 29032 RINGBUFFER.write_addr[4]
.sym 29033 RINGBUFFER.write_addr[5]
.sym 29034 RINGBUFFER.write_addr[6]
.sym 29035 RINGBUFFER.write_addr[7]
.sym 29036 RINGBUFFER.write_addr[8]
.sym 29037 RINGBUFFER.write_addr[9]
.sym 29038 main_clock_$glb_clk
.sym 29039 RINGBUFFER.mem_write_clock_enable
.sym 29041 write_data[0]
.sym 29045 write_data[1]
.sym 29048 $PACKER_VCC_NET
.sym 29053 RINGBUFFER.write_addr[2]
.sym 29054 trigger_port
.sym 29056 lpc_ad[1]$SB_IO_IN
.sym 29057 LPC.state[3]
.sym 29058 RINGBUFFER.write_addr[6]
.sym 29064 $PACKER_VCC_NET
.sym 29067 RINGBUFFER.write_addr[3]
.sym 29068 RINGBUFFER.write_addr[8]
.sym 29070 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 29072 RINGBUFFER.write_addr[9]
.sym 29073 RINGBUFFER.write_addr[2]
.sym 29074 dec_data[4]
.sym 29082 RINGBUFFER.read_addr[6]
.sym 29085 $PACKER_VCC_NET
.sym 29087 RINGBUFFER.read_addr[9]
.sym 29089 RINGBUFFER.read_addr[4]
.sym 29090 RINGBUFFER.read_addr[5]
.sym 29091 RINGBUFFER.read_addr[0]
.sym 29092 RINGBUFFER.read_addr[7]
.sym 29103 RINGBUFFER.read_addr[1]
.sym 29104 RINGBUFFER.read_addr[8]
.sym 29105 RINGBUFFER.read_addr[2]
.sym 29108 RINGBUFFER.mem_read_clock_enable
.sym 29109 write_data[27]
.sym 29111 write_data[26]
.sym 29112 RINGBUFFER.read_addr[3]
.sym 29113 dec_data[1]
.sym 29114 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15781
.sym 29116 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16085
.sym 29117 dec_data[2]
.sym 29119 dec_data[0]
.sym 29120 dec_data[3]
.sym 29129 RINGBUFFER.read_addr[0]
.sym 29130 RINGBUFFER.read_addr[1]
.sym 29132 RINGBUFFER.read_addr[2]
.sym 29133 RINGBUFFER.read_addr[3]
.sym 29134 RINGBUFFER.read_addr[4]
.sym 29135 RINGBUFFER.read_addr[5]
.sym 29136 RINGBUFFER.read_addr[6]
.sym 29137 RINGBUFFER.read_addr[7]
.sym 29138 RINGBUFFER.read_addr[8]
.sym 29139 RINGBUFFER.read_addr[9]
.sym 29140 main_clock_$glb_clk
.sym 29141 RINGBUFFER.mem_read_clock_enable
.sym 29142 $PACKER_VCC_NET
.sym 29146 write_data[27]
.sym 29150 write_data[26]
.sym 29158 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 29159 RINGBUFFER.read_addr[0]
.sym 29160 lpc_ad[1]$SB_IO_IN
.sym 29161 read_data[27]
.sym 29163 lpc_data_enable
.sym 29164 RINGBUFFER.write_addr[0]
.sym 29165 RINGBUFFER.read_addr[0]
.sym 29166 read_data[24]
.sym 29167 $PACKER_VCC_NET
.sym 29171 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1332[0]_new_
.sym 29175 lpc_ad[2]$SB_IO_IN
.sym 29176 dec_data[1]
.sym 29186 RINGBUFFER.write_addr[0]
.sym 29189 RINGBUFFER.write_addr[1]
.sym 29190 RINGBUFFER.write_addr[6]
.sym 29191 write_data[24]
.sym 29193 write_data[25]
.sym 29194 RINGBUFFER.mem_write_clock_enable
.sym 29196 $PACKER_VCC_NET
.sym 29197 RINGBUFFER.write_addr[4]
.sym 29199 RINGBUFFER.write_addr[7]
.sym 29205 RINGBUFFER.write_addr[3]
.sym 29206 RINGBUFFER.write_addr[8]
.sym 29210 RINGBUFFER.write_addr[9]
.sym 29211 RINGBUFFER.write_addr[2]
.sym 29212 RINGBUFFER.write_addr[5]
.sym 29217 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 29219 dec_data[4]
.sym 29231 RINGBUFFER.write_addr[0]
.sym 29232 RINGBUFFER.write_addr[1]
.sym 29234 RINGBUFFER.write_addr[2]
.sym 29235 RINGBUFFER.write_addr[3]
.sym 29236 RINGBUFFER.write_addr[4]
.sym 29237 RINGBUFFER.write_addr[5]
.sym 29238 RINGBUFFER.write_addr[6]
.sym 29239 RINGBUFFER.write_addr[7]
.sym 29240 RINGBUFFER.write_addr[8]
.sym 29241 RINGBUFFER.write_addr[9]
.sym 29242 main_clock_$glb_clk
.sym 29243 RINGBUFFER.mem_write_clock_enable
.sym 29245 write_data[24]
.sym 29249 write_data[25]
.sym 29252 $PACKER_VCC_NET
.sym 29260 RINGBUFFER.mem_write_clock_enable
.sym 29261 write_data[31]
.sym 29262 RINGBUFFER.write_addr[0]
.sym 29263 read_data[25]
.sym 29264 $PACKER_VCC_NET
.sym 29268 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1085[1]_new_
.sym 29269 LPC.state[2]
.sym 29277 dec_data[0]
.sym 29279 RINGBUFFER.write_addr[8]
.sym 29285 RINGBUFFER.read_addr[3]
.sym 29287 RINGBUFFER.mem_read_clock_enable
.sym 29290 RINGBUFFER.read_addr[2]
.sym 29293 RINGBUFFER.read_addr[8]
.sym 29294 RINGBUFFER.read_addr[1]
.sym 29296 RINGBUFFER.read_addr[7]
.sym 29298 RINGBUFFER.read_addr[5]
.sym 29299 RINGBUFFER.read_addr[6]
.sym 29300 RINGBUFFER.read_addr[9]
.sym 29305 $PACKER_VCC_NET
.sym 29306 write_data[30]
.sym 29308 write_data[31]
.sym 29309 RINGBUFFER.read_addr[4]
.sym 29311 RINGBUFFER.read_addr[0]
.sym 29317 write_data[11]
.sym 29318 write_data[28]
.sym 29319 write_data[9]
.sym 29320 write_data[29]
.sym 29322 write_data[30]
.sym 29323 write_data[8]
.sym 29324 write_data[10]
.sym 29333 RINGBUFFER.read_addr[0]
.sym 29334 RINGBUFFER.read_addr[1]
.sym 29336 RINGBUFFER.read_addr[2]
.sym 29337 RINGBUFFER.read_addr[3]
.sym 29338 RINGBUFFER.read_addr[4]
.sym 29339 RINGBUFFER.read_addr[5]
.sym 29340 RINGBUFFER.read_addr[6]
.sym 29341 RINGBUFFER.read_addr[7]
.sym 29342 RINGBUFFER.read_addr[8]
.sym 29343 RINGBUFFER.read_addr[9]
.sym 29344 main_clock_$glb_clk
.sym 29345 RINGBUFFER.mem_read_clock_enable
.sym 29346 $PACKER_VCC_NET
.sym 29350 write_data[31]
.sym 29354 write_data[30]
.sym 29356 RINGBUFFER.write_addr[1]
.sym 29361 RINGBUFFER.write_addr[1]
.sym 29364 RINGBUFFER.write_addr[1]
.sym 29365 read_data[31]
.sym 29368 RINGBUFFER.read_addr[9]
.sym 29369 RINGBUFFER.read_addr[8]
.sym 29370 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 29371 RINGBUFFER.read_addr[3]
.sym 29372 RINGBUFFER.write_addr[4]
.sym 29374 RINGBUFFER.write_addr[0]
.sym 29375 read_data[28]
.sym 29376 RINGBUFFER.read_addr[1]
.sym 29379 RINGBUFFER.read_addr[2]
.sym 29382 RINGBUFFER.write_addr[7]
.sym 29388 RINGBUFFER.write_addr[6]
.sym 29389 RINGBUFFER.mem_write_clock_enable
.sym 29391 RINGBUFFER.write_addr[9]
.sym 29393 RINGBUFFER.write_addr[3]
.sym 29395 RINGBUFFER.write_addr[2]
.sym 29396 RINGBUFFER.write_addr[1]
.sym 29397 RINGBUFFER.write_addr[0]
.sym 29400 RINGBUFFER.write_addr[7]
.sym 29401 RINGBUFFER.write_addr[4]
.sym 29404 write_data[28]
.sym 29406 write_data[29]
.sym 29407 $PACKER_VCC_NET
.sym 29412 RINGBUFFER.write_addr[5]
.sym 29417 RINGBUFFER.write_addr[8]
.sym 29419 BUFFERDOMAIN.counter[0]
.sym 29422 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18493
.sym 29423 $abc$19545$techmap\BUFFERDOMAIN.$0\counter[1:0][0]
.sym 29426 BUFFERDOMAIN.counter[1]
.sym 29435 RINGBUFFER.write_addr[0]
.sym 29436 RINGBUFFER.write_addr[1]
.sym 29438 RINGBUFFER.write_addr[2]
.sym 29439 RINGBUFFER.write_addr[3]
.sym 29440 RINGBUFFER.write_addr[4]
.sym 29441 RINGBUFFER.write_addr[5]
.sym 29442 RINGBUFFER.write_addr[6]
.sym 29443 RINGBUFFER.write_addr[7]
.sym 29444 RINGBUFFER.write_addr[8]
.sym 29445 RINGBUFFER.write_addr[9]
.sym 29446 main_clock_$glb_clk
.sym 29447 RINGBUFFER.mem_write_clock_enable
.sym 29449 write_data[28]
.sym 29453 write_data[29]
.sym 29456 $PACKER_VCC_NET
.sym 29464 RINGBUFFER.mem_read_clock_enable
.sym 29465 RINGBUFFER.mem_write_clock_enable
.sym 29470 RINGBUFFER.mem_read_clock_enable
.sym 29471 lpc_ad[1]$SB_IO_IN
.sym 29472 write_data[9]
.sym 29477 TRIGGERLPC.counter[0]
.sym 29479 RINGBUFFER.write_addr[8]
.sym 29481 write_data[8]
.sym 29484 RINGBUFFER.write_addr[3]
.sym 29489 RINGBUFFER.read_addr[9]
.sym 29492 RINGBUFFER.read_addr[4]
.sym 29493 $PACKER_VCC_NET
.sym 29494 RINGBUFFER.read_addr[8]
.sym 29496 write_data[10]
.sym 29497 write_data[11]
.sym 29498 RINGBUFFER.read_addr[5]
.sym 29499 RINGBUFFER.read_addr[0]
.sym 29502 RINGBUFFER.read_addr[7]
.sym 29507 RINGBUFFER.mem_read_clock_enable
.sym 29508 RINGBUFFER.read_addr[6]
.sym 29509 RINGBUFFER.read_addr[3]
.sym 29514 RINGBUFFER.read_addr[1]
.sym 29517 RINGBUFFER.read_addr[2]
.sym 29521 TRIGGERLPC.counter[0]
.sym 29522 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[0]
.sym 29537 RINGBUFFER.read_addr[0]
.sym 29538 RINGBUFFER.read_addr[1]
.sym 29540 RINGBUFFER.read_addr[2]
.sym 29541 RINGBUFFER.read_addr[3]
.sym 29542 RINGBUFFER.read_addr[4]
.sym 29543 RINGBUFFER.read_addr[5]
.sym 29544 RINGBUFFER.read_addr[6]
.sym 29545 RINGBUFFER.read_addr[7]
.sym 29546 RINGBUFFER.read_addr[8]
.sym 29547 RINGBUFFER.read_addr[9]
.sym 29548 main_clock_$glb_clk
.sym 29549 RINGBUFFER.mem_read_clock_enable
.sym 29550 $PACKER_VCC_NET
.sym 29554 write_data[11]
.sym 29558 write_data[10]
.sym 29563 lpc_data_enable
.sym 29566 $PACKER_VCC_NET
.sym 29568 MEM_SERIAL.data[8]
.sym 29569 read_data[11]
.sym 29570 MEM_SERIAL.data[9]
.sym 29580 $PACKER_VCC_NET
.sym 29584 TRIGGERLPC.counter[0]
.sym 29595 $PACKER_VCC_NET
.sym 29597 RINGBUFFER.write_addr[9]
.sym 29598 RINGBUFFER.write_addr[2]
.sym 29599 RINGBUFFER.write_addr[4]
.sym 29601 RINGBUFFER.write_addr[0]
.sym 29602 RINGBUFFER.mem_write_clock_enable
.sym 29606 RINGBUFFER.write_addr[1]
.sym 29608 write_data[9]
.sym 29609 RINGBUFFER.write_addr[7]
.sym 29612 RINGBUFFER.write_addr[6]
.sym 29617 RINGBUFFER.write_addr[8]
.sym 29619 write_data[8]
.sym 29620 RINGBUFFER.write_addr[5]
.sym 29622 RINGBUFFER.write_addr[3]
.sym 29635 RINGBUFFER.write_addr[0]
.sym 29636 RINGBUFFER.write_addr[1]
.sym 29638 RINGBUFFER.write_addr[2]
.sym 29639 RINGBUFFER.write_addr[3]
.sym 29640 RINGBUFFER.write_addr[4]
.sym 29641 RINGBUFFER.write_addr[5]
.sym 29642 RINGBUFFER.write_addr[6]
.sym 29643 RINGBUFFER.write_addr[7]
.sym 29644 RINGBUFFER.write_addr[8]
.sym 29645 RINGBUFFER.write_addr[9]
.sym 29646 main_clock_$glb_clk
.sym 29647 RINGBUFFER.mem_write_clock_enable
.sym 29649 write_data[8]
.sym 29653 write_data[9]
.sym 29656 $PACKER_VCC_NET
.sym 29670 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19241
.sym 29697 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288
.sym 29721 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288
.sym 29765 lpc_ad[2]$SB_IO_IN
.sym 29774 lpc_ad[2]$SB_IO_IN
.sym 29779 lpc_ad[2]$SB_IO_IN
.sym 29877 lpc_ad[0]$SB_IO_IN
.sym 29913 lpc_ad[0]$SB_IO_IN
.sym 29922 lpc_ad[0]$SB_IO_IN
.sym 29923 lpc_ad[1]$SB_IO_IN
.sym 30174 lpc_ad[2]$SB_IO_IN
.sym 30191 lpc_ad[0]$SB_IO_IN
.sym 30310 lpc_ad[1]$SB_IO_IN
.sym 30312 lpc_ad[0]$SB_IO_IN
.sym 30666 lpc_ad[2]$SB_IO_IN
.sym 30683 lpc_ad[0]$SB_IO_IN
.sym 30802 lpc_ad[1]$SB_IO_IN
.sym 30809 lpc_ad[0]$SB_IO_IN
.sym 31158 lpc_ad[2]$SB_IO_IN
.sym 31180 lpc_ad[0]$SB_IO_IN
.sym 31297 lpc_ad[0]$SB_IO_IN
.sym 31299 lpc_ad[1]$SB_IO_IN
.sym 31650 lpc_ad[2]$SB_IO_IN
.sym 31673 lpc_ad[0]$SB_IO_IN
.sym 31787 lpc_ad[1]$SB_IO_IN
.sym 31789 lpc_ad[0]$SB_IO_IN
.sym 31792 MEM_SERIAL.data[23]
.sym 31813 read_data[23]
.sym 31878 read_data[23]
.sym 31882 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 31883 main_clock_$glb_clk
.sym 31920 MEM_SERIAL.data[23]
.sym 31927 dec_addr[5]
.sym 31933 dec_addr[7]
.sym 31948 dec_addr[4]
.sym 31950 dec_addr[6]
.sym 31960 dec_addr[5]
.sym 31972 dec_addr[6]
.sym 31986 dec_addr[7]
.sym 32002 dec_addr[4]
.sym 32006 lpc_data_enable_$glb_clk
.sym 32008 dec_addr[6]
.sym 32014 dec_addr[4]
.sym 32021 RINGBUFFER.write_addr[9]
.sym 32023 RINGBUFFER.read_addr[2]
.sym 32029 RINGBUFFER.write_addr[8]
.sym 32031 RINGBUFFER.write_addr[4]
.sym 32033 lpc_ad[0]$SB_IO_IN
.sym 32037 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 32053 lpc_ad[1]$SB_IO_IN
.sym 32060 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15933
.sym 32061 lpc_ad[3]$SB_IO_IN
.sym 32089 lpc_ad[1]$SB_IO_IN
.sym 32124 lpc_ad[3]$SB_IO_IN
.sym 32128 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15933
.sym 32129 lpc_clock$SB_IO_IN_$glb_clk
.sym 32131 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1272[2]_new_
.sym 32132 dec_data[6]
.sym 32139 lpc_ad[2]$SB_IO_IN
.sym 32143 MEM_SERIAL.data[23]
.sym 32146 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15933
.sym 32158 lpc_ad[0]$SB_IO_IN
.sym 32160 dec_addr[3]
.sym 32165 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15781
.sym 32173 dec_addr[5]
.sym 32176 dec_addr[3]
.sym 32178 dec_addr[4]
.sym 32179 dec_addr[7]
.sym 32180 dec_addr[6]
.sym 32189 dec_data[6]
.sym 32194 dec_addr[2]
.sym 32208 dec_addr[7]
.sym 32213 dec_data[6]
.sym 32219 dec_addr[3]
.sym 32226 dec_addr[2]
.sym 32230 dec_addr[6]
.sym 32235 dec_addr[5]
.sym 32241 dec_addr[4]
.sym 32252 lpc_data_enable_$glb_clk
.sym 32255 $auto$alumacc.cc:474:replace_alu$674.C[1]
.sym 32256 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[1]
.sym 32257 $auto$alumacc.cc:474:replace_alu$661.C[4]
.sym 32258 write_data[16]
.sym 32259 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 32261 write_data[17]
.sym 32267 lpc_ad[2]$SB_IO_IN
.sym 32269 MEM_SERIAL.data[23]
.sym 32273 read_data[20]
.sym 32279 dec_addr[10]
.sym 32280 dec_addr[2]
.sym 32282 lpc_ad[0]$SB_IO_IN
.sym 32284 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15857
.sym 32285 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15781
.sym 32286 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15933
.sym 32287 lpc_ad[1]$SB_IO_IN
.sym 32295 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 32301 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 32307 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 32308 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 32314 $auto$alumacc.cc:474:replace_alu$661.C[4]
.sym 32318 $PACKER_VCC_NET
.sym 32320 $auto$alumacc.cc:474:replace_alu$674.C[1]
.sym 32321 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[1]
.sym 32324 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 32327 $nextpnr_ICESTORM_LC_0$O
.sym 32330 $auto$alumacc.cc:474:replace_alu$674.C[1]
.sym 32333 $auto$alumacc.cc:474:replace_alu$674.C[2]
.sym 32336 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[1]
.sym 32339 $auto$alumacc.cc:474:replace_alu$674.C[3]
.sym 32341 $PACKER_VCC_NET
.sym 32342 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 32345 $auto$alumacc.cc:474:replace_alu$674.C[4]
.sym 32348 $auto$alumacc.cc:474:replace_alu$661.C[4]
.sym 32351 $auto$alumacc.cc:474:replace_alu$674.C[5]
.sym 32354 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 32357 $auto$alumacc.cc:474:replace_alu$674.C[6]
.sym 32359 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 32360 $PACKER_VCC_NET
.sym 32363 $auto$alumacc.cc:474:replace_alu$674.C[7]
.sym 32365 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 32369 $auto$alumacc.cc:474:replace_alu$674.C[8]
.sym 32371 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 32377 $abc$19545$new_n1003_
.sym 32378 dec_addr[0]
.sym 32379 dec_addr[3]
.sym 32380 dec_addr[1]
.sym 32384 dec_addr[2]
.sym 32389 MEM_SERIAL.data[21]
.sym 32392 RINGBUFFER.write_addr[8]
.sym 32394 RINGBUFFER.write_addr[8]
.sym 32395 MEM_SERIAL.data[16]
.sym 32397 read_data[16]
.sym 32399 MEM_SERIAL.data[22]
.sym 32401 $abc$19545$new_n479_
.sym 32405 write_data[16]
.sym 32406 dec_addr[8]
.sym 32407 dec_addr[13]
.sym 32411 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16009
.sym 32412 dec_addr[15]
.sym 32413 $auto$alumacc.cc:474:replace_alu$674.C[8]
.sym 32419 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 32420 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 32427 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 32429 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 32440 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 32446 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 32447 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 32449 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 32450 $auto$alumacc.cc:474:replace_alu$674.C[9]
.sym 32452 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 32456 $auto$alumacc.cc:474:replace_alu$674.C[10]
.sym 32458 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 32462 $auto$alumacc.cc:474:replace_alu$674.C[11]
.sym 32465 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 32468 $auto$alumacc.cc:474:replace_alu$674.C[12]
.sym 32470 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 32474 $auto$alumacc.cc:474:replace_alu$674.C[13]
.sym 32477 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 32480 $auto$alumacc.cc:474:replace_alu$674.C[14]
.sym 32483 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 32486 $auto$alumacc.cc:474:replace_alu$674.C[15]
.sym 32489 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 32492 $nextpnr_ICESTORM_LC_1$I3
.sym 32494 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 32501 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15857
.sym 32503 write_data[13]
.sym 32504 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 32505 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 32507 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 32512 RINGBUFFER.write_addr[4]
.sym 32513 RINGBUFFER.read_addr[6]
.sym 32514 RINGBUFFER.read_addr[3]
.sym 32515 RINGBUFFER.read_addr[7]
.sym 32516 RINGBUFFER.write_addr[7]
.sym 32518 RINGBUFFER.read_addr[6]
.sym 32519 RINGBUFFER.read_addr[2]
.sym 32522 lpc_ad[2]$SB_IO_IN
.sym 32524 LPC.state[1]
.sym 32525 lpc_ad[0]$SB_IO_IN
.sym 32526 MEM_SERIAL.data[1]
.sym 32530 MEM_SERIAL.data[2]
.sym 32531 dec_addr[12]
.sym 32534 LPC.state[2]
.sym 32536 $nextpnr_ICESTORM_LC_1$I3
.sym 32541 $abc$19545$new_n1003_
.sym 32547 read_data[2]
.sym 32549 dec_addr[10]
.sym 32555 dec_addr[12]
.sym 32557 $abc$19545$new_n1005_
.sym 32559 read_data[1]
.sym 32567 dec_addr[13]
.sym 32569 dec_addr[9]
.sym 32577 $nextpnr_ICESTORM_LC_1$I3
.sym 32580 dec_addr[13]
.sym 32589 dec_addr[12]
.sym 32592 dec_addr[10]
.sym 32605 read_data[1]
.sym 32610 $abc$19545$new_n1005_
.sym 32611 dec_addr[10]
.sym 32612 $abc$19545$new_n1003_
.sym 32613 dec_addr[9]
.sym 32619 read_data[2]
.sym 32620 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 32621 main_clock_$glb_clk
.sym 32623 $abc$19545$new_n1005_
.sym 32626 dec_data[5]
.sym 32627 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15629
.sym 32635 read_data[12]
.sym 32637 MEM_SERIAL.data[1]
.sym 32638 write_data[13]
.sym 32640 RINGBUFFER.write_addr[3]
.sym 32641 RINGBUFFER.write_addr[8]
.sym 32643 RINGBUFFER.write_addr[9]
.sym 32645 RINGBUFFER.write_addr[8]
.sym 32646 RINGBUFFER.write_addr[2]
.sym 32648 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15629
.sym 32649 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15781
.sym 32650 lpc_ad[0]$SB_IO_IN
.sym 32653 write_data[12]
.sym 32654 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15629
.sym 32658 MEM_SERIAL.data[2]
.sym 32664 dec_cyctype_dir[0]
.sym 32671 dec_cyctype_dir[3]
.sym 32673 dec_cyctype_dir[2]
.sym 32674 dec_cyctype_dir[1]
.sym 32676 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1332[0]_new_
.sym 32677 LPC.state[0]
.sym 32681 lpc_frame$SB_IO_IN
.sym 32682 lpc_frame$SB_IO_IN
.sym 32684 LPC.state[1]
.sym 32685 dec_data[4]
.sym 32690 $abc$19545$new_n479_
.sym 32700 dec_cyctype_dir[3]
.sym 32704 dec_cyctype_dir[0]
.sym 32709 lpc_frame$SB_IO_IN
.sym 32712 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1332[0]_new_
.sym 32717 dec_cyctype_dir[1]
.sym 32723 dec_cyctype_dir[2]
.sym 32727 lpc_frame$SB_IO_IN
.sym 32728 LPC.state[1]
.sym 32729 $abc$19545$new_n479_
.sym 32730 LPC.state[0]
.sym 32733 dec_cyctype_dir[2]
.sym 32734 dec_cyctype_dir[3]
.sym 32735 dec_cyctype_dir[0]
.sym 32736 dec_cyctype_dir[1]
.sym 32741 dec_data[4]
.sym 32744 lpc_data_enable_$glb_clk
.sym 32750 $abc$19545$new_n1014_
.sym 32753 lpc_data_enable
.sym 32762 MEM_SERIAL.data[3]
.sym 32768 read_data[3]
.sym 32770 lpc_ad[0]$SB_IO_IN
.sym 32771 dec_addr[10]
.sym 32777 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15781
.sym 32779 dec_addr[11]
.sym 32780 lpc_ad[1]$SB_IO_IN
.sym 32781 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1272[0]_new_
.sym 32789 $abc$19545$new_n473_
.sym 32791 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1332[0]_new_
.sym 32792 $abc$19545$new_n985_
.sym 32793 lpc_ad[1]$SB_IO_IN
.sym 32794 dec_cyctype_dir[3]
.sym 32795 lpc_ad[0]$SB_IO_IN
.sym 32797 dec_cyctype_dir[1]
.sym 32803 LPC.state[2]
.sym 32804 dec_cyctype_dir[2]
.sym 32805 LPC.state[1]
.sym 32807 lpc_ad[2]$SB_IO_IN
.sym 32808 lpc_ad[3]$SB_IO_IN
.sym 32809 LPC.state[3]
.sym 32811 LPC.state[2]
.sym 32813 LPC.state[0]
.sym 32814 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15629
.sym 32821 lpc_ad[0]$SB_IO_IN
.sym 32829 lpc_ad[2]$SB_IO_IN
.sym 32834 lpc_ad[1]$SB_IO_IN
.sym 32838 LPC.state[2]
.sym 32839 $abc$19545$new_n473_
.sym 32841 LPC.state[3]
.sym 32845 LPC.state[0]
.sym 32846 LPC.state[1]
.sym 32850 dec_cyctype_dir[3]
.sym 32851 LPC.state[3]
.sym 32852 dec_cyctype_dir[1]
.sym 32853 LPC.state[2]
.sym 32856 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1332[0]_new_
.sym 32857 $abc$19545$new_n985_
.sym 32859 dec_cyctype_dir[2]
.sym 32862 lpc_ad[3]$SB_IO_IN
.sym 32866 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15629
.sym 32867 lpc_clock$SB_IO_IN_$glb_clk
.sym 32871 write_data[27]
.sym 32872 write_data[26]
.sym 32873 write_data[24]
.sym 32874 write_data[31]
.sym 32885 MEM_SERIAL.data[27]
.sym 32891 MEM_SERIAL.data[1]
.sym 32893 dec_addr[8]
.sym 32895 LPC.state[3]
.sym 32898 dec_addr[13]
.sym 32899 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16009
.sym 32904 dec_addr[15]
.sym 32914 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1085[1]_new_
.sym 32921 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15705
.sym 32927 lpc_frame$SB_IO_IN
.sym 32928 lpc_ad[3]$SB_IO_IN
.sym 32929 lpc_ad[2]$SB_IO_IN
.sym 32930 lpc_ad[0]$SB_IO_IN
.sym 32937 LPC.state[3]
.sym 32938 LPC.state[2]
.sym 32940 lpc_ad[1]$SB_IO_IN
.sym 32946 lpc_ad[1]$SB_IO_IN
.sym 32949 LPC.state[2]
.sym 32950 LPC.state[3]
.sym 32951 lpc_frame$SB_IO_IN
.sym 32952 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1085[1]_new_
.sym 32961 lpc_frame$SB_IO_IN
.sym 32962 LPC.state[3]
.sym 32963 LPC.state[2]
.sym 32964 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1085[1]_new_
.sym 32968 lpc_ad[2]$SB_IO_IN
.sym 32979 lpc_ad[0]$SB_IO_IN
.sym 32986 lpc_ad[3]$SB_IO_IN
.sym 32989 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15705
.sym 32990 lpc_clock$SB_IO_IN_$glb_clk
.sym 32992 dec_addr[10]
.sym 32996 dec_addr[11]
.sym 32997 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1272[0]_new_
.sym 32998 dec_addr[8]
.sym 33006 RINGBUFFER.read_addr[1]
.sym 33007 write_data[26]
.sym 33008 RINGBUFFER.write_addr[0]
.sym 33009 RINGBUFFER.read_addr[2]
.sym 33011 read_data[28]
.sym 33012 MEM_SERIAL.data[28]
.sym 33013 RINGBUFFER.read_addr[3]
.sym 33015 write_data[27]
.sym 33018 dec_addr[12]
.sym 33021 dec_data[2]
.sym 33026 MEM_SERIAL.data[1]
.sym 33027 dec_data[3]
.sym 33042 lpc_ad[0]$SB_IO_IN
.sym 33052 dec_addr[14]
.sym 33060 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15781
.sym 33081 dec_addr[14]
.sym 33092 lpc_ad[0]$SB_IO_IN
.sym 33112 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15781
.sym 33113 lpc_clock$SB_IO_IN_$glb_clk
.sym 33117 dec_addr[13]
.sym 33118 dec_addr[14]
.sym 33120 dec_addr[15]
.sym 33122 dec_addr[12]
.sym 33123 lpc_ad[2]$SB_IO_IN
.sym 33129 MEM_SERIAL.data[34]
.sym 33133 RINGBUFFER.write_addr[3]
.sym 33135 MEM_SERIAL.data[31]
.sym 33136 RINGBUFFER.write_addr[8]
.sym 33141 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16085
.sym 33142 BUFFERDOMAIN.counter[1]
.sym 33144 BUFFERDOMAIN.counter[0]
.sym 33156 dec_data[1]
.sym 33160 dec_data[0]
.sym 33175 dec_addr[14]
.sym 33179 dec_addr[12]
.sym 33181 dec_data[2]
.sym 33182 dec_addr[13]
.sym 33187 dec_data[3]
.sym 33191 dec_data[3]
.sym 33197 dec_addr[12]
.sym 33203 dec_data[1]
.sym 33209 dec_addr[13]
.sym 33221 dec_addr[14]
.sym 33227 dec_data[0]
.sym 33232 dec_data[2]
.sym 33236 lpc_data_enable_$glb_clk
.sym 33252 $PACKER_VCC_NET
.sym 33254 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 33257 MEM_SERIAL.write_pos[5]
.sym 33260 MEM_SERIAL.write_pos[3]
.sym 33261 lpc_ad[2]$SB_IO_IN
.sym 33287 BUFFERDOMAIN.counter[0]
.sym 33290 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18493
.sym 33291 $abc$19545$techmap\BUFFERDOMAIN.$0\counter[1:0][0]
.sym 33292 lpc_data_enable
.sym 33300 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 33310 BUFFERDOMAIN.counter[1]
.sym 33315 $abc$19545$techmap\BUFFERDOMAIN.$0\counter[1:0][0]
.sym 33332 $abc$19545$techmap\BUFFERDOMAIN.$0\counter[1:0][0]
.sym 33333 BUFFERDOMAIN.counter[1]
.sym 33337 BUFFERDOMAIN.counter[0]
.sym 33339 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 33354 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 33355 BUFFERDOMAIN.counter[1]
.sym 33356 BUFFERDOMAIN.counter[0]
.sym 33358 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18493
.sym 33359 main_clock_$glb_clk
.sym 33360 lpc_data_enable
.sym 33380 MEM_SERIAL.data[11]
.sym 33383 MEM_SERIAL.data[10]
.sym 33410 TRIGGERLPC.counter[0]
.sym 33411 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[0]
.sym 33422 $PACKER_VCC_NET
.sym 33424 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 33435 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[0]
.sym 33437 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 33441 TRIGGERLPC.counter[0]
.sym 33442 $PACKER_VCC_NET
.sym 33482 main_clock_$glb_clk
.sym 33483 trigger_port_$glb_sr
.sym 33600 lpc_ad[0]$SB_IO_IN
.sym 33708 lpc_clock$SB_IO_IN
.sym 33710 lpc_ad[3]$SB_IO_IN
.sym 33740 lpc_ad[3]$SB_IO_IN
.sym 34023 lpc_ad[3]$SB_IO_IN
.sym 34516 lpc_ad[3]$SB_IO_IN
.sym 34743 lpc_ad[0]$SB_IO_IN
.sym 35013 lpc_ad[3]$SB_IO_IN
.sym 35251 lpc_data_enable
.sym 35501 lpc_ad[3]$SB_IO_IN
.sym 35737 RINGBUFFER.mem_read_clock_enable
.sym 35747 lpc_data_enable
.sym 35841 MEM_SERIAL.data[17]
.sym 35866 lpc_ad[3]$SB_IO_IN
.sym 35870 read_data[22]
.sym 35882 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15933
.sym 35883 lpc_ad[2]$SB_IO_IN
.sym 35908 lpc_ad[0]$SB_IO_IN
.sym 35914 lpc_ad[2]$SB_IO_IN
.sym 35950 lpc_ad[0]$SB_IO_IN
.sym 35959 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15933
.sym 35960 lpc_clock$SB_IO_IN_$glb_clk
.sym 35965 MEM_SERIAL.data[20]
.sym 35975 MEM_SERIAL.data[23]
.sym 35978 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15933
.sym 35985 MEM_SERIAL.data[17]
.sym 35986 MEM_SERIAL.data[16]
.sym 35989 lpc_ad[3]$SB_IO_IN
.sym 35990 MEM_SERIAL.data[22]
.sym 35994 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1272[2]_new_
.sym 36003 dec_addr[6]
.sym 36007 lpc_ad[2]$SB_IO_IN
.sym 36017 dec_addr[4]
.sym 36026 dec_addr[7]
.sym 36028 dec_addr[5]
.sym 36030 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15781
.sym 36036 dec_addr[6]
.sym 36037 dec_addr[4]
.sym 36038 dec_addr[5]
.sym 36039 dec_addr[7]
.sym 36045 lpc_ad[2]$SB_IO_IN
.sym 36082 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15781
.sym 36083 lpc_clock$SB_IO_IN_$glb_clk
.sym 36085 MEM_SERIAL.data[22]
.sym 36086 MEM_SERIAL.data[18]
.sym 36089 MEM_SERIAL.data[21]
.sym 36091 MEM_SERIAL.data[16]
.sym 36100 MEM_SERIAL.data[20]
.sym 36103 MEM_SERIAL.data[23]
.sym 36109 read_data[18]
.sym 36110 lpc_ad[3]$SB_IO_IN
.sym 36115 MEM_SERIAL.data[30]
.sym 36120 MEM_SERIAL.data[18]
.sym 36128 dec_addr[3]
.sym 36129 dec_addr[1]
.sym 36135 dec_addr[0]
.sym 36141 dec_addr[2]
.sym 36168 dec_addr[0]
.sym 36172 dec_addr[1]
.sym 36178 dec_addr[3]
.sym 36185 dec_addr[0]
.sym 36192 dec_addr[2]
.sym 36201 dec_addr[1]
.sym 36206 lpc_data_enable_$glb_clk
.sym 36208 $abc$19545$new_n839_
.sym 36210 $abc$19545$new_n841_
.sym 36211 $abc$19545$new_n837_
.sym 36212 $abc$19545$new_n622_
.sym 36213 $abc$19545$new_n838_
.sym 36214 $abc$19545$new_n840_
.sym 36219 lpc_ad[0]$SB_IO_IN
.sym 36223 RINGBUFFER.mem_read_clock_enable
.sym 36233 $abc$19545$new_n622_
.sym 36237 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 36238 read_data[0]
.sym 36239 RINGBUFFER.write_addr[4]
.sym 36241 RINGBUFFER.write_addr[4]
.sym 36242 RINGBUFFER.write_addr[5]
.sym 36243 lpc_data_enable
.sym 36249 lpc_ad[0]$SB_IO_IN
.sym 36251 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15857
.sym 36254 lpc_ad[2]$SB_IO_IN
.sym 36262 lpc_ad[1]$SB_IO_IN
.sym 36264 dec_addr[2]
.sym 36266 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1272[2]_new_
.sym 36270 lpc_ad[3]$SB_IO_IN
.sym 36275 dec_addr[3]
.sym 36282 dec_addr[2]
.sym 36283 dec_addr[3]
.sym 36285 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1272[2]_new_
.sym 36289 lpc_ad[0]$SB_IO_IN
.sym 36297 lpc_ad[3]$SB_IO_IN
.sym 36301 lpc_ad[1]$SB_IO_IN
.sym 36326 lpc_ad[2]$SB_IO_IN
.sym 36328 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15857
.sym 36329 lpc_clock$SB_IO_IN_$glb_clk
.sym 36331 $abc$19545$new_n657_
.sym 36332 MEM_SERIAL.data[0]
.sym 36333 $abc$19545$new_n654_
.sym 36334 MEM_SERIAL.data[15]
.sym 36335 $abc$19545$new_n656_
.sym 36336 $abc$19545$new_n658_
.sym 36337 $abc$19545$new_n655_
.sym 36346 RINGBUFFER.write_addr[5]
.sym 36347 dec_addr[0]
.sym 36348 MEM_SERIAL.write_pos[0]
.sym 36358 read_data[15]
.sym 36359 lpc_ad[3]$SB_IO_IN
.sym 36361 $PACKER_VCC_NET
.sym 36362 MEM_SERIAL.data[31]
.sym 36366 MEM_SERIAL.data[0]
.sym 36373 dec_addr[11]
.sym 36375 dec_data[5]
.sym 36376 $abc$19545$new_n479_
.sym 36379 dec_addr[15]
.sym 36381 dec_addr[8]
.sym 36398 $abc$19545$new_n473_
.sym 36413 $abc$19545$new_n473_
.sym 36414 $abc$19545$new_n479_
.sym 36425 dec_data[5]
.sym 36431 dec_addr[8]
.sym 36437 dec_addr[15]
.sym 36449 dec_addr[11]
.sym 36452 lpc_data_enable_$glb_clk
.sym 36454 $abc$19545$new_n1151_
.sym 36455 $abc$19545$new_n1152_
.sym 36456 $abc$19545$new_n1148_
.sym 36457 $abc$19545$new_n724_
.sym 36459 MEM_SERIAL.data[3]
.sym 36460 $abc$19545$new_n1147_
.sym 36467 dec_addr[11]
.sym 36469 MEM_SERIAL.data[2]
.sym 36470 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15857
.sym 36472 RINGBUFFER.read_addr[7]
.sym 36474 $abc$19545$new_n619_
.sym 36475 MEM_SERIAL.data[0]
.sym 36477 $abc$19545$new_n654_
.sym 36478 MEM_SERIAL.data[26]
.sym 36480 MEM_SERIAL.data[15]
.sym 36481 MEM_SERIAL.data[3]
.sym 36482 lpc_ad[3]$SB_IO_IN
.sym 36484 MEM_SERIAL.data[25]
.sym 36485 $PACKER_VCC_NET
.sym 36489 MEM_SERIAL.data[29]
.sym 36497 $abc$19545$new_n473_
.sym 36501 dec_addr[8]
.sym 36509 LPC.state[2]
.sym 36514 lpc_ad[1]$SB_IO_IN
.sym 36516 dec_addr[11]
.sym 36518 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1272[0]_new_
.sym 36521 LPC.state[3]
.sym 36522 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15781
.sym 36528 dec_addr[8]
.sym 36529 dec_addr[11]
.sym 36531 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1272[0]_new_
.sym 36546 lpc_ad[1]$SB_IO_IN
.sym 36552 $abc$19545$new_n473_
.sym 36553 LPC.state[3]
.sym 36555 LPC.state[2]
.sym 36574 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15781
.sym 36575 lpc_clock$SB_IO_IN_$glb_clk
.sym 36578 MEM_SERIAL.data[25]
.sym 36580 $abc$19545$new_n741_
.sym 36582 MEM_SERIAL.data[27]
.sym 36583 MEM_SERIAL.data[26]
.sym 36584 MEM_SERIAL.data[24]
.sym 36590 MEM_SERIAL.write_pos[2]
.sym 36591 MEM_SERIAL.data[47]
.sym 36593 MEM_SERIAL.data[41]
.sym 36597 dec_addr[8]
.sym 36599 MEM_SERIAL.data[40]
.sym 36602 lpc_ad[3]$SB_IO_IN
.sym 36603 MEM_SERIAL.data[28]
.sym 36604 MEM_SERIAL.data[27]
.sym 36606 MEM_SERIAL.data[30]
.sym 36607 MEM_SERIAL.data[3]
.sym 36608 MEM_SERIAL.data[2]
.sym 36610 MEM_SERIAL.data[10]
.sym 36611 MEM_SERIAL.data[42]
.sym 36612 MEM_SERIAL.data[18]
.sym 36623 LPC.state[2]
.sym 36636 $abc$19545$new_n473_
.sym 36637 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 36638 $abc$19545$new_n1014_
.sym 36648 LPC.state[3]
.sym 36649 lpc_data_enable
.sym 36675 $abc$19545$new_n473_
.sym 36676 LPC.state[2]
.sym 36678 LPC.state[3]
.sym 36693 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 36694 lpc_data_enable
.sym 36696 $abc$19545$new_n1014_
.sym 36698 lpc_clock$SB_IO_IN_$glb_clk
.sym 36701 $abc$19545$new_n1227_
.sym 36703 $abc$19545$new_n1228_
.sym 36705 MEM_SERIAL.data[29]
.sym 36707 MEM_SERIAL.data[28]
.sym 36712 read_data[26]
.sym 36713 MEM_SERIAL.data[2]
.sym 36714 MEM_SERIAL.data[40]
.sym 36717 MEM_SERIAL.data[1]
.sym 36719 LPC.state[2]
.sym 36721 MEM_SERIAL.data[25]
.sym 36722 RINGBUFFER.mem_read_clock_enable
.sym 36724 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 36726 MEM_SERIAL.data[31]
.sym 36727 $PACKER_VCC_NET
.sym 36729 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 36731 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 36732 read_data[29]
.sym 36734 RINGBUFFER.write_addr[4]
.sym 36735 lpc_data_enable
.sym 36741 dec_addr[10]
.sym 36745 dec_addr[11]
.sym 36755 dec_addr[8]
.sym 36759 dec_addr[15]
.sym 36786 dec_addr[11]
.sym 36793 dec_addr[10]
.sym 36799 dec_addr[8]
.sym 36807 dec_addr[15]
.sym 36821 lpc_data_enable_$glb_clk
.sym 36823 $abc$19545$new_n953_
.sym 36824 $abc$19545$new_n947_
.sym 36825 MEM_SERIAL.data[30]
.sym 36826 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$14\buffer[175:0][130]_new_inv_
.sym 36828 $abc$19545$new_n952_
.sym 36829 $abc$19545$new_n951_
.sym 36830 MEM_SERIAL.data[31]
.sym 36837 MEM_SERIAL.data[2]
.sym 36838 $abc$19545$new_n1228_
.sym 36840 MEM_SERIAL.data[28]
.sym 36841 MEM_SERIAL.data[2]
.sym 36843 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$15629
.sym 36844 BUFFERDOMAIN.counter[1]
.sym 36846 BUFFERDOMAIN.counter[0]
.sym 36847 MEM_SERIAL.data[0]
.sym 36848 RINGBUFFER.read_addr[9]
.sym 36850 lpc_ad[3]$SB_IO_IN
.sym 36853 $PACKER_VCC_NET
.sym 36854 MEM_SERIAL.data[31]
.sym 36856 MEM_SERIAL.data[9]
.sym 36857 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 36866 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16009
.sym 36867 dec_addr[14]
.sym 36872 lpc_ad[3]$SB_IO_IN
.sym 36874 dec_addr[13]
.sym 36875 lpc_ad[2]$SB_IO_IN
.sym 36877 dec_addr[15]
.sym 36879 dec_addr[12]
.sym 36884 lpc_ad[0]$SB_IO_IN
.sym 36899 lpc_ad[2]$SB_IO_IN
.sym 36922 lpc_ad[3]$SB_IO_IN
.sym 36927 dec_addr[13]
.sym 36928 dec_addr[15]
.sym 36929 dec_addr[14]
.sym 36930 dec_addr[12]
.sym 36935 lpc_ad[0]$SB_IO_IN
.sym 36943 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16009
.sym 36944 lpc_clock$SB_IO_IN_$glb_clk
.sym 36947 $PACKER_VCC_NET
.sym 36948 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 36949 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 36950 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 36951 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 36969 MEM_SERIAL.data[30]
.sym 36970 read_data[8]
.sym 36974 MEM_SERIAL.data[10]
.sym 36978 read_data[9]
.sym 36980 MEM_SERIAL.data[8]
.sym 36981 $PACKER_VCC_NET
.sym 36991 lpc_ad[2]$SB_IO_IN
.sym 37003 lpc_ad[1]$SB_IO_IN
.sym 37006 lpc_ad[0]$SB_IO_IN
.sym 37010 lpc_ad[3]$SB_IO_IN
.sym 37014 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16085
.sym 37032 lpc_ad[1]$SB_IO_IN
.sym 37041 lpc_ad[2]$SB_IO_IN
.sym 37052 lpc_ad[3]$SB_IO_IN
.sym 37062 lpc_ad[0]$SB_IO_IN
.sym 37066 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16085
.sym 37067 lpc_clock$SB_IO_IN_$glb_clk
.sym 37069 MEM_SERIAL.data[10]
.sym 37072 MEM_SERIAL.data[8]
.sym 37073 MEM_SERIAL.data[9]
.sym 37082 MEM_SERIAL.write_pos[0]
.sym 37084 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 37085 MEM_SERIAL.write_pos[4]
.sym 37086 MEM_SERIAL.write_pos[2]
.sym 37087 MEM_SERIAL.write_pos[1]
.sym 37088 MEM_SERIAL.data[46]
.sym 37090 $PACKER_VCC_NET
.sym 37092 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 37102 MEM_SERIAL.data[10]
.sym 37204 MEM_SERIAL.data[11]
.sym 37207 MEM_SERIAL.data[8]
.sym 37211 MEM_SERIAL.data[1]
.sym 37212 RINGBUFFER.mem_read_clock_enable
.sym 37332 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 37427 lpc_ad[3]$SB_IO_IN
.sym 37436 lpc_ad[3]$SB_IO_IN
.sym 37447 lpc_clock$SB_IO_IN
.sym 38328 lpc_ad[3]$SB_IO_IN
.sym 38820 lpc_ad[3]$SB_IO_IN
.sym 38953 lpc_data_enable
.sym 39312 MEM_SERIAL.data[16]
.sym 39558 MEM_SERIAL.data[22]
.sym 39561 RINGBUFFER.read_addr[9]
.sym 39570 RINGBUFFER.read_addr[0]
.sym 39582 read_data[17]
.sym 39685 RINGBUFFER.mem_write_clock_enable
.sym 39702 MEM_SERIAL.data[21]
.sym 39703 MEM_SERIAL.data[23]
.sym 39705 MEM_SERIAL.data[20]
.sym 39742 read_data[17]
.sym 39756 read_data[17]
.sym 39790 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 39791 main_clock_$glb_clk
.sym 39803 MEM_SERIAL.data[20]
.sym 39804 lpc_ad[3]$SB_IO_IN
.sym 39805 RINGBUFFER.read_addr[3]
.sym 39810 RINGBUFFER.read_addr[9]
.sym 39811 MEM_SERIAL.data[17]
.sym 39812 RINGBUFFER.read_addr[2]
.sym 39814 RINGBUFFER.read_addr[1]
.sym 39815 RINGBUFFER.read_addr[7]
.sym 39818 MEM_SERIAL.data[17]
.sym 39822 MEM_SERIAL.write_pos[1]
.sym 39824 MEM_SERIAL.data[18]
.sym 39825 read_data[21]
.sym 39855 read_data[20]
.sym 39887 read_data[20]
.sym 39913 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 39914 main_clock_$glb_clk
.sym 39918 MEM_SERIAL.data[19]
.sym 39919 MEM_SERIAL.data[14]
.sym 39928 RINGBUFFER.write_addr[4]
.sym 39935 RINGBUFFER.write_addr[5]
.sym 39938 RINGBUFFER.write_addr[4]
.sym 39940 MEM_SERIAL.data[21]
.sym 39942 MEM_SERIAL.data[0]
.sym 39943 MEM_SERIAL.data[20]
.sym 39944 MEM_SERIAL.data[16]
.sym 39945 read_data[19]
.sym 39948 MEM_SERIAL.data[22]
.sym 39950 MEM_SERIAL.data[18]
.sym 39971 read_data[22]
.sym 39974 read_data[18]
.sym 39979 read_data[16]
.sym 39985 read_data[21]
.sym 39993 read_data[22]
.sym 39996 read_data[18]
.sym 40017 read_data[21]
.sym 40028 read_data[16]
.sym 40036 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 40037 main_clock_$glb_clk
.sym 40039 $abc$19545$new_n835_
.sym 40040 $abc$19545$new_n832_
.sym 40041 $abc$19545$new_n834_
.sym 40042 $abc$19545$new_n1183_
.sym 40043 $abc$19545$auto$wreduce.cc:455:run$595[0]
.sym 40044 $abc$19545$new_n831_
.sym 40045 $abc$19545$new_n833_
.sym 40046 $abc$19545$new_n652_
.sym 40050 MEM_SERIAL.data[9]
.sym 40051 MEM_SERIAL.data[22]
.sym 40057 read_data[14]
.sym 40059 MEM_SERIAL.data[31]
.sym 40060 RINGBUFFER.read_addr[9]
.sym 40061 MEM_SERIAL.data[21]
.sym 40062 RINGBUFFER.read_addr[0]
.sym 40063 MEM_SERIAL.data[19]
.sym 40064 RINGBUFFER.write_addr[2]
.sym 40066 MEM_SERIAL.data[31]
.sym 40067 MEM_SERIAL.write_pos[2]
.sym 40069 MEM_SERIAL.data[28]
.sym 40072 MEM_SERIAL.data[16]
.sym 40073 MEM_SERIAL.data[3]
.sym 40074 MEM_SERIAL.data[15]
.sym 40080 MEM_SERIAL.data[22]
.sym 40081 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 40082 MEM_SERIAL.data[30]
.sym 40085 MEM_SERIAL.write_pos[2]
.sym 40086 MEM_SERIAL.data[16]
.sym 40088 $abc$19545$new_n839_
.sym 40089 MEM_SERIAL.data[18]
.sym 40091 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 40092 MEM_SERIAL.write_pos[1]
.sym 40093 $abc$19545$new_n838_
.sym 40094 MEM_SERIAL.data[26]
.sym 40095 MEM_SERIAL.data[28]
.sym 40096 $abc$19545$new_n626_
.sym 40097 $abc$19545$new_n630_
.sym 40098 $abc$19545$new_n841_
.sym 40101 MEM_SERIAL.data[24]
.sym 40103 MEM_SERIAL.data[20]
.sym 40108 $abc$19545$new_n622_
.sym 40110 $abc$19545$new_n840_
.sym 40111 $abc$19545$new_n619_
.sym 40113 MEM_SERIAL.data[28]
.sym 40114 MEM_SERIAL.data[20]
.sym 40115 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 40116 $abc$19545$new_n622_
.sym 40125 $abc$19545$new_n626_
.sym 40126 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 40127 MEM_SERIAL.data[16]
.sym 40128 MEM_SERIAL.data[24]
.sym 40131 $abc$19545$new_n839_
.sym 40132 $abc$19545$new_n838_
.sym 40133 $abc$19545$new_n840_
.sym 40134 $abc$19545$new_n841_
.sym 40138 MEM_SERIAL.write_pos[2]
.sym 40140 MEM_SERIAL.write_pos[1]
.sym 40143 MEM_SERIAL.data[26]
.sym 40144 $abc$19545$new_n619_
.sym 40145 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 40146 MEM_SERIAL.data[18]
.sym 40149 MEM_SERIAL.data[30]
.sym 40150 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 40151 MEM_SERIAL.data[22]
.sym 40152 $abc$19545$new_n630_
.sym 40162 $abc$19545$new_n626_
.sym 40163 $abc$19545$new_n630_
.sym 40164 MEM_SERIAL.data[13]
.sym 40165 $abc$19545$new_n1176_
.sym 40166 $abc$19545$new_n1177_
.sym 40167 $abc$19545$new_n1150_
.sym 40169 $abc$19545$new_n619_
.sym 40175 MEM_SERIAL.data[16]
.sym 40176 MEM_SERIAL.data[29]
.sym 40177 $abc$19545$auto$wreduce.cc:455:run$595[4]
.sym 40179 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 40181 MEM_SERIAL.data[22]
.sym 40182 MEM_SERIAL.data[26]
.sym 40185 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 40186 MEM_SERIAL.data[20]
.sym 40187 MEM_SERIAL.data[21]
.sym 40188 MEM_SERIAL.data[25]
.sym 40191 $abc$19545$new_n622_
.sym 40192 MEM_SERIAL.data[8]
.sym 40193 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 40194 $PACKER_VCC_NET
.sym 40195 MEM_SERIAL.data[23]
.sym 40196 MEM_SERIAL.data[27]
.sym 40197 MEM_SERIAL.data[20]
.sym 40204 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 40205 read_data[0]
.sym 40209 $abc$19545$new_n655_
.sym 40211 $abc$19545$new_n657_
.sym 40212 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 40213 MEM_SERIAL.data[20]
.sym 40214 MEM_SERIAL.data[28]
.sym 40215 $abc$19545$new_n622_
.sym 40216 MEM_SERIAL.data[16]
.sym 40218 MEM_SERIAL.data[30]
.sym 40220 MEM_SERIAL.data[22]
.sym 40221 read_data[15]
.sym 40222 MEM_SERIAL.data[18]
.sym 40223 $abc$19545$new_n656_
.sym 40224 $abc$19545$new_n658_
.sym 40226 MEM_SERIAL.data[24]
.sym 40227 $abc$19545$new_n626_
.sym 40228 $abc$19545$new_n630_
.sym 40231 MEM_SERIAL.data[26]
.sym 40234 $abc$19545$new_n619_
.sym 40236 $abc$19545$new_n630_
.sym 40237 MEM_SERIAL.data[18]
.sym 40238 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 40239 MEM_SERIAL.data[26]
.sym 40245 read_data[0]
.sym 40248 $abc$19545$new_n655_
.sym 40249 $abc$19545$new_n657_
.sym 40250 $abc$19545$new_n656_
.sym 40251 $abc$19545$new_n658_
.sym 40255 read_data[15]
.sym 40260 MEM_SERIAL.data[16]
.sym 40261 MEM_SERIAL.data[24]
.sym 40262 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 40263 $abc$19545$new_n622_
.sym 40266 MEM_SERIAL.data[20]
.sym 40267 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 40268 $abc$19545$new_n626_
.sym 40269 MEM_SERIAL.data[28]
.sym 40272 MEM_SERIAL.data[30]
.sym 40273 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 40274 $abc$19545$new_n619_
.sym 40275 MEM_SERIAL.data[22]
.sym 40282 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 40283 main_clock_$glb_clk
.sym 40285 $abc$19545$new_n781_
.sym 40286 $abc$19545$new_n1146_
.sym 40287 $abc$19545$new_n1175_
.sym 40288 $abc$19545$new_n784_
.sym 40289 $abc$19545$new_n783_
.sym 40290 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$17\buffer[175:0][131]_new_
.sym 40291 $abc$19545$new_n780_
.sym 40292 $abc$19545$new_n1174_
.sym 40298 RINGBUFFER.read_addr[2]
.sym 40299 MEM_SERIAL.data[1]
.sym 40300 RINGBUFFER.read_addr[3]
.sym 40301 MEM_SERIAL.data[0]
.sym 40302 MEM_SERIAL.data[28]
.sym 40303 MEM_SERIAL.data[30]
.sym 40304 MEM_SERIAL.data[42]
.sym 40305 MEM_SERIAL.data[15]
.sym 40306 MEM_SERIAL.data[27]
.sym 40307 MEM_SERIAL.data[10]
.sym 40308 MEM_SERIAL.data[13]
.sym 40309 MEM_SERIAL.data[13]
.sym 40310 MEM_SERIAL.data[26]
.sym 40311 MEM_SERIAL.data[32]
.sym 40312 MEM_SERIAL.data[24]
.sym 40313 RINGBUFFER.mem_write_clock_enable
.sym 40314 read_data[13]
.sym 40316 MEM_SERIAL.write_pos[3]
.sym 40317 MEM_SERIAL.data[18]
.sym 40318 MEM_SERIAL.data[17]
.sym 40319 $abc$19545$new_n619_
.sym 40320 read_data[25]
.sym 40327 $abc$19545$new_n630_
.sym 40331 $abc$19545$new_n1150_
.sym 40332 MEM_SERIAL.write_pos[3]
.sym 40333 MEM_SERIAL.data[41]
.sym 40334 $abc$19545$new_n1151_
.sym 40335 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 40337 $abc$19545$new_n741_
.sym 40338 MEM_SERIAL.write_pos[2]
.sym 40339 MEM_SERIAL.data[40]
.sym 40340 MEM_SERIAL.write_pos[3]
.sym 40341 MEM_SERIAL.data[24]
.sym 40342 MEM_SERIAL.data[16]
.sym 40343 $abc$19545$new_n1146_
.sym 40345 $abc$19545$new_n724_
.sym 40348 $abc$19545$new_n1147_
.sym 40350 read_data[3]
.sym 40352 MEM_SERIAL.data[8]
.sym 40353 MEM_SERIAL.data[9]
.sym 40359 MEM_SERIAL.write_pos[3]
.sym 40360 $abc$19545$new_n1150_
.sym 40361 MEM_SERIAL.data[9]
.sym 40362 MEM_SERIAL.data[41]
.sym 40365 $abc$19545$new_n1151_
.sym 40366 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 40367 $abc$19545$new_n630_
.sym 40368 $abc$19545$new_n741_
.sym 40371 $abc$19545$new_n1147_
.sym 40372 $abc$19545$new_n724_
.sym 40373 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 40374 MEM_SERIAL.write_pos[2]
.sym 40378 MEM_SERIAL.data[16]
.sym 40379 MEM_SERIAL.write_pos[3]
.sym 40380 MEM_SERIAL.data[24]
.sym 40391 read_data[3]
.sym 40395 MEM_SERIAL.write_pos[3]
.sym 40396 $abc$19545$new_n1146_
.sym 40397 MEM_SERIAL.data[40]
.sym 40398 MEM_SERIAL.data[8]
.sym 40405 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 40406 main_clock_$glb_clk
.sym 40408 $abc$19545$new_n1179_
.sym 40409 $abc$19545$new_n680_
.sym 40410 $abc$19545$new_n769_
.sym 40411 $abc$19545$new_n1180_
.sym 40412 $abc$19545$new_n1171_
.sym 40413 $abc$19545$new_n1170_
.sym 40414 $abc$19545$new_n681_
.sym 40415 $abc$19545$new_n682_
.sym 40420 $abc$19545$new_n622_
.sym 40422 MEM_SERIAL.data[3]
.sym 40423 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 40424 $abc$19545$new_n1152_
.sym 40425 MEM_SERIAL.data[35]
.sym 40426 $abc$19545$new_n1148_
.sym 40429 $PACKER_VCC_NET
.sym 40430 MEM_SERIAL.data[31]
.sym 40431 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 40433 MEM_SERIAL.data[22]
.sym 40434 MEM_SERIAL.data[0]
.sym 40435 MEM_SERIAL.data[18]
.sym 40436 MEM_SERIAL.data[26]
.sym 40438 MEM_SERIAL.data[24]
.sym 40439 MEM_SERIAL.data[3]
.sym 40440 MEM_SERIAL.data[21]
.sym 40441 MEM_SERIAL.data[2]
.sym 40462 read_data[26]
.sym 40466 MEM_SERIAL.data[25]
.sym 40469 read_data[24]
.sym 40474 read_data[27]
.sym 40476 MEM_SERIAL.write_pos[3]
.sym 40478 MEM_SERIAL.data[17]
.sym 40480 read_data[25]
.sym 40491 read_data[25]
.sym 40501 MEM_SERIAL.write_pos[3]
.sym 40502 MEM_SERIAL.data[25]
.sym 40503 MEM_SERIAL.data[17]
.sym 40513 read_data[27]
.sym 40520 read_data[26]
.sym 40525 read_data[24]
.sym 40528 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 40529 main_clock_$glb_clk
.sym 40531 $abc$19545$new_n1126_
.sym 40532 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$17\buffer[175:0][131]_new_
.sym 40533 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][119]_new_
.sym 40534 $abc$19545$new_n1125_
.sym 40535 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$17\buffer[175:0][130]_new_
.sym 40536 $abc$19545$new_n1134_
.sym 40537 $abc$19545$new_n700_
.sym 40538 $abc$19545$new_n1133_
.sym 40543 RINGBUFFER.read_addr[9]
.sym 40544 MEM_SERIAL.data[9]
.sym 40545 MEM_SERIAL.data[27]
.sym 40547 MEM_SERIAL.data[25]
.sym 40551 RINGBUFFER.read_addr[7]
.sym 40553 RINGBUFFER.read_addr[6]
.sym 40555 MEM_SERIAL.data[15]
.sym 40557 $PACKER_VCC_NET
.sym 40558 MEM_SERIAL.data[31]
.sym 40559 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 40561 MEM_SERIAL.data[28]
.sym 40562 MEM_SERIAL.data[15]
.sym 40563 MEM_SERIAL.data[43]
.sym 40565 MEM_SERIAL.data[3]
.sym 40573 $abc$19545$new_n1227_
.sym 40579 MEM_SERIAL.data[28]
.sym 40587 MEM_SERIAL.data[24]
.sym 40589 read_data[29]
.sym 40591 MEM_SERIAL.data[16]
.sym 40592 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 40594 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 40598 MEM_SERIAL.data[20]
.sym 40601 read_data[28]
.sym 40611 MEM_SERIAL.data[28]
.sym 40612 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 40613 MEM_SERIAL.data[20]
.sym 40614 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 40623 MEM_SERIAL.data[16]
.sym 40624 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 40625 $abc$19545$new_n1227_
.sym 40626 MEM_SERIAL.data[24]
.sym 40637 read_data[29]
.sym 40650 read_data[28]
.sym 40651 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 40652 main_clock_$glb_clk
.sym 40654 $abc$19545$new_n677_
.sym 40655 $abc$19545$new_n1135_
.sym 40656 $abc$19545$new_n938_
.sym 40657 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][118]_new_inv_
.sym 40658 $abc$19545$new_n1136_
.sym 40659 $abc$19545$new_n695_
.sym 40660 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][126]_new_inv_
.sym 40661 $abc$19545$new_n694_
.sym 40667 MEM_SERIAL.data[7]
.sym 40668 MEM_SERIAL.data[29]
.sym 40672 MEM_SERIAL.data[8]
.sym 40673 MEM_SERIAL.data[10]
.sym 40675 MEM_SERIAL.data[25]
.sym 40676 MEM_SERIAL.data[3]
.sym 40677 MEM_SERIAL.data[15]
.sym 40678 MEM_SERIAL.data[10]
.sym 40683 $abc$19545$new_n622_
.sym 40684 MEM_SERIAL.data[8]
.sym 40685 $PACKER_VCC_NET
.sym 40687 MEM_SERIAL.data[11]
.sym 40688 MEM_SERIAL.data[27]
.sym 40689 MEM_SERIAL.data[39]
.sym 40696 read_data[30]
.sym 40698 MEM_SERIAL.data[42]
.sym 40699 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 40700 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 40703 $abc$19545$new_n953_
.sym 40704 MEM_SERIAL.data[10]
.sym 40705 MEM_SERIAL.data[18]
.sym 40706 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 40707 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 40708 MEM_SERIAL.data[26]
.sym 40709 MEM_SERIAL.data[2]
.sym 40713 MEM_SERIAL.data[34]
.sym 40715 MEM_SERIAL.data[22]
.sym 40720 read_data[31]
.sym 40721 MEM_SERIAL.data[30]
.sym 40724 $abc$19545$new_n952_
.sym 40725 $abc$19545$new_n951_
.sym 40728 MEM_SERIAL.data[34]
.sym 40729 MEM_SERIAL.data[2]
.sym 40730 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 40731 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 40734 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 40735 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 40736 MEM_SERIAL.data[30]
.sym 40737 MEM_SERIAL.data[22]
.sym 40741 read_data[30]
.sym 40746 $abc$19545$new_n951_
.sym 40747 $abc$19545$new_n952_
.sym 40748 $abc$19545$new_n953_
.sym 40749 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 40758 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 40759 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 40760 MEM_SERIAL.data[42]
.sym 40761 MEM_SERIAL.data[10]
.sym 40764 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 40765 MEM_SERIAL.data[18]
.sym 40766 MEM_SERIAL.data[26]
.sym 40767 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 40771 read_data[31]
.sym 40774 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 40775 main_clock_$glb_clk
.sym 40777 $abc$19545$new_n1248_
.sym 40778 $abc$19545$new_n944_
.sym 40779 $abc$19545$new_n940_
.sym 40780 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$14\buffer[175:0][134]_new_inv_
.sym 40781 $abc$19545$new_n939_
.sym 40782 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$17\buffer[175:0][130]_new_inv_
.sym 40783 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$14\buffer[175:0][135]_new_inv_
.sym 40784 $abc$19545$new_n948_
.sym 40789 RINGBUFFER.read_addr[2]
.sym 40790 MEM_SERIAL.data[3]
.sym 40791 RINGBUFFER.read_addr[7]
.sym 40792 RINGBUFFER.read_addr[6]
.sym 40793 RINGBUFFER.read_addr[3]
.sym 40795 MEM_SERIAL.data[44]
.sym 40798 MEM_SERIAL.data[3]
.sym 40799 RINGBUFFER.read_addr[1]
.sym 40800 read_data[30]
.sym 40801 MEM_SERIAL.data[13]
.sym 40806 MEM_SERIAL.data[6]
.sym 40811 $PACKER_VCC_NET
.sym 40812 MEM_SERIAL.data[6]
.sym 40819 $PACKER_VCC_NET
.sym 40827 MEM_SERIAL.write_pos[1]
.sym 40830 MEM_SERIAL.write_pos[0]
.sym 40832 MEM_SERIAL.write_pos[2]
.sym 40833 MEM_SERIAL.write_pos[4]
.sym 40839 MEM_SERIAL.write_pos[5]
.sym 40842 MEM_SERIAL.write_pos[3]
.sym 40843 $PACKER_VCC_NET
.sym 40850 $nextpnr_ICESTORM_LC_20$O
.sym 40852 MEM_SERIAL.write_pos[0]
.sym 40856 $auto$alumacc.cc:474:replace_alu$689.C[2]
.sym 40858 MEM_SERIAL.write_pos[1]
.sym 40859 $PACKER_VCC_NET
.sym 40862 $auto$alumacc.cc:474:replace_alu$689.C[3]
.sym 40864 MEM_SERIAL.write_pos[2]
.sym 40865 $PACKER_VCC_NET
.sym 40866 $auto$alumacc.cc:474:replace_alu$689.C[2]
.sym 40868 $auto$alumacc.cc:474:replace_alu$689.C[4]
.sym 40871 MEM_SERIAL.write_pos[3]
.sym 40872 $auto$alumacc.cc:474:replace_alu$689.C[3]
.sym 40874 $auto$alumacc.cc:474:replace_alu$689.C[5]
.sym 40877 MEM_SERIAL.write_pos[4]
.sym 40878 $auto$alumacc.cc:474:replace_alu$689.C[4]
.sym 40881 MEM_SERIAL.write_pos[5]
.sym 40884 $auto$alumacc.cc:474:replace_alu$689.C[5]
.sym 40900 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$17\buffer[175:0][131]_new_inv_
.sym 40901 $abc$19545$new_n949_
.sym 40902 $abc$19545$new_n1231_
.sym 40903 $abc$19545$new_n943_
.sym 40904 MEM_SERIAL.data[11]
.sym 40905 $abc$19545$new_n942_
.sym 40907 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$14\buffer[175:0][131]_new_inv_
.sym 40913 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 40914 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 40916 MEM_SERIAL.data[47]
.sym 40917 MEM_SERIAL.data[35]
.sym 40918 RINGBUFFER.write_addr[1]
.sym 40919 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 40920 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 40922 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 40923 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 40932 MEM_SERIAL.data[10]
.sym 40945 read_data[9]
.sym 40950 read_data[10]
.sym 40953 read_data[8]
.sym 40974 read_data[10]
.sym 40992 read_data[8]
.sym 41000 read_data[9]
.sym 41020 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 41021 main_clock_$glb_clk
.sym 41035 MEM_SERIAL.data[10]
.sym 41036 MEM_SERIAL.data[0]
.sym 41037 MEM_SERIAL.data[43]
.sym 41038 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 41040 RINGBUFFER.read_addr[4]
.sym 41042 RINGBUFFER.read_addr[8]
.sym 41043 MEM_SERIAL.data[8]
.sym 41045 MEM_SERIAL.data[9]
.sym 41046 read_data[10]
.sym 43520 RINGBUFFER.read_addr[7]
.sym 43635 MEM_SERIAL.data[19]
.sym 43638 RINGBUFFER.write_addr[0]
.sym 43656 MEM_SERIAL.data[28]
.sym 43657 MEM_SERIAL.data[19]
.sym 43659 MEM_SERIAL.data[14]
.sym 43747 $abc$19545$new_n901_
.sym 43749 $abc$19545$new_n1213_
.sym 43751 $abc$19545$new_n900_
.sym 43752 $abc$19545$new_n1212_
.sym 43757 MEM_SERIAL.data[14]
.sym 43759 RINGBUFFER.write_addr[2]
.sym 43765 RINGBUFFER.mem_read_clock_enable
.sym 43767 RINGBUFFER.write_addr[7]
.sym 43768 RINGBUFFER.write_addr[3]
.sym 43770 RINGBUFFER.write_addr[6]
.sym 43775 MEM_SERIAL.data[23]
.sym 43780 MEM_SERIAL.data[31]
.sym 43782 $abc$19545$new_n1183_
.sym 43789 read_data[14]
.sym 43816 read_data[19]
.sym 43836 read_data[19]
.sym 43841 read_data[14]
.sym 43867 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 43868 main_clock_$glb_clk
.sym 43871 $abc$19545$new_n648_
.sym 43872 $abc$19545$new_n863_
.sym 43873 $abc$19545$new_n864_
.sym 43874 $abc$19545$new_n649_
.sym 43875 $abc$19545$new_n651_
.sym 43876 $abc$19545$new_n859_
.sym 43877 $abc$19545$new_n650_
.sym 43883 MEM_SERIAL.write_pos[2]
.sym 43884 RINGBUFFER.write_addr[9]
.sym 43885 MEM_SERIAL.data[27]
.sym 43886 RINGBUFFER.write_addr[0]
.sym 43889 MEM_SERIAL.write_pos[4]
.sym 43890 MEM_SERIAL.data[14]
.sym 43892 MEM_SERIAL.data[23]
.sym 43893 $PACKER_VCC_NET
.sym 43897 MEM_SERIAL.data[14]
.sym 43898 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 43899 MEM_SERIAL.data[23]
.sym 43901 MEM_SERIAL.data[33]
.sym 43902 MEM_SERIAL.write_pos[1]
.sym 43903 MEM_SERIAL.data[13]
.sym 43905 MEM_SERIAL.data[32]
.sym 43911 $abc$19545$new_n626_
.sym 43912 $abc$19545$new_n630_
.sym 43913 $abc$19545$new_n834_
.sym 43914 $abc$19545$new_n837_
.sym 43915 $abc$19545$new_n622_
.sym 43916 $abc$19545$new_n831_
.sym 43917 $abc$19545$auto$wreduce.cc:455:run$595[4]
.sym 43918 $abc$19545$new_n619_
.sym 43919 MEM_SERIAL.data[17]
.sym 43921 MEM_SERIAL.data[19]
.sym 43923 $abc$19545$new_n622_
.sym 43924 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 43925 $abc$19545$new_n833_
.sym 43926 MEM_SERIAL.data[29]
.sym 43927 $abc$19545$new_n835_
.sym 43928 $abc$19545$new_n832_
.sym 43929 MEM_SERIAL.data[31]
.sym 43930 MEM_SERIAL.write_pos[0]
.sym 43931 $abc$19545$auto$wreduce.cc:455:run$595[0]
.sym 43933 MEM_SERIAL.data[27]
.sym 43935 MEM_SERIAL.data[23]
.sym 43938 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 43939 MEM_SERIAL.data[21]
.sym 43941 MEM_SERIAL.data[25]
.sym 43944 MEM_SERIAL.data[29]
.sym 43945 MEM_SERIAL.data[21]
.sym 43946 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 43947 $abc$19545$new_n622_
.sym 43950 MEM_SERIAL.data[19]
.sym 43951 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 43952 $abc$19545$new_n619_
.sym 43953 MEM_SERIAL.data[27]
.sym 43956 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 43957 $abc$19545$new_n630_
.sym 43958 MEM_SERIAL.data[31]
.sym 43959 MEM_SERIAL.data[23]
.sym 43962 $abc$19545$new_n831_
.sym 43963 $abc$19545$auto$wreduce.cc:455:run$595[4]
.sym 43964 $abc$19545$new_n837_
.sym 43965 $abc$19545$auto$wreduce.cc:455:run$595[0]
.sym 43971 MEM_SERIAL.write_pos[0]
.sym 43974 $abc$19545$new_n833_
.sym 43975 $abc$19545$new_n834_
.sym 43976 $abc$19545$new_n832_
.sym 43977 $abc$19545$new_n835_
.sym 43980 $abc$19545$new_n626_
.sym 43981 MEM_SERIAL.data[25]
.sym 43982 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 43983 MEM_SERIAL.data[17]
.sym 43986 MEM_SERIAL.data[17]
.sym 43987 $abc$19545$new_n622_
.sym 43988 MEM_SERIAL.data[25]
.sym 43989 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 43993 $abc$19545$new_n1165_
.sym 43994 $abc$19545$new_n931_
.sym 43995 $abc$19545$new_n763_
.sym 43996 $abc$19545$new_n727_
.sym 43997 $abc$19545$new_n1166_
.sym 43998 $abc$19545$new_n1163_
.sym 43999 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$17\buffer[175:0][130]_new_
.sym 44000 $abc$19545$new_n762_
.sym 44005 RINGBUFFER.read_addr[4]
.sym 44006 $abc$19545$new_n859_
.sym 44007 MEM_SERIAL.write_pos[3]
.sym 44008 RINGBUFFER.mem_write_clock_enable
.sym 44009 RINGBUFFER.read_addr[5]
.sym 44011 MEM_SERIAL.write_pos[1]
.sym 44012 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 44013 MEM_SERIAL.data[18]
.sym 44014 MEM_SERIAL.data[24]
.sym 44015 RINGBUFFER.read_addr[4]
.sym 44016 MEM_SERIAL.data[32]
.sym 44017 MEM_SERIAL.data[22]
.sym 44018 MEM_SERIAL.data[21]
.sym 44019 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 44020 MEM_SERIAL.data[39]
.sym 44021 MEM_SERIAL.data[11]
.sym 44022 MEM_SERIAL.data[16]
.sym 44023 $abc$19545$new_n619_
.sym 44024 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 44025 $abc$19545$new_n626_
.sym 44026 MEM_SERIAL.data[27]
.sym 44027 $abc$19545$new_n630_
.sym 44034 MEM_SERIAL.write_pos[2]
.sym 44037 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 44041 MEM_SERIAL.data[31]
.sym 44044 MEM_SERIAL.data[27]
.sym 44045 $abc$19545$new_n1176_
.sym 44052 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 44053 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 44054 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 44055 MEM_SERIAL.write_pos[3]
.sym 44059 read_data[13]
.sym 44061 MEM_SERIAL.data[33]
.sym 44062 MEM_SERIAL.write_pos[1]
.sym 44065 MEM_SERIAL.data[1]
.sym 44067 MEM_SERIAL.write_pos[2]
.sym 44070 MEM_SERIAL.write_pos[1]
.sym 44073 MEM_SERIAL.write_pos[1]
.sym 44074 MEM_SERIAL.write_pos[2]
.sym 44079 read_data[13]
.sym 44085 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 44088 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 44091 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 44092 MEM_SERIAL.data[27]
.sym 44093 $abc$19545$new_n1176_
.sym 44094 MEM_SERIAL.data[31]
.sym 44097 MEM_SERIAL.write_pos[3]
.sym 44098 MEM_SERIAL.data[1]
.sym 44099 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 44100 MEM_SERIAL.data[33]
.sym 44110 MEM_SERIAL.write_pos[2]
.sym 44111 MEM_SERIAL.write_pos[1]
.sym 44113 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 44114 main_clock_$glb_clk
.sym 44118 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 44119 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 44120 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 44121 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 44122 $abc$19545$new_n1164_
.sym 44123 $abc$19545$new_n1160_
.sym 44128 $abc$19545$new_n626_
.sym 44129 RINGBUFFER.read_addr[9]
.sym 44130 MEM_SERIAL.data[26]
.sym 44131 MEM_SERIAL.data[18]
.sym 44132 $abc$19545$new_n630_
.sym 44133 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 44134 RINGBUFFER.read_addr[8]
.sym 44135 MEM_SERIAL.data[18]
.sym 44136 MEM_SERIAL.data[2]
.sym 44137 MEM_SERIAL.data[24]
.sym 44139 MEM_SERIAL.data[0]
.sym 44140 MEM_SERIAL.data[14]
.sym 44141 MEM_SERIAL.write_pos[3]
.sym 44142 MEM_SERIAL.data[33]
.sym 44143 MEM_SERIAL.data[7]
.sym 44144 MEM_SERIAL.data[34]
.sym 44146 RINGBUFFER.read_addr[3]
.sym 44147 MEM_SERIAL.data[28]
.sym 44149 MEM_SERIAL.data[19]
.sym 44151 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 44157 $abc$19545$new_n781_
.sym 44158 MEM_SERIAL.data[19]
.sym 44159 $abc$19545$new_n1175_
.sym 44160 $abc$19545$new_n784_
.sym 44161 $abc$19545$new_n783_
.sym 44162 MEM_SERIAL.data[23]
.sym 44163 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 44164 $abc$19545$new_n1174_
.sym 44165 MEM_SERIAL.write_pos[3]
.sym 44166 MEM_SERIAL.data[43]
.sym 44167 MEM_SERIAL.data[7]
.sym 44168 $abc$19545$new_n1176_
.sym 44169 $abc$19545$new_n1177_
.sym 44170 MEM_SERIAL.data[3]
.sym 44171 MEM_SERIAL.data[35]
.sym 44174 MEM_SERIAL.data[0]
.sym 44175 MEM_SERIAL.data[32]
.sym 44176 MEM_SERIAL.data[15]
.sym 44177 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 44178 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 44180 MEM_SERIAL.data[39]
.sym 44181 MEM_SERIAL.data[11]
.sym 44183 MEM_SERIAL.data[47]
.sym 44184 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 44186 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 44187 $abc$19545$new_n780_
.sym 44190 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 44191 MEM_SERIAL.data[39]
.sym 44192 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 44193 MEM_SERIAL.data[7]
.sym 44196 MEM_SERIAL.data[0]
.sym 44197 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 44198 MEM_SERIAL.write_pos[3]
.sym 44199 MEM_SERIAL.data[32]
.sym 44202 $abc$19545$new_n781_
.sym 44203 $abc$19545$new_n780_
.sym 44204 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 44205 MEM_SERIAL.data[23]
.sym 44208 MEM_SERIAL.data[35]
.sym 44209 MEM_SERIAL.data[3]
.sym 44210 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 44211 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 44214 MEM_SERIAL.data[43]
.sym 44215 MEM_SERIAL.data[11]
.sym 44216 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 44217 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 44220 $abc$19545$new_n1174_
.sym 44221 $abc$19545$new_n1175_
.sym 44222 $abc$19545$new_n1177_
.sym 44223 $abc$19545$new_n1176_
.sym 44226 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 44227 MEM_SERIAL.data[15]
.sym 44228 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 44229 MEM_SERIAL.data[47]
.sym 44232 $abc$19545$new_n784_
.sym 44233 $abc$19545$new_n783_
.sym 44234 MEM_SERIAL.data[19]
.sym 44235 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 44239 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$17\buffer[175:0][129]_new_
.sym 44240 $abc$19545$new_n760_
.sym 44241 $abc$19545$new_n792_
.sym 44242 $abc$19545$new_n1168_
.sym 44243 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][113]_new_inv_
.sym 44244 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][121]_new_inv_
.sym 44245 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$14\buffer[175:0][128]_new_
.sym 44246 $abc$19545$new_n703_
.sym 44251 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.buffer[128]_new_
.sym 44253 MEM_SERIAL.data[15]
.sym 44256 MEM_SERIAL.write_pos[4]
.sym 44258 MEM_SERIAL.write_pos[2]
.sym 44259 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.buffer[128]_new_
.sym 44260 RINGBUFFER.write_addr[6]
.sym 44261 $PACKER_VCC_NET
.sym 44262 MEM_SERIAL.data[43]
.sym 44264 MEM_SERIAL.data[31]
.sym 44265 MEM_SERIAL.data[1]
.sym 44266 MEM_SERIAL.data[38]
.sym 44267 MEM_SERIAL.data[23]
.sym 44268 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 44270 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 44272 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 44274 $abc$19545$new_n1183_
.sym 44280 MEM_SERIAL.data[8]
.sym 44281 MEM_SERIAL.data[20]
.sym 44283 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 44284 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 44285 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 44286 MEM_SERIAL.data[32]
.sym 44288 MEM_SERIAL.data[21]
.sym 44289 MEM_SERIAL.data[25]
.sym 44290 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 44291 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 44292 MEM_SERIAL.data[16]
.sym 44293 MEM_SERIAL.data[17]
.sym 44294 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 44295 MEM_SERIAL.data[24]
.sym 44296 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 44298 MEM_SERIAL.data[40]
.sym 44301 $abc$19545$new_n1170_
.sym 44303 $abc$19545$new_n682_
.sym 44304 $abc$19545$new_n1179_
.sym 44307 MEM_SERIAL.data[0]
.sym 44309 MEM_SERIAL.data[29]
.sym 44310 $abc$19545$new_n681_
.sym 44311 MEM_SERIAL.data[28]
.sym 44313 MEM_SERIAL.data[25]
.sym 44314 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 44315 MEM_SERIAL.data[29]
.sym 44316 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 44319 $abc$19545$new_n682_
.sym 44320 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 44321 $abc$19545$new_n681_
.sym 44322 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 44325 MEM_SERIAL.data[24]
.sym 44326 MEM_SERIAL.data[16]
.sym 44328 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 44331 MEM_SERIAL.data[21]
.sym 44332 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 44333 $abc$19545$new_n1179_
.sym 44334 MEM_SERIAL.data[17]
.sym 44337 MEM_SERIAL.data[8]
.sym 44338 $abc$19545$new_n1170_
.sym 44339 MEM_SERIAL.data[0]
.sym 44340 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 44343 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 44344 MEM_SERIAL.data[40]
.sym 44345 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 44346 MEM_SERIAL.data[32]
.sym 44349 MEM_SERIAL.data[24]
.sym 44350 MEM_SERIAL.data[16]
.sym 44352 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 44355 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 44357 MEM_SERIAL.data[20]
.sym 44358 MEM_SERIAL.data[28]
.sym 44362 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][114]_new_inv_
.sym 44363 $abc$19545$new_n704_
.sym 44364 $abc$19545$new_n973_
.sym 44365 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$20\buffer[175:0][128]_new_
.sym 44366 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][122]_new_inv_
.sym 44367 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$20\buffer[175:0][129]_new_
.sym 44368 $abc$19545$new_n674_
.sym 44369 $abc$19545$new_n702_
.sym 44374 MEM_SERIAL.data[8]
.sym 44375 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 44376 $abc$19545$new_n622_
.sym 44377 RINGBUFFER.read_addr[0]
.sym 44380 MEM_SERIAL.data[20]
.sym 44382 $PACKER_VCC_NET
.sym 44383 RINGBUFFER.write_addr[0]
.sym 44384 RINGBUFFER.read_addr[0]
.sym 44386 MEM_SERIAL.data[33]
.sym 44387 MEM_SERIAL.data[23]
.sym 44389 $abc$19545$new_n1249_
.sym 44390 MEM_SERIAL.data[35]
.sym 44391 MEM_SERIAL.data[32]
.sym 44392 MEM_SERIAL.data[3]
.sym 44393 MEM_SERIAL.data[43]
.sym 44394 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 44396 MEM_SERIAL.data[13]
.sym 44397 MEM_SERIAL.data[14]
.sym 44403 $abc$19545$new_n1126_
.sym 44406 $abc$19545$new_n1125_
.sym 44407 $abc$19545$new_n1136_
.sym 44408 MEM_SERIAL.data[22]
.sym 44409 $abc$19545$new_n700_
.sym 44410 $abc$19545$new_n1133_
.sym 44411 $abc$19545$new_n677_
.sym 44413 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][119]_new_
.sym 44415 MEM_SERIAL.data[7]
.sym 44416 $abc$19545$new_n1134_
.sym 44418 MEM_SERIAL.data[18]
.sym 44419 MEM_SERIAL.data[19]
.sym 44421 MEM_SERIAL.data[30]
.sym 44422 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 44423 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 44424 MEM_SERIAL.data[27]
.sym 44425 MEM_SERIAL.data[26]
.sym 44426 MEM_SERIAL.data[39]
.sym 44427 MEM_SERIAL.data[23]
.sym 44429 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 44430 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 44431 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 44432 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 44433 $abc$19545$new_n674_
.sym 44434 MEM_SERIAL.data[31]
.sym 44436 MEM_SERIAL.data[18]
.sym 44437 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 44438 MEM_SERIAL.data[26]
.sym 44439 $abc$19545$new_n1125_
.sym 44442 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][119]_new_
.sym 44443 $abc$19545$new_n1136_
.sym 44444 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 44445 $abc$19545$new_n1134_
.sym 44449 MEM_SERIAL.data[7]
.sym 44450 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 44451 MEM_SERIAL.data[39]
.sym 44454 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 44455 MEM_SERIAL.data[30]
.sym 44456 MEM_SERIAL.data[22]
.sym 44457 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 44460 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 44461 $abc$19545$new_n677_
.sym 44462 $abc$19545$new_n1126_
.sym 44463 $abc$19545$new_n674_
.sym 44466 $abc$19545$new_n1133_
.sym 44467 $abc$19545$new_n700_
.sym 44468 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 44469 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 44472 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 44473 MEM_SERIAL.data[27]
.sym 44474 MEM_SERIAL.data[19]
.sym 44475 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 44478 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 44479 MEM_SERIAL.data[31]
.sym 44480 MEM_SERIAL.data[23]
.sym 44481 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 44487 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 44488 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 44489 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 44490 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 44491 $abc$19545$new_n1245_
.sym 44492 $abc$19545$new_n1122_
.sym 44497 RINGBUFFER.write_addr[0]
.sym 44498 MEM_SERIAL.write_pos[3]
.sym 44499 MEM_SERIAL.data[6]
.sym 44500 $abc$19545$new_n619_
.sym 44501 MEM_SERIAL.data[17]
.sym 44504 RINGBUFFER.mem_write_clock_enable
.sym 44505 MEM_SERIAL.data[26]
.sym 44506 MEM_SERIAL.data[13]
.sym 44507 RINGBUFFER.mem_write_clock_enable
.sym 44508 MEM_SERIAL.data[18]
.sym 44509 MEM_SERIAL.data[42]
.sym 44511 MEM_SERIAL.data[21]
.sym 44515 $abc$19545$new_n619_
.sym 44517 MEM_SERIAL.data[11]
.sym 44519 $abc$19545$new_n630_
.sym 44520 $abc$19545$new_n619_
.sym 44528 MEM_SERIAL.data[47]
.sym 44529 MEM_SERIAL.data[46]
.sym 44530 MEM_SERIAL.data[43]
.sym 44531 $abc$19545$new_n695_
.sym 44533 MEM_SERIAL.data[31]
.sym 44536 MEM_SERIAL.data[38]
.sym 44537 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][118]_new_inv_
.sym 44538 MEM_SERIAL.data[15]
.sym 44540 MEM_SERIAL.data[3]
.sym 44542 MEM_SERIAL.data[11]
.sym 44543 MEM_SERIAL.data[6]
.sym 44544 MEM_SERIAL.data[14]
.sym 44545 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 44546 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 44547 MEM_SERIAL.data[23]
.sym 44548 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][126]_new_inv_
.sym 44550 MEM_SERIAL.data[35]
.sym 44551 $abc$19545$new_n1135_
.sym 44552 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 44553 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 44555 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 44557 $abc$19545$new_n694_
.sym 44559 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][126]_new_inv_
.sym 44560 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 44561 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][118]_new_inv_
.sym 44562 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 44565 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 44566 MEM_SERIAL.data[47]
.sym 44567 MEM_SERIAL.data[15]
.sym 44568 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 44571 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 44572 MEM_SERIAL.data[23]
.sym 44573 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 44574 MEM_SERIAL.data[31]
.sym 44577 MEM_SERIAL.data[38]
.sym 44579 MEM_SERIAL.data[6]
.sym 44580 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 44583 $abc$19545$new_n1135_
.sym 44584 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 44585 $abc$19545$new_n694_
.sym 44586 $abc$19545$new_n695_
.sym 44589 MEM_SERIAL.data[35]
.sym 44590 MEM_SERIAL.data[43]
.sym 44591 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 44595 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 44597 MEM_SERIAL.data[14]
.sym 44598 MEM_SERIAL.data[46]
.sym 44601 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 44602 MEM_SERIAL.data[11]
.sym 44603 MEM_SERIAL.data[3]
.sym 44608 $abc$19545$new_n1229_
.sym 44609 $abc$19545$new_n1249_
.sym 44610 $abc$19545$new_n1130_
.sym 44611 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][115]_new_inv_
.sym 44612 $abc$19545$new_n1247_
.sym 44613 $abc$19545$new_n805_
.sym 44614 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][123]_new_inv_
.sym 44615 $abc$19545$new_n935_
.sym 44621 MEM_SERIAL.write_pos[5]
.sym 44622 MEM_SERIAL.data[47]
.sym 44623 MEM_SERIAL.data[46]
.sym 44624 MEM_SERIAL.data[2]
.sym 44625 MEM_SERIAL.data[21]
.sym 44626 RINGBUFFER.read_addr[9]
.sym 44629 RINGBUFFER.write_addr[1]
.sym 44630 RINGBUFFER.read_addr[8]
.sym 44631 MEM_SERIAL.data[10]
.sym 44634 MEM_SERIAL.data[33]
.sym 44637 MEM_SERIAL.data[41]
.sym 44638 MEM_SERIAL.write_pos[3]
.sym 44641 MEM_SERIAL.data[34]
.sym 44642 MEM_SERIAL.data[7]
.sym 44643 MEM_SERIAL.data[41]
.sym 44649 MEM_SERIAL.data[7]
.sym 44650 MEM_SERIAL.data[41]
.sym 44651 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 44652 MEM_SERIAL.data[3]
.sym 44653 $abc$19545$new_n939_
.sym 44654 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 44655 MEM_SERIAL.data[35]
.sym 44656 MEM_SERIAL.data[39]
.sym 44658 $abc$19545$new_n949_
.sym 44659 $abc$19545$new_n938_
.sym 44660 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 44661 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 44662 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 44663 MEM_SERIAL.data[15]
.sym 44664 MEM_SERIAL.data[47]
.sym 44666 MEM_SERIAL.data[14]
.sym 44667 $abc$19545$new_n940_
.sym 44668 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$14\buffer[175:0][130]_new_inv_
.sym 44669 $abc$19545$new_n1247_
.sym 44672 $abc$19545$new_n948_
.sym 44674 $abc$19545$new_n947_
.sym 44676 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$14\buffer[175:0][134]_new_inv_
.sym 44677 MEM_SERIAL.data[9]
.sym 44678 MEM_SERIAL.data[46]
.sym 44682 $abc$19545$new_n1247_
.sym 44683 MEM_SERIAL.data[41]
.sym 44684 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 44685 MEM_SERIAL.data[9]
.sym 44688 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 44689 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 44690 MEM_SERIAL.data[3]
.sym 44691 MEM_SERIAL.data[35]
.sym 44694 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 44695 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 44696 MEM_SERIAL.data[7]
.sym 44697 MEM_SERIAL.data[39]
.sym 44700 $abc$19545$new_n948_
.sym 44701 $abc$19545$new_n947_
.sym 44702 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 44703 $abc$19545$new_n949_
.sym 44706 MEM_SERIAL.data[47]
.sym 44707 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 44708 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 44709 MEM_SERIAL.data[15]
.sym 44713 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$14\buffer[175:0][134]_new_inv_
.sym 44714 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$14\buffer[175:0][130]_new_inv_
.sym 44715 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 44718 $abc$19545$new_n939_
.sym 44719 $abc$19545$new_n938_
.sym 44720 $abc$19545$new_n940_
.sym 44721 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 44724 MEM_SERIAL.data[14]
.sym 44725 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 44726 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 44727 MEM_SERIAL.data[46]
.sym 44731 $abc$19545$new_n1256_
.sym 44732 $abc$19545$new_n960_
.sym 44733 $abc$19545$new_n640_
.sym 44734 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][112]_new_inv_
.sym 44735 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][114]_new_inv_
.sym 44736 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][120]_new_inv_
.sym 44737 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][122]_new_inv_
.sym 44738 $abc$19545$new_n634_
.sym 44748 $PACKER_VCC_NET
.sym 44749 RINGBUFFER.mem_read_clock_enable
.sym 44750 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 44751 RINGBUFFER.mem_write_clock_enable
.sym 44753 RINGBUFFER.mem_read_clock_enable
.sym 44762 MEM_SERIAL.data[1]
.sym 44772 read_data[11]
.sym 44773 $abc$19545$new_n944_
.sym 44775 MEM_SERIAL.data[27]
.sym 44776 MEM_SERIAL.data[11]
.sym 44777 MEM_SERIAL.data[38]
.sym 44779 MEM_SERIAL.data[43]
.sym 44784 MEM_SERIAL.data[9]
.sym 44785 $abc$19545$new_n942_
.sym 44786 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$14\buffer[175:0][135]_new_inv_
.sym 44787 MEM_SERIAL.data[6]
.sym 44790 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 44791 $abc$19545$new_n943_
.sym 44792 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 44793 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 44797 MEM_SERIAL.data[41]
.sym 44799 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 44800 MEM_SERIAL.data[19]
.sym 44803 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$14\buffer[175:0][131]_new_inv_
.sym 44805 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$14\buffer[175:0][131]_new_inv_
.sym 44807 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 44808 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$14\buffer[175:0][135]_new_inv_
.sym 44811 MEM_SERIAL.data[38]
.sym 44812 MEM_SERIAL.data[6]
.sym 44813 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 44814 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 44817 MEM_SERIAL.data[41]
.sym 44818 MEM_SERIAL.data[9]
.sym 44819 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 44820 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 44823 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 44824 MEM_SERIAL.data[11]
.sym 44825 MEM_SERIAL.data[43]
.sym 44826 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 44829 read_data[11]
.sym 44835 MEM_SERIAL.data[19]
.sym 44836 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 44837 MEM_SERIAL.data[27]
.sym 44838 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 44847 $abc$19545$new_n944_
.sym 44848 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 44849 $abc$19545$new_n943_
.sym 44850 $abc$19545$new_n942_
.sym 44851 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 44852 main_clock_$glb_clk
.sym 44866 read_data[11]
.sym 44867 MEM_SERIAL.data[9]
.sym 44868 MEM_SERIAL.data[39]
.sym 44872 $abc$19545$new_n622_
.sym 44873 MEM_SERIAL.data[38]
.sym 44874 MEM_SERIAL.data[8]
.sym 44876 MEM_SERIAL.data[11]
.sym 44881 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 44986 MEM_SERIAL.data[13]
.sym 44987 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19241
.sym 47345 RINGBUFFER.write_addr[9]
.sym 47347 RINGBUFFER.write_addr[8]
.sym 47349 RINGBUFFER.read_addr[2]
.sym 47352 RINGBUFFER.write_addr[4]
.sym 47482 MEM_SERIAL.write_pos[3]
.sym 47483 MEM_SERIAL.write_pos[0]
.sym 47488 $abc$19545$new_n1213_
.sym 47596 MEM_SERIAL.data[32]
.sym 47602 MEM_SERIAL.data[23]
.sym 47604 MEM_SERIAL.data[30]
.sym 47605 MEM_SERIAL.data[17]
.sym 47610 MEM_SERIAL.data[17]
.sym 47619 MEM_SERIAL.write_pos[4]
.sym 47621 MEM_SERIAL.data[19]
.sym 47623 $abc$19545$new_n900_
.sym 47624 $abc$19545$new_n1212_
.sym 47627 $abc$19545$new_n901_
.sym 47631 MEM_SERIAL.write_pos[2]
.sym 47632 MEM_SERIAL.data[23]
.sym 47633 MEM_SERIAL.data[27]
.sym 47639 MEM_SERIAL.write_pos[1]
.sym 47641 MEM_SERIAL.data[31]
.sym 47642 MEM_SERIAL.write_pos[3]
.sym 47643 MEM_SERIAL.write_pos[0]
.sym 47650 MEM_SERIAL.write_pos[2]
.sym 47652 MEM_SERIAL.data[31]
.sym 47653 MEM_SERIAL.write_pos[2]
.sym 47654 MEM_SERIAL.data[23]
.sym 47655 MEM_SERIAL.write_pos[3]
.sym 47664 $abc$19545$new_n900_
.sym 47665 $abc$19545$new_n1212_
.sym 47666 MEM_SERIAL.write_pos[4]
.sym 47667 $abc$19545$new_n901_
.sym 47678 MEM_SERIAL.write_pos[1]
.sym 47679 MEM_SERIAL.write_pos[0]
.sym 47682 MEM_SERIAL.write_pos[3]
.sym 47683 MEM_SERIAL.data[19]
.sym 47684 MEM_SERIAL.data[27]
.sym 47685 MEM_SERIAL.write_pos[2]
.sym 47701 $abc$19545$new_n862_
.sym 47702 $abc$19545$new_n919_
.sym 47703 $abc$19545$new_n875_
.sym 47704 $abc$19545$new_n860_
.sym 47705 $abc$19545$new_n874_
.sym 47706 $abc$19545$new_n873_
.sym 47707 $abc$19545$new_n922_
.sym 47708 $abc$19545$new_n861_
.sym 47713 RINGBUFFER.write_addr[8]
.sym 47718 RINGBUFFER.write_addr[8]
.sym 47725 MEM_SERIAL.write_pos[4]
.sym 47727 MEM_SERIAL.write_pos[2]
.sym 47730 MEM_SERIAL.data[20]
.sym 47733 MEM_SERIAL.data[23]
.sym 47735 $abc$19545$new_n648_
.sym 47736 MEM_SERIAL.write_pos[2]
.sym 47742 MEM_SERIAL.data[23]
.sym 47744 MEM_SERIAL.data[24]
.sym 47746 MEM_SERIAL.data[20]
.sym 47747 $abc$19545$new_n651_
.sym 47749 $abc$19545$new_n650_
.sym 47751 MEM_SERIAL.data[28]
.sym 47752 $abc$19545$new_n863_
.sym 47753 $abc$19545$new_n864_
.sym 47754 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 47755 MEM_SERIAL.data[31]
.sym 47757 $abc$19545$new_n652_
.sym 47758 $abc$19545$new_n626_
.sym 47759 MEM_SERIAL.data[16]
.sym 47760 MEM_SERIAL.data[19]
.sym 47761 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 47762 $abc$19545$new_n649_
.sym 47763 MEM_SERIAL.data[27]
.sym 47764 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 47765 $abc$19545$new_n619_
.sym 47767 $abc$19545$new_n630_
.sym 47768 MEM_SERIAL.data[29]
.sym 47769 $abc$19545$new_n860_
.sym 47770 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 47771 MEM_SERIAL.data[21]
.sym 47772 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 47781 $abc$19545$new_n651_
.sym 47782 $abc$19545$new_n652_
.sym 47783 $abc$19545$new_n650_
.sym 47784 $abc$19545$new_n649_
.sym 47787 MEM_SERIAL.data[20]
.sym 47788 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 47789 MEM_SERIAL.data[28]
.sym 47790 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 47793 MEM_SERIAL.data[16]
.sym 47794 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 47795 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 47796 MEM_SERIAL.data[24]
.sym 47799 MEM_SERIAL.data[19]
.sym 47800 MEM_SERIAL.data[27]
.sym 47801 $abc$19545$new_n630_
.sym 47802 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 47805 $abc$19545$new_n619_
.sym 47806 MEM_SERIAL.data[23]
.sym 47807 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 47808 MEM_SERIAL.data[31]
.sym 47811 $abc$19545$new_n860_
.sym 47812 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 47813 $abc$19545$new_n864_
.sym 47814 $abc$19545$new_n863_
.sym 47817 MEM_SERIAL.data[29]
.sym 47818 $abc$19545$new_n626_
.sym 47819 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 47820 MEM_SERIAL.data[21]
.sym 47824 $abc$19545$new_n718_
.sym 47825 $abc$19545$new_n1195_
.sym 47826 MEM_SERIAL.data[12]
.sym 47827 $abc$19545$new_n736_
.sym 47828 $abc$19545$new_n735_
.sym 47829 $abc$19545$auto$wreduce.cc:455:run$593[0]
.sym 47830 $abc$19545$auto$wreduce.cc:455:run$591[0]
.sym 47831 $abc$19545$new_n1194_
.sym 47836 RINGBUFFER.write_addr[4]
.sym 47837 RINGBUFFER.read_addr[6]
.sym 47839 RINGBUFFER.read_addr[7]
.sym 47841 MEM_SERIAL.data[33]
.sym 47842 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 47843 MEM_SERIAL.data[34]
.sym 47844 RINGBUFFER.write_addr[7]
.sym 47845 RINGBUFFER.read_addr[3]
.sym 47846 MEM_SERIAL.data[19]
.sym 47847 RINGBUFFER.read_addr[2]
.sym 47849 $abc$19545$new_n735_
.sym 47851 $abc$19545$auto$wreduce.cc:455:run$591[4]
.sym 47852 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 47854 MEM_SERIAL.data[25]
.sym 47856 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 47865 MEM_SERIAL.data[18]
.sym 47867 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 47868 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 47869 $abc$19545$new_n1166_
.sym 47870 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 47872 MEM_SERIAL.data[34]
.sym 47875 MEM_SERIAL.data[24]
.sym 47876 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 47877 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 47878 $abc$19545$new_n1163_
.sym 47879 $abc$19545$new_n1164_
.sym 47880 MEM_SERIAL.data[26]
.sym 47881 MEM_SERIAL.data[10]
.sym 47883 $abc$19545$new_n763_
.sym 47884 MEM_SERIAL.data[28]
.sym 47885 MEM_SERIAL.data[16]
.sym 47886 MEM_SERIAL.data[42]
.sym 47887 MEM_SERIAL.data[2]
.sym 47888 $abc$19545$new_n762_
.sym 47889 $abc$19545$new_n1165_
.sym 47890 MEM_SERIAL.data[20]
.sym 47891 MEM_SERIAL.write_pos[3]
.sym 47893 MEM_SERIAL.data[30]
.sym 47894 MEM_SERIAL.write_pos[3]
.sym 47896 MEM_SERIAL.write_pos[2]
.sym 47899 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 47901 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 47904 MEM_SERIAL.write_pos[3]
.sym 47905 MEM_SERIAL.data[16]
.sym 47906 MEM_SERIAL.data[24]
.sym 47907 MEM_SERIAL.write_pos[2]
.sym 47910 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 47911 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 47912 MEM_SERIAL.data[2]
.sym 47913 MEM_SERIAL.data[34]
.sym 47917 MEM_SERIAL.write_pos[3]
.sym 47918 MEM_SERIAL.data[28]
.sym 47919 MEM_SERIAL.data[20]
.sym 47922 MEM_SERIAL.data[26]
.sym 47923 MEM_SERIAL.data[30]
.sym 47924 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 47925 $abc$19545$new_n1165_
.sym 47928 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 47929 MEM_SERIAL.data[18]
.sym 47930 $abc$19545$new_n762_
.sym 47931 $abc$19545$new_n763_
.sym 47934 $abc$19545$new_n1163_
.sym 47935 $abc$19545$new_n1165_
.sym 47936 $abc$19545$new_n1166_
.sym 47937 $abc$19545$new_n1164_
.sym 47940 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 47941 MEM_SERIAL.data[10]
.sym 47942 MEM_SERIAL.data[42]
.sym 47943 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 47947 $abc$19545$new_n759_
.sym 47948 $abc$19545$auto$wreduce.cc:455:run$594[0]
.sym 47949 $abc$19545$new_n921_
.sym 47950 $abc$19545$new_n1110_
.sym 47951 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.buffer[128]_new_
.sym 47952 $abc$19545$new_n1149_
.sym 47953 $abc$19545$new_n1153_
.sym 47954 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.buffer[128]_new_
.sym 47959 read_data[12]
.sym 47960 RINGBUFFER.write_addr[2]
.sym 47961 RINGBUFFER.write_addr[9]
.sym 47963 $abc$19545$new_n931_
.sym 47964 RINGBUFFER.write_addr[3]
.sym 47967 $abc$19545$new_n727_
.sym 47968 MEM_SERIAL.data[34]
.sym 47969 RINGBUFFER.write_addr[8]
.sym 47970 MEM_SERIAL.data[12]
.sym 47971 MEM_SERIAL.data[12]
.sym 47973 MEM_SERIAL.data[28]
.sym 47974 MEM_SERIAL.write_pos[3]
.sym 47975 MEM_SERIAL.write_pos[0]
.sym 47976 MEM_SERIAL.write_pos[5]
.sym 47977 MEM_SERIAL.write_pos[3]
.sym 47979 MEM_SERIAL.data[32]
.sym 47982 MEM_SERIAL.data[6]
.sym 47988 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$17\buffer[175:0][129]_new_
.sym 47989 MEM_SERIAL.write_pos[1]
.sym 47992 MEM_SERIAL.data[22]
.sym 47993 MEM_SERIAL.write_pos[0]
.sym 47996 MEM_SERIAL.write_pos[2]
.sym 47997 $abc$19545$new_n760_
.sym 48000 MEM_SERIAL.write_pos[5]
.sym 48001 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$17\buffer[175:0][131]_new_
.sym 48002 MEM_SERIAL.write_pos[4]
.sym 48004 MEM_SERIAL.write_pos[3]
.sym 48005 $abc$19545$auto$wreduce.cc:455:run$594[0]
.sym 48012 $abc$19545$new_n759_
.sym 48014 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 48016 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 48019 $PACKER_VCC_NET
.sym 48020 $nextpnr_ICESTORM_LC_18$O
.sym 48022 MEM_SERIAL.write_pos[0]
.sym 48026 $auto$alumacc.cc:474:replace_alu$701.C[2]
.sym 48028 $PACKER_VCC_NET
.sym 48029 MEM_SERIAL.write_pos[1]
.sym 48032 $auto$alumacc.cc:474:replace_alu$701.C[3]
.sym 48034 MEM_SERIAL.write_pos[2]
.sym 48036 $auto$alumacc.cc:474:replace_alu$701.C[2]
.sym 48038 $auto$alumacc.cc:474:replace_alu$701.C[4]
.sym 48040 MEM_SERIAL.write_pos[3]
.sym 48042 $auto$alumacc.cc:474:replace_alu$701.C[3]
.sym 48044 $auto$alumacc.cc:474:replace_alu$701.C[5]
.sym 48046 MEM_SERIAL.write_pos[4]
.sym 48048 $auto$alumacc.cc:474:replace_alu$701.C[4]
.sym 48053 MEM_SERIAL.write_pos[5]
.sym 48054 $auto$alumacc.cc:474:replace_alu$701.C[5]
.sym 48057 MEM_SERIAL.data[22]
.sym 48058 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 48059 $abc$19545$new_n760_
.sym 48060 $abc$19545$new_n759_
.sym 48063 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 48064 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$17\buffer[175:0][129]_new_
.sym 48065 $abc$19545$auto$wreduce.cc:455:run$594[0]
.sym 48066 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$17\buffer[175:0][131]_new_
.sym 48070 $abc$19545$new_n795_
.sym 48071 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][124]_new_inv_
.sym 48072 $abc$19545$new_n731_
.sym 48073 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][116]_new_inv_
.sym 48074 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$17\buffer[175:0][128]_new_
.sym 48075 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][125]_new_inv_
.sym 48076 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$14\buffer[175:0][132]_new_
.sym 48077 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][117]_new_inv_
.sym 48083 MEM_SERIAL.data[33]
.sym 48085 MEM_SERIAL.data[35]
.sym 48086 MEM_SERIAL.data[14]
.sym 48087 $abc$19545$new_n730_
.sym 48088 MEM_SERIAL.data[32]
.sym 48089 MEM_SERIAL.write_pos[5]
.sym 48090 MEM_SERIAL.data[43]
.sym 48092 MEM_SERIAL.data[14]
.sym 48093 MEM_SERIAL.write_pos[1]
.sym 48094 uart_ready
.sym 48095 MEM_SERIAL.data[0]
.sym 48096 MEM_SERIAL.data[30]
.sym 48098 MEM_SERIAL.data[41]
.sym 48099 MEM_SERIAL.data[12]
.sym 48100 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 48101 $abc$19545$new_n619_
.sym 48102 $abc$19545$new_n654_
.sym 48104 MEM_SERIAL.data[46]
.sym 48105 MEM_SERIAL.data[17]
.sym 48112 MEM_SERIAL.data[17]
.sym 48113 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 48114 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 48115 $abc$19545$new_n1171_
.sym 48116 MEM_SERIAL.data[41]
.sym 48117 MEM_SERIAL.data[33]
.sym 48120 MEM_SERIAL.data[20]
.sym 48121 $abc$19545$new_n769_
.sym 48122 $abc$19545$new_n1180_
.sym 48123 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 48124 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 48125 MEM_SERIAL.data[38]
.sym 48126 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 48127 $abc$19545$new_n795_
.sym 48129 MEM_SERIAL.data[25]
.sym 48131 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][113]_new_inv_
.sym 48132 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][121]_new_inv_
.sym 48133 MEM_SERIAL.data[28]
.sym 48136 MEM_SERIAL.data[9]
.sym 48137 $abc$19545$new_n792_
.sym 48141 MEM_SERIAL.data[1]
.sym 48142 MEM_SERIAL.data[6]
.sym 48144 $abc$19545$new_n1180_
.sym 48145 $abc$19545$new_n792_
.sym 48146 $abc$19545$new_n795_
.sym 48147 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 48150 MEM_SERIAL.data[38]
.sym 48151 MEM_SERIAL.data[6]
.sym 48152 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 48153 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 48156 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 48157 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 48158 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][113]_new_inv_
.sym 48159 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][121]_new_inv_
.sym 48162 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 48163 MEM_SERIAL.data[28]
.sym 48164 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 48165 MEM_SERIAL.data[20]
.sym 48168 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 48169 MEM_SERIAL.data[1]
.sym 48170 MEM_SERIAL.data[33]
.sym 48175 MEM_SERIAL.data[9]
.sym 48176 MEM_SERIAL.data[41]
.sym 48177 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 48180 $abc$19545$new_n1171_
.sym 48181 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 48183 $abc$19545$new_n769_
.sym 48187 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 48188 MEM_SERIAL.data[17]
.sym 48189 MEM_SERIAL.data[25]
.sym 48193 $abc$19545$new_n1143_
.sym 48194 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:45$48.$12\buffer[175:0][114]_new_inv_
.sym 48195 $abc$19545$new_n747_
.sym 48196 $abc$19545$new_n661_
.sym 48197 $abc$19545$auto$wreduce.cc:455:run$592[0]
.sym 48198 $abc$19545$new_n732_
.sym 48199 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:45$48.$12\buffer[175:0][125]_new_inv_
.sym 48200 $abc$19545$new_n1139_
.sym 48206 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 48208 $abc$19545$new_n630_
.sym 48209 MEM_SERIAL.data[39]
.sym 48210 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 48212 MEM_SERIAL.write_pos[1]
.sym 48213 MEM_SERIAL.data[38]
.sym 48214 MEM_SERIAL.data[42]
.sym 48215 MEM_SERIAL.data[1]
.sym 48216 $abc$19545$new_n626_
.sym 48219 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 48220 MEM_SERIAL.write_pos[4]
.sym 48221 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 48222 MEM_SERIAL.write_pos[1]
.sym 48223 $PACKER_VCC_NET
.sym 48225 MEM_SERIAL.data[35]
.sym 48226 $PACKER_VCC_NET
.sym 48227 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 48228 MEM_SERIAL.write_pos[2]
.sym 48234 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 48235 $abc$19545$new_n704_
.sym 48236 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 48237 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 48238 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$17\buffer[175:0][130]_new_
.sym 48239 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 48240 $abc$19545$new_n1245_
.sym 48241 MEM_SERIAL.data[17]
.sym 48242 MEM_SERIAL.data[42]
.sym 48243 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$17\buffer[175:0][131]_new_
.sym 48244 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 48245 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 48246 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 48247 MEM_SERIAL.data[34]
.sym 48249 $abc$19545$new_n703_
.sym 48250 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][114]_new_inv_
.sym 48251 $abc$19545$new_n680_
.sym 48252 MEM_SERIAL.data[29]
.sym 48257 MEM_SERIAL.data[25]
.sym 48259 MEM_SERIAL.data[2]
.sym 48260 $abc$19545$new_n1249_
.sym 48262 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][122]_new_inv_
.sym 48263 MEM_SERIAL.data[10]
.sym 48264 MEM_SERIAL.data[21]
.sym 48265 $abc$19545$new_n702_
.sym 48267 MEM_SERIAL.data[34]
.sym 48268 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 48269 MEM_SERIAL.data[2]
.sym 48273 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 48274 MEM_SERIAL.data[29]
.sym 48275 MEM_SERIAL.data[21]
.sym 48279 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 48280 MEM_SERIAL.data[25]
.sym 48281 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 48282 MEM_SERIAL.data[17]
.sym 48285 $abc$19545$new_n680_
.sym 48286 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$17\buffer[175:0][130]_new_
.sym 48287 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 48288 $abc$19545$new_n1245_
.sym 48291 MEM_SERIAL.data[10]
.sym 48292 MEM_SERIAL.data[42]
.sym 48294 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 48297 $abc$19545$new_n1249_
.sym 48298 $abc$19545$new_n702_
.sym 48299 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 48300 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$17\buffer[175:0][131]_new_
.sym 48303 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 48304 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 48305 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][114]_new_inv_
.sym 48306 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][122]_new_inv_
.sym 48309 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 48310 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 48311 $abc$19545$new_n704_
.sym 48312 $abc$19545$new_n703_
.sym 48316 $abc$19545$new_n972_
.sym 48317 $abc$19545$new_n1230_
.sym 48318 $abc$19545$auto$wreduce.cc:455:run$590[0]
.sym 48319 $abc$19545$new_n1114_
.sym 48320 $abc$19545$new_n1244_
.sym 48321 $abc$19545$new_n974_
.sym 48322 $abc$19545$new_n1121_
.sym 48323 $abc$19545$new_n1243_
.sym 48328 MEM_SERIAL.data[42]
.sym 48329 MEM_SERIAL.data[14]
.sym 48330 RINGBUFFER.read_addr[1]
.sym 48331 $abc$19545$new_n661_
.sym 48332 MEM_SERIAL.data[19]
.sym 48333 RINGBUFFER.read_addr[2]
.sym 48334 MEM_SERIAL.data[41]
.sym 48335 MEM_SERIAL.data[7]
.sym 48336 RINGBUFFER.write_addr[0]
.sym 48337 MEM_SERIAL.write_pos[3]
.sym 48339 MEM_SERIAL.data[7]
.sym 48340 MEM_SERIAL.data[2]
.sym 48341 MEM_SERIAL.data[45]
.sym 48342 MEM_SERIAL.data[1]
.sym 48343 MEM_SERIAL.data[37]
.sym 48345 MEM_SERIAL.data[36]
.sym 48347 MEM_SERIAL.data[11]
.sym 48348 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 48350 $abc$19545$auto$wreduce.cc:455:run$591[4]
.sym 48351 MEM_SERIAL.data[40]
.sym 48359 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 48361 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 48364 $abc$19545$new_n1122_
.sym 48365 MEM_SERIAL.data[0]
.sym 48366 MEM_SERIAL.data[32]
.sym 48369 MEM_SERIAL.write_pos[5]
.sym 48375 MEM_SERIAL.write_pos[3]
.sym 48376 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 48377 $abc$19545$new_n1244_
.sym 48380 MEM_SERIAL.write_pos[4]
.sym 48381 MEM_SERIAL.write_pos[0]
.sym 48382 MEM_SERIAL.write_pos[1]
.sym 48383 $PACKER_VCC_NET
.sym 48387 $abc$19545$new_n1121_
.sym 48388 MEM_SERIAL.write_pos[2]
.sym 48389 $nextpnr_ICESTORM_LC_21$O
.sym 48391 MEM_SERIAL.write_pos[0]
.sym 48395 $auto$alumacc.cc:474:replace_alu$695.C[2]
.sym 48397 MEM_SERIAL.write_pos[1]
.sym 48401 $auto$alumacc.cc:474:replace_alu$695.C[3]
.sym 48403 $PACKER_VCC_NET
.sym 48404 MEM_SERIAL.write_pos[2]
.sym 48405 $auto$alumacc.cc:474:replace_alu$695.C[2]
.sym 48407 $auto$alumacc.cc:474:replace_alu$695.C[4]
.sym 48409 MEM_SERIAL.write_pos[3]
.sym 48411 $auto$alumacc.cc:474:replace_alu$695.C[3]
.sym 48413 $auto$alumacc.cc:474:replace_alu$695.C[5]
.sym 48415 MEM_SERIAL.write_pos[4]
.sym 48417 $auto$alumacc.cc:474:replace_alu$695.C[4]
.sym 48420 MEM_SERIAL.write_pos[5]
.sym 48423 $auto$alumacc.cc:474:replace_alu$695.C[5]
.sym 48426 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 48427 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 48428 $abc$19545$new_n1244_
.sym 48429 $abc$19545$new_n1122_
.sym 48432 MEM_SERIAL.data[0]
.sym 48433 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 48434 $abc$19545$new_n1121_
.sym 48435 MEM_SERIAL.data[32]
.sym 48441 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 48442 $abc$19545$auto$wreduce.cc:455:run$591[4]
.sym 48443 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 48444 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][126]_new_inv_
.sym 48445 $abc$19545$new_n1129_
.sym 48446 $abc$19545$new_n1235_
.sym 48454 RINGBUFFER.write_addr[8]
.sym 48455 MEM_SERIAL.data[38]
.sym 48457 $abc$19545$new_n1183_
.sym 48459 MEM_SERIAL.data[33]
.sym 48460 MEM_SERIAL.data[34]
.sym 48461 RINGBUFFER.write_addr[3]
.sym 48462 MEM_SERIAL.data[1]
.sym 48467 MEM_SERIAL.write_pos[0]
.sym 48469 MEM_SERIAL.data[40]
.sym 48471 MEM_SERIAL.data[32]
.sym 48473 $abc$19545$new_n1228_
.sym 48474 MEM_SERIAL.data[2]
.sym 48480 $abc$19545$new_n1248_
.sym 48482 $abc$19545$auto$wreduce.cc:455:run$590[0]
.sym 48483 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 48485 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$17\buffer[175:0][130]_new_inv_
.sym 48486 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][123]_new_inv_
.sym 48487 $abc$19545$new_n619_
.sym 48488 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 48489 MEM_SERIAL.data[33]
.sym 48490 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 48491 MEM_SERIAL.data[13]
.sym 48492 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 48493 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 48494 MEM_SERIAL.data[43]
.sym 48495 MEM_SERIAL.data[3]
.sym 48496 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 48497 MEM_SERIAL.data[35]
.sym 48498 $abc$19545$new_n1130_
.sym 48499 $abc$19545$new_n1228_
.sym 48501 MEM_SERIAL.data[45]
.sym 48502 MEM_SERIAL.data[1]
.sym 48504 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$17\buffer[175:0][131]_new_inv_
.sym 48505 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 48506 $abc$19545$new_n955_
.sym 48507 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][115]_new_inv_
.sym 48508 MEM_SERIAL.data[11]
.sym 48509 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 48510 $abc$19545$new_n1129_
.sym 48513 $abc$19545$auto$wreduce.cc:455:run$590[0]
.sym 48514 $abc$19545$new_n955_
.sym 48515 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 48516 $abc$19545$new_n1228_
.sym 48519 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 48520 $abc$19545$new_n1248_
.sym 48521 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 48522 $abc$19545$new_n1130_
.sym 48525 MEM_SERIAL.data[33]
.sym 48526 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 48527 MEM_SERIAL.data[1]
.sym 48528 $abc$19545$new_n1129_
.sym 48532 MEM_SERIAL.data[3]
.sym 48533 MEM_SERIAL.data[35]
.sym 48534 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 48537 MEM_SERIAL.data[13]
.sym 48538 MEM_SERIAL.data[45]
.sym 48539 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 48540 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 48543 $abc$19545$new_n619_
.sym 48544 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][115]_new_inv_
.sym 48545 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 48546 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][123]_new_inv_
.sym 48549 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 48550 MEM_SERIAL.data[43]
.sym 48552 MEM_SERIAL.data[11]
.sym 48555 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$17\buffer[175:0][130]_new_inv_
.sym 48556 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 48557 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$17\buffer[175:0][131]_new_inv_
.sym 48558 $abc$19545$auto$wreduce.cc:455:run$590[0]
.sym 48562 $abc$19545$new_n633_
.sym 48563 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][118]_new_inv_
.sym 48564 $abc$19545$new_n955_
.sym 48565 $abc$19545$new_n643_
.sym 48566 $abc$19545$new_n956_
.sym 48567 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$12\buffer[175:0][116]_new_inv_
.sym 48568 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$12\buffer[175:0][124]_new_inv_
.sym 48569 $abc$19545$new_n1259_
.sym 48575 $PACKER_VCC_NET
.sym 48576 $abc$19545$new_n805_
.sym 48577 MEM_SERIAL.data[13]
.sym 48580 MEM_SERIAL.data[14]
.sym 48581 MEM_SERIAL.write_pos[5]
.sym 48582 $PACKER_VCC_NET
.sym 48584 MEM_SERIAL.write_pos[3]
.sym 48585 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 48593 $abc$19545$new_n619_
.sym 48596 MEM_SERIAL.data[46]
.sym 48604 $abc$19545$new_n622_
.sym 48605 $abc$19545$new_n1231_
.sym 48607 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][114]_new_inv_
.sym 48608 MEM_SERIAL.data[34]
.sym 48609 MEM_SERIAL.data[33]
.sym 48612 MEM_SERIAL.data[42]
.sym 48613 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 48614 $abc$19545$new_n630_
.sym 48615 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 48616 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][120]_new_inv_
.sym 48617 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][122]_new_inv_
.sym 48619 MEM_SERIAL.data[10]
.sym 48621 MEM_SERIAL.data[40]
.sym 48622 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 48625 MEM_SERIAL.data[8]
.sym 48626 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 48628 MEM_SERIAL.data[0]
.sym 48629 MEM_SERIAL.data[40]
.sym 48630 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][112]_new_inv_
.sym 48631 MEM_SERIAL.data[32]
.sym 48633 MEM_SERIAL.data[1]
.sym 48634 MEM_SERIAL.data[2]
.sym 48636 $abc$19545$new_n1231_
.sym 48637 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 48638 MEM_SERIAL.data[33]
.sym 48639 MEM_SERIAL.data[1]
.sym 48642 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 48643 MEM_SERIAL.data[40]
.sym 48644 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 48645 MEM_SERIAL.data[8]
.sym 48648 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][112]_new_inv_
.sym 48649 $abc$19545$new_n622_
.sym 48650 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][120]_new_inv_
.sym 48651 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 48654 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 48655 MEM_SERIAL.data[0]
.sym 48656 MEM_SERIAL.data[32]
.sym 48661 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 48662 MEM_SERIAL.data[2]
.sym 48663 MEM_SERIAL.data[34]
.sym 48666 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 48668 MEM_SERIAL.data[40]
.sym 48669 MEM_SERIAL.data[8]
.sym 48672 MEM_SERIAL.data[10]
.sym 48674 MEM_SERIAL.data[42]
.sym 48675 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 48678 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][122]_new_inv_
.sym 48679 $abc$19545$new_n630_
.sym 48680 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 48681 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][114]_new_inv_
.sym 48689 $abc$19545$new_n1257_
.sym 48690 $abc$19545$new_n1258_
.sym 48691 $abc$19545$new_n959_
.sym 48692 valid_lpc_output_led$SB_IO_OUT
.sym 48698 MEM_SERIAL.data[11]
.sym 48703 MEM_SERIAL.data[10]
.sym 48706 $abc$19545$new_n619_
.sym 48712 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 48714 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 48810 main_clock
.sym 48821 valid_lpc_output_led$SB_IO_OUT
.sym 48882 lpc_clock$SB_IO_IN
.sym 48904 lpc_clock$SB_IO_IN
.sym 49075 fsdi$SB_IO_OUT
.sym 49097 lpc_data_enable
.sym 49594 lpc_data_enable
.sym 50086 lpc_data_enable
.sym 51051 $abc$19545$new_n633_
.sym 51058 RINGBUFFER.mem_read_clock_enable
.sym 51416 $abc$19545$auto$rtlil.cc:1836:ReduceOr$715_new_inv_
.sym 51438 MEM_SERIAL.data[17]
.sym 51444 MEM_SERIAL.data[1]
.sym 51533 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[4]
.sym 51534 $abc$19545$new_n1222_
.sym 51536 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[5]
.sym 51537 $abc$19545$new_n920_
.sym 51538 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 51539 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1153[3]_new_
.sym 51543 MEM_SERIAL.data[12]
.sym 51554 RINGBUFFER.mem_read_clock_enable
.sym 51559 MEM_SERIAL.data[31]
.sym 51560 $abc$19545$new_n921_
.sym 51561 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 51564 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 51565 MEM_SERIAL.data[12]
.sym 51566 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 51573 $abc$19545$new_n862_
.sym 51575 MEM_SERIAL.data[31]
.sym 51577 $abc$19545$new_n874_
.sym 51578 MEM_SERIAL.data[19]
.sym 51579 $abc$19545$new_n922_
.sym 51580 $abc$19545$new_n861_
.sym 51583 $abc$19545$new_n875_
.sym 51585 MEM_SERIAL.data[23]
.sym 51586 $abc$19545$new_n921_
.sym 51587 MEM_SERIAL.data[30]
.sym 51589 MEM_SERIAL.data[22]
.sym 51590 MEM_SERIAL.write_pos[4]
.sym 51591 MEM_SERIAL.data[25]
.sym 51592 MEM_SERIAL.write_pos[2]
.sym 51594 $abc$19545$new_n920_
.sym 51595 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 51596 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 51597 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 51598 MEM_SERIAL.data[17]
.sym 51599 MEM_SERIAL.write_pos[3]
.sym 51600 MEM_SERIAL.data[26]
.sym 51602 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 51603 MEM_SERIAL.data[18]
.sym 51604 MEM_SERIAL.data[27]
.sym 51606 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 51607 MEM_SERIAL.data[18]
.sym 51608 MEM_SERIAL.data[26]
.sym 51609 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 51612 $abc$19545$new_n920_
.sym 51613 $abc$19545$new_n921_
.sym 51614 MEM_SERIAL.write_pos[4]
.sym 51615 $abc$19545$new_n922_
.sym 51618 MEM_SERIAL.data[31]
.sym 51619 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 51620 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 51621 MEM_SERIAL.data[23]
.sym 51624 $abc$19545$new_n861_
.sym 51625 $abc$19545$new_n862_
.sym 51626 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 51627 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 51630 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 51631 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 51632 MEM_SERIAL.data[27]
.sym 51633 MEM_SERIAL.data[19]
.sym 51636 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 51637 $abc$19545$new_n874_
.sym 51638 $abc$19545$new_n875_
.sym 51639 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 51642 MEM_SERIAL.data[25]
.sym 51643 MEM_SERIAL.write_pos[3]
.sym 51644 MEM_SERIAL.data[17]
.sym 51645 MEM_SERIAL.write_pos[2]
.sym 51648 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 51649 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 51650 MEM_SERIAL.data[30]
.sym 51651 MEM_SERIAL.data[22]
.sym 51657 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 51658 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 51659 $abc$19545$new_n912_
.sym 51660 $abc$19545$new_n1221_
.sym 51661 $abc$19545$new_n911_
.sym 51662 $abc$19545$new_n726_
.sym 51667 MEM_SERIAL.write_pos[6]
.sym 51669 $abc$19545$new_n873_
.sym 51671 $abc$19545$new_n1213_
.sym 51672 MEM_SERIAL.write_pos[0]
.sym 51677 RINGBUFFER.write_addr[5]
.sym 51678 MEM_SERIAL.data[32]
.sym 51679 MEM_SERIAL.data[9]
.sym 51680 MEM_SERIAL.data[22]
.sym 51681 $abc$19545$auto$wreduce.cc:455:run$593[0]
.sym 51682 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 51684 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 51685 MEM_SERIAL.data[36]
.sym 51687 $abc$19545$new_n718_
.sym 51688 MEM_SERIAL.data[21]
.sym 51689 $abc$19545$new_n1195_
.sym 51690 MEM_SERIAL.data[27]
.sym 51697 MEM_SERIAL.data[17]
.sym 51698 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 51699 MEM_SERIAL.data[21]
.sym 51701 $abc$19545$auto$wreduce.cc:455:run$593[0]
.sym 51702 MEM_SERIAL.write_pos[2]
.sym 51704 MEM_SERIAL.data[22]
.sym 51708 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 51709 read_data[12]
.sym 51711 $abc$19545$new_n1194_
.sym 51712 MEM_SERIAL.data[21]
.sym 51713 MEM_SERIAL.data[30]
.sym 51714 MEM_SERIAL.write_pos[3]
.sym 51719 MEM_SERIAL.data[25]
.sym 51720 MEM_SERIAL.write_pos[0]
.sym 51721 MEM_SERIAL.data[29]
.sym 51722 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 51723 $abc$19545$new_n736_
.sym 51727 MEM_SERIAL.write_pos[3]
.sym 51729 MEM_SERIAL.write_pos[3]
.sym 51730 MEM_SERIAL.data[22]
.sym 51732 MEM_SERIAL.data[30]
.sym 51735 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 51736 MEM_SERIAL.data[21]
.sym 51737 MEM_SERIAL.data[17]
.sym 51738 $abc$19545$new_n1194_
.sym 51743 read_data[12]
.sym 51748 MEM_SERIAL.write_pos[3]
.sym 51749 MEM_SERIAL.data[21]
.sym 51750 MEM_SERIAL.data[29]
.sym 51753 $abc$19545$new_n736_
.sym 51754 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 51755 MEM_SERIAL.write_pos[2]
.sym 51756 $abc$19545$auto$wreduce.cc:455:run$593[0]
.sym 51759 MEM_SERIAL.write_pos[0]
.sym 51768 MEM_SERIAL.write_pos[0]
.sym 51771 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 51772 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 51773 MEM_SERIAL.data[25]
.sym 51774 MEM_SERIAL.data[29]
.sym 51775 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 51776 main_clock_$glb_clk
.sym 51778 $abc$19545$new_n750_
.sym 51779 $abc$19545$new_n1155_
.sym 51780 $abc$19545$new_n725_
.sym 51781 $abc$19545$new_n728_
.sym 51782 $abc$19545$new_n729_
.sym 51783 $abc$19545$new_n749_
.sym 51784 $abc$19545$new_n1142_
.sym 51785 $abc$19545$new_n1154_
.sym 51792 MEM_SERIAL.data[0]
.sym 51793 MEM_SERIAL.data[41]
.sym 51794 RINGBUFFER.write_addr[0]
.sym 51796 MEM_SERIAL.data[12]
.sym 51799 uart_ready
.sym 51800 RINGBUFFER.read_addr[7]
.sym 51802 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 51803 MEM_SERIAL.data[12]
.sym 51804 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 51807 MEM_SERIAL.data[29]
.sym 51809 MEM_SERIAL.data[7]
.sym 51810 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 51811 MEM_SERIAL.data[5]
.sym 51812 $abc$19545$auto$wreduce.cc:455:run$595[4]
.sym 51813 MEM_SERIAL.data[34]
.sym 51820 $abc$19545$auto$wreduce.cc:455:run$594[0]
.sym 51821 $abc$19545$new_n731_
.sym 51822 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 51823 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$17\buffer[175:0][128]_new_
.sym 51824 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 51825 $abc$19545$auto$wreduce.cc:455:run$591[0]
.sym 51826 $abc$19545$auto$wreduce.cc:455:run$591[4]
.sym 51827 MEM_SERIAL.write_pos[5]
.sym 51828 MEM_SERIAL.data[23]
.sym 51829 MEM_SERIAL.write_pos[2]
.sym 51830 $abc$19545$new_n648_
.sym 51832 MEM_SERIAL.data[14]
.sym 51833 $abc$19545$new_n730_
.sym 51834 $abc$19545$new_n1160_
.sym 51835 MEM_SERIAL.data[41]
.sym 51836 $abc$19545$new_n1148_
.sym 51837 MEM_SERIAL.write_pos[3]
.sym 51838 $abc$19545$new_n1110_
.sym 51839 MEM_SERIAL.data[9]
.sym 51840 MEM_SERIAL.data[31]
.sym 51841 MEM_SERIAL.data[46]
.sym 51842 $abc$19545$new_n1119_
.sym 51843 $PACKER_VCC_NET
.sym 51845 $abc$19545$new_n725_
.sym 51846 $abc$19545$new_n633_
.sym 51847 $abc$19545$new_n654_
.sym 51848 MEM_SERIAL.write_pos[0]
.sym 51849 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$17\buffer[175:0][130]_new_
.sym 51850 $abc$19545$new_n1152_
.sym 51852 MEM_SERIAL.data[14]
.sym 51853 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 51854 MEM_SERIAL.data[46]
.sym 51855 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 51859 MEM_SERIAL.write_pos[0]
.sym 51860 $PACKER_VCC_NET
.sym 51864 MEM_SERIAL.data[9]
.sym 51865 MEM_SERIAL.write_pos[5]
.sym 51866 MEM_SERIAL.data[41]
.sym 51867 $abc$19545$new_n730_
.sym 51870 $abc$19545$new_n654_
.sym 51871 $abc$19545$auto$wreduce.cc:455:run$591[0]
.sym 51872 $abc$19545$auto$wreduce.cc:455:run$591[4]
.sym 51873 $abc$19545$new_n633_
.sym 51876 $abc$19545$new_n648_
.sym 51877 $abc$19545$new_n1119_
.sym 51878 $abc$19545$auto$wreduce.cc:455:run$591[0]
.sym 51879 $abc$19545$new_n1110_
.sym 51882 $abc$19545$new_n725_
.sym 51883 $abc$19545$new_n731_
.sym 51884 $abc$19545$new_n1148_
.sym 51885 $abc$19545$new_n1152_
.sym 51888 MEM_SERIAL.data[23]
.sym 51889 MEM_SERIAL.data[31]
.sym 51890 MEM_SERIAL.write_pos[3]
.sym 51891 MEM_SERIAL.write_pos[2]
.sym 51894 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$17\buffer[175:0][130]_new_
.sym 51895 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$17\buffer[175:0][128]_new_
.sym 51896 $abc$19545$auto$wreduce.cc:455:run$594[0]
.sym 51897 $abc$19545$new_n1160_
.sym 51903 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 51904 $abc$19545$auto$wreduce.cc:455:run$595[4]
.sym 51905 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 51906 $abc$19545$new_n1158_
.sym 51907 $abc$19545$new_n1141_
.sym 51908 $abc$19545$new_n1145_
.sym 51913 MEM_SERIAL.data[40]
.sym 51914 $abc$19545$new_n1142_
.sym 51915 MEM_SERIAL.write_pos[2]
.sym 51917 MEM_SERIAL.data[41]
.sym 51919 MEM_SERIAL.write_pos[1]
.sym 51921 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 51922 MEM_SERIAL.data[47]
.sym 51923 MEM_SERIAL.write_pos[4]
.sym 51924 MEM_SERIAL.data[35]
.sym 51925 MEM_SERIAL.data[44]
.sym 51926 MEM_SERIAL.data[41]
.sym 51928 $abc$19545$new_n1119_
.sym 51929 MEM_SERIAL.data[45]
.sym 51930 MEM_SERIAL.data[40]
.sym 51931 MEM_SERIAL.data[0]
.sym 51932 MEM_SERIAL.data[15]
.sym 51933 MEM_SERIAL.data[13]
.sym 51934 MEM_SERIAL.data[42]
.sym 51935 uart_ready
.sym 51942 $abc$19545$new_n735_
.sym 51944 MEM_SERIAL.data[13]
.sym 51945 MEM_SERIAL.data[4]
.sym 51946 MEM_SERIAL.data[36]
.sym 51947 $abc$19545$new_n732_
.sym 51948 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$14\buffer[175:0][128]_new_
.sym 51950 MEM_SERIAL.write_pos[1]
.sym 51951 MEM_SERIAL.data[44]
.sym 51952 MEM_SERIAL.data[37]
.sym 51953 $abc$19545$new_n1168_
.sym 51954 MEM_SERIAL.data[12]
.sym 51955 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][125]_new_inv_
.sym 51956 MEM_SERIAL.data[45]
.sym 51959 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][124]_new_inv_
.sym 51961 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 51962 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 51963 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 51964 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$14\buffer[175:0][132]_new_
.sym 51968 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 51969 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][116]_new_inv_
.sym 51970 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 51971 MEM_SERIAL.data[5]
.sym 51973 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][117]_new_inv_
.sym 51975 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][125]_new_inv_
.sym 51976 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 51977 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][117]_new_inv_
.sym 51978 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 51981 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 51983 MEM_SERIAL.data[12]
.sym 51984 MEM_SERIAL.data[44]
.sym 51987 $abc$19545$new_n735_
.sym 51988 $abc$19545$new_n732_
.sym 51989 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 51990 MEM_SERIAL.write_pos[1]
.sym 51993 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 51994 MEM_SERIAL.data[36]
.sym 51995 MEM_SERIAL.data[4]
.sym 51999 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$14\buffer[175:0][132]_new_
.sym 52000 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 52001 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$14\buffer[175:0][128]_new_
.sym 52005 MEM_SERIAL.data[45]
.sym 52006 MEM_SERIAL.data[13]
.sym 52007 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 52011 $abc$19545$new_n1168_
.sym 52012 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][124]_new_inv_
.sym 52013 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][116]_new_inv_
.sym 52014 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 52017 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 52018 MEM_SERIAL.data[5]
.sym 52019 MEM_SERIAL.data[37]
.sym 52024 $abc$19545$new_n1219_
.sym 52025 $abc$19545$new_n1156_
.sym 52026 $abc$19545$new_n1220_
.sym 52027 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:45$48.$12\buffer[175:0][122]_new_inv_
.sym 52028 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:45$48.$12\buffer[175:0][117]_new_inv_
.sym 52029 $abc$19545$new_n1144_
.sym 52030 $abc$19545$new_n1140_
.sym 52031 $abc$19545$new_n1157_
.sym 52036 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 52038 MEM_SERIAL.data[40]
.sym 52039 MEM_SERIAL.data[4]
.sym 52040 MEM_SERIAL.data[37]
.sym 52042 MEM_SERIAL.data[36]
.sym 52043 RINGBUFFER.mem_read_clock_enable
.sym 52044 MEM_SERIAL.data[45]
.sym 52047 MEM_SERIAL.write_pos[6]
.sym 52048 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 52049 $abc$19545$new_n622_
.sym 52050 MEM_SERIAL.data[35]
.sym 52052 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 52053 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 52055 $abc$19545$new_n1230_
.sym 52056 MEM_SERIAL.data[35]
.sym 52057 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 52058 MEM_SERIAL.data[12]
.sym 52059 MEM_SERIAL.data[3]
.sym 52067 MEM_SERIAL.write_pos[3]
.sym 52068 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$20\buffer[175:0][128]_new_
.sym 52069 MEM_SERIAL.data[14]
.sym 52070 MEM_SERIAL.write_pos[0]
.sym 52071 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:45$48.$12\buffer[175:0][125]_new_inv_
.sym 52072 MEM_SERIAL.data[2]
.sym 52074 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 52075 MEM_SERIAL.write_pos[3]
.sym 52076 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 52078 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$20\buffer[175:0][129]_new_
.sym 52079 MEM_SERIAL.data[46]
.sym 52080 MEM_SERIAL.data[19]
.sym 52082 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:45$48.$12\buffer[175:0][114]_new_inv_
.sym 52083 MEM_SERIAL.data[34]
.sym 52085 $abc$19545$auto$wreduce.cc:455:run$592[0]
.sym 52087 MEM_SERIAL.data[27]
.sym 52088 MEM_SERIAL.data[13]
.sym 52089 MEM_SERIAL.data[45]
.sym 52090 MEM_SERIAL.data[18]
.sym 52091 MEM_SERIAL.write_pos[2]
.sym 52093 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:45$48.$12\buffer[175:0][117]_new_inv_
.sym 52095 uart_ready
.sym 52096 $PACKER_VCC_NET
.sym 52098 MEM_SERIAL.data[14]
.sym 52099 MEM_SERIAL.data[46]
.sym 52100 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 52101 MEM_SERIAL.write_pos[3]
.sym 52105 MEM_SERIAL.data[34]
.sym 52106 MEM_SERIAL.data[2]
.sym 52107 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 52110 MEM_SERIAL.data[19]
.sym 52111 MEM_SERIAL.write_pos[3]
.sym 52112 MEM_SERIAL.data[27]
.sym 52116 uart_ready
.sym 52117 $abc$19545$auto$wreduce.cc:455:run$592[0]
.sym 52118 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$20\buffer[175:0][128]_new_
.sym 52119 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$20\buffer[175:0][129]_new_
.sym 52123 MEM_SERIAL.write_pos[0]
.sym 52124 $PACKER_VCC_NET
.sym 52128 MEM_SERIAL.write_pos[2]
.sym 52129 MEM_SERIAL.write_pos[3]
.sym 52130 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:45$48.$12\buffer[175:0][117]_new_inv_
.sym 52131 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:45$48.$12\buffer[175:0][125]_new_inv_
.sym 52135 MEM_SERIAL.data[13]
.sym 52136 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 52137 MEM_SERIAL.data[45]
.sym 52140 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:45$48.$12\buffer[175:0][114]_new_inv_
.sym 52141 MEM_SERIAL.data[18]
.sym 52142 MEM_SERIAL.write_pos[3]
.sym 52143 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 52147 $abc$19545$new_n617_
.sym 52148 $abc$19545$new_n1119_
.sym 52149 $abc$19545$new_n623_
.sym 52150 $abc$19545$new_n1116_
.sym 52151 $abc$19545$new_n624_
.sym 52152 $abc$19545$new_n1118_
.sym 52153 $abc$19545$new_n1115_
.sym 52154 $abc$19545$new_n1117_
.sym 52159 MEM_SERIAL.data[37]
.sym 52160 MEM_SERIAL.data[40]
.sym 52161 MEM_SERIAL.data[6]
.sym 52162 MEM_SERIAL.data[43]
.sym 52163 MEM_SERIAL.write_pos[3]
.sym 52164 BUFFERDOMAIN.counter[1]
.sym 52165 MEM_SERIAL.write_pos[5]
.sym 52166 MEM_SERIAL.write_pos[0]
.sym 52168 MEM_SERIAL.data[2]
.sym 52169 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731
.sym 52170 BUFFERDOMAIN.counter[0]
.sym 52171 MEM_SERIAL.data[38]
.sym 52172 MEM_SERIAL.data[10]
.sym 52173 MEM_SERIAL.data[27]
.sym 52174 MEM_SERIAL.data[9]
.sym 52176 MEM_SERIAL.data[37]
.sym 52178 MEM_SERIAL.data[8]
.sym 52179 MEM_SERIAL.data[37]
.sym 52181 MEM_SERIAL.data[36]
.sym 52190 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 52192 MEM_SERIAL.data[12]
.sym 52193 $PACKER_VCC_NET
.sym 52194 MEM_SERIAL.data[8]
.sym 52195 $abc$19545$new_n1235_
.sym 52196 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 52197 uart_ready
.sym 52198 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 52200 MEM_SERIAL.data[40]
.sym 52201 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 52202 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 52203 $abc$19545$new_n1243_
.sym 52204 $abc$19545$new_n1229_
.sym 52205 MEM_SERIAL.data[44]
.sym 52206 $abc$19545$new_n973_
.sym 52208 MEM_SERIAL.data[36]
.sym 52209 $abc$19545$new_n974_
.sym 52210 MEM_SERIAL.data[11]
.sym 52211 $abc$19545$new_n935_
.sym 52212 MEM_SERIAL.write_pos[0]
.sym 52214 $abc$19545$auto$wreduce.cc:455:run$590[0]
.sym 52215 MEM_SERIAL.data[21]
.sym 52216 MEM_SERIAL.data[3]
.sym 52217 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 52218 MEM_SERIAL.data[4]
.sym 52219 MEM_SERIAL.data[29]
.sym 52221 $abc$19545$new_n973_
.sym 52222 $abc$19545$new_n974_
.sym 52223 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 52224 $abc$19545$auto$wreduce.cc:455:run$590[0]
.sym 52227 $abc$19545$new_n935_
.sym 52228 $abc$19545$new_n1229_
.sym 52229 $abc$19545$new_n1235_
.sym 52230 uart_ready
.sym 52234 MEM_SERIAL.write_pos[0]
.sym 52236 $PACKER_VCC_NET
.sym 52240 MEM_SERIAL.data[11]
.sym 52241 MEM_SERIAL.data[3]
.sym 52242 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 52245 $abc$19545$new_n1243_
.sym 52246 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 52247 MEM_SERIAL.data[8]
.sym 52248 MEM_SERIAL.data[40]
.sym 52251 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 52252 MEM_SERIAL.data[21]
.sym 52253 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 52254 MEM_SERIAL.data[29]
.sym 52257 MEM_SERIAL.data[36]
.sym 52258 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 52259 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 52260 MEM_SERIAL.data[4]
.sym 52263 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 52264 MEM_SERIAL.data[12]
.sym 52265 MEM_SERIAL.data[44]
.sym 52266 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 52270 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][126]_new_inv_
.sym 52271 $abc$19545$new_n821_
.sym 52272 $abc$19545$new_n804_
.sym 52273 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][127]_new_inv_
.sym 52274 $abc$19545$new_n618_
.sym 52275 $abc$19545$new_n808_
.sym 52276 $abc$19545$new_n809_
.sym 52277 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][119]_new_inv_
.sym 52285 MEM_SERIAL.data[46]
.sym 52287 MEM_SERIAL.data[35]
.sym 52294 MEM_SERIAL.data[34]
.sym 52295 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 52297 MEM_SERIAL.data[15]
.sym 52300 MEM_SERIAL.data[7]
.sym 52302 MEM_SERIAL.data[5]
.sym 52303 MEM_SERIAL.data[12]
.sym 52304 MEM_SERIAL.data[4]
.sym 52305 MEM_SERIAL.data[29]
.sym 52311 $abc$19545$new_n972_
.sym 52312 MEM_SERIAL.data[14]
.sym 52313 MEM_SERIAL.write_pos[2]
.sym 52314 $PACKER_VCC_NET
.sym 52315 MEM_SERIAL.write_pos[1]
.sym 52316 MEM_SERIAL.write_pos[3]
.sym 52318 $abc$19545$new_n1259_
.sym 52319 MEM_SERIAL.write_pos[5]
.sym 52321 MEM_SERIAL.write_pos[4]
.sym 52323 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 52326 MEM_SERIAL.data[37]
.sym 52328 MEM_SERIAL.data[5]
.sym 52329 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 52331 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 52332 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 52333 MEM_SERIAL.data[46]
.sym 52340 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 52343 $nextpnr_ICESTORM_LC_13$O
.sym 52346 MEM_SERIAL.write_pos[1]
.sym 52349 $auto$alumacc.cc:474:replace_alu$692.C[3]
.sym 52351 MEM_SERIAL.write_pos[2]
.sym 52352 $PACKER_VCC_NET
.sym 52355 $auto$alumacc.cc:474:replace_alu$692.C[4]
.sym 52357 MEM_SERIAL.write_pos[3]
.sym 52359 $auto$alumacc.cc:474:replace_alu$692.C[3]
.sym 52361 $auto$alumacc.cc:474:replace_alu$692.C[5]
.sym 52364 MEM_SERIAL.write_pos[4]
.sym 52365 $auto$alumacc.cc:474:replace_alu$692.C[4]
.sym 52369 MEM_SERIAL.write_pos[5]
.sym 52371 $auto$alumacc.cc:474:replace_alu$692.C[5]
.sym 52374 MEM_SERIAL.data[14]
.sym 52375 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 52377 MEM_SERIAL.data[46]
.sym 52380 MEM_SERIAL.data[37]
.sym 52381 MEM_SERIAL.data[5]
.sym 52382 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 52383 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 52386 $abc$19545$new_n1259_
.sym 52387 $abc$19545$new_n972_
.sym 52388 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 52389 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 52393 $abc$19545$new_n822_
.sym 52394 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][122]_new_inv_
.sym 52395 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][114]_new_inv_
.sym 52396 $abc$19545$new_n820_
.sym 52397 $abc$19545$new_n637_
.sym 52398 $abc$19545$new_n638_
.sym 52399 $abc$19545$new_n639_
.sym 52400 $abc$19545$new_n826_
.sym 52406 MEM_SERIAL.write_pos[0]
.sym 52407 $PACKER_VCC_NET
.sym 52409 MEM_SERIAL.data[46]
.sym 52410 $PACKER_VCC_NET
.sym 52412 MEM_SERIAL.data[32]
.sym 52414 MEM_SERIAL.data[47]
.sym 52419 MEM_SERIAL.data[0]
.sym 52421 MEM_SERIAL.data[45]
.sym 52426 MEM_SERIAL.data[44]
.sym 52434 MEM_SERIAL.data[6]
.sym 52435 $abc$19545$new_n960_
.sym 52436 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 52437 MEM_SERIAL.data[36]
.sym 52438 MEM_SERIAL.data[4]
.sym 52439 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][126]_new_inv_
.sym 52440 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$12\buffer[175:0][124]_new_inv_
.sym 52442 $abc$19545$new_n1256_
.sym 52443 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][118]_new_inv_
.sym 52444 $abc$19545$new_n640_
.sym 52445 $abc$19545$new_n643_
.sym 52446 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 52447 $abc$19545$new_n1258_
.sym 52448 $abc$19545$new_n959_
.sym 52449 $abc$19545$new_n634_
.sym 52450 MEM_SERIAL.data[44]
.sym 52454 $abc$19545$new_n956_
.sym 52455 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$12\buffer[175:0][116]_new_inv_
.sym 52456 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 52457 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 52458 MEM_SERIAL.data[12]
.sym 52459 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 52462 $abc$19545$new_n637_
.sym 52463 MEM_SERIAL.data[38]
.sym 52464 $abc$19545$new_n619_
.sym 52465 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 52467 $abc$19545$new_n643_
.sym 52468 $abc$19545$new_n637_
.sym 52469 $abc$19545$new_n634_
.sym 52470 $abc$19545$new_n640_
.sym 52474 MEM_SERIAL.data[6]
.sym 52475 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 52476 MEM_SERIAL.data[38]
.sym 52479 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 52480 $abc$19545$new_n960_
.sym 52481 $abc$19545$new_n956_
.sym 52482 $abc$19545$new_n959_
.sym 52485 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][126]_new_inv_
.sym 52486 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][118]_new_inv_
.sym 52487 $abc$19545$new_n619_
.sym 52488 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 52491 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$12\buffer[175:0][124]_new_inv_
.sym 52492 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 52493 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 52494 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$12\buffer[175:0][116]_new_inv_
.sym 52498 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 52499 MEM_SERIAL.data[36]
.sym 52500 MEM_SERIAL.data[4]
.sym 52503 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 52504 MEM_SERIAL.data[12]
.sym 52505 MEM_SERIAL.data[44]
.sym 52509 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 52511 $abc$19545$new_n1256_
.sym 52512 $abc$19545$new_n1258_
.sym 52528 MEM_SERIAL.data[6]
.sym 52529 MEM_SERIAL.data[40]
.sym 52530 RINGBUFFER.mem_read_clock_enable
.sym 52531 MEM_SERIAL.data[36]
.sym 52532 MEM_SERIAL.data[44]
.sym 52534 MEM_SERIAL.data[4]
.sym 52535 MEM_SERIAL.data[1]
.sym 52536 MEM_SERIAL.data[42]
.sym 52537 MEM_SERIAL.data[2]
.sym 52539 MEM_SERIAL.data[37]
.sym 52540 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731
.sym 52542 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 52547 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 52560 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 52563 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 52566 MEM_SERIAL.data[32]
.sym 52569 $abc$19545$new_n1257_
.sym 52571 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 52572 $PACKER_GND_NET
.sym 52574 MEM_SERIAL.data[5]
.sym 52575 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19241
.sym 52579 MEM_SERIAL.data[0]
.sym 52581 MEM_SERIAL.data[45]
.sym 52582 MEM_SERIAL.data[13]
.sym 52588 MEM_SERIAL.data[37]
.sym 52614 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 52615 MEM_SERIAL.data[45]
.sym 52616 MEM_SERIAL.data[13]
.sym 52617 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 52620 MEM_SERIAL.data[5]
.sym 52621 MEM_SERIAL.data[37]
.sym 52622 $abc$19545$new_n1257_
.sym 52623 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 52626 MEM_SERIAL.data[0]
.sym 52627 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 52628 MEM_SERIAL.data[32]
.sym 52629 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 52635 $PACKER_GND_NET
.sym 52636 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19241
.sym 52637 main_clock_$glb_clk
.sym 52638 trigger_port_$glb_sr
.sym 52656 $PACKER_GND_NET
.sym 52670 MEM_SERIAL.data[37]
.sym 52672 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 52683 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 52698 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 52711 main_clock
.sym 52713 lpc_data_enable
.sym 52717 fsdi$SB_IO_OUT
.sym 52733 lpc_data_enable
.sym 52737 fsdi$SB_IO_OUT
.sym 53046 fsdi$SB_IO_OUT
.sym 54882 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 54887 RINGBUFFER.read_addr[9]
.sym 54894 RINGBUFFER.read_addr[0]
.sym 55016 RINGBUFFER.mem_write_clock_enable
.sym 55020 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 55133 RINGBUFFER.read_addr[2]
.sym 55134 RINGBUFFER.read_addr[9]
.sym 55135 RINGBUFFER.read_addr[3]
.sym 55138 RINGBUFFER.read_addr[1]
.sym 55139 RINGBUFFER.read_addr[7]
.sym 55151 RINGBUFFER.read_addr[7]
.sym 55252 RINGBUFFER.write_addr[4]
.sym 55256 RINGBUFFER.write_addr[5]
.sym 55263 RINGBUFFER.write_addr[1]
.sym 55264 MEM_SERIAL.write_pos[5]
.sym 55266 uart_ready
.sym 55270 $abc$19545$auto$rtlil.cc:1836:ReduceOr$715_new_inv_
.sym 55272 MEM_SERIAL.write_pos[5]
.sym 55275 RINGBUFFER.write_addr[0]
.sym 55288 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1153[3]_new_
.sym 55290 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[4]
.sym 55292 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 55293 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[5]
.sym 55298 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[7]
.sym 55299 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[6]
.sym 55304 $abc$19545$auto$simplemap.cc:168:logic_reduce$2165[1]_new_inv_
.sym 55308 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[3]
.sym 55309 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[2]
.sym 55310 $auto$alumacc.cc:474:replace_alu$707.C[2]
.sym 55313 $nextpnr_ICESTORM_LC_2$O
.sym 55316 $auto$alumacc.cc:474:replace_alu$707.C[2]
.sym 55319 $auto$alumacc.cc:474:replace_alu$707.C[3]
.sym 55322 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[2]
.sym 55325 $auto$alumacc.cc:474:replace_alu$707.C[4]
.sym 55328 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[3]
.sym 55331 $auto$alumacc.cc:474:replace_alu$707.C[5]
.sym 55333 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[4]
.sym 55337 $auto$alumacc.cc:474:replace_alu$707.C[6]
.sym 55339 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[5]
.sym 55343 $auto$alumacc.cc:474:replace_alu$707.C[7]
.sym 55345 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[6]
.sym 55349 $abc$19545$auto$alumacc.cc:491:replace_alu$709[7]
.sym 55351 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[7]
.sym 55356 $abc$19545$auto$simplemap.cc:168:logic_reduce$2165[1]_new_inv_
.sym 55357 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 55358 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1153[3]_new_
.sym 55359 $abc$19545$auto$alumacc.cc:491:replace_alu$709[7]
.sym 55363 $abc$19545$auto$alumacc.cc:491:replace_alu$658[7]
.sym 55364 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[7]
.sym 55365 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[6]
.sym 55366 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[3]
.sym 55367 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[2]
.sym 55368 $auto$alumacc.cc:474:replace_alu$707.C[2]
.sym 55369 $abc$19545$new_n599_
.sym 55370 $abc$19545$auto$simplemap.cc:168:logic_reduce$2165[1]_new_inv_
.sym 55376 RINGBUFFER.read_addr[0]
.sym 55378 RINGBUFFER.read_addr[9]
.sym 55388 MEM_SERIAL.write_pos[4]
.sym 55390 MEM_SERIAL.write_pos[2]
.sym 55392 RINGBUFFER.mem_read_clock_enable
.sym 55393 RINGBUFFER.write_addr[6]
.sym 55396 $abc$19545$new_n1224_
.sym 55404 MEM_SERIAL.write_pos[4]
.sym 55405 $abc$19545$new_n919_
.sym 55411 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1153[3]_new_
.sym 55412 MEM_SERIAL.data[33]
.sym 55417 $abc$19545$new_n1221_
.sym 55418 MEM_SERIAL.write_pos[0]
.sym 55419 MEM_SERIAL.data[1]
.sym 55424 MEM_SERIAL.write_pos[1]
.sym 55426 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 55432 MEM_SERIAL.write_pos[5]
.sym 55444 MEM_SERIAL.write_pos[4]
.sym 55450 $abc$19545$new_n919_
.sym 55451 $abc$19545$new_n1221_
.sym 55452 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1153[3]_new_
.sym 55464 MEM_SERIAL.write_pos[5]
.sym 55467 MEM_SERIAL.write_pos[5]
.sym 55468 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 55469 MEM_SERIAL.data[33]
.sym 55470 MEM_SERIAL.data[1]
.sym 55473 MEM_SERIAL.write_pos[1]
.sym 55476 MEM_SERIAL.write_pos[0]
.sym 55479 MEM_SERIAL.write_pos[0]
.sym 55482 MEM_SERIAL.write_pos[1]
.sym 55486 $abc$19545$new_n929_
.sym 55487 $abc$19545$new_n1225_
.sym 55488 $abc$19545$new_n928_
.sym 55489 $abc$19545$new_n904_
.sym 55490 $abc$19545$new_n1226_
.sym 55491 RINGBUFFER.write_addr[0]
.sym 55492 $abc$19545$new_n1216_
.sym 55493 $abc$19545$new_n913_
.sym 55500 MEM_SERIAL.data[34]
.sym 55505 $abc$19545$auto$alumacc.cc:491:replace_alu$658[7]
.sym 55508 MEM_SERIAL.data[33]
.sym 55509 uart_ready
.sym 55510 MEM_SERIAL.write_pos[1]
.sym 55511 MEM_SERIAL.data[8]
.sym 55512 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 55513 RINGBUFFER.write_addr[0]
.sym 55514 MEM_SERIAL.write_pos[4]
.sym 55516 MEM_SERIAL.write_pos[2]
.sym 55517 $PACKER_VCC_NET
.sym 55518 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 55520 MEM_SERIAL.data[14]
.sym 55521 MEM_SERIAL.data[39]
.sym 55529 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 55530 $abc$19545$new_n736_
.sym 55532 $abc$19545$auto$wreduce.cc:455:run$593[0]
.sym 55535 $abc$19545$new_n718_
.sym 55536 MEM_SERIAL.write_pos[5]
.sym 55543 MEM_SERIAL.write_pos[4]
.sym 55544 MEM_SERIAL.write_pos[2]
.sym 55549 MEM_SERIAL.data[18]
.sym 55550 MEM_SERIAL.data[26]
.sym 55551 $abc$19545$new_n1220_
.sym 55552 MEM_SERIAL.write_pos[2]
.sym 55555 $abc$19545$new_n912_
.sym 55557 $abc$19545$new_n727_
.sym 55558 MEM_SERIAL.write_pos[3]
.sym 55559 $nextpnr_ICESTORM_LC_19$O
.sym 55562 MEM_SERIAL.write_pos[2]
.sym 55565 $auto$alumacc.cc:474:replace_alu$698.C[4]
.sym 55567 MEM_SERIAL.write_pos[3]
.sym 55571 $auto$alumacc.cc:474:replace_alu$698.C[5]
.sym 55574 MEM_SERIAL.write_pos[4]
.sym 55575 $auto$alumacc.cc:474:replace_alu$698.C[4]
.sym 55579 MEM_SERIAL.write_pos[5]
.sym 55581 $auto$alumacc.cc:474:replace_alu$698.C[5]
.sym 55584 MEM_SERIAL.data[18]
.sym 55585 MEM_SERIAL.write_pos[2]
.sym 55586 MEM_SERIAL.write_pos[3]
.sym 55587 MEM_SERIAL.data[26]
.sym 55590 $abc$19545$new_n736_
.sym 55591 MEM_SERIAL.write_pos[4]
.sym 55592 $abc$19545$new_n1220_
.sym 55593 MEM_SERIAL.write_pos[2]
.sym 55596 MEM_SERIAL.write_pos[2]
.sym 55597 $abc$19545$new_n718_
.sym 55599 $abc$19545$new_n912_
.sym 55602 $abc$19545$auto$wreduce.cc:455:run$593[0]
.sym 55603 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 55604 $abc$19545$new_n727_
.sym 55605 MEM_SERIAL.write_pos[2]
.sym 55609 MEM_SERIAL.write_pos[4]
.sym 55610 MEM_SERIAL.write_pos[2]
.sym 55611 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$384.$and$/usr/bin/../share/yosys/techmap.v:434$1813_Y[2]_new_
.sym 55612 $abc$19545$new_n730_
.sym 55613 $abc$19545$new_n930_
.sym 55614 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$384.$and$/usr/bin/../share/yosys/techmap.v:434$1815_Y[4]_new_
.sym 55615 MEM_SERIAL.write_pos[1]
.sym 55616 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 55622 RINGBUFFER.read_addr[2]
.sym 55624 uart_ready
.sym 55625 MEM_SERIAL.data[42]
.sym 55626 RINGBUFFER.read_addr[3]
.sym 55627 MEM_SERIAL.data[40]
.sym 55629 MEM_SERIAL.data[41]
.sym 55633 MEM_SERIAL.data[32]
.sym 55636 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 55637 $abc$19545$new_n1220_
.sym 55638 MEM_SERIAL.write_pos[1]
.sym 55639 RINGBUFFER.write_addr[0]
.sym 55640 $abc$19545$new_n859_
.sym 55642 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 55643 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 55644 MEM_SERIAL.write_pos[3]
.sym 55652 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 55653 $abc$19545$new_n728_
.sym 55655 $abc$19545$new_n1158_
.sym 55656 $abc$19545$new_n1141_
.sym 55657 $abc$19545$new_n726_
.sym 55658 MEM_SERIAL.data[47]
.sym 55659 MEM_SERIAL.data[4]
.sym 55660 MEM_SERIAL.data[36]
.sym 55661 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 55662 uart_ready
.sym 55663 $abc$19545$new_n1149_
.sym 55664 $abc$19545$new_n1153_
.sym 55665 $abc$19545$new_n1154_
.sym 55667 $abc$19545$new_n1155_
.sym 55668 MEM_SERIAL.data[12]
.sym 55669 $abc$19545$new_n730_
.sym 55670 $abc$19545$new_n729_
.sym 55671 $abc$19545$auto$wreduce.cc:455:run$593[0]
.sym 55672 MEM_SERIAL.write_pos[1]
.sym 55673 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 55674 $abc$19545$new_n750_
.sym 55677 MEM_SERIAL.data[15]
.sym 55678 MEM_SERIAL.data[44]
.sym 55679 $abc$19545$new_n749_
.sym 55680 MEM_SERIAL.data[7]
.sym 55681 MEM_SERIAL.data[39]
.sym 55683 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 55684 $abc$19545$new_n730_
.sym 55685 MEM_SERIAL.data[15]
.sym 55686 MEM_SERIAL.data[47]
.sym 55689 $abc$19545$new_n1158_
.sym 55690 $abc$19545$new_n1154_
.sym 55691 $abc$19545$auto$wreduce.cc:455:run$593[0]
.sym 55692 MEM_SERIAL.write_pos[1]
.sym 55695 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 55696 $abc$19545$new_n726_
.sym 55697 $abc$19545$new_n729_
.sym 55698 $abc$19545$new_n728_
.sym 55701 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 55702 MEM_SERIAL.data[4]
.sym 55703 MEM_SERIAL.data[36]
.sym 55704 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 55707 MEM_SERIAL.data[12]
.sym 55708 $abc$19545$new_n730_
.sym 55709 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 55710 MEM_SERIAL.data[44]
.sym 55713 MEM_SERIAL.data[7]
.sym 55714 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 55715 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 55716 MEM_SERIAL.data[39]
.sym 55719 $abc$19545$new_n1141_
.sym 55720 uart_ready
.sym 55721 $abc$19545$new_n1149_
.sym 55722 $abc$19545$new_n1155_
.sym 55725 $abc$19545$new_n1153_
.sym 55726 $abc$19545$new_n749_
.sym 55727 $abc$19545$new_n750_
.sym 55728 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 55734 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 55735 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 55736 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 55737 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 55738 $abc$19545$auto$wreduce.cc:455:run$596[6]
.sym 55739 $abc$19545$auto$wreduce.cc:455:run$596[7]
.sym 55744 MEM_SERIAL.data[47]
.sym 55745 MEM_SERIAL.data[4]
.sym 55746 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 55749 MEM_SERIAL.data[35]
.sym 55750 uart_ready
.sym 55751 $abc$19545$new_n563_
.sym 55752 $abc$19545$new_n1230_
.sym 55756 MEM_SERIAL.write_pos[5]
.sym 55757 $abc$19545$new_n626_
.sym 55760 MEM_SERIAL.data[45]
.sym 55761 RINGBUFFER.read_addr[9]
.sym 55762 $abc$19545$new_n630_
.sym 55763 $abc$19545$new_n905_
.sym 55764 MEM_SERIAL.data[0]
.sym 55765 RINGBUFFER.read_addr[8]
.sym 55766 MEM_SERIAL.data[2]
.sym 55773 MEM_SERIAL.write_pos[4]
.sym 55774 $abc$19545$new_n718_
.sym 55776 $abc$19545$auto$wreduce.cc:455:run$593[0]
.sym 55777 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 55778 $abc$19545$new_n1144_
.sym 55779 $abc$19545$new_n1140_
.sym 55780 $abc$19545$new_n1157_
.sym 55782 MEM_SERIAL.write_pos[2]
.sym 55787 MEM_SERIAL.write_pos[1]
.sym 55796 $abc$19545$new_n1145_
.sym 55799 $abc$19545$new_n747_
.sym 55802 MEM_SERIAL.write_pos[3]
.sym 55803 MEM_SERIAL.write_pos[5]
.sym 55805 $nextpnr_ICESTORM_LC_12$O
.sym 55807 MEM_SERIAL.write_pos[1]
.sym 55811 $auto$alumacc.cc:474:replace_alu$704.C[3]
.sym 55813 MEM_SERIAL.write_pos[2]
.sym 55817 $auto$alumacc.cc:474:replace_alu$704.C[4]
.sym 55820 MEM_SERIAL.write_pos[3]
.sym 55821 $auto$alumacc.cc:474:replace_alu$704.C[3]
.sym 55823 $auto$alumacc.cc:474:replace_alu$704.C[5]
.sym 55825 MEM_SERIAL.write_pos[4]
.sym 55827 $auto$alumacc.cc:474:replace_alu$704.C[4]
.sym 55831 MEM_SERIAL.write_pos[5]
.sym 55833 $auto$alumacc.cc:474:replace_alu$704.C[5]
.sym 55836 $abc$19545$new_n1157_
.sym 55837 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 55838 $abc$19545$new_n747_
.sym 55839 MEM_SERIAL.write_pos[2]
.sym 55842 MEM_SERIAL.write_pos[2]
.sym 55843 $abc$19545$auto$wreduce.cc:455:run$593[0]
.sym 55844 $abc$19545$new_n1140_
.sym 55845 $abc$19545$new_n1145_
.sym 55848 $abc$19545$new_n1144_
.sym 55849 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 55850 $abc$19545$new_n718_
.sym 55851 MEM_SERIAL.write_pos[2]
.sym 55855 $abc$19545$new_n1198_
.sym 55856 $abc$19545$new_n1209_
.sym 55857 $abc$19545$new_n1199_
.sym 55858 $abc$19545$new_n855_
.sym 55859 $abc$19545$new_n1202_
.sym 55860 MEM_SERIAL.write_pos[3]
.sym 55861 MEM_SERIAL.write_pos[5]
.sym 55862 $abc$19545$new_n1208_
.sym 55869 RINGBUFFER.read_addr[7]
.sym 55870 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 55872 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 55873 RINGBUFFER.read_addr[9]
.sym 55874 $abc$19545$new_n1195_
.sym 55877 RINGBUFFER.read_addr[6]
.sym 55878 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 55879 RINGBUFFER.mem_read_clock_enable
.sym 55880 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 55881 MEM_SERIAL.data[15]
.sym 55882 $abc$19545$auto$wreduce.cc:455:run$595[4]
.sym 55883 MEM_SERIAL.write_pos[2]
.sym 55884 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 55885 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 55886 MEM_SERIAL.data[43]
.sym 55888 $abc$19545$new_n1224_
.sym 55897 $abc$19545$new_n1156_
.sym 55899 MEM_SERIAL.data[5]
.sym 55900 MEM_SERIAL.data[13]
.sym 55901 MEM_SERIAL.data[37]
.sym 55902 MEM_SERIAL.data[43]
.sym 55903 $abc$19545$new_n1139_
.sym 55904 $abc$19545$new_n1143_
.sym 55907 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 55909 MEM_SERIAL.data[42]
.sym 55911 MEM_SERIAL.data[6]
.sym 55912 $abc$19545$new_n1219_
.sym 55913 MEM_SERIAL.data[35]
.sym 55915 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:45$48.$12\buffer[175:0][122]_new_inv_
.sym 55917 MEM_SERIAL.data[10]
.sym 55919 MEM_SERIAL.data[11]
.sym 55920 MEM_SERIAL.data[45]
.sym 55922 MEM_SERIAL.data[3]
.sym 55923 MEM_SERIAL.data[26]
.sym 55924 MEM_SERIAL.data[38]
.sym 55925 MEM_SERIAL.write_pos[3]
.sym 55926 MEM_SERIAL.write_pos[5]
.sym 55929 MEM_SERIAL.write_pos[3]
.sym 55930 MEM_SERIAL.data[45]
.sym 55931 MEM_SERIAL.data[13]
.sym 55932 MEM_SERIAL.write_pos[5]
.sym 55935 MEM_SERIAL.data[35]
.sym 55936 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 55937 MEM_SERIAL.data[3]
.sym 55938 MEM_SERIAL.write_pos[3]
.sym 55941 MEM_SERIAL.write_pos[3]
.sym 55942 MEM_SERIAL.data[37]
.sym 55943 $abc$19545$new_n1219_
.sym 55944 MEM_SERIAL.data[5]
.sym 55947 MEM_SERIAL.data[10]
.sym 55948 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 55950 MEM_SERIAL.data[42]
.sym 55954 MEM_SERIAL.data[37]
.sym 55955 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 55956 MEM_SERIAL.data[5]
.sym 55959 $abc$19545$new_n1143_
.sym 55960 MEM_SERIAL.data[6]
.sym 55961 MEM_SERIAL.data[38]
.sym 55962 MEM_SERIAL.write_pos[3]
.sym 55965 MEM_SERIAL.data[26]
.sym 55966 $abc$19545$new_n1139_
.sym 55967 MEM_SERIAL.write_pos[3]
.sym 55968 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:45$48.$12\buffer[175:0][122]_new_inv_
.sym 55971 MEM_SERIAL.data[11]
.sym 55972 MEM_SERIAL.write_pos[3]
.sym 55973 $abc$19545$new_n1156_
.sym 55974 MEM_SERIAL.data[43]
.sym 55978 $abc$19545$new_n910_
.sym 55979 $abc$19545$new_n909_
.sym 55980 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.buffer[128]_new_
.sym 55981 $abc$19545$new_n905_
.sym 55982 $abc$19545$new_n1217_
.sym 55983 $abc$19545$new_n1251_
.sym 55984 $abc$19545$new_n1187_
.sym 55985 $abc$19545$new_n1218_
.sym 55991 MEM_SERIAL.data[7]
.sym 55993 MEM_SERIAL.data[4]
.sym 55994 $abc$19545$new_n585_
.sym 55995 MEM_SERIAL.data[5]
.sym 55996 MEM_SERIAL.data[8]
.sym 55997 $abc$19545$new_n579_
.sym 55999 MEM_SERIAL.data[6]
.sym 56000 MEM_SERIAL.data[3]
.sym 56002 MEM_SERIAL.data[9]
.sym 56003 MEM_SERIAL.data[39]
.sym 56004 MEM_SERIAL.write_pos[2]
.sym 56005 MEM_SERIAL.data[11]
.sym 56007 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 56008 MEM_SERIAL.data[39]
.sym 56009 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 56010 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 56012 MEM_SERIAL.data[14]
.sym 56013 $abc$19545$new_n622_
.sym 56019 MEM_SERIAL.data[41]
.sym 56020 MEM_SERIAL.data[13]
.sym 56021 MEM_SERIAL.data[5]
.sym 56024 MEM_SERIAL.data[45]
.sym 56025 $abc$19545$new_n1115_
.sym 56027 $abc$19545$new_n626_
.sym 56029 $abc$19545$new_n623_
.sym 56030 $abc$19545$new_n1114_
.sym 56031 $abc$19545$new_n618_
.sym 56032 $abc$19545$new_n622_
.sym 56033 MEM_SERIAL.data[35]
.sym 56034 $abc$19545$new_n630_
.sym 56035 $abc$19545$new_n617_
.sym 56036 MEM_SERIAL.data[1]
.sym 56037 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 56038 $abc$19545$new_n1116_
.sym 56039 $abc$19545$new_n624_
.sym 56041 MEM_SERIAL.data[33]
.sym 56042 $abc$19545$new_n1117_
.sym 56044 MEM_SERIAL.data[37]
.sym 56045 MEM_SERIAL.data[9]
.sym 56046 MEM_SERIAL.data[43]
.sym 56047 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 56048 $abc$19545$new_n1118_
.sym 56049 $abc$19545$new_n1115_
.sym 56052 $abc$19545$new_n624_
.sym 56053 $abc$19545$new_n618_
.sym 56054 $abc$19545$new_n622_
.sym 56055 $abc$19545$new_n623_
.sym 56058 $abc$19545$new_n626_
.sym 56059 $abc$19545$new_n617_
.sym 56060 $abc$19545$new_n1117_
.sym 56061 $abc$19545$new_n1118_
.sym 56064 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 56065 MEM_SERIAL.data[9]
.sym 56066 MEM_SERIAL.data[41]
.sym 56067 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 56070 $abc$19545$new_n1115_
.sym 56072 MEM_SERIAL.data[35]
.sym 56073 MEM_SERIAL.data[43]
.sym 56076 MEM_SERIAL.data[33]
.sym 56077 MEM_SERIAL.data[1]
.sym 56078 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 56079 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 56082 MEM_SERIAL.data[45]
.sym 56083 $abc$19545$new_n1115_
.sym 56084 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 56085 MEM_SERIAL.data[37]
.sym 56088 MEM_SERIAL.data[5]
.sym 56089 MEM_SERIAL.data[13]
.sym 56090 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 56091 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 56094 $abc$19545$new_n1116_
.sym 56095 $abc$19545$new_n630_
.sym 56096 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 56097 $abc$19545$new_n1114_
.sym 56101 $abc$19545$new_n1188_
.sym 56102 $abc$19545$new_n1189_
.sym 56103 $abc$19545$new_n1190_
.sym 56104 $abc$19545$new_n882_
.sym 56105 $abc$19545$new_n1224_
.sym 56106 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][113]_new_
.sym 56107 $abc$19545$new_n1223_
.sym 56108 $abc$19545$new_n1191_
.sym 56113 RINGBUFFER.read_addr[1]
.sym 56114 MEM_SERIAL.data[7]
.sym 56115 MEM_SERIAL.data[5]
.sym 56116 RINGBUFFER.read_addr[3]
.sym 56117 RINGBUFFER.read_addr[7]
.sym 56118 RINGBUFFER.read_addr[6]
.sym 56119 RINGBUFFER.read_addr[2]
.sym 56120 MEM_SERIAL.data[45]
.sym 56121 MEM_SERIAL.data[15]
.sym 56122 MEM_SERIAL.data[3]
.sym 56123 MEM_SERIAL.data[44]
.sym 56130 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 56133 $abc$19545$new_n816_
.sym 56134 MEM_SERIAL.data[6]
.sym 56135 $abc$19545$new_n619_
.sym 56143 MEM_SERIAL.data[37]
.sym 56144 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 56146 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 56147 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 56149 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][119]_new_inv_
.sym 56150 MEM_SERIAL.data[32]
.sym 56151 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 56152 MEM_SERIAL.data[47]
.sym 56153 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][127]_new_inv_
.sym 56155 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 56156 $abc$19545$new_n809_
.sym 56157 MEM_SERIAL.data[46]
.sym 56160 MEM_SERIAL.data[15]
.sym 56161 $abc$19545$new_n619_
.sym 56163 MEM_SERIAL.data[39]
.sym 56164 MEM_SERIAL.data[0]
.sym 56165 MEM_SERIAL.data[7]
.sym 56166 MEM_SERIAL.data[45]
.sym 56167 MEM_SERIAL.data[5]
.sym 56168 $abc$19545$new_n805_
.sym 56169 MEM_SERIAL.data[13]
.sym 56171 $abc$19545$new_n808_
.sym 56172 MEM_SERIAL.data[14]
.sym 56173 $abc$19545$new_n622_
.sym 56175 MEM_SERIAL.data[46]
.sym 56176 MEM_SERIAL.data[14]
.sym 56177 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 56181 MEM_SERIAL.data[32]
.sym 56182 MEM_SERIAL.data[0]
.sym 56183 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 56184 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 56187 $abc$19545$new_n622_
.sym 56188 $abc$19545$new_n809_
.sym 56189 $abc$19545$new_n808_
.sym 56190 $abc$19545$new_n805_
.sym 56194 MEM_SERIAL.data[15]
.sym 56195 MEM_SERIAL.data[47]
.sym 56196 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 56199 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 56200 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][119]_new_inv_
.sym 56201 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][127]_new_inv_
.sym 56202 $abc$19545$new_n619_
.sym 56205 MEM_SERIAL.data[45]
.sym 56206 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 56207 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 56208 MEM_SERIAL.data[13]
.sym 56211 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 56212 MEM_SERIAL.data[37]
.sym 56213 MEM_SERIAL.data[5]
.sym 56214 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 56217 MEM_SERIAL.data[39]
.sym 56219 MEM_SERIAL.data[7]
.sym 56220 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 56224 $abc$19545$new_n817_
.sym 56225 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][118]_new_inv_
.sym 56226 $abc$19545$new_n816_
.sym 56227 $abc$19545$new_n823_
.sym 56228 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][124]_new_inv_
.sym 56229 $abc$19545$new_n1210_
.sym 56230 $abc$19545$new_n1211_
.sym 56231 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][116]_new_inv_
.sym 56236 MEM_SERIAL.data[4]
.sym 56239 MEM_SERIAL.data[12]
.sym 56244 MEM_SERIAL.data[47]
.sym 56245 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731
.sym 56246 RINGBUFFER.write_addr[1]
.sym 56249 $abc$19545$new_n626_
.sym 56250 $abc$19545$new_n630_
.sym 56257 $abc$19545$new_n626_
.sym 56265 $abc$19545$new_n626_
.sym 56267 MEM_SERIAL.data[2]
.sym 56268 MEM_SERIAL.data[10]
.sym 56269 MEM_SERIAL.data[40]
.sym 56270 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 56271 MEM_SERIAL.data[4]
.sym 56273 $abc$19545$new_n822_
.sym 56274 $abc$19545$new_n821_
.sym 56276 MEM_SERIAL.data[42]
.sym 56277 MEM_SERIAL.data[34]
.sym 56278 MEM_SERIAL.data[12]
.sym 56279 MEM_SERIAL.data[36]
.sym 56280 MEM_SERIAL.data[44]
.sym 56281 $abc$19545$new_n626_
.sym 56282 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][122]_new_inv_
.sym 56283 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][114]_new_inv_
.sym 56285 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 56286 $abc$19545$new_n638_
.sym 56289 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 56291 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 56292 MEM_SERIAL.data[8]
.sym 56293 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 56295 $abc$19545$new_n639_
.sym 56296 $abc$19545$new_n619_
.sym 56298 MEM_SERIAL.data[8]
.sym 56299 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 56300 MEM_SERIAL.data[40]
.sym 56301 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 56304 MEM_SERIAL.data[10]
.sym 56306 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 56307 MEM_SERIAL.data[42]
.sym 56310 MEM_SERIAL.data[2]
.sym 56311 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 56313 MEM_SERIAL.data[34]
.sym 56316 $abc$19545$new_n822_
.sym 56317 $abc$19545$new_n821_
.sym 56319 $abc$19545$new_n626_
.sym 56323 $abc$19545$new_n638_
.sym 56324 $abc$19545$new_n626_
.sym 56325 $abc$19545$new_n639_
.sym 56328 MEM_SERIAL.data[36]
.sym 56329 MEM_SERIAL.data[4]
.sym 56330 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 56331 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 56334 MEM_SERIAL.data[12]
.sym 56335 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 56336 MEM_SERIAL.data[44]
.sym 56337 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 56340 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][122]_new_inv_
.sym 56341 $abc$19545$new_n619_
.sym 56342 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 56343 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][114]_new_inv_
.sym 56361 MEM_SERIAL.data[4]
.sym 56362 MEM_SERIAL.data[9]
.sym 56363 MEM_SERIAL.data[43]
.sym 56364 MEM_SERIAL.data[10]
.sym 56365 MEM_SERIAL.data[37]
.sym 56366 RINGBUFFER.read_addr[8]
.sym 56367 MEM_SERIAL.data[36]
.sym 56368 RINGBUFFER.read_addr[4]
.sym 56369 MEM_SERIAL.data[38]
.sym 56514 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731
.sym 56536 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731
.sym 58949 RINGBUFFER.write_addr[2]
.sym 58950 RINGBUFFER.write_addr[3]
.sym 58951 RINGBUFFER.write_addr[4]
.sym 58952 RINGBUFFER.write_addr[5]
.sym 58953 RINGBUFFER.write_addr[6]
.sym 58954 RINGBUFFER.write_addr[7]
.sym 58972 RINGBUFFER.write_addr[4]
.sym 58975 RINGBUFFER.write_addr[8]
.sym 58977 RINGBUFFER.write_addr[9]
.sym 58978 RINGBUFFER.write_addr[7]
.sym 58979 RINGBUFFER.read_addr[2]
.sym 59070 RINGBUFFER.write_addr[8]
.sym 59071 RINGBUFFER.write_addr[9]
.sym 59077 $auto$alumacc.cc:474:replace_alu$656.C[1]
.sym 59083 RINGBUFFER.write_addr[6]
.sym 59085 RINGBUFFER.write_addr[3]
.sym 59087 RINGBUFFER.write_addr[7]
.sym 59093 RINGBUFFER.write_addr[2]
.sym 59094 RINGBUFFER.write_addr[2]
.sym 59096 RINGBUFFER.write_addr[3]
.sym 59097 $abc$19545$new_n1254_
.sym 59098 MEM_SERIAL.data[33]
.sym 59100 MEM_SERIAL.data[34]
.sym 59103 RINGBUFFER.write_addr[8]
.sym 59104 RINGBUFFER.write_addr[0]
.sym 59105 RINGBUFFER.write_addr[9]
.sym 59111 $PACKER_VCC_NET
.sym 59113 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[6]
.sym 59115 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[2]
.sym 59119 $PACKER_VCC_NET
.sym 59120 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[7]
.sym 59122 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[3]
.sym 59124 $auto$alumacc.cc:474:replace_alu$707.C[2]
.sym 59128 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[4]
.sym 59134 $auto$alumacc.cc:474:replace_alu$656.C[1]
.sym 59139 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[5]
.sym 59143 $nextpnr_ICESTORM_LC_9$O
.sym 59145 $auto$alumacc.cc:474:replace_alu$656.C[1]
.sym 59149 $auto$alumacc.cc:474:replace_alu$656.C[2]
.sym 59151 $auto$alumacc.cc:474:replace_alu$707.C[2]
.sym 59155 $auto$alumacc.cc:474:replace_alu$656.C[3]
.sym 59158 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[2]
.sym 59161 $auto$alumacc.cc:474:replace_alu$656.C[4]
.sym 59163 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[3]
.sym 59164 $PACKER_VCC_NET
.sym 59167 $auto$alumacc.cc:474:replace_alu$656.C[5]
.sym 59169 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[4]
.sym 59173 $auto$alumacc.cc:474:replace_alu$656.C[6]
.sym 59175 $PACKER_VCC_NET
.sym 59176 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[5]
.sym 59179 $auto$alumacc.cc:474:replace_alu$656.C[7]
.sym 59182 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[6]
.sym 59185 $nextpnr_ICESTORM_LC_10$I3
.sym 59187 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[7]
.sym 59193 MEM_SERIAL.data[33]
.sym 59194 MEM_SERIAL.data[34]
.sym 59198 $abc$19545$new_n598_
.sym 59199 MEM_SERIAL.data[32]
.sym 59200 $abc$19545$new_n1255_
.sym 59203 MEM_SERIAL.write_pos[2]
.sym 59205 $PACKER_VCC_NET
.sym 59214 RINGBUFFER.write_addr[9]
.sym 59217 MEM_SERIAL.write_pos[4]
.sym 59218 $abc$19545$new_n1216_
.sym 59222 MEM_SERIAL.data[32]
.sym 59226 MEM_SERIAL.data[33]
.sym 59227 MEM_SERIAL.write_pos[3]
.sym 59228 MEM_SERIAL.data[34]
.sym 59229 $nextpnr_ICESTORM_LC_10$I3
.sym 59244 MEM_SERIAL.write_pos[3]
.sym 59246 MEM_SERIAL.write_pos[5]
.sym 59248 uart_ready
.sym 59249 $abc$19545$auto$simplemap.cc:168:logic_reduce$2165[1]_new_inv_
.sym 59250 MEM_SERIAL.write_pos[6]
.sym 59256 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 59258 MEM_SERIAL.write_pos[4]
.sym 59260 MEM_SERIAL.write_pos[2]
.sym 59261 MEM_SERIAL.write_pos[7]
.sym 59262 MEM_SERIAL.write_pos[1]
.sym 59270 $nextpnr_ICESTORM_LC_10$I3
.sym 59276 MEM_SERIAL.write_pos[7]
.sym 59281 MEM_SERIAL.write_pos[6]
.sym 59285 MEM_SERIAL.write_pos[3]
.sym 59292 MEM_SERIAL.write_pos[2]
.sym 59297 MEM_SERIAL.write_pos[1]
.sym 59303 $abc$19545$auto$simplemap.cc:168:logic_reduce$2165[1]_new_inv_
.sym 59304 uart_ready
.sym 59305 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 59309 MEM_SERIAL.write_pos[5]
.sym 59310 MEM_SERIAL.write_pos[7]
.sym 59311 MEM_SERIAL.write_pos[4]
.sym 59312 MEM_SERIAL.write_pos[6]
.sym 59318 $abc$19545$auto$wreduce.cc:455:run$598[5]
.sym 59319 $abc$19545$auto$wreduce.cc:455:run$598[6]
.sym 59320 $abc$19545$auto$wreduce.cc:455:run$598[7]
.sym 59321 MEM_SERIAL.data[42]
.sym 59322 MEM_SERIAL.data[40]
.sym 59323 MEM_SERIAL.data[41]
.sym 59328 RINGBUFFER.read_addr[4]
.sym 59329 MEM_SERIAL.data[32]
.sym 59330 MEM_SERIAL.write_pos[3]
.sym 59332 RINGBUFFER.read_addr[5]
.sym 59333 RINGBUFFER.mem_write_clock_enable
.sym 59334 read_data[32]
.sym 59336 RINGBUFFER.read_addr[7]
.sym 59341 MEM_SERIAL.write_pos[1]
.sym 59342 RINGBUFFER.write_addr[0]
.sym 59343 MEM_SERIAL.data[42]
.sym 59345 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 59347 MEM_SERIAL.write_pos[7]
.sym 59348 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 59357 MEM_SERIAL.write_pos[4]
.sym 59358 MEM_SERIAL.write_pos[2]
.sym 59360 $abc$19545$new_n904_
.sym 59361 $abc$19545$new_n1226_
.sym 59362 RINGBUFFER.write_addr[0]
.sym 59363 $abc$19545$new_n911_
.sym 59364 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 59365 MEM_SERIAL.write_pos[4]
.sym 59366 MEM_SERIAL.write_pos[5]
.sym 59367 $abc$19545$new_n928_
.sym 59368 $abc$19545$new_n905_
.sym 59369 $abc$19545$new_n930_
.sym 59370 $abc$19545$new_n1224_
.sym 59371 MEM_SERIAL.data[32]
.sym 59372 $abc$19545$new_n1255_
.sym 59374 $abc$19545$new_n1225_
.sym 59375 MEM_SERIAL.data[0]
.sym 59379 $PACKER_VCC_NET
.sym 59380 $abc$19545$new_n913_
.sym 59381 $abc$19545$new_n929_
.sym 59382 MEM_SERIAL.write_pos[1]
.sym 59383 $abc$19545$new_n1222_
.sym 59384 $abc$19545$new_n727_
.sym 59386 MEM_SERIAL.write_pos[0]
.sym 59388 $abc$19545$new_n931_
.sym 59390 MEM_SERIAL.write_pos[5]
.sym 59391 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 59392 MEM_SERIAL.data[0]
.sym 59393 MEM_SERIAL.data[32]
.sym 59396 MEM_SERIAL.write_pos[2]
.sym 59397 $abc$19545$new_n1224_
.sym 59398 MEM_SERIAL.write_pos[4]
.sym 59399 $abc$19545$new_n727_
.sym 59402 $abc$19545$new_n931_
.sym 59403 $abc$19545$new_n930_
.sym 59404 MEM_SERIAL.write_pos[4]
.sym 59405 $abc$19545$new_n929_
.sym 59408 $abc$19545$new_n913_
.sym 59409 $abc$19545$new_n911_
.sym 59410 MEM_SERIAL.write_pos[4]
.sym 59411 $abc$19545$new_n905_
.sym 59414 MEM_SERIAL.write_pos[0]
.sym 59415 $abc$19545$new_n1225_
.sym 59416 MEM_SERIAL.write_pos[1]
.sym 59417 $abc$19545$new_n928_
.sym 59421 $PACKER_VCC_NET
.sym 59422 RINGBUFFER.write_addr[0]
.sym 59426 $abc$19545$new_n1226_
.sym 59427 $abc$19545$new_n1222_
.sym 59428 $abc$19545$new_n1255_
.sym 59429 $abc$19545$new_n904_
.sym 59433 MEM_SERIAL.write_pos[1]
.sym 59435 MEM_SERIAL.write_pos[0]
.sym 59436 RINGBUFFER.mem_write_clock_enable_$glb_ce
.sym 59437 main_clock_$glb_clk
.sym 59438 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 59439 uart_data[5]
.sym 59440 $abc$19545$new_n705_
.sym 59441 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$384.$and$/usr/bin/../share/yosys/techmap.v:434$1813_Y[4]_new_
.sym 59442 uart_data[3]
.sym 59443 uart_data[2]
.sym 59444 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$384.$and$/usr/bin/../share/yosys/techmap.v:434$1813_Y[1]_new_
.sym 59445 $abc$19545$new_n883_
.sym 59446 uart_data[4]
.sym 59452 MEM_SERIAL.write_pos[5]
.sym 59453 RINGBUFFER.read_addr[9]
.sym 59454 $abc$19545$new_n905_
.sym 59456 uart_ready
.sym 59457 read_data[42]
.sym 59460 $abc$19545$auto$rtlil.cc:1836:ReduceOr$715_new_inv_
.sym 59461 RINGBUFFER.read_addr[8]
.sym 59463 $abc$19545$auto$wreduce.cc:455:run$598[5]
.sym 59464 MEM_SERIAL.data[33]
.sym 59465 RINGBUFFER.read_addr[2]
.sym 59467 $abc$19545$new_n661_
.sym 59468 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 59469 MEM_SERIAL.data[42]
.sym 59470 RINGBUFFER.write_addr[0]
.sym 59471 MEM_SERIAL.data[40]
.sym 59472 MEM_SERIAL.write_pos[0]
.sym 59473 MEM_SERIAL.data[41]
.sym 59474 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 59481 uart_ready
.sym 59482 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 59483 $abc$19545$new_n730_
.sym 59488 $abc$19545$new_n563_
.sym 59489 MEM_SERIAL.write_pos[2]
.sym 59490 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$384.$and$/usr/bin/../share/yosys/techmap.v:434$1813_Y[2]_new_
.sym 59491 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 59493 MEM_SERIAL.data[8]
.sym 59494 MEM_SERIAL.data[40]
.sym 59496 MEM_SERIAL.write_pos[4]
.sym 59498 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$384.$and$/usr/bin/../share/yosys/techmap.v:434$1813_Y[4]_new_
.sym 59500 MEM_SERIAL.write_pos[5]
.sym 59501 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$384.$and$/usr/bin/../share/yosys/techmap.v:434$1813_Y[1]_new_
.sym 59502 MEM_SERIAL.write_pos[1]
.sym 59504 MEM_SERIAL.write_pos[4]
.sym 59505 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 59506 MEM_SERIAL.write_pos[3]
.sym 59509 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$384.$and$/usr/bin/../share/yosys/techmap.v:434$1815_Y[4]_new_
.sym 59510 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 59513 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$384.$and$/usr/bin/../share/yosys/techmap.v:434$1813_Y[4]_new_
.sym 59514 $abc$19545$new_n563_
.sym 59515 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$384.$and$/usr/bin/../share/yosys/techmap.v:434$1815_Y[4]_new_
.sym 59516 MEM_SERIAL.write_pos[4]
.sym 59519 $abc$19545$new_n563_
.sym 59520 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 59521 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$384.$and$/usr/bin/../share/yosys/techmap.v:434$1813_Y[2]_new_
.sym 59522 MEM_SERIAL.write_pos[2]
.sym 59525 MEM_SERIAL.write_pos[2]
.sym 59526 uart_ready
.sym 59527 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 59528 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 59532 MEM_SERIAL.write_pos[2]
.sym 59533 MEM_SERIAL.write_pos[3]
.sym 59537 MEM_SERIAL.data[8]
.sym 59538 MEM_SERIAL.data[40]
.sym 59539 MEM_SERIAL.write_pos[5]
.sym 59540 $abc$19545$new_n730_
.sym 59543 uart_ready
.sym 59544 MEM_SERIAL.write_pos[4]
.sym 59545 MEM_SERIAL.write_pos[3]
.sym 59546 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 59549 MEM_SERIAL.write_pos[1]
.sym 59550 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$384.$and$/usr/bin/../share/yosys/techmap.v:434$1813_Y[1]_new_
.sym 59551 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 59552 $abc$19545$new_n563_
.sym 59556 MEM_SERIAL.write_pos[2]
.sym 59557 MEM_SERIAL.write_pos[3]
.sym 59559 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 59560 main_clock_$glb_clk
.sym 59561 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 59562 $abc$19545$new_n1105_
.sym 59563 $abc$19545$new_n1106_
.sym 59564 $abc$19545$new_n1207_
.sym 59565 MEM_SERIAL.write_pos[7]
.sym 59566 $abc$19545$new_n566_
.sym 59567 $abc$19545$new_n580_
.sym 59568 MEM_SERIAL.write_pos[6]
.sym 59569 $abc$19545$new_n1196_
.sym 59574 MEM_SERIAL.write_pos[4]
.sym 59576 uart_ready
.sym 59577 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 59578 MEM_SERIAL.write_pos[2]
.sym 59579 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.buffer[128]_new_
.sym 59580 $PACKER_VCC_NET
.sym 59582 MEM_SERIAL.data[43]
.sym 59585 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.buffer[128]_new_
.sym 59586 MEM_SERIAL.data[33]
.sym 59587 MEM_SERIAL.data[47]
.sym 59588 RINGBUFFER.write_addr[3]
.sym 59589 $abc$19545$new_n1254_
.sym 59590 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.buffer[128]_new_
.sym 59592 MEM_SERIAL.data[34]
.sym 59594 MEM_SERIAL.data[12]
.sym 59596 RINGBUFFER.write_addr[8]
.sym 59597 MEM_SERIAL.data[42]
.sym 59604 MEM_SERIAL.write_pos[2]
.sym 59609 MEM_SERIAL.write_pos[1]
.sym 59611 MEM_SERIAL.write_pos[4]
.sym 59616 MEM_SERIAL.write_pos[3]
.sym 59617 MEM_SERIAL.write_pos[5]
.sym 59622 MEM_SERIAL.write_pos[7]
.sym 59625 MEM_SERIAL.write_pos[6]
.sym 59631 MEM_SERIAL.write_pos[0]
.sym 59635 $nextpnr_ICESTORM_LC_6$O
.sym 59637 MEM_SERIAL.write_pos[0]
.sym 59641 $auto$alumacc.cc:474:replace_alu$716.C[2]
.sym 59643 MEM_SERIAL.write_pos[1]
.sym 59647 $auto$alumacc.cc:474:replace_alu$716.C[3]
.sym 59649 MEM_SERIAL.write_pos[2]
.sym 59651 $auto$alumacc.cc:474:replace_alu$716.C[2]
.sym 59653 $auto$alumacc.cc:474:replace_alu$716.C[4]
.sym 59655 MEM_SERIAL.write_pos[3]
.sym 59657 $auto$alumacc.cc:474:replace_alu$716.C[3]
.sym 59659 $auto$alumacc.cc:474:replace_alu$716.C[5]
.sym 59661 MEM_SERIAL.write_pos[4]
.sym 59663 $auto$alumacc.cc:474:replace_alu$716.C[4]
.sym 59665 $auto$alumacc.cc:474:replace_alu$716.C[6]
.sym 59668 MEM_SERIAL.write_pos[5]
.sym 59669 $auto$alumacc.cc:474:replace_alu$716.C[5]
.sym 59671 $auto$alumacc.cc:474:replace_alu$716.C[7]
.sym 59674 MEM_SERIAL.write_pos[6]
.sym 59675 $auto$alumacc.cc:474:replace_alu$716.C[6]
.sym 59680 MEM_SERIAL.write_pos[7]
.sym 59681 $auto$alumacc.cc:474:replace_alu$716.C[7]
.sym 59685 $abc$19545$new_n854_
.sym 59686 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:48$54.$20\buffer[175:0][128]_new_inv_
.sym 59687 $abc$19545$new_n856_
.sym 59688 $abc$19545$new_n1205_
.sym 59689 MEM_SERIAL.write_pos[0]
.sym 59690 $abc$19545$new_n1206_
.sym 59691 $abc$19545$new_n578_
.sym 59692 $abc$19545$new_n1204_
.sym 59699 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 59701 $PACKER_VCC_NET
.sym 59704 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 59705 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 59707 RINGBUFFER.read_addr[0]
.sym 59708 $PACKER_VCC_NET
.sym 59709 MEM_SERIAL.data[34]
.sym 59710 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 59711 MEM_SERIAL.write_pos[3]
.sym 59712 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 59713 MEM_SERIAL.write_pos[5]
.sym 59715 MEM_SERIAL.data[14]
.sym 59716 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 59717 MEM_SERIAL.data[43]
.sym 59718 MEM_SERIAL.data[33]
.sym 59719 MEM_SERIAL.data[35]
.sym 59726 $abc$19545$new_n579_
.sym 59727 MEM_SERIAL.data[8]
.sym 59728 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 59729 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 59730 MEM_SERIAL.data[0]
.sym 59731 $abc$19545$new_n580_
.sym 59733 $abc$19545$new_n585_
.sym 59734 $abc$19545$new_n1198_
.sym 59735 MEM_SERIAL.data[32]
.sym 59737 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 59738 MEM_SERIAL.data[7]
.sym 59739 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 59741 $abc$19545$new_n1208_
.sym 59742 MEM_SERIAL.data[44]
.sym 59743 MEM_SERIAL.data[40]
.sym 59745 MEM_SERIAL.data[15]
.sym 59747 MEM_SERIAL.data[47]
.sym 59748 $abc$19545$new_n578_
.sym 59749 MEM_SERIAL.data[39]
.sym 59750 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731
.sym 59754 MEM_SERIAL.data[12]
.sym 59755 MEM_SERIAL.write_pos[3]
.sym 59756 MEM_SERIAL.data[14]
.sym 59757 MEM_SERIAL.data[46]
.sym 59759 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 59760 MEM_SERIAL.data[8]
.sym 59761 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 59762 MEM_SERIAL.data[40]
.sym 59765 MEM_SERIAL.data[39]
.sym 59766 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 59767 MEM_SERIAL.data[7]
.sym 59768 $abc$19545$new_n1208_
.sym 59771 MEM_SERIAL.data[0]
.sym 59772 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 59773 MEM_SERIAL.data[32]
.sym 59774 $abc$19545$new_n1198_
.sym 59777 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 59778 MEM_SERIAL.data[46]
.sym 59779 MEM_SERIAL.data[14]
.sym 59780 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 59783 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 59784 MEM_SERIAL.data[12]
.sym 59785 MEM_SERIAL.data[44]
.sym 59786 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 59789 $abc$19545$new_n585_
.sym 59790 $abc$19545$new_n579_
.sym 59791 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731
.sym 59792 MEM_SERIAL.write_pos[3]
.sym 59795 $abc$19545$new_n578_
.sym 59796 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731
.sym 59798 $abc$19545$new_n580_
.sym 59801 MEM_SERIAL.data[47]
.sym 59802 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 59803 MEM_SERIAL.data[15]
.sym 59804 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 59805 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 59806 main_clock_$glb_clk
.sym 59807 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 59808 MEM_SERIAL.data[44]
.sym 59809 $abc$19545$new_n1254_
.sym 59810 $abc$19545$new_n1203_
.sym 59811 $abc$19545$new_n853_
.sym 59812 $abc$19545$new_n1252_
.sym 59813 $abc$19545$new_n1200_
.sym 59814 $abc$19545$new_n857_
.sym 59815 MEM_SERIAL.data[46]
.sym 59820 $abc$19545$new_n859_
.sym 59822 MEM_SERIAL.write_pos[3]
.sym 59824 MEM_SERIAL.data[6]
.sym 59827 RINGBUFFER.mem_write_clock_enable
.sym 59831 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 59832 MEM_SERIAL.data[1]
.sym 59833 MEM_SERIAL.data[38]
.sym 59835 MEM_SERIAL.data[39]
.sym 59837 $abc$19545$new_n630_
.sym 59838 MEM_SERIAL.data[11]
.sym 59839 MEM_SERIAL.write_pos[3]
.sym 59840 $abc$19545$new_n626_
.sym 59843 MEM_SERIAL.data[10]
.sym 59849 MEM_SERIAL.write_pos[2]
.sym 59850 MEM_SERIAL.data[10]
.sym 59851 MEM_SERIAL.data[47]
.sym 59852 MEM_SERIAL.data[15]
.sym 59853 MEM_SERIAL.data[7]
.sym 59854 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 59856 $abc$19545$new_n1191_
.sym 59857 MEM_SERIAL.data[38]
.sym 59858 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 59859 MEM_SERIAL.data[39]
.sym 59860 MEM_SERIAL.data[2]
.sym 59861 $abc$19545$new_n1217_
.sym 59862 MEM_SERIAL.write_pos[3]
.sym 59863 MEM_SERIAL.write_pos[5]
.sym 59864 $abc$19545$auto$wreduce.cc:455:run$595[4]
.sym 59865 $abc$19545$new_n910_
.sym 59866 $abc$19545$new_n909_
.sym 59867 MEM_SERIAL.data[42]
.sym 59868 MEM_SERIAL.write_pos[2]
.sym 59869 MEM_SERIAL.data[34]
.sym 59870 MEM_SERIAL.data[6]
.sym 59872 MEM_SERIAL.data[46]
.sym 59874 $abc$19545$new_n1183_
.sym 59875 MEM_SERIAL.data[14]
.sym 59877 $abc$19545$new_n816_
.sym 59878 MEM_SERIAL.write_pos[2]
.sym 59880 $abc$19545$new_n1218_
.sym 59882 MEM_SERIAL.write_pos[3]
.sym 59883 MEM_SERIAL.write_pos[2]
.sym 59884 MEM_SERIAL.data[42]
.sym 59885 MEM_SERIAL.data[46]
.sym 59888 MEM_SERIAL.write_pos[2]
.sym 59889 MEM_SERIAL.data[34]
.sym 59890 MEM_SERIAL.data[38]
.sym 59891 MEM_SERIAL.write_pos[3]
.sym 59894 $abc$19545$new_n1183_
.sym 59895 $abc$19545$new_n816_
.sym 59896 $abc$19545$auto$wreduce.cc:455:run$595[4]
.sym 59897 $abc$19545$new_n1191_
.sym 59900 $abc$19545$new_n909_
.sym 59901 $abc$19545$new_n1218_
.sym 59902 MEM_SERIAL.write_pos[5]
.sym 59903 $abc$19545$new_n910_
.sym 59906 MEM_SERIAL.write_pos[2]
.sym 59907 MEM_SERIAL.data[6]
.sym 59908 MEM_SERIAL.write_pos[3]
.sym 59909 MEM_SERIAL.data[14]
.sym 59912 MEM_SERIAL.write_pos[5]
.sym 59913 MEM_SERIAL.data[47]
.sym 59914 MEM_SERIAL.data[15]
.sym 59915 MEM_SERIAL.write_pos[2]
.sym 59918 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 59919 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 59920 MEM_SERIAL.data[7]
.sym 59921 MEM_SERIAL.data[39]
.sym 59924 MEM_SERIAL.data[10]
.sym 59925 MEM_SERIAL.write_pos[2]
.sym 59926 $abc$19545$new_n1217_
.sym 59927 MEM_SERIAL.data[2]
.sym 59932 $abc$19545$new_n877_
.sym 59934 $abc$19545$new_n858_
.sym 59936 $abc$19545$new_n881_
.sym 59937 $abc$19545$new_n1260_
.sym 59938 $abc$19545$new_n1261_
.sym 59943 MEM_SERIAL.data[45]
.sym 59945 MEM_SERIAL.data[47]
.sym 59946 RINGBUFFER.write_addr[1]
.sym 59948 MEM_SERIAL.data[46]
.sym 59949 read_data[46]
.sym 59950 MEM_SERIAL.data[2]
.sym 59954 MEM_SERIAL.data[10]
.sym 59956 MEM_SERIAL.data[33]
.sym 59957 MEM_SERIAL.data[36]
.sym 59960 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 59961 MEM_SERIAL.data[41]
.sym 59965 MEM_SERIAL.data[5]
.sym 59966 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 59972 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 59973 $abc$19545$new_n1189_
.sym 59974 $abc$19545$new_n804_
.sym 59975 MEM_SERIAL.data[15]
.sym 59976 MEM_SERIAL.data[9]
.sym 59977 MEM_SERIAL.data[4]
.sym 59978 $abc$19545$new_n1187_
.sym 59979 MEM_SERIAL.data[41]
.sym 59980 MEM_SERIAL.data[44]
.sym 59982 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 59984 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 59985 MEM_SERIAL.write_pos[5]
.sym 59986 MEM_SERIAL.data[12]
.sym 59987 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 59988 MEM_SERIAL.data[33]
.sym 59991 MEM_SERIAL.data[5]
.sym 59992 MEM_SERIAL.data[1]
.sym 59994 MEM_SERIAL.data[13]
.sym 59995 MEM_SERIAL.data[47]
.sym 59996 $abc$19545$new_n1188_
.sym 59997 $abc$19545$new_n630_
.sym 59998 $abc$19545$new_n1190_
.sym 59999 MEM_SERIAL.write_pos[3]
.sym 60000 $abc$19545$new_n626_
.sym 60001 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][113]_new_
.sym 60002 $abc$19545$new_n1223_
.sym 60003 MEM_SERIAL.data[36]
.sym 60005 MEM_SERIAL.data[9]
.sym 60007 $abc$19545$new_n1187_
.sym 60008 MEM_SERIAL.data[41]
.sym 60011 $abc$19545$new_n1188_
.sym 60012 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 60013 $abc$19545$new_n626_
.sym 60014 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][113]_new_
.sym 60017 $abc$19545$new_n1187_
.sym 60018 MEM_SERIAL.data[15]
.sym 60019 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 60020 MEM_SERIAL.data[47]
.sym 60023 MEM_SERIAL.data[5]
.sym 60024 MEM_SERIAL.data[13]
.sym 60025 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 60026 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 60029 MEM_SERIAL.data[36]
.sym 60030 MEM_SERIAL.data[4]
.sym 60031 MEM_SERIAL.write_pos[3]
.sym 60032 $abc$19545$new_n1223_
.sym 60035 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 60036 MEM_SERIAL.data[1]
.sym 60038 MEM_SERIAL.data[33]
.sym 60041 MEM_SERIAL.write_pos[3]
.sym 60042 MEM_SERIAL.data[12]
.sym 60043 MEM_SERIAL.write_pos[5]
.sym 60044 MEM_SERIAL.data[44]
.sym 60047 $abc$19545$new_n1190_
.sym 60048 $abc$19545$new_n804_
.sym 60049 $abc$19545$new_n1189_
.sym 60050 $abc$19545$new_n630_
.sym 60054 MEM_SERIAL.data[38]
.sym 60055 MEM_SERIAL.data[39]
.sym 60060 MEM_SERIAL.data[37]
.sym 60061 MEM_SERIAL.data[36]
.sym 60071 $PACKER_VCC_NET
.sym 60074 RINGBUFFER.mem_write_clock_enable
.sym 60076 RINGBUFFER.mem_read_clock_enable
.sym 60086 MEM_SERIAL.data[12]
.sym 60087 MEM_SERIAL.data[38]
.sym 60096 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 60097 $abc$19545$new_n622_
.sym 60098 $abc$19545$new_n823_
.sym 60099 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 60100 MEM_SERIAL.data[6]
.sym 60101 MEM_SERIAL.data[9]
.sym 60102 MEM_SERIAL.data[4]
.sym 60103 $abc$19545$new_n817_
.sym 60104 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 60106 $abc$19545$new_n820_
.sym 60107 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][124]_new_inv_
.sym 60108 $abc$19545$new_n1210_
.sym 60109 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 60110 $abc$19545$new_n826_
.sym 60111 MEM_SERIAL.data[38]
.sym 60112 MEM_SERIAL.data[12]
.sym 60113 MEM_SERIAL.data[44]
.sym 60116 MEM_SERIAL.data[33]
.sym 60118 MEM_SERIAL.data[36]
.sym 60119 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][126]_new_inv_
.sym 60120 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][118]_new_inv_
.sym 60121 MEM_SERIAL.data[41]
.sym 60122 $abc$19545$new_n630_
.sym 60124 MEM_SERIAL.data[1]
.sym 60126 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][116]_new_inv_
.sym 60128 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][118]_new_inv_
.sym 60129 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 60130 $abc$19545$new_n630_
.sym 60131 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][126]_new_inv_
.sym 60134 MEM_SERIAL.data[6]
.sym 60135 MEM_SERIAL.data[38]
.sym 60137 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 60140 $abc$19545$new_n820_
.sym 60141 $abc$19545$new_n823_
.sym 60142 $abc$19545$new_n826_
.sym 60143 $abc$19545$new_n817_
.sym 60146 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 60147 $abc$19545$new_n622_
.sym 60148 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][124]_new_inv_
.sym 60149 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][116]_new_inv_
.sym 60152 MEM_SERIAL.data[44]
.sym 60154 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 60155 MEM_SERIAL.data[12]
.sym 60158 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 60159 MEM_SERIAL.data[9]
.sym 60160 MEM_SERIAL.data[41]
.sym 60161 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 60164 $abc$19545$new_n1210_
.sym 60165 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 60166 MEM_SERIAL.data[1]
.sym 60167 MEM_SERIAL.data[33]
.sym 60170 MEM_SERIAL.data[36]
.sym 60172 MEM_SERIAL.data[4]
.sym 60173 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 60182 $PACKER_GND_NET
.sym 60190 read_data[38]
.sym 60195 clock_divider[10]
.sym 60196 MEM_SERIAL.data[38]
.sym 60197 clock_divider[11]
.sym 60198 MEM_SERIAL.data[39]
.sym 60200 read_data[39]
.sym 60208 $PACKER_VCC_NET
.sym 60316 clock_divider[22]
.sym 60523 fscts$SB_IO_IN
.sym 62173 RINGBUFFER.write_addr[6]
.sym 62418 MEM_SERIAL.data[42]
.sym 62664 RINGBUFFER.write_addr[9]
.sym 62665 RINGBUFFER.write_addr[2]
.sym 62678 RINGBUFFER.write_addr[8]
.sym 62679 RINGBUFFER.write_addr[6]
.sym 62683 RINGBUFFER.mem_read_clock_enable
.sym 62687 RINGBUFFER.write_addr[2]
.sym 62787 MEM_SERIAL.data[34]
.sym 62803 RINGBUFFER.write_addr[5]
.sym 62807 RINGBUFFER.write_addr[7]
.sym 62809 MEM_SERIAL.write_pos[0]
.sym 62830 RINGBUFFER.write_addr[4]
.sym 62831 RINGBUFFER.write_addr[5]
.sym 62832 RINGBUFFER.write_addr[6]
.sym 62836 RINGBUFFER.write_addr[2]
.sym 62843 RINGBUFFER.write_addr[1]
.sym 62845 RINGBUFFER.write_addr[3]
.sym 62848 RINGBUFFER.write_addr[0]
.sym 62849 RINGBUFFER.write_addr[7]
.sym 62850 $nextpnr_ICESTORM_LC_7$O
.sym 62852 RINGBUFFER.write_addr[0]
.sym 62856 $auto$alumacc.cc:474:replace_alu$725.C[2]
.sym 62858 RINGBUFFER.write_addr[1]
.sym 62862 $auto$alumacc.cc:474:replace_alu$725.C[3]
.sym 62865 RINGBUFFER.write_addr[2]
.sym 62866 $auto$alumacc.cc:474:replace_alu$725.C[2]
.sym 62868 $auto$alumacc.cc:474:replace_alu$725.C[4]
.sym 62870 RINGBUFFER.write_addr[3]
.sym 62872 $auto$alumacc.cc:474:replace_alu$725.C[3]
.sym 62874 $auto$alumacc.cc:474:replace_alu$725.C[5]
.sym 62876 RINGBUFFER.write_addr[4]
.sym 62878 $auto$alumacc.cc:474:replace_alu$725.C[4]
.sym 62880 $auto$alumacc.cc:474:replace_alu$725.C[6]
.sym 62882 RINGBUFFER.write_addr[5]
.sym 62884 $auto$alumacc.cc:474:replace_alu$725.C[5]
.sym 62886 $auto$alumacc.cc:474:replace_alu$725.C[7]
.sym 62888 RINGBUFFER.write_addr[6]
.sym 62890 $auto$alumacc.cc:474:replace_alu$725.C[6]
.sym 62892 $auto$alumacc.cc:474:replace_alu$725.C[8]
.sym 62894 RINGBUFFER.write_addr[7]
.sym 62896 $auto$alumacc.cc:474:replace_alu$725.C[7]
.sym 62897 RINGBUFFER.mem_write_clock_enable_$glb_ce
.sym 62898 main_clock_$glb_clk
.sym 62899 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 62900 SERIAL.data[6]
.sym 62902 $abc$19545$new_n549_
.sym 62903 $abc$19545$new_n550_
.sym 62904 SERIAL.data[5]
.sym 62905 SERIAL.data[4]
.sym 62906 SERIAL.data[7]
.sym 62907 $abc$19545$new_n548_
.sym 62914 RINGBUFFER.write_addr[5]
.sym 62918 RINGBUFFER.write_addr[2]
.sym 62920 RINGBUFFER.write_addr[3]
.sym 62922 RINGBUFFER.write_addr[4]
.sym 62925 RINGBUFFER.write_addr[2]
.sym 62926 RINGBUFFER.read_addr[7]
.sym 62927 RINGBUFFER.write_addr[3]
.sym 62929 RINGBUFFER.write_addr[4]
.sym 62931 RINGBUFFER.write_addr[5]
.sym 62932 RINGBUFFER.write_addr[8]
.sym 62933 RINGBUFFER.write_addr[6]
.sym 62934 RINGBUFFER.write_addr[9]
.sym 62935 RINGBUFFER.write_addr[7]
.sym 62936 $auto$alumacc.cc:474:replace_alu$725.C[8]
.sym 62949 RINGBUFFER.write_addr[8]
.sym 62966 RINGBUFFER.write_addr[9]
.sym 62969 MEM_SERIAL.write_pos[0]
.sym 62973 $auto$alumacc.cc:474:replace_alu$725.C[9]
.sym 62975 RINGBUFFER.write_addr[8]
.sym 62977 $auto$alumacc.cc:474:replace_alu$725.C[8]
.sym 62981 RINGBUFFER.write_addr[9]
.sym 62983 $auto$alumacc.cc:474:replace_alu$725.C[9]
.sym 63016 MEM_SERIAL.write_pos[0]
.sym 63020 RINGBUFFER.mem_write_clock_enable_$glb_ce
.sym 63021 main_clock_$glb_clk
.sym 63022 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 63025 RINGBUFFER.read_addr[2]
.sym 63026 RINGBUFFER.read_addr[3]
.sym 63027 RINGBUFFER.read_addr[4]
.sym 63028 RINGBUFFER.read_addr[5]
.sym 63029 RINGBUFFER.read_addr[6]
.sym 63030 RINGBUFFER.read_addr[7]
.sym 63035 RINGBUFFER.write_addr[8]
.sym 63039 RINGBUFFER.write_addr[9]
.sym 63047 uart_data[5]
.sym 63048 MEM_SERIAL.data[40]
.sym 63049 $abc$19545$new_n598_
.sym 63050 MEM_SERIAL.data[41]
.sym 63051 MEM_SERIAL.data[32]
.sym 63052 $PACKER_VCC_NET
.sym 63053 $PACKER_VCC_NET
.sym 63054 read_data[41]
.sym 63055 read_data[40]
.sym 63057 uart_data[6]
.sym 63070 $abc$19545$new_n599_
.sym 63071 $abc$19545$new_n1254_
.sym 63072 MEM_SERIAL.write_pos[0]
.sym 63073 read_data[32]
.sym 63076 read_data[33]
.sym 63078 read_data[34]
.sym 63081 uart_ready
.sym 63085 MEM_SERIAL.write_pos[1]
.sym 63089 MEM_SERIAL.write_pos[4]
.sym 63095 $abc$19545$new_n1213_
.sym 63100 read_data[33]
.sym 63103 read_data[34]
.sym 63127 MEM_SERIAL.write_pos[0]
.sym 63129 MEM_SERIAL.write_pos[1]
.sym 63130 $abc$19545$new_n599_
.sym 63135 read_data[32]
.sym 63139 uart_ready
.sym 63140 MEM_SERIAL.write_pos[4]
.sym 63141 $abc$19545$new_n1254_
.sym 63142 $abc$19545$new_n1213_
.sym 63143 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 63144 main_clock_$glb_clk
.sym 63146 RINGBUFFER.read_addr[8]
.sym 63147 RINGBUFFER.read_addr[9]
.sym 63148 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$287.$and$/usr/bin/../share/yosys/techmap.v:434$1477_Y_new_
.sym 63151 $abc$19545$new_n606_
.sym 63158 MEM_SERIAL.data[33]
.sym 63159 RINGBUFFER.read_addr[6]
.sym 63161 RINGBUFFER.read_addr[3]
.sym 63162 MEM_SERIAL.data[34]
.sym 63163 RINGBUFFER.read_addr[7]
.sym 63164 read_data[33]
.sym 63166 read_data[34]
.sym 63168 MEM_SERIAL.write_pos[0]
.sym 63169 RINGBUFFER.read_addr[2]
.sym 63170 $abc$19545$auto$wreduce.cc:455:run$598[7]
.sym 63171 RINGBUFFER.write_addr[6]
.sym 63172 MEM_SERIAL.data[42]
.sym 63173 uart_data[4]
.sym 63174 MEM_SERIAL.data[40]
.sym 63175 RINGBUFFER.write_addr[8]
.sym 63176 read_data[35]
.sym 63179 RINGBUFFER.mem_read_clock_enable
.sym 63180 RINGBUFFER.write_addr[2]
.sym 63181 uart_data[3]
.sym 63188 read_data[42]
.sym 63191 MEM_SERIAL.write_pos[5]
.sym 63193 MEM_SERIAL.write_pos[3]
.sym 63203 MEM_SERIAL.write_pos[4]
.sym 63208 MEM_SERIAL.write_pos[6]
.sym 63209 MEM_SERIAL.write_pos[7]
.sym 63212 $PACKER_VCC_NET
.sym 63213 $PACKER_VCC_NET
.sym 63214 read_data[41]
.sym 63215 read_data[40]
.sym 63219 $nextpnr_ICESTORM_LC_14$O
.sym 63222 MEM_SERIAL.write_pos[3]
.sym 63225 $auto$alumacc.cc:474:replace_alu$719.C[5]
.sym 63227 MEM_SERIAL.write_pos[4]
.sym 63228 $PACKER_VCC_NET
.sym 63231 $auto$alumacc.cc:474:replace_alu$719.C[6]
.sym 63233 $PACKER_VCC_NET
.sym 63234 MEM_SERIAL.write_pos[5]
.sym 63235 $auto$alumacc.cc:474:replace_alu$719.C[5]
.sym 63237 $auto$alumacc.cc:474:replace_alu$719.C[7]
.sym 63239 $PACKER_VCC_NET
.sym 63240 MEM_SERIAL.write_pos[6]
.sym 63241 $auto$alumacc.cc:474:replace_alu$719.C[6]
.sym 63244 MEM_SERIAL.write_pos[7]
.sym 63246 $PACKER_VCC_NET
.sym 63247 $auto$alumacc.cc:474:replace_alu$719.C[7]
.sym 63250 read_data[42]
.sym 63257 read_data[40]
.sym 63265 read_data[41]
.sym 63266 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 63267 main_clock_$glb_clk
.sym 63269 $abc$19545$new_n753_
.sym 63270 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1914_Y[2]_new_
.sym 63271 $abc$19545$new_n1159_
.sym 63272 MEM_SERIAL.data[35]
.sym 63273 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$276.$and$/usr/bin/../share/yosys/techmap.v:434$1477_Y_new_
.sym 63274 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 63275 $abc$19545$new_n1182_
.sym 63276 MEM_SERIAL.data[43]
.sym 63283 MEM_SERIAL.data[42]
.sym 63287 RINGBUFFER.write_addr[9]
.sym 63290 RINGBUFFER.read_addr[9]
.sym 63293 uart_data[2]
.sym 63294 MEM_SERIAL.write_pos[6]
.sym 63295 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 63296 $abc$19545$auto$wreduce.cc:455:run$598[6]
.sym 63300 MEM_SERIAL.data[43]
.sym 63301 MEM_SERIAL.write_pos[0]
.sym 63302 MEM_SERIAL.data[40]
.sym 63303 $PACKER_GND_NET
.sym 63304 $abc$19545$new_n873_
.sym 63310 uart_data[5]
.sym 63311 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 63312 MEM_SERIAL.write_pos[0]
.sym 63314 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 63315 $abc$19545$new_n606_
.sym 63317 uart_ready
.sym 63318 MEM_SERIAL.write_pos[4]
.sym 63320 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$287.$and$/usr/bin/../share/yosys/techmap.v:434$1477_Y_new_
.sym 63321 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 63322 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.buffer[128]_new_
.sym 63324 MEM_SERIAL.write_pos[1]
.sym 63325 uart_ready
.sym 63326 $abc$19545$new_n753_
.sym 63328 $abc$19545$new_n1159_
.sym 63330 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$276.$and$/usr/bin/../share/yosys/techmap.v:434$1477_Y_new_
.sym 63331 $abc$19545$new_n661_
.sym 63332 $abc$19545$new_n1182_
.sym 63334 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.buffer[128]_new_
.sym 63335 $abc$19545$new_n705_
.sym 63336 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 63338 $abc$19545$new_n1142_
.sym 63339 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 63341 uart_data[4]
.sym 63343 uart_data[5]
.sym 63344 $abc$19545$new_n606_
.sym 63345 $abc$19545$new_n705_
.sym 63346 $abc$19545$new_n661_
.sym 63349 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 63350 uart_data[5]
.sym 63351 uart_ready
.sym 63355 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 63356 uart_ready
.sym 63357 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 63358 MEM_SERIAL.write_pos[4]
.sym 63361 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.buffer[128]_new_
.sym 63362 uart_ready
.sym 63363 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$287.$and$/usr/bin/../share/yosys/techmap.v:434$1477_Y_new_
.sym 63364 $abc$19545$new_n1159_
.sym 63367 $abc$19545$new_n1182_
.sym 63368 uart_ready
.sym 63369 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$276.$and$/usr/bin/../share/yosys/techmap.v:434$1477_Y_new_
.sym 63370 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.buffer[128]_new_
.sym 63373 uart_ready
.sym 63374 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 63375 MEM_SERIAL.write_pos[1]
.sym 63376 MEM_SERIAL.write_pos[0]
.sym 63380 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 63382 uart_ready
.sym 63385 $abc$19545$new_n1142_
.sym 63386 $abc$19545$new_n753_
.sym 63387 $abc$19545$new_n606_
.sym 63388 uart_data[4]
.sym 63389 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 63390 main_clock_$glb_clk
.sym 63392 RINGBUFFER.read_addr[0]
.sym 63393 $abc$19545$new_n586_
.sym 63394 $abc$19545$new_n567_
.sym 63395 $abc$19545$new_n1197_
.sym 63396 $abc$19545$new_n592_
.sym 63397 $abc$19545$auto$wreduce.cc:455:run$596[0]
.sym 63398 $abc$19545$auto$wreduce.cc:455:run$598[0]
.sym 63399 $abc$19545$new_n585_
.sym 63404 $abc$19545$new_n1216_
.sym 63407 MEM_SERIAL.data[35]
.sym 63409 MEM_SERIAL.data[43]
.sym 63415 read_data[43]
.sym 63417 RINGBUFFER.write_addr[2]
.sym 63418 MEM_SERIAL.data[35]
.sym 63419 RINGBUFFER.write_addr[9]
.sym 63420 RINGBUFFER.write_addr[3]
.sym 63421 RINGBUFFER.write_addr[4]
.sym 63422 RINGBUFFER.write_addr[0]
.sym 63423 RINGBUFFER.write_addr[5]
.sym 63425 RINGBUFFER.read_addr[0]
.sym 63426 uart_ready
.sym 63427 RINGBUFFER.write_addr[7]
.sym 63433 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 63434 $abc$19545$new_n1106_
.sym 63437 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 63438 $abc$19545$new_n1206_
.sym 63439 $abc$19545$auto$wreduce.cc:455:run$596[6]
.sym 63440 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 63441 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 63442 $abc$19545$auto$wreduce.cc:455:run$598[7]
.sym 63444 MEM_SERIAL.write_pos[7]
.sym 63445 $abc$19545$auto$wreduce.cc:455:run$598[5]
.sym 63446 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 63447 $abc$19545$new_n883_
.sym 63448 $abc$19545$auto$wreduce.cc:455:run$596[7]
.sym 63449 $abc$19545$new_n1105_
.sym 63450 $abc$19545$new_n572_
.sym 63451 $abc$19545$new_n567_
.sym 63452 uart_ready
.sym 63453 MEM_SERIAL.write_pos[6]
.sym 63454 $abc$19545$new_n1195_
.sym 63455 $abc$19545$new_n877_
.sym 63456 $abc$19545$auto$wreduce.cc:455:run$598[6]
.sym 63458 $abc$19545$new_n572_
.sym 63459 $abc$19545$new_n567_
.sym 63460 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 63461 $abc$19545$new_n566_
.sym 63462 $abc$19545$auto$wreduce.cc:455:run$596[0]
.sym 63463 $abc$19545$new_n563_
.sym 63464 $abc$19545$new_n873_
.sym 63466 $abc$19545$auto$wreduce.cc:455:run$596[6]
.sym 63467 $abc$19545$new_n572_
.sym 63468 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 63469 uart_ready
.sym 63472 $abc$19545$new_n563_
.sym 63473 MEM_SERIAL.write_pos[6]
.sym 63474 uart_ready
.sym 63475 $abc$19545$new_n1105_
.sym 63478 $abc$19545$auto$wreduce.cc:455:run$596[0]
.sym 63479 uart_ready
.sym 63480 $abc$19545$new_n873_
.sym 63481 $abc$19545$new_n1206_
.sym 63484 $abc$19545$new_n566_
.sym 63485 MEM_SERIAL.write_pos[7]
.sym 63486 $abc$19545$new_n563_
.sym 63487 $abc$19545$new_n572_
.sym 63490 $abc$19545$auto$wreduce.cc:455:run$596[7]
.sym 63491 $abc$19545$new_n567_
.sym 63492 $abc$19545$auto$wreduce.cc:455:run$598[7]
.sym 63493 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 63496 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 63497 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 63498 $abc$19545$auto$wreduce.cc:455:run$598[5]
.sym 63499 $abc$19545$new_n567_
.sym 63502 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 63503 $abc$19545$new_n1106_
.sym 63505 $abc$19545$auto$wreduce.cc:455:run$598[6]
.sym 63508 $abc$19545$new_n1195_
.sym 63509 $abc$19545$new_n877_
.sym 63510 $abc$19545$new_n883_
.sym 63511 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 63512 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 63513 main_clock_$glb_clk
.sym 63514 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 63515 $abc$19545$new_n564_
.sym 63516 $abc$19545$new_n572_
.sym 63517 MEM_SERIAL.data[7]
.sym 63518 MEM_SERIAL.data[5]
.sym 63519 $abc$19545$new_n579_
.sym 63520 MEM_SERIAL.data[6]
.sym 63521 $abc$19545$new_n563_
.sym 63522 MEM_SERIAL.data[4]
.sym 63533 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 63535 MEM_SERIAL.write_pos[3]
.sym 63538 RINGBUFFER.write_addr[0]
.sym 63539 MEM_SERIAL.write_pos[0]
.sym 63540 RINGBUFFER.mem_read_clock_enable
.sym 63541 $abc$19545$new_n877_
.sym 63542 MEM_SERIAL.data[46]
.sym 63543 MEM_SERIAL.data[32]
.sym 63544 $PACKER_VCC_NET
.sym 63545 MEM_SERIAL.data[47]
.sym 63546 read_data[45]
.sym 63547 read_data[44]
.sym 63550 MEM_SERIAL.write_pos[2]
.sym 63556 MEM_SERIAL.write_pos[0]
.sym 63558 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 63559 $abc$19545$new_n855_
.sym 63560 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 63561 $abc$19545$new_n1200_
.sym 63562 MEM_SERIAL.write_pos[5]
.sym 63563 $abc$19545$new_n1204_
.sym 63565 $abc$19545$new_n1209_
.sym 63566 $abc$19545$new_n856_
.sym 63567 $abc$19545$new_n853_
.sym 63568 $abc$19545$new_n592_
.sym 63569 $abc$19545$new_n859_
.sym 63570 MEM_SERIAL.data[43]
.sym 63573 $abc$19545$new_n572_
.sym 63574 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 63575 $abc$19545$new_n1205_
.sym 63576 $abc$19545$new_n579_
.sym 63577 MEM_SERIAL.data[38]
.sym 63578 MEM_SERIAL.data[35]
.sym 63579 MEM_SERIAL.data[6]
.sym 63580 MEM_SERIAL.data[3]
.sym 63581 $abc$19545$new_n572_
.sym 63582 MEM_SERIAL.data[11]
.sym 63583 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 63584 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 63585 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 63586 $abc$19545$new_n563_
.sym 63589 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 63590 $abc$19545$new_n856_
.sym 63591 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 63592 $abc$19545$new_n855_
.sym 63595 $abc$19545$new_n1200_
.sym 63596 $abc$19545$new_n853_
.sym 63597 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 63598 $abc$19545$new_n859_
.sym 63601 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 63602 MEM_SERIAL.data[6]
.sym 63603 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 63604 MEM_SERIAL.data[38]
.sym 63607 $abc$19545$new_n1204_
.sym 63608 MEM_SERIAL.data[35]
.sym 63609 MEM_SERIAL.data[3]
.sym 63610 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 63613 $abc$19545$new_n572_
.sym 63614 $abc$19545$new_n563_
.sym 63615 MEM_SERIAL.write_pos[0]
.sym 63616 $abc$19545$new_n592_
.sym 63619 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 63620 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 63621 $abc$19545$new_n1205_
.sym 63622 $abc$19545$new_n1209_
.sym 63625 MEM_SERIAL.write_pos[5]
.sym 63627 $abc$19545$new_n579_
.sym 63628 $abc$19545$new_n572_
.sym 63631 MEM_SERIAL.data[43]
.sym 63632 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 63633 MEM_SERIAL.data[11]
.sym 63634 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 63635 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 63636 main_clock_$glb_clk
.sym 63637 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 63638 $abc$19545$auto$simplemap.cc:250:simplemap_eqne$2647[7]_new_inv_
.sym 63639 MEM_SERIAL.data[47]
.sym 63641 $abc$19545$new_n495_
.sym 63642 MEM_SERIAL.data[45]
.sym 63643 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2661[2]_new_inv_
.sym 63644 $abc$19545$new_n490_
.sym 63645 $abc$19545$new_n493_
.sym 63650 RINGBUFFER.mem_write_clock_enable
.sym 63651 read_data[6]
.sym 63652 RINGBUFFER.read_addr[1]
.sym 63653 MEM_SERIAL.data[5]
.sym 63656 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 63658 RINGBUFFER.write_addr[0]
.sym 63660 MEM_SERIAL.write_pos[0]
.sym 63661 MEM_SERIAL.data[7]
.sym 63662 MEM_SERIAL.data[7]
.sym 63663 MEM_SERIAL.data[45]
.sym 63664 RINGBUFFER.write_addr[6]
.sym 63665 RINGBUFFER.write_addr[2]
.sym 63666 RINGBUFFER.mem_read_clock_enable
.sym 63667 RINGBUFFER.write_addr[8]
.sym 63668 MEM_SERIAL.data[6]
.sym 63669 MEM_SERIAL.data[42]
.sym 63670 MEM_SERIAL.data[44]
.sym 63671 MEM_SERIAL.data[40]
.sym 63672 MEM_SERIAL.data[4]
.sym 63679 MEM_SERIAL.data[2]
.sym 63680 read_data[46]
.sym 63682 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 63684 $abc$19545$new_n1251_
.sym 63685 MEM_SERIAL.data[35]
.sym 63686 $abc$19545$new_n1261_
.sym 63687 $abc$19545$new_n854_
.sym 63689 $abc$19545$new_n1203_
.sym 63690 $abc$19545$new_n858_
.sym 63691 $abc$19545$new_n1252_
.sym 63692 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 63693 $abc$19545$new_n857_
.sym 63694 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 63696 MEM_SERIAL.data[34]
.sym 63698 MEM_SERIAL.data[4]
.sym 63699 $abc$19545$new_n1202_
.sym 63702 MEM_SERIAL.data[3]
.sym 63704 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 63705 $abc$19545$new_n1199_
.sym 63707 read_data[44]
.sym 63708 MEM_SERIAL.write_pos[3]
.sym 63709 MEM_SERIAL.data[36]
.sym 63710 MEM_SERIAL.write_pos[2]
.sym 63713 read_data[44]
.sym 63718 $abc$19545$new_n1261_
.sym 63719 MEM_SERIAL.write_pos[2]
.sym 63720 $abc$19545$new_n1252_
.sym 63721 MEM_SERIAL.write_pos[3]
.sym 63724 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 63725 MEM_SERIAL.data[36]
.sym 63726 $abc$19545$new_n1202_
.sym 63727 MEM_SERIAL.data[4]
.sym 63730 $abc$19545$new_n857_
.sym 63731 $abc$19545$new_n858_
.sym 63732 $abc$19545$new_n854_
.sym 63733 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 63736 MEM_SERIAL.write_pos[2]
.sym 63737 $abc$19545$new_n1251_
.sym 63738 MEM_SERIAL.data[35]
.sym 63739 MEM_SERIAL.data[3]
.sym 63742 $abc$19545$new_n1199_
.sym 63743 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 63744 $abc$19545$new_n1203_
.sym 63745 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 63748 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 63749 MEM_SERIAL.data[34]
.sym 63750 MEM_SERIAL.data[2]
.sym 63751 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 63756 read_data[46]
.sym 63758 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 63759 main_clock_$glb_clk
.sym 63761 RINGBUFFER.mem_read_clock_enable
.sym 63764 $abc$19545$new_n496_
.sym 63765 $abc$19545$new_n497_
.sym 63766 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731
.sym 63767 read_clock_enable
.sym 63781 RINGBUFFER.write_addr[1]
.sym 63782 MEM_SERIAL.data[47]
.sym 63785 read_data[37]
.sym 63786 MEM_SERIAL.data[37]
.sym 63788 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731
.sym 63793 read_data[36]
.sym 63795 $PACKER_GND_NET
.sym 63803 MEM_SERIAL.data[39]
.sym 63804 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 63807 MEM_SERIAL.write_pos[5]
.sym 63808 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 63809 MEM_SERIAL.data[10]
.sym 63810 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 63811 MEM_SERIAL.data[43]
.sym 63812 MEM_SERIAL.data[11]
.sym 63813 $abc$19545$new_n882_
.sym 63814 MEM_SERIAL.data[45]
.sym 63816 MEM_SERIAL.data[37]
.sym 63819 MEM_SERIAL.data[42]
.sym 63820 MEM_SERIAL.write_pos[2]
.sym 63822 MEM_SERIAL.data[7]
.sym 63823 $abc$19545$new_n881_
.sym 63824 $abc$19545$new_n1211_
.sym 63832 $abc$19545$new_n1260_
.sym 63841 $abc$19545$new_n881_
.sym 63842 $abc$19545$new_n1211_
.sym 63843 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 63844 $abc$19545$new_n882_
.sym 63853 MEM_SERIAL.data[42]
.sym 63854 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 63855 MEM_SERIAL.data[10]
.sym 63856 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 63865 MEM_SERIAL.data[45]
.sym 63866 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 63867 MEM_SERIAL.data[37]
.sym 63868 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 63871 MEM_SERIAL.write_pos[2]
.sym 63872 MEM_SERIAL.data[39]
.sym 63873 MEM_SERIAL.data[7]
.sym 63874 MEM_SERIAL.write_pos[5]
.sym 63877 $abc$19545$new_n1260_
.sym 63878 MEM_SERIAL.write_pos[2]
.sym 63879 MEM_SERIAL.data[11]
.sym 63880 MEM_SERIAL.data[43]
.sym 63884 clock_divider[9]
.sym 63885 clock_divider[8]
.sym 63886 clock_divider[12]
.sym 63887 $abc$19545$new_n536_
.sym 63890 clock_divider[10]
.sym 63891 clock_divider[11]
.sym 63897 $PACKER_VCC_NET
.sym 63900 $PACKER_VCC_NET
.sym 63902 $PACKER_VCC_NET
.sym 63903 RINGBUFFER.mem_read_clock_enable
.sym 63929 read_data[39]
.sym 63937 read_data[38]
.sym 63945 read_data[37]
.sym 63953 read_data[36]
.sym 63961 read_data[38]
.sym 63967 read_data[39]
.sym 63994 read_data[37]
.sym 64000 read_data[36]
.sym 64004 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 64005 main_clock_$glb_clk
.sym 64010 clock_divider[19]
.sym 64014 clock_divider[22]
.sym 64020 $abc$19545$add$top.v:153$4_Y[10]
.sym 64024 $abc$19545$add$top.v:153$4_Y[11]
.sym 64026 $abc$19545$add$top.v:153$4_Y[12]
.sym 64140 $PACKER_GND_NET
.sym 64143 $abc$19545$add$top.v:153$4_Y[19]
.sym 64146 valid_lpc_output_led$SB_IO_OUT
.sym 64174 $PACKER_GND_NET
.sym 64189 $PACKER_GND_NET
.sym 64203 $PACKER_VCC_NET
.sym 64246 fscts$SB_IO_IN
.sym 64420 RINGBUFFER.mem_write_clock_enable
.sym 64665 fsdi$SB_IO_OUT
.sym 64921 RINGBUFFER.mem_write_clock_enable
.sym 65157 fsdi$SB_IO_OUT
.sym 65389 fscts$SB_IO_IN
.sym 65653 fsdi$SB_IO_OUT
.sym 66126 RINGBUFFER.read_addr[5]
.sym 66145 fsdi$SB_IO_OUT
.sym 66250 RINGBUFFER.mem_read_clock_enable
.sym 66372 RINGBUFFER.read_addr[7]
.sym 66512 RINGBUFFER.read_addr[9]
.sym 66513 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16626
.sym 66517 RINGBUFFER.read_addr[0]
.sym 66608 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16626
.sym 66609 SERIAL.bit_pos[1]
.sym 66610 SERIAL.bit_pos[0]
.sym 66612 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 66619 RINGBUFFER.read_addr[8]
.sym 66632 fsdi$SB_IO_OUT
.sym 66641 RINGBUFFER.mem_write_clock_enable
.sym 66643 SERIAL.bit_pos[1]
.sym 66733 $abc$19545$auto$wreduce.cc:455:run$602[2]
.sym 66734 $abc$19545$auto$wreduce.cc:455:run$602[3]
.sym 66735 SERIAL.bit_pos[3]
.sym 66736 SERIAL.bit_pos[2]
.sym 66737 fsdi$SB_IO_OUT
.sym 66738 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2773_new_
.sym 66741 RINGBUFFER.read_addr[9]
.sym 66742 RINGBUFFER.read_addr[2]
.sym 66756 RINGBUFFER.read_addr[6]
.sym 66757 RINGBUFFER.read_addr[9]
.sym 66758 RINGBUFFER.read_addr[7]
.sym 66759 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 66761 RINGBUFFER.read_addr[1]
.sym 66762 uart_ready
.sym 66764 RINGBUFFER.read_addr[2]
.sym 66766 RINGBUFFER.read_addr[3]
.sym 66772 SERIAL.data[6]
.sym 66773 SERIAL.bit_pos[1]
.sym 66774 SERIAL.bit_pos[0]
.sym 66775 $abc$19545$new_n550_
.sym 66776 SERIAL.data[5]
.sym 66779 uart_data[4]
.sym 66782 state[1]
.sym 66783 uart_data[3]
.sym 66790 $abc$19545$new_n549_
.sym 66792 uart_data[5]
.sym 66793 SERIAL.data[4]
.sym 66794 uart_data[6]
.sym 66799 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16187
.sym 66801 SERIAL.bit_pos[2]
.sym 66802 SERIAL.data[7]
.sym 66805 uart_data[5]
.sym 66817 SERIAL.data[6]
.sym 66818 SERIAL.bit_pos[1]
.sym 66819 SERIAL.bit_pos[0]
.sym 66820 SERIAL.data[7]
.sym 66823 SERIAL.data[4]
.sym 66824 SERIAL.bit_pos[0]
.sym 66825 SERIAL.bit_pos[1]
.sym 66826 SERIAL.data[5]
.sym 66830 uart_data[4]
.sym 66836 uart_data[3]
.sym 66843 uart_data[6]
.sym 66847 $abc$19545$new_n550_
.sym 66848 $abc$19545$new_n549_
.sym 66849 state[1]
.sym 66850 SERIAL.bit_pos[2]
.sym 66851 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16187
.sym 66852 main_clock_$glb_clk
.sym 66854 SERIAL.data[0]
.sym 66855 SERIAL.data[8]
.sym 66856 $abc$19545$new_n547_
.sym 66857 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16187
.sym 66858 $abc$19545$new_n544_
.sym 66859 $abc$19545$new_n546_
.sym 66860 SERIAL.data[3]
.sym 66861 SERIAL.data[2]
.sym 66862 fscts$SB_IO_IN
.sym 66867 read_data[35]
.sym 66868 state[1]
.sym 66871 uart_data[3]
.sym 66875 uart_data[4]
.sym 66878 RINGBUFFER.read_addr[4]
.sym 66880 RINGBUFFER.write_addr[1]
.sym 66886 RINGBUFFER.mem_read_clock_enable
.sym 66887 uart_data[1]
.sym 66888 uart_ready
.sym 66897 RINGBUFFER.mem_read_clock_enable
.sym 66905 RINGBUFFER.read_addr[2]
.sym 66906 RINGBUFFER.read_addr[3]
.sym 66910 RINGBUFFER.read_addr[7]
.sym 66915 RINGBUFFER.read_addr[0]
.sym 66917 RINGBUFFER.read_addr[6]
.sym 66921 RINGBUFFER.read_addr[1]
.sym 66923 RINGBUFFER.read_addr[4]
.sym 66924 RINGBUFFER.read_addr[5]
.sym 66927 $nextpnr_ICESTORM_LC_5$O
.sym 66930 RINGBUFFER.read_addr[0]
.sym 66933 $auto$alumacc.cc:474:replace_alu$731.C[2]
.sym 66936 RINGBUFFER.read_addr[1]
.sym 66939 $auto$alumacc.cc:474:replace_alu$731.C[3]
.sym 66941 RINGBUFFER.read_addr[2]
.sym 66943 $auto$alumacc.cc:474:replace_alu$731.C[2]
.sym 66945 $auto$alumacc.cc:474:replace_alu$731.C[4]
.sym 66947 RINGBUFFER.read_addr[3]
.sym 66949 $auto$alumacc.cc:474:replace_alu$731.C[3]
.sym 66951 $auto$alumacc.cc:474:replace_alu$731.C[5]
.sym 66953 RINGBUFFER.read_addr[4]
.sym 66955 $auto$alumacc.cc:474:replace_alu$731.C[4]
.sym 66957 $auto$alumacc.cc:474:replace_alu$731.C[6]
.sym 66959 RINGBUFFER.read_addr[5]
.sym 66961 $auto$alumacc.cc:474:replace_alu$731.C[5]
.sym 66963 $auto$alumacc.cc:474:replace_alu$731.C[7]
.sym 66966 RINGBUFFER.read_addr[6]
.sym 66967 $auto$alumacc.cc:474:replace_alu$731.C[6]
.sym 66969 $auto$alumacc.cc:474:replace_alu$731.C[8]
.sym 66971 RINGBUFFER.read_addr[7]
.sym 66973 $auto$alumacc.cc:474:replace_alu$731.C[7]
.sym 66974 RINGBUFFER.mem_read_clock_enable
.sym 66975 main_clock_$glb_clk
.sym 66976 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 66977 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2632[2]_new_inv_
.sym 66978 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$320.$and$/usr/bin/../share/yosys/techmap.v:434$1477_Y_new_
.sym 66979 $abc$19545$new_n521_
.sym 66980 uart_ready
.sym 66982 $abc$19545$new_n1102_
.sym 66983 $abc$19545$techmap\SERIAL.$0\ready[0:0]
.sym 66984 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3612[0]_new_
.sym 66990 uart_data[2]
.sym 66991 RINGBUFFER.read_addr[5]
.sym 66992 $PACKER_GND_NET
.sym 66995 RINGBUFFER.read_addr[2]
.sym 66997 RINGBUFFER.read_addr[3]
.sym 66998 RINGBUFFER.write_addr[7]
.sym 66999 RINGBUFFER.read_addr[4]
.sym 67001 RINGBUFFER.read_addr[0]
.sym 67002 RINGBUFFER.read_addr[2]
.sym 67003 uart_data[7]
.sym 67004 MEM_SERIAL.data[43]
.sym 67006 RINGBUFFER.read_addr[4]
.sym 67008 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1914_Y[2]_new_
.sym 67009 RINGBUFFER.read_addr[8]
.sym 67010 RINGBUFFER.read_addr[6]
.sym 67011 RINGBUFFER.read_addr[9]
.sym 67012 RINGBUFFER.read_addr[7]
.sym 67013 $auto$alumacc.cc:474:replace_alu$731.C[8]
.sym 67019 RINGBUFFER.read_addr[9]
.sym 67023 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 67037 uart_data[3]
.sym 67039 $abc$19545$new_n598_
.sym 67042 RINGBUFFER.read_addr[8]
.sym 67045 RINGBUFFER.mem_read_clock_enable
.sym 67047 $abc$19545$new_n598_
.sym 67050 $auto$alumacc.cc:474:replace_alu$731.C[9]
.sym 67052 RINGBUFFER.read_addr[8]
.sym 67054 $auto$alumacc.cc:474:replace_alu$731.C[8]
.sym 67059 RINGBUFFER.read_addr[9]
.sym 67060 $auto$alumacc.cc:474:replace_alu$731.C[9]
.sym 67064 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 67065 $abc$19545$new_n598_
.sym 67066 uart_data[3]
.sym 67081 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 67083 $abc$19545$new_n598_
.sym 67097 RINGBUFFER.mem_read_clock_enable
.sym 67098 main_clock_$glb_clk
.sym 67099 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 67100 $abc$19545$new_n1192_
.sym 67101 $abc$19545$new_n975_
.sym 67102 $abc$19545$new_n932_
.sym 67103 uart_data[6]
.sym 67104 uart_data[1]
.sym 67105 uart_data[0]
.sym 67106 $abc$19545$new_n1112_
.sym 67107 uart_data[7]
.sym 67112 RINGBUFFER.read_addr[8]
.sym 67114 RINGBUFFER.write_addr[7]
.sym 67115 uart_ready
.sym 67116 RINGBUFFER.write_addr[6]
.sym 67119 RINGBUFFER.write_addr[0]
.sym 67122 RINGBUFFER.write_addr[6]
.sym 67123 RINGBUFFER.write_addr[8]
.sym 67125 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16725
.sym 67126 uart_ready
.sym 67127 $abc$19545$new_n585_
.sym 67128 $abc$19545$auto$alumacc.cc:491:replace_alu$658[7]
.sym 67129 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2519_new_
.sym 67131 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 67133 RINGBUFFER.mem_write_clock_enable
.sym 67134 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 67143 read_data[35]
.sym 67144 $abc$19545$new_n598_
.sym 67145 read_data[43]
.sym 67146 $abc$19545$new_n606_
.sym 67148 uart_data[4]
.sym 67152 uart_ready
.sym 67153 uart_data[2]
.sym 67155 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 67156 uart_data[3]
.sym 67157 MEM_SERIAL.state[1]
.sym 67162 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 67163 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 67171 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 67174 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 67176 uart_ready
.sym 67177 uart_data[4]
.sym 67180 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 67182 $abc$19545$new_n598_
.sym 67186 uart_ready
.sym 67187 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 67188 uart_data[3]
.sym 67193 read_data[35]
.sym 67199 $abc$19545$new_n606_
.sym 67201 uart_data[2]
.sym 67204 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 67205 MEM_SERIAL.state[1]
.sym 67210 uart_ready
.sym 67212 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 67213 uart_data[2]
.sym 67219 read_data[43]
.sym 67220 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 67221 main_clock_$glb_clk
.sym 67223 MEM_SERIAL.state[1]
.sym 67224 MEM_SERIAL.state[2]
.sym 67225 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18590
.sym 67226 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1915_Y[1]_new_
.sym 67227 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 67228 MEM_SERIAL.state[0]
.sym 67229 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 67230 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3612[1]_new_
.sym 67235 RINGBUFFER.mem_read_clock_enable
.sym 67236 read_data[41]
.sym 67237 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 67238 uart_data[6]
.sym 67240 $abc$19545$new_n598_
.sym 67243 MEM_SERIAL.data[35]
.sym 67246 read_data[40]
.sym 67248 RINGBUFFER.read_addr[6]
.sym 67249 RINGBUFFER.read_addr[6]
.sym 67250 RINGBUFFER.read_addr[7]
.sym 67253 RINGBUFFER.read_addr[1]
.sym 67254 RINGBUFFER.read_addr[3]
.sym 67255 RINGBUFFER.read_addr[0]
.sym 67256 MEM_SERIAL.data[7]
.sym 67257 RINGBUFFER.read_addr[2]
.sym 67258 MEM_SERIAL.data[5]
.sym 67264 RINGBUFFER.read_addr[0]
.sym 67266 RINGBUFFER.mem_read_clock_enable
.sym 67269 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 67270 $abc$19545$auto$wreduce.cc:455:run$598[0]
.sym 67271 $abc$19545$new_n1196_
.sym 67273 $abc$19545$new_n586_
.sym 67274 $abc$19545$new_n1207_
.sym 67275 MEM_SERIAL.write_pos[3]
.sym 67277 $abc$19545$auto$wreduce.cc:455:run$596[0]
.sym 67281 $PACKER_VCC_NET
.sym 67282 $PACKER_VCC_NET
.sym 67283 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 67284 MEM_SERIAL.write_pos[0]
.sym 67286 uart_ready
.sym 67288 MEM_SERIAL.state[1]
.sym 67289 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:48$54.$20\buffer[175:0][128]_new_inv_
.sym 67290 $abc$19545$new_n567_
.sym 67292 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 67294 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 67298 $PACKER_VCC_NET
.sym 67299 RINGBUFFER.read_addr[0]
.sym 67303 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 67304 MEM_SERIAL.write_pos[3]
.sym 67305 MEM_SERIAL.state[1]
.sym 67306 uart_ready
.sym 67309 uart_ready
.sym 67310 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 67315 $abc$19545$new_n1207_
.sym 67316 $abc$19545$auto$wreduce.cc:455:run$596[0]
.sym 67317 $abc$19545$new_n1196_
.sym 67318 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:48$54.$20\buffer[175:0][128]_new_inv_
.sym 67321 $abc$19545$auto$wreduce.cc:455:run$596[0]
.sym 67322 $abc$19545$new_n567_
.sym 67323 $abc$19545$auto$wreduce.cc:455:run$598[0]
.sym 67324 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 67328 MEM_SERIAL.write_pos[0]
.sym 67330 $PACKER_VCC_NET
.sym 67333 MEM_SERIAL.write_pos[0]
.sym 67335 $PACKER_VCC_NET
.sym 67336 $PACKER_VCC_NET
.sym 67339 $abc$19545$new_n567_
.sym 67340 $abc$19545$new_n586_
.sym 67341 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 67343 RINGBUFFER.mem_read_clock_enable
.sym 67344 main_clock_$glb_clk
.sym 67345 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 67346 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16725
.sym 67347 RINGBUFFER.read_addr[1]
.sym 67348 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2519_new_
.sym 67349 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 67350 RINGBUFFER.mem_write_clock_enable
.sym 67351 $abc$19545$new_n1108_
.sym 67352 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 67353 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2532_new_
.sym 67358 RINGBUFFER.read_addr[0]
.sym 67360 RINGBUFFER.mem_read_clock_enable
.sym 67370 RINGBUFFER.mem_read_clock_enable
.sym 67372 RINGBUFFER.write_addr[1]
.sym 67374 $abc$19545$new_n563_
.sym 67376 MEM_SERIAL.data[4]
.sym 67377 MEM_SERIAL.data[47]
.sym 67378 RINGBUFFER.read_addr[4]
.sym 67379 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16725
.sym 67380 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731
.sym 67387 read_data[7]
.sym 67388 read_data[4]
.sym 67395 $abc$19545$new_n564_
.sym 67396 read_data[5]
.sym 67398 uart_ready
.sym 67399 read_data[6]
.sym 67400 $abc$19545$auto$alumacc.cc:491:replace_alu$658[7]
.sym 67403 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16725
.sym 67406 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 67410 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2532_new_
.sym 67411 RINGBUFFER.mem_read_clock_enable
.sym 67420 uart_ready
.sym 67422 $abc$19545$auto$alumacc.cc:491:replace_alu$658[7]
.sym 67423 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2532_new_
.sym 67427 uart_ready
.sym 67428 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 67434 read_data[7]
.sym 67441 read_data[5]
.sym 67445 $abc$19545$new_n564_
.sym 67446 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16725
.sym 67450 read_data[6]
.sym 67457 RINGBUFFER.mem_read_clock_enable
.sym 67458 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16725
.sym 67459 $abc$19545$new_n564_
.sym 67462 read_data[4]
.sym 67466 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 67467 main_clock_$glb_clk
.sym 67470 $abc$19545$new_n491_
.sym 67471 $abc$19545$add$top.v:153$4_Y[0]
.sym 67472 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18870
.sym 67475 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$19074
.sym 67476 RINGBUFFER.write_addr[1]
.sym 67482 read_data[5]
.sym 67483 MEM_SERIAL.data[6]
.sym 67484 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 67486 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 67488 BUFFERDOMAIN.counter[0]
.sym 67489 BUFFERDOMAIN.counter[1]
.sym 67491 read_data[7]
.sym 67492 read_data[4]
.sym 67494 RINGBUFFER.read_addr[8]
.sym 67496 MEM_SERIAL.data[43]
.sym 67498 RINGBUFFER.mem_read_clock_enable
.sym 67499 RINGBUFFER.read_addr[4]
.sym 67501 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 67502 RINGBUFFER.read_addr[6]
.sym 67503 RINGBUFFER.read_addr[9]
.sym 67504 MEM_SERIAL.data[4]
.sym 67510 RINGBUFFER.read_addr[0]
.sym 67511 read_data[47]
.sym 67512 RINGBUFFER.write_addr[7]
.sym 67513 read_data[45]
.sym 67514 RINGBUFFER.write_addr[4]
.sym 67516 RINGBUFFER.write_addr[5]
.sym 67517 RINGBUFFER.write_addr[0]
.sym 67519 RINGBUFFER.read_addr[1]
.sym 67520 RINGBUFFER.write_addr[9]
.sym 67523 RINGBUFFER.write_addr[3]
.sym 67524 RINGBUFFER.read_addr[3]
.sym 67526 $abc$19545$auto$simplemap.cc:250:simplemap_eqne$2647[7]_new_inv_
.sym 67527 RINGBUFFER.read_addr[5]
.sym 67528 RINGBUFFER.read_addr[9]
.sym 67529 $abc$19545$new_n495_
.sym 67531 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2661[2]_new_inv_
.sym 67533 RINGBUFFER.write_addr[1]
.sym 67535 $abc$19545$new_n491_
.sym 67538 RINGBUFFER.read_addr[4]
.sym 67539 RINGBUFFER.read_addr[7]
.sym 67543 RINGBUFFER.read_addr[7]
.sym 67545 RINGBUFFER.write_addr[7]
.sym 67549 read_data[47]
.sym 67561 RINGBUFFER.write_addr[0]
.sym 67562 RINGBUFFER.read_addr[0]
.sym 67563 RINGBUFFER.write_addr[1]
.sym 67564 RINGBUFFER.read_addr[1]
.sym 67570 read_data[45]
.sym 67573 RINGBUFFER.read_addr[4]
.sym 67574 RINGBUFFER.write_addr[4]
.sym 67575 RINGBUFFER.read_addr[5]
.sym 67576 RINGBUFFER.write_addr[5]
.sym 67579 $abc$19545$new_n491_
.sym 67580 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2661[2]_new_inv_
.sym 67581 RINGBUFFER.write_addr[3]
.sym 67582 RINGBUFFER.read_addr[3]
.sym 67585 $abc$19545$new_n495_
.sym 67586 RINGBUFFER.read_addr[9]
.sym 67587 RINGBUFFER.write_addr[9]
.sym 67588 $abc$19545$auto$simplemap.cc:250:simplemap_eqne$2647[7]_new_inv_
.sym 67589 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731_$glb_ce
.sym 67590 main_clock_$glb_clk
.sym 67592 clock_divider[2]
.sym 67593 clock_divider[7]
.sym 67594 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19250
.sym 67595 clock_divider[0]
.sym 67596 clock_divider[4]
.sym 67597 clock_divider[3]
.sym 67598 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$871[0]_new_inv_
.sym 67599 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$871[1]_new_inv_
.sym 67604 RINGBUFFER.write_addr[2]
.sym 67605 read_data[47]
.sym 67613 RINGBUFFER.write_addr[0]
.sym 67618 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16725
.sym 67624 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$19074
.sym 67639 $abc$19545$new_n490_
.sym 67640 $abc$19545$new_n493_
.sym 67641 RINGBUFFER.mem_read_clock_enable
.sym 67642 RINGBUFFER.write_addr[8]
.sym 67644 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16725
.sym 67647 RINGBUFFER.write_addr[6]
.sym 67648 RINGBUFFER.write_addr[2]
.sym 67649 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16725
.sym 67652 $abc$19545$new_n496_
.sym 67653 $abc$19545$new_n497_
.sym 67655 read_clock_enable
.sym 67656 RINGBUFFER.read_addr[8]
.sym 67657 RINGBUFFER.read_addr[2]
.sym 67662 RINGBUFFER.read_addr[6]
.sym 67666 $abc$19545$new_n490_
.sym 67667 $abc$19545$new_n496_
.sym 67668 read_clock_enable
.sym 67669 $abc$19545$new_n493_
.sym 67684 RINGBUFFER.write_addr[6]
.sym 67685 $abc$19545$new_n497_
.sym 67687 RINGBUFFER.read_addr[6]
.sym 67690 RINGBUFFER.write_addr[2]
.sym 67691 RINGBUFFER.read_addr[8]
.sym 67692 RINGBUFFER.write_addr[8]
.sym 67693 RINGBUFFER.read_addr[2]
.sym 67696 RINGBUFFER.mem_read_clock_enable
.sym 67699 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16725
.sym 67702 $abc$19545$new_n490_
.sym 67703 $abc$19545$new_n493_
.sym 67704 read_clock_enable
.sym 67705 $abc$19545$new_n496_
.sym 67712 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16725
.sym 67713 main_clock_$glb_clk
.sym 67714 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 67715 clock_divider[14]
.sym 67716 clock_divider[5]
.sym 67717 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 67718 clock_divider[13]
.sym 67719 $abc$19545$new_n537_
.sym 67720 $abc$19545$new_n535_
.sym 67721 clock_divider[6]
.sym 67722 clock_divider[15]
.sym 67727 RINGBUFFER.mem_read_clock_enable
.sym 67728 read_data[45]
.sym 67738 read_data[44]
.sym 67756 $abc$19545$add$top.v:153$4_Y[8]
.sym 67757 clock_divider[8]
.sym 67758 $abc$19545$add$top.v:153$4_Y[9]
.sym 67759 clock_divider[19]
.sym 67762 $abc$19545$add$top.v:153$4_Y[11]
.sym 67764 $abc$19545$add$top.v:153$4_Y[12]
.sym 67768 $abc$19545$add$top.v:153$4_Y[10]
.sym 67771 clock_divider[22]
.sym 67772 clock_divider[9]
.sym 67782 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 67790 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 67791 $abc$19545$add$top.v:153$4_Y[9]
.sym 67796 $abc$19545$add$top.v:153$4_Y[8]
.sym 67797 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 67802 $abc$19545$add$top.v:153$4_Y[12]
.sym 67804 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 67807 clock_divider[8]
.sym 67808 clock_divider[9]
.sym 67809 clock_divider[19]
.sym 67810 clock_divider[22]
.sym 67826 $abc$19545$add$top.v:153$4_Y[10]
.sym 67828 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 67831 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 67832 $abc$19545$add$top.v:153$4_Y[11]
.sym 67836 lpc_clock$SB_IO_IN_$glb_clk
.sym 67837 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 67838 clock_divider[21]
.sym 67839 clock_divider[18]
.sym 67840 $abc$19545$new_n539_
.sym 67841 clock_divider[17]
.sym 67842 clock_divider[23]
.sym 67843 clock_divider[20]
.sym 67844 $abc$19545$new_n538_
.sym 67845 clock_divider[16]
.sym 67850 clock_divider[9]
.sym 67852 $abc$19545$add$top.v:153$4_Y[9]
.sym 67854 clock_divider[8]
.sym 67856 clock_divider[12]
.sym 67860 $abc$19545$add$top.v:153$4_Y[8]
.sym 67885 $abc$19545$add$top.v:153$4_Y[19]
.sym 67889 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 67891 $abc$19545$add$top.v:153$4_Y[22]
.sym 67932 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 67933 $abc$19545$add$top.v:153$4_Y[19]
.sym 67954 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 67956 $abc$19545$add$top.v:153$4_Y[22]
.sym 67959 lpc_clock$SB_IO_IN_$glb_clk
.sym 67960 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 67970 read_data[37]
.sym 67975 $abc$19545$add$top.v:153$4_Y[22]
.sym 67977 clock_divider[19]
.sym 67980 read_data[36]
.sym 68005 $PACKER_VCC_NET
.sym 68022 $PACKER_VCC_NET
.sym 68033 main_clock
.sym 68096 RINGBUFFER.mem_write_clock_enable
.sym 68243 $PACKER_VCC_NET
.sym 68752 $PACKER_VCC_NET
.sym 68851 RINGBUFFER.mem_write_clock_enable
.sym 69239 $PACKER_VCC_NET
.sym 69731 $PACKER_VCC_NET
.sym 70222 $PACKER_VCC_NET
.sym 70327 RINGBUFFER.mem_write_clock_enable
.sym 70442 SERIAL.new_data
.sym 70471 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16626
.sym 70482 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16626
.sym 70490 SERIAL.bit_pos[0]
.sym 70492 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 70496 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3092[0]_new_
.sym 70497 state[1]
.sym 70499 state[0]
.sym 70505 SERIAL.bit_pos[1]
.sym 70507 SERIAL.new_data
.sym 70509 $abc$19545$techmap$techmap\SERIAL.$procmux$142.$and$/usr/bin/../share/yosys/techmap.v:434$1522_Y[0]_new_
.sym 70516 state[0]
.sym 70519 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 70520 SERIAL.bit_pos[1]
.sym 70521 SERIAL.bit_pos[0]
.sym 70522 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3092[0]_new_
.sym 70525 $abc$19545$techmap$techmap\SERIAL.$procmux$142.$and$/usr/bin/../share/yosys/techmap.v:434$1522_Y[0]_new_
.sym 70526 SERIAL.bit_pos[0]
.sym 70528 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 70537 SERIAL.new_data
.sym 70538 state[1]
.sym 70540 state[0]
.sym 70559 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16626
.sym 70560 main_clock_$glb_clk
.sym 70562 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3092[0]_new_
.sym 70563 state[1]
.sym 70564 $abc$19545$auto$wreduce.cc:455:run$602[0]
.sym 70565 state[0]
.sym 70566 $abc$19545$techmap$techmap\SERIAL.$procmux$142.$and$/usr/bin/../share/yosys/techmap.v:434$1522_Y[3]_new_
.sym 70567 $abc$19545$techmap$techmap\SERIAL.$procmux$142.$and$/usr/bin/../share/yosys/techmap.v:434$1522_Y[0]_new_
.sym 70568 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3092[1]_new_
.sym 70587 SERIAL.bit_pos[0]
.sym 70605 SERIAL.bit_pos[0]
.sym 70607 $abc$19545$new_n544_
.sym 70610 $abc$19545$new_n548_
.sym 70612 SERIAL.bit_pos[1]
.sym 70613 $abc$19545$auto$wreduce.cc:455:run$602[2]
.sym 70614 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16626
.sym 70615 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 70616 SERIAL.bit_pos[2]
.sym 70619 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3092[0]_new_
.sym 70623 $abc$19545$techmap$techmap\SERIAL.$procmux$142.$and$/usr/bin/../share/yosys/techmap.v:434$1522_Y[3]_new_
.sym 70624 SERIAL.bit_pos[2]
.sym 70630 state[0]
.sym 70631 SERIAL.bit_pos[3]
.sym 70635 $nextpnr_ICESTORM_LC_16$O
.sym 70638 SERIAL.bit_pos[0]
.sym 70641 $auto$alumacc.cc:474:replace_alu$734.C[2]
.sym 70643 SERIAL.bit_pos[1]
.sym 70647 $auto$alumacc.cc:474:replace_alu$734.C[3]
.sym 70650 SERIAL.bit_pos[2]
.sym 70651 $auto$alumacc.cc:474:replace_alu$734.C[2]
.sym 70656 SERIAL.bit_pos[3]
.sym 70657 $auto$alumacc.cc:474:replace_alu$734.C[3]
.sym 70660 $abc$19545$techmap$techmap\SERIAL.$procmux$142.$and$/usr/bin/../share/yosys/techmap.v:434$1522_Y[3]_new_
.sym 70661 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 70663 SERIAL.bit_pos[3]
.sym 70666 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 70667 SERIAL.bit_pos[2]
.sym 70668 $abc$19545$auto$wreduce.cc:455:run$602[2]
.sym 70669 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3092[0]_new_
.sym 70672 $abc$19545$new_n544_
.sym 70673 SERIAL.bit_pos[2]
.sym 70674 state[0]
.sym 70675 $abc$19545$new_n548_
.sym 70678 SERIAL.bit_pos[3]
.sym 70679 SERIAL.bit_pos[0]
.sym 70680 SERIAL.bit_pos[2]
.sym 70681 SERIAL.bit_pos[1]
.sym 70682 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16626
.sym 70683 main_clock_$glb_clk
.sym 70686 $abc$19545$new_n545_
.sym 70688 SERIAL.data[1]
.sym 70690 SERIAL.data[9]
.sym 70700 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16626
.sym 70703 RINGBUFFER.read_addr[9]
.sym 70705 RINGBUFFER.read_addr[0]
.sym 70708 RINGBUFFER.read_addr[8]
.sym 70709 RINGBUFFER.write_addr[6]
.sym 70710 $abc$19545$techmap\SERIAL.$0\ready[0:0]
.sym 70711 RINGBUFFER.write_addr[7]
.sym 70714 $PACKER_VCC_NET
.sym 70719 uart_data[0]
.sym 70720 uart_ready
.sym 70727 SERIAL.data[8]
.sym 70728 SERIAL.bit_pos[1]
.sym 70730 SERIAL.bit_pos[3]
.sym 70731 $abc$19545$new_n546_
.sym 70732 $PACKER_GND_NET
.sym 70734 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 70738 uart_data[2]
.sym 70740 $abc$19545$techmap\SERIAL.$0\ready[0:0]
.sym 70742 SERIAL.data[0]
.sym 70743 $abc$19545$new_n545_
.sym 70744 $abc$19545$new_n547_
.sym 70747 SERIAL.bit_pos[0]
.sym 70748 SERIAL.data[3]
.sym 70749 SERIAL.data[2]
.sym 70750 uart_data[1]
.sym 70753 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16187
.sym 70756 uart_data[7]
.sym 70759 $PACKER_GND_NET
.sym 70765 uart_data[7]
.sym 70771 SERIAL.data[3]
.sym 70772 SERIAL.data[2]
.sym 70773 SERIAL.bit_pos[1]
.sym 70774 SERIAL.bit_pos[0]
.sym 70777 $abc$19545$techmap\SERIAL.$0\ready[0:0]
.sym 70779 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 70783 SERIAL.bit_pos[1]
.sym 70784 $abc$19545$new_n546_
.sym 70785 $abc$19545$new_n547_
.sym 70786 $abc$19545$new_n545_
.sym 70789 SERIAL.bit_pos[0]
.sym 70790 SERIAL.data[0]
.sym 70791 SERIAL.data[8]
.sym 70792 SERIAL.bit_pos[3]
.sym 70798 uart_data[2]
.sym 70801 uart_data[1]
.sym 70805 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16187
.sym 70806 main_clock_$glb_clk
.sym 70810 RINGBUFFER.next_write_addr[2]
.sym 70811 RINGBUFFER.next_write_addr[3]
.sym 70812 RINGBUFFER.next_write_addr[4]
.sym 70813 RINGBUFFER.next_write_addr[5]
.sym 70814 RINGBUFFER.next_write_addr[6]
.sym 70815 RINGBUFFER.next_write_addr[7]
.sym 70835 $PACKER_VCC_NET
.sym 70838 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3612[0]_new_
.sym 70841 $PACKER_VCC_NET
.sym 70843 uart_clock_enable
.sym 70849 RINGBUFFER.read_addr[8]
.sym 70850 RINGBUFFER.read_addr[9]
.sym 70852 uart_data[6]
.sym 70860 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 70862 $abc$19545$new_n606_
.sym 70863 $abc$19545$techmap\SERIAL.$0\ready[0:0]
.sym 70866 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2519_new_
.sym 70867 uart_clock_enable
.sym 70869 RINGBUFFER.read_addr[4]
.sym 70870 RINGBUFFER.next_write_addr[5]
.sym 70871 RINGBUFFER.read_addr[6]
.sym 70872 RINGBUFFER.next_write_addr[7]
.sym 70873 RINGBUFFER.next_write_addr[8]
.sym 70874 RINGBUFFER.next_write_addr[9]
.sym 70875 $abc$19545$auto$rtlil.cc:1836:ReduceOr$715_new_inv_
.sym 70876 uart_ready
.sym 70877 RINGBUFFER.next_write_addr[4]
.sym 70878 RINGBUFFER.read_addr[5]
.sym 70879 RINGBUFFER.next_write_addr[6]
.sym 70880 RINGBUFFER.read_addr[7]
.sym 70882 RINGBUFFER.read_addr[4]
.sym 70883 RINGBUFFER.next_write_addr[5]
.sym 70884 RINGBUFFER.read_addr[5]
.sym 70885 RINGBUFFER.next_write_addr[4]
.sym 70888 uart_data[6]
.sym 70889 $abc$19545$new_n606_
.sym 70894 RINGBUFFER.next_write_addr[9]
.sym 70895 RINGBUFFER.read_addr[9]
.sym 70896 RINGBUFFER.read_addr[7]
.sym 70897 RINGBUFFER.next_write_addr[7]
.sym 70902 $abc$19545$techmap\SERIAL.$0\ready[0:0]
.sym 70912 RINGBUFFER.next_write_addr[6]
.sym 70913 RINGBUFFER.read_addr[8]
.sym 70914 RINGBUFFER.next_write_addr[8]
.sym 70915 RINGBUFFER.read_addr[6]
.sym 70918 uart_ready
.sym 70920 uart_clock_enable
.sym 70924 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2519_new_
.sym 70925 $abc$19545$new_n606_
.sym 70926 $abc$19545$auto$rtlil.cc:1836:ReduceOr$715_new_inv_
.sym 70927 uart_ready
.sym 70928 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 70929 main_clock_$glb_clk
.sym 70930 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 70931 RINGBUFFER.next_write_addr[8]
.sym 70932 RINGBUFFER.next_write_addr[9]
.sym 70934 RINGBUFFER.next_write_addr[0]
.sym 70937 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2632[1]_new_inv_
.sym 70938 $abc$19545$new_n1103_
.sym 70943 RINGBUFFER.read_addr[6]
.sym 70945 RINGBUFFER.read_addr[3]
.sym 70946 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 70947 RINGBUFFER.read_addr[2]
.sym 70953 RINGBUFFER.read_addr[7]
.sym 70954 RINGBUFFER.read_addr[0]
.sym 70958 RINGBUFFER.next_write_addr[1]
.sym 70961 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 70963 RINGBUFFER.mem_write_clock_enable
.sym 70972 MEM_SERIAL.state[1]
.sym 70974 $abc$19545$new_n1230_
.sym 70975 uart_ready
.sym 70977 uart_data[0]
.sym 70978 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 70980 $abc$19545$new_n1192_
.sym 70981 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$320.$and$/usr/bin/../share/yosys/techmap.v:434$1477_Y_new_
.sym 70983 uart_data[6]
.sym 70986 $abc$19545$new_n598_
.sym 70987 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 70988 $abc$19545$new_n1216_
.sym 70990 $abc$19545$new_n932_
.sym 70991 $abc$19545$new_n1197_
.sym 70992 uart_data[1]
.sym 70993 $abc$19545$new_n606_
.sym 70994 $abc$19545$new_n1112_
.sym 70995 uart_data[7]
.sym 70997 $abc$19545$new_n975_
.sym 70999 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 71002 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.buffer[128]_new_
.sym 71003 uart_data[7]
.sym 71005 uart_data[1]
.sym 71006 uart_ready
.sym 71007 MEM_SERIAL.state[1]
.sym 71008 $abc$19545$new_n598_
.sym 71012 uart_data[7]
.sym 71013 uart_ready
.sym 71014 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 71018 uart_data[0]
.sym 71019 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 71020 uart_ready
.sym 71023 uart_ready
.sym 71024 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$320.$and$/usr/bin/../share/yosys/techmap.v:434$1477_Y_new_
.sym 71025 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.buffer[128]_new_
.sym 71026 $abc$19545$new_n1112_
.sym 71029 MEM_SERIAL.state[1]
.sym 71030 $abc$19545$new_n1192_
.sym 71031 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 71032 $abc$19545$new_n1197_
.sym 71035 $abc$19545$new_n606_
.sym 71036 $abc$19545$new_n932_
.sym 71037 uart_data[0]
.sym 71038 $abc$19545$new_n1216_
.sym 71041 uart_data[6]
.sym 71043 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 71044 uart_ready
.sym 71047 $abc$19545$new_n606_
.sym 71048 $abc$19545$new_n1230_
.sym 71049 uart_data[7]
.sym 71050 $abc$19545$new_n975_
.sym 71051 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 71052 main_clock_$glb_clk
.sym 71056 $abc$19545$new_n522_
.sym 71057 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18608
.sym 71058 overflow_led$SB_IO_OUT
.sym 71059 uart_clock_enable
.sym 71070 $abc$19545$new_n1230_
.sym 71071 RINGBUFFER.write_addr[1]
.sym 71079 overflow_led$SB_IO_OUT
.sym 71080 RINGBUFFER.next_write_addr[0]
.sym 71085 RINGBUFFER.read_addr[1]
.sym 71097 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18590
.sym 71100 MEM_SERIAL.state[0]
.sym 71101 uart_ready
.sym 71102 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2532_new_
.sym 71103 $abc$19545$auto$alumacc.cc:491:replace_alu$658[7]
.sym 71104 MEM_SERIAL.state[2]
.sym 71105 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2519_new_
.sym 71106 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 71107 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 71110 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3612[0]_new_
.sym 71117 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 71118 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3612[1]_new_
.sym 71119 MEM_SERIAL.state[1]
.sym 71120 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1914_Y[2]_new_
.sym 71122 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1915_Y[1]_new_
.sym 71125 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731
.sym 71128 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1915_Y[1]_new_
.sym 71130 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3612[0]_new_
.sym 71131 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 71134 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2519_new_
.sym 71135 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1914_Y[2]_new_
.sym 71137 uart_ready
.sym 71140 MEM_SERIAL.state[2]
.sym 71141 MEM_SERIAL.state[0]
.sym 71143 MEM_SERIAL.state[1]
.sym 71146 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2532_new_
.sym 71148 $abc$19545$auto$alumacc.cc:491:replace_alu$658[7]
.sym 71149 uart_ready
.sym 71152 uart_ready
.sym 71154 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 71158 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731
.sym 71159 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3612[0]_new_
.sym 71160 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3612[1]_new_
.sym 71164 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 71165 MEM_SERIAL.state[1]
.sym 71170 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2532_new_
.sym 71171 uart_ready
.sym 71173 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 71174 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18590
.sym 71175 main_clock_$glb_clk
.sym 71176 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 71178 RINGBUFFER.next_write_addr[1]
.sym 71183 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18666
.sym 71189 RINGBUFFER.read_addr[2]
.sym 71193 RINGBUFFER.read_addr[6]
.sym 71195 RINGBUFFER.read_addr[4]
.sym 71197 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1914_Y[2]_new_
.sym 71200 RINGBUFFER.read_addr[8]
.sym 71201 RINGBUFFER.mem_write_clock_enable
.sym 71203 $PACKER_VCC_NET
.sym 71205 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18542
.sym 71208 RINGBUFFER.write_addr[7]
.sym 71209 RINGBUFFER.write_addr[6]
.sym 71218 MEM_SERIAL.state[1]
.sym 71220 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$19074
.sym 71221 uart_ready
.sym 71222 overflow_led$SB_IO_OUT
.sym 71223 MEM_SERIAL.state[0]
.sym 71226 BUFFERDOMAIN.counter[0]
.sym 71227 MEM_SERIAL.state[2]
.sym 71229 BUFFERDOMAIN.counter[1]
.sym 71236 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2519_new_
.sym 71237 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 71243 RINGBUFFER.read_addr[1]
.sym 71249 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2532_new_
.sym 71251 MEM_SERIAL.state[2]
.sym 71252 MEM_SERIAL.state[0]
.sym 71253 MEM_SERIAL.state[1]
.sym 71258 RINGBUFFER.read_addr[1]
.sym 71263 MEM_SERIAL.state[2]
.sym 71264 MEM_SERIAL.state[0]
.sym 71265 MEM_SERIAL.state[1]
.sym 71269 MEM_SERIAL.state[0]
.sym 71270 MEM_SERIAL.state[2]
.sym 71275 overflow_led$SB_IO_OUT
.sym 71277 BUFFERDOMAIN.counter[1]
.sym 71278 BUFFERDOMAIN.counter[0]
.sym 71281 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 71282 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2532_new_
.sym 71283 uart_ready
.sym 71284 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2519_new_
.sym 71289 MEM_SERIAL.state[2]
.sym 71294 MEM_SERIAL.state[1]
.sym 71295 MEM_SERIAL.state[0]
.sym 71296 MEM_SERIAL.state[2]
.sym 71297 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$19074
.sym 71298 main_clock_$glb_clk
.sym 71299 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 71307 clock_divider[1]
.sym 71313 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18666
.sym 71316 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$19074
.sym 71320 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 71321 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18666
.sym 71325 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$871[0]_new_inv_
.sym 71328 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71342 RINGBUFFER.read_addr[1]
.sym 71343 RINGBUFFER.write_addr[0]
.sym 71344 clock_divider[0]
.sym 71345 RINGBUFFER.mem_write_clock_enable
.sym 71350 RINGBUFFER.read_addr[0]
.sym 71352 RINGBUFFER.read_addr[2]
.sym 71354 RINGBUFFER.write_addr[2]
.sym 71357 RINGBUFFER.mem_read_clock_enable
.sym 71363 $PACKER_VCC_NET
.sym 71364 RINGBUFFER.write_addr[1]
.sym 71368 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18870
.sym 71380 RINGBUFFER.read_addr[1]
.sym 71381 RINGBUFFER.write_addr[2]
.sym 71382 RINGBUFFER.write_addr[1]
.sym 71383 RINGBUFFER.read_addr[2]
.sym 71388 $PACKER_VCC_NET
.sym 71389 clock_divider[0]
.sym 71393 RINGBUFFER.mem_write_clock_enable
.sym 71395 RINGBUFFER.write_addr[0]
.sym 71410 RINGBUFFER.read_addr[0]
.sym 71412 RINGBUFFER.mem_read_clock_enable
.sym 71416 RINGBUFFER.write_addr[1]
.sym 71420 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18870
.sym 71421 main_clock_$glb_clk
.sym 71422 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 71425 $abc$19545$add$top.v:153$4_Y[2]
.sym 71426 $abc$19545$add$top.v:153$4_Y[3]
.sym 71427 $abc$19545$add$top.v:153$4_Y[4]
.sym 71428 $abc$19545$add$top.v:153$4_Y[5]
.sym 71429 $abc$19545$add$top.v:153$4_Y[6]
.sym 71430 $abc$19545$add$top.v:153$4_Y[7]
.sym 71435 RINGBUFFER.read_addr[6]
.sym 71442 RINGBUFFER.read_addr[2]
.sym 71443 RINGBUFFER.read_addr[3]
.sym 71445 RINGBUFFER.read_addr[7]
.sym 71446 RINGBUFFER.read_addr[0]
.sym 71452 $abc$19545$add$top.v:153$4_Y[6]
.sym 71456 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71458 RINGBUFFER.write_addr[1]
.sym 71466 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71469 clock_divider[3]
.sym 71470 clock_divider[6]
.sym 71473 clock_divider[5]
.sym 71474 $abc$19545$add$top.v:153$4_Y[0]
.sym 71475 clock_divider[0]
.sym 71479 clock_divider[1]
.sym 71481 clock_divider[7]
.sym 71483 $abc$19545$add$top.v:153$4_Y[3]
.sym 71484 $abc$19545$add$top.v:153$4_Y[4]
.sym 71487 $abc$19545$add$top.v:153$4_Y[7]
.sym 71488 clock_divider[2]
.sym 71490 $abc$19545$add$top.v:153$4_Y[2]
.sym 71492 clock_divider[4]
.sym 71499 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71500 $abc$19545$add$top.v:153$4_Y[2]
.sym 71503 $abc$19545$add$top.v:153$4_Y[7]
.sym 71506 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71509 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71511 clock_divider[0]
.sym 71516 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71517 $abc$19545$add$top.v:153$4_Y[0]
.sym 71521 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71523 $abc$19545$add$top.v:153$4_Y[4]
.sym 71527 $abc$19545$add$top.v:153$4_Y[3]
.sym 71528 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71533 clock_divider[1]
.sym 71534 clock_divider[3]
.sym 71535 clock_divider[0]
.sym 71536 clock_divider[2]
.sym 71539 clock_divider[7]
.sym 71540 clock_divider[6]
.sym 71541 clock_divider[4]
.sym 71542 clock_divider[5]
.sym 71544 lpc_clock$SB_IO_IN_$glb_clk
.sym 71545 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 71546 $abc$19545$add$top.v:153$4_Y[8]
.sym 71547 $abc$19545$add$top.v:153$4_Y[9]
.sym 71548 $abc$19545$add$top.v:153$4_Y[10]
.sym 71549 $abc$19545$add$top.v:153$4_Y[11]
.sym 71550 $abc$19545$add$top.v:153$4_Y[12]
.sym 71551 $abc$19545$add$top.v:153$4_Y[13]
.sym 71552 $abc$19545$add$top.v:153$4_Y[14]
.sym 71553 $abc$19545$add$top.v:153$4_Y[15]
.sym 71569 RINGBUFFER.write_addr[1]
.sym 71571 overflow_led$SB_IO_OUT
.sym 71587 clock_divider[14]
.sym 71589 $abc$19545$new_n539_
.sym 71590 $abc$19545$new_n536_
.sym 71592 $abc$19545$add$top.v:153$4_Y[5]
.sym 71593 $abc$19545$new_n538_
.sym 71594 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$871[1]_new_inv_
.sym 71595 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$871[0]_new_inv_
.sym 71597 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71598 clock_divider[13]
.sym 71599 $abc$19545$new_n537_
.sym 71601 clock_divider[10]
.sym 71608 $abc$19545$add$top.v:153$4_Y[13]
.sym 71610 clock_divider[15]
.sym 71612 $abc$19545$add$top.v:153$4_Y[6]
.sym 71616 $abc$19545$new_n535_
.sym 71617 $abc$19545$add$top.v:153$4_Y[14]
.sym 71618 $abc$19545$add$top.v:153$4_Y[15]
.sym 71621 $abc$19545$add$top.v:153$4_Y[14]
.sym 71623 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71626 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71628 $abc$19545$add$top.v:153$4_Y[5]
.sym 71632 $abc$19545$new_n535_
.sym 71633 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$871[0]_new_inv_
.sym 71635 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$871[1]_new_inv_
.sym 71638 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71640 $abc$19545$add$top.v:153$4_Y[13]
.sym 71644 clock_divider[14]
.sym 71645 clock_divider[15]
.sym 71646 clock_divider[13]
.sym 71647 clock_divider[10]
.sym 71650 $abc$19545$new_n536_
.sym 71651 $abc$19545$new_n539_
.sym 71652 $abc$19545$new_n537_
.sym 71653 $abc$19545$new_n538_
.sym 71657 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71658 $abc$19545$add$top.v:153$4_Y[6]
.sym 71662 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71665 $abc$19545$add$top.v:153$4_Y[15]
.sym 71667 lpc_clock$SB_IO_IN_$glb_clk
.sym 71668 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 71669 $abc$19545$add$top.v:153$4_Y[16]
.sym 71670 $abc$19545$add$top.v:153$4_Y[17]
.sym 71671 $abc$19545$add$top.v:153$4_Y[18]
.sym 71672 $abc$19545$add$top.v:153$4_Y[19]
.sym 71673 $abc$19545$add$top.v:153$4_Y[20]
.sym 71674 $abc$19545$add$top.v:153$4_Y[21]
.sym 71675 $abc$19545$add$top.v:153$4_Y[22]
.sym 71676 $abc$19545$add$top.v:153$4_Y[23]
.sym 71683 RINGBUFFER.mem_read_clock_enable
.sym 71688 RINGBUFFER.read_addr[9]
.sym 71689 RINGBUFFER.read_addr[8]
.sym 71691 RINGBUFFER.read_addr[6]
.sym 71710 clock_divider[21]
.sym 71712 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71715 clock_divider[20]
.sym 71722 clock_divider[23]
.sym 71725 clock_divider[16]
.sym 71727 $abc$19545$add$top.v:153$4_Y[17]
.sym 71728 $abc$19545$add$top.v:153$4_Y[18]
.sym 71730 $abc$19545$add$top.v:153$4_Y[20]
.sym 71733 clock_divider[11]
.sym 71734 $abc$19545$add$top.v:153$4_Y[16]
.sym 71735 clock_divider[18]
.sym 71736 clock_divider[12]
.sym 71737 clock_divider[17]
.sym 71739 $abc$19545$add$top.v:153$4_Y[21]
.sym 71741 $abc$19545$add$top.v:153$4_Y[23]
.sym 71743 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71745 $abc$19545$add$top.v:153$4_Y[21]
.sym 71750 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71752 $abc$19545$add$top.v:153$4_Y[18]
.sym 71755 clock_divider[16]
.sym 71756 clock_divider[12]
.sym 71757 clock_divider[17]
.sym 71758 clock_divider[11]
.sym 71761 $abc$19545$add$top.v:153$4_Y[17]
.sym 71764 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71767 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71769 $abc$19545$add$top.v:153$4_Y[23]
.sym 71774 $abc$19545$add$top.v:153$4_Y[20]
.sym 71776 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71779 clock_divider[21]
.sym 71780 clock_divider[23]
.sym 71781 clock_divider[18]
.sym 71782 clock_divider[20]
.sym 71786 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 71787 $abc$19545$add$top.v:153$4_Y[16]
.sym 71790 lpc_clock$SB_IO_IN_$glb_clk
.sym 71791 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 71870 $PACKER_VCC_NET
.sym 71888 $PACKER_VCC_NET
.sym 74294 read_data[34]
.sym 74296 RINGBUFFER.read_addr[2]
.sym 74300 RINGBUFFER.read_addr[6]
.sym 74301 RINGBUFFER.read_addr[1]
.sym 74302 RINGBUFFER.read_addr[7]
.sym 74312 state[1]
.sym 74314 state[0]
.sym 74324 $abc$19545$techmap\SERIAL.$0\ready[0:0]
.sym 74338 SERIAL.new_data
.sym 74362 state[0]
.sym 74363 SERIAL.new_data
.sym 74364 state[1]
.sym 74365 $abc$19545$techmap\SERIAL.$0\ready[0:0]
.sym 74391 main_clock_$glb_clk
.sym 74392 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 74395 read_data[35]
.sym 74399 read_data[34]
.sym 74412 $abc$19545$techmap\SERIAL.$0\ready[0:0]
.sym 74420 RINGBUFFER.write_addr[1]
.sym 74435 $PACKER_VCC_NET
.sym 74436 $PACKER_VCC_NET
.sym 74437 $abc$19545$auto$wreduce.cc:455:run$602[3]
.sym 74441 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2773_new_
.sym 74445 SERIAL.new_data
.sym 74446 fscts$SB_IO_IN
.sym 74451 state[1]
.sym 74452 $abc$19545$auto$wreduce.cc:455:run$602[0]
.sym 74458 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3092[0]_new_
.sym 74459 state[1]
.sym 74460 SERIAL.bit_pos[0]
.sym 74461 state[0]
.sym 74464 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3092[1]_new_
.sym 74467 state[1]
.sym 74468 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2773_new_
.sym 74469 state[0]
.sym 74473 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3092[0]_new_
.sym 74475 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3092[1]_new_
.sym 74480 $PACKER_VCC_NET
.sym 74482 SERIAL.bit_pos[0]
.sym 74485 fscts$SB_IO_IN
.sym 74486 state[0]
.sym 74487 state[1]
.sym 74488 SERIAL.new_data
.sym 74491 state[0]
.sym 74492 $abc$19545$auto$wreduce.cc:455:run$602[3]
.sym 74493 state[1]
.sym 74494 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2773_new_
.sym 74497 state[1]
.sym 74498 state[0]
.sym 74499 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2773_new_
.sym 74500 $abc$19545$auto$wreduce.cc:455:run$602[0]
.sym 74503 state[0]
.sym 74504 fscts$SB_IO_IN
.sym 74505 SERIAL.new_data
.sym 74506 state[1]
.sym 74513 $PACKER_VCC_NET
.sym 74514 main_clock_$glb_clk
.sym 74515 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 74518 read_data[33]
.sym 74522 read_data[32]
.sym 74529 $PACKER_VCC_NET
.sym 74532 $PACKER_VCC_NET
.sym 74538 $PACKER_VCC_NET
.sym 74540 RINGBUFFER.write_addr[4]
.sym 74541 $PACKER_VCC_NET
.sym 74542 RINGBUFFER.write_addr[5]
.sym 74544 $PACKER_VCC_NET
.sym 74545 RINGBUFFER.write_addr[2]
.sym 74546 RINGBUFFER.mem_read_clock_enable
.sym 74547 RINGBUFFER.write_addr[3]
.sym 74548 read_data[43]
.sym 74550 RINGBUFFER.write_addr[3]
.sym 74551 RINGBUFFER.write_addr[5]
.sym 74562 SERIAL.bit_pos[0]
.sym 74568 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16187
.sym 74570 SERIAL.data[9]
.sym 74576 SERIAL.data[1]
.sym 74577 SERIAL.bit_pos[3]
.sym 74584 uart_data[0]
.sym 74585 $PACKER_VCC_NET
.sym 74596 SERIAL.data[1]
.sym 74597 SERIAL.bit_pos[3]
.sym 74598 SERIAL.bit_pos[0]
.sym 74599 SERIAL.data[9]
.sym 74609 uart_data[0]
.sym 74620 $PACKER_VCC_NET
.sym 74636 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16187
.sym 74637 main_clock_$glb_clk
.sym 74641 read_data[43]
.sym 74645 read_data[42]
.sym 74652 read_data[32]
.sym 74664 RINGBUFFER.write_addr[8]
.sym 74665 RINGBUFFER.write_addr[0]
.sym 74666 RINGBUFFER.write_addr[9]
.sym 74667 RINGBUFFER.write_addr[8]
.sym 74685 RINGBUFFER.next_write_addr[5]
.sym 74686 RINGBUFFER.next_write_addr[6]
.sym 74687 RINGBUFFER.next_write_addr[7]
.sym 74691 RINGBUFFER.next_write_addr[0]
.sym 74698 RINGBUFFER.next_write_addr[2]
.sym 74699 RINGBUFFER.next_write_addr[3]
.sym 74700 RINGBUFFER.next_write_addr[4]
.sym 74711 RINGBUFFER.next_write_addr[1]
.sym 74712 $nextpnr_ICESTORM_LC_15$O
.sym 74715 RINGBUFFER.next_write_addr[0]
.sym 74718 $auto$alumacc.cc:474:replace_alu$728.C[2]
.sym 74720 RINGBUFFER.next_write_addr[1]
.sym 74724 $auto$alumacc.cc:474:replace_alu$728.C[3]
.sym 74727 RINGBUFFER.next_write_addr[2]
.sym 74728 $auto$alumacc.cc:474:replace_alu$728.C[2]
.sym 74730 $auto$alumacc.cc:474:replace_alu$728.C[4]
.sym 74733 RINGBUFFER.next_write_addr[3]
.sym 74734 $auto$alumacc.cc:474:replace_alu$728.C[3]
.sym 74736 $auto$alumacc.cc:474:replace_alu$728.C[5]
.sym 74739 RINGBUFFER.next_write_addr[4]
.sym 74740 $auto$alumacc.cc:474:replace_alu$728.C[4]
.sym 74742 $auto$alumacc.cc:474:replace_alu$728.C[6]
.sym 74745 RINGBUFFER.next_write_addr[5]
.sym 74746 $auto$alumacc.cc:474:replace_alu$728.C[5]
.sym 74748 $auto$alumacc.cc:474:replace_alu$728.C[7]
.sym 74751 RINGBUFFER.next_write_addr[6]
.sym 74752 $auto$alumacc.cc:474:replace_alu$728.C[6]
.sym 74754 $auto$alumacc.cc:474:replace_alu$728.C[8]
.sym 74757 RINGBUFFER.next_write_addr[7]
.sym 74758 $auto$alumacc.cc:474:replace_alu$728.C[7]
.sym 74759 RINGBUFFER.mem_write_clock_enable_$glb_ce
.sym 74760 main_clock_$glb_clk
.sym 74761 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 74764 read_data[41]
.sym 74768 read_data[40]
.sym 74775 read_data[42]
.sym 74777 RINGBUFFER.read_addr[1]
.sym 74786 read_data[6]
.sym 74791 RINGBUFFER.read_addr[3]
.sym 74793 RINGBUFFER.mem_write_clock_enable
.sym 74794 RINGBUFFER.read_addr[2]
.sym 74795 RINGBUFFER.read_addr[7]
.sym 74797 RINGBUFFER.read_addr[1]
.sym 74798 $auto$alumacc.cc:474:replace_alu$728.C[8]
.sym 74803 $PACKER_VCC_NET
.sym 74805 RINGBUFFER.next_write_addr[2]
.sym 74806 RINGBUFFER.next_write_addr[0]
.sym 74813 $abc$19545$new_n522_
.sym 74814 RINGBUFFER.next_write_addr[3]
.sym 74815 RINGBUFFER.read_addr[3]
.sym 74819 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2632[2]_new_inv_
.sym 74820 RINGBUFFER.read_addr[2]
.sym 74827 RINGBUFFER.next_write_addr[8]
.sym 74828 RINGBUFFER.next_write_addr[9]
.sym 74829 $abc$19545$new_n521_
.sym 74832 $abc$19545$new_n1102_
.sym 74835 $auto$alumacc.cc:474:replace_alu$728.C[9]
.sym 74837 RINGBUFFER.next_write_addr[8]
.sym 74839 $auto$alumacc.cc:474:replace_alu$728.C[8]
.sym 74843 RINGBUFFER.next_write_addr[9]
.sym 74845 $auto$alumacc.cc:474:replace_alu$728.C[9]
.sym 74855 $PACKER_VCC_NET
.sym 74856 RINGBUFFER.next_write_addr[0]
.sym 74872 RINGBUFFER.next_write_addr[3]
.sym 74873 RINGBUFFER.read_addr[2]
.sym 74874 RINGBUFFER.next_write_addr[2]
.sym 74875 RINGBUFFER.read_addr[3]
.sym 74878 $abc$19545$new_n522_
.sym 74879 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2632[2]_new_inv_
.sym 74880 $abc$19545$new_n521_
.sym 74881 $abc$19545$new_n1102_
.sym 74882 RINGBUFFER.mem_write_clock_enable_$glb_ce
.sym 74883 main_clock_$glb_clk
.sym 74884 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 74887 read_data[7]
.sym 74891 read_data[6]
.sym 74897 $PACKER_VCC_NET
.sym 74905 RINGBUFFER.mem_write_clock_enable
.sym 74906 RINGBUFFER.write_addr[6]
.sym 74908 RINGBUFFER.write_addr[7]
.sym 74910 RINGBUFFER.read_addr[9]
.sym 74916 RINGBUFFER.write_addr[1]
.sym 74917 RINGBUFFER.write_addr[9]
.sym 74927 RINGBUFFER.next_write_addr[1]
.sym 74929 RINGBUFFER.next_write_addr[0]
.sym 74931 MEM_SERIAL.state[0]
.sym 74932 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2632[1]_new_inv_
.sym 74934 MEM_SERIAL.state[1]
.sym 74935 MEM_SERIAL.state[2]
.sym 74937 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1914_Y[2]_new_
.sym 74938 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 74941 $abc$19545$new_n1103_
.sym 74942 RINGBUFFER.read_addr[0]
.sym 74943 RINGBUFFER.read_addr[1]
.sym 74947 uart_clock_enable
.sym 74951 RINGBUFFER.read_addr[1]
.sym 74953 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18608
.sym 74955 $abc$19545$new_n1108_
.sym 74971 RINGBUFFER.read_addr[1]
.sym 74972 RINGBUFFER.next_write_addr[1]
.sym 74973 RINGBUFFER.read_addr[0]
.sym 74974 RINGBUFFER.next_write_addr[0]
.sym 74977 MEM_SERIAL.state[0]
.sym 74978 MEM_SERIAL.state[2]
.sym 74979 MEM_SERIAL.state[1]
.sym 74983 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2632[1]_new_inv_
.sym 74984 RINGBUFFER.next_write_addr[1]
.sym 74985 $abc$19545$new_n1103_
.sym 74986 RINGBUFFER.read_addr[1]
.sym 74989 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 74990 $abc$19545$new_n1108_
.sym 74991 uart_clock_enable
.sym 74992 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1914_Y[2]_new_
.sym 75005 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18608
.sym 75006 main_clock_$glb_clk
.sym 75007 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 75010 read_data[5]
.sym 75014 read_data[4]
.sym 75031 $PACKER_VCC_NET
.sym 75032 RINGBUFFER.write_addr[5]
.sym 75033 RINGBUFFER.write_addr[2]
.sym 75034 RINGBUFFER.write_addr[5]
.sym 75035 $PACKER_VCC_NET
.sym 75037 $PACKER_VCC_NET
.sym 75038 RINGBUFFER.write_addr[3]
.sym 75039 RINGBUFFER.write_addr[3]
.sym 75040 RINGBUFFER.write_addr[4]
.sym 75041 $PACKER_VCC_NET
.sym 75042 RINGBUFFER.mem_read_clock_enable
.sym 75051 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18666
.sym 75061 RINGBUFFER.mem_write_clock_enable
.sym 75063 RINGBUFFER.next_write_addr[0]
.sym 75066 RINGBUFFER.next_write_addr[1]
.sym 75088 RINGBUFFER.next_write_addr[1]
.sym 75119 RINGBUFFER.mem_write_clock_enable
.sym 75121 RINGBUFFER.next_write_addr[0]
.sym 75128 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18666
.sym 75129 main_clock_$glb_clk
.sym 75130 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 75133 read_data[47]
.sym 75137 read_data[46]
.sym 75148 RINGBUFFER.write_addr[1]
.sym 75159 RINGBUFFER.write_addr[8]
.sym 75164 RINGBUFFER.write_addr[8]
.sym 75166 RINGBUFFER.write_addr[9]
.sym 75179 clock_divider[1]
.sym 75190 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19250
.sym 75193 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 75247 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 75249 clock_divider[1]
.sym 75251 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19250
.sym 75252 lpc_clock$SB_IO_IN_$glb_clk
.sym 75253 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 75256 read_data[45]
.sym 75260 read_data[44]
.sym 75267 read_data[46]
.sym 75274 RINGBUFFER.read_addr[1]
.sym 75280 RINGBUFFER.read_addr[1]
.sym 75282 RINGBUFFER.mem_write_clock_enable
.sym 75285 RINGBUFFER.write_addr[0]
.sym 75287 RINGBUFFER.read_addr[7]
.sym 75295 clock_divider[2]
.sym 75299 clock_divider[4]
.sym 75302 clock_divider[1]
.sym 75304 clock_divider[7]
.sym 75306 clock_divider[0]
.sym 75308 clock_divider[3]
.sym 75312 clock_divider[5]
.sym 75317 clock_divider[6]
.sym 75327 $nextpnr_ICESTORM_LC_17$O
.sym 75330 clock_divider[0]
.sym 75333 $auto$alumacc.cc:474:replace_alu$683.C[2]
.sym 75336 clock_divider[1]
.sym 75339 $auto$alumacc.cc:474:replace_alu$683.C[3]
.sym 75342 clock_divider[2]
.sym 75343 $auto$alumacc.cc:474:replace_alu$683.C[2]
.sym 75345 $auto$alumacc.cc:474:replace_alu$683.C[4]
.sym 75347 clock_divider[3]
.sym 75349 $auto$alumacc.cc:474:replace_alu$683.C[3]
.sym 75351 $auto$alumacc.cc:474:replace_alu$683.C[5]
.sym 75354 clock_divider[4]
.sym 75355 $auto$alumacc.cc:474:replace_alu$683.C[4]
.sym 75357 $auto$alumacc.cc:474:replace_alu$683.C[6]
.sym 75360 clock_divider[5]
.sym 75361 $auto$alumacc.cc:474:replace_alu$683.C[5]
.sym 75363 $auto$alumacc.cc:474:replace_alu$683.C[7]
.sym 75366 clock_divider[6]
.sym 75367 $auto$alumacc.cc:474:replace_alu$683.C[6]
.sym 75369 $auto$alumacc.cc:474:replace_alu$683.C[8]
.sym 75371 clock_divider[7]
.sym 75373 $auto$alumacc.cc:474:replace_alu$683.C[7]
.sym 75379 read_data[39]
.sym 75383 read_data[38]
.sym 75389 RINGBUFFER.write_addr[7]
.sym 75398 RINGBUFFER.mem_write_clock_enable
.sym 75400 RINGBUFFER.write_addr[6]
.sym 75413 $auto$alumacc.cc:474:replace_alu$683.C[8]
.sym 75418 clock_divider[14]
.sym 75424 clock_divider[11]
.sym 75425 clock_divider[10]
.sym 75429 clock_divider[13]
.sym 75433 clock_divider[15]
.sym 75436 clock_divider[8]
.sym 75442 clock_divider[9]
.sym 75446 clock_divider[12]
.sym 75450 $auto$alumacc.cc:474:replace_alu$683.C[9]
.sym 75453 clock_divider[8]
.sym 75454 $auto$alumacc.cc:474:replace_alu$683.C[8]
.sym 75456 $auto$alumacc.cc:474:replace_alu$683.C[10]
.sym 75459 clock_divider[9]
.sym 75460 $auto$alumacc.cc:474:replace_alu$683.C[9]
.sym 75462 $auto$alumacc.cc:474:replace_alu$683.C[11]
.sym 75464 clock_divider[10]
.sym 75466 $auto$alumacc.cc:474:replace_alu$683.C[10]
.sym 75468 $auto$alumacc.cc:474:replace_alu$683.C[12]
.sym 75470 clock_divider[11]
.sym 75472 $auto$alumacc.cc:474:replace_alu$683.C[11]
.sym 75474 $auto$alumacc.cc:474:replace_alu$683.C[13]
.sym 75476 clock_divider[12]
.sym 75478 $auto$alumacc.cc:474:replace_alu$683.C[12]
.sym 75480 $auto$alumacc.cc:474:replace_alu$683.C[14]
.sym 75482 clock_divider[13]
.sym 75484 $auto$alumacc.cc:474:replace_alu$683.C[13]
.sym 75486 $auto$alumacc.cc:474:replace_alu$683.C[15]
.sym 75489 clock_divider[14]
.sym 75490 $auto$alumacc.cc:474:replace_alu$683.C[14]
.sym 75492 $auto$alumacc.cc:474:replace_alu$683.C[16]
.sym 75494 clock_divider[15]
.sym 75496 $auto$alumacc.cc:474:replace_alu$683.C[15]
.sym 75502 read_data[37]
.sym 75506 read_data[36]
.sym 75513 read_data[38]
.sym 75520 clock_divider[11]
.sym 75521 clock_divider[10]
.sym 75523 read_data[39]
.sym 75524 $PACKER_VCC_NET
.sym 75525 RINGBUFFER.write_addr[4]
.sym 75526 RINGBUFFER.write_addr[2]
.sym 75529 $PACKER_VCC_NET
.sym 75531 RINGBUFFER.write_addr[5]
.sym 75535 RINGBUFFER.write_addr[3]
.sym 75536 $auto$alumacc.cc:474:replace_alu$683.C[16]
.sym 75541 clock_divider[21]
.sym 75542 clock_divider[18]
.sym 75544 clock_divider[17]
.sym 75545 clock_divider[23]
.sym 75550 clock_divider[22]
.sym 75554 clock_divider[20]
.sym 75556 clock_divider[16]
.sym 75563 clock_divider[19]
.sym 75573 $auto$alumacc.cc:474:replace_alu$683.C[17]
.sym 75576 clock_divider[16]
.sym 75577 $auto$alumacc.cc:474:replace_alu$683.C[16]
.sym 75579 $auto$alumacc.cc:474:replace_alu$683.C[18]
.sym 75582 clock_divider[17]
.sym 75583 $auto$alumacc.cc:474:replace_alu$683.C[17]
.sym 75585 $auto$alumacc.cc:474:replace_alu$683.C[19]
.sym 75587 clock_divider[18]
.sym 75589 $auto$alumacc.cc:474:replace_alu$683.C[18]
.sym 75591 $auto$alumacc.cc:474:replace_alu$683.C[20]
.sym 75593 clock_divider[19]
.sym 75595 $auto$alumacc.cc:474:replace_alu$683.C[19]
.sym 75597 $auto$alumacc.cc:474:replace_alu$683.C[21]
.sym 75600 clock_divider[20]
.sym 75601 $auto$alumacc.cc:474:replace_alu$683.C[20]
.sym 75603 $auto$alumacc.cc:474:replace_alu$683.C[22]
.sym 75605 clock_divider[21]
.sym 75607 $auto$alumacc.cc:474:replace_alu$683.C[21]
.sym 75609 $auto$alumacc.cc:474:replace_alu$683.C[23]
.sym 75612 clock_divider[22]
.sym 75613 $auto$alumacc.cc:474:replace_alu$683.C[22]
.sym 75617 clock_divider[23]
.sym 75619 $auto$alumacc.cc:474:replace_alu$683.C[23]
.sym 75633 RINGBUFFER.write_addr[1]
.sym 75635 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 75641 lpc_clock_led$SB_IO_OUT
.sym 75642 clock_divider[22]
.sym 75643 RINGBUFFER.write_addr[8]
.sym 75654 RINGBUFFER.write_addr[9]
.sym 75664 lpc_clock_led$SB_IO_OUT
.sym 75668 overflow_led$SB_IO_OUT
.sym 75671 lpc_clock_led$SB_IO_OUT
.sym 75677 overflow_led$SB_IO_OUT
.sym 75682 lpc_clock_led$SB_IO_OUT
.sym 75697 RINGBUFFER.mem_write_clock_enable
.sym 75710 RINGBUFFER.mem_write_clock_enable
.sym 77728 RINGBUFFER.read_addr[4]
.sym 77730 RINGBUFFER.read_addr[5]
.sym 77732 RINGBUFFER.read_addr[3]
.sym 77830 RINGBUFFER.write_addr[6]
.sym 77831 RINGBUFFER.write_addr[0]
.sym 77847 RINGBUFFER.read_addr[7]
.sym 77853 RINGBUFFER.read_addr[6]
.sym 77854 RINGBUFFER.read_addr[1]
.sym 77856 $PACKER_VCC_NET
.sym 77857 RINGBUFFER.read_addr[2]
.sym 77860 RINGBUFFER.read_addr[8]
.sym 77861 RINGBUFFER.mem_read_clock_enable
.sym 77863 RINGBUFFER.read_addr[9]
.sym 77866 RINGBUFFER.read_addr[4]
.sym 77868 RINGBUFFER.read_addr[5]
.sym 77870 RINGBUFFER.read_addr[3]
.sym 77873 RINGBUFFER.read_addr[0]
.sym 77891 RINGBUFFER.read_addr[0]
.sym 77892 RINGBUFFER.read_addr[1]
.sym 77894 RINGBUFFER.read_addr[2]
.sym 77895 RINGBUFFER.read_addr[3]
.sym 77896 RINGBUFFER.read_addr[4]
.sym 77897 RINGBUFFER.read_addr[5]
.sym 77898 RINGBUFFER.read_addr[6]
.sym 77899 RINGBUFFER.read_addr[7]
.sym 77900 RINGBUFFER.read_addr[8]
.sym 77901 RINGBUFFER.read_addr[9]
.sym 77902 main_clock_$glb_clk
.sym 77903 RINGBUFFER.mem_read_clock_enable
.sym 77904 $PACKER_VCC_NET
.sym 77936 RINGBUFFER.mem_read_clock_enable
.sym 77956 RINGBUFFER.mem_write_clock_enable
.sym 77960 RINGBUFFER.write_addr[1]
.sym 77962 RINGBUFFER.write_addr[4]
.sym 77963 RINGBUFFER.write_addr[7]
.sym 77966 RINGBUFFER.write_addr[8]
.sym 77967 RINGBUFFER.write_addr[3]
.sym 77968 RINGBUFFER.write_addr[6]
.sym 77969 RINGBUFFER.write_addr[0]
.sym 77972 RINGBUFFER.write_addr[5]
.sym 77973 RINGBUFFER.write_addr[2]
.sym 77974 $PACKER_VCC_NET
.sym 77976 RINGBUFFER.write_addr[9]
.sym 77993 RINGBUFFER.write_addr[0]
.sym 77994 RINGBUFFER.write_addr[1]
.sym 77996 RINGBUFFER.write_addr[2]
.sym 77997 RINGBUFFER.write_addr[3]
.sym 77998 RINGBUFFER.write_addr[4]
.sym 77999 RINGBUFFER.write_addr[5]
.sym 78000 RINGBUFFER.write_addr[6]
.sym 78001 RINGBUFFER.write_addr[7]
.sym 78002 RINGBUFFER.write_addr[8]
.sym 78003 RINGBUFFER.write_addr[9]
.sym 78004 main_clock_$glb_clk
.sym 78005 RINGBUFFER.mem_write_clock_enable
.sym 78014 $PACKER_VCC_NET
.sym 78022 RINGBUFFER.mem_write_clock_enable
.sym 78025 read_data[33]
.sym 78053 RINGBUFFER.read_addr[1]
.sym 78058 RINGBUFFER.read_addr[9]
.sym 78060 $PACKER_VCC_NET
.sym 78063 RINGBUFFER.read_addr[7]
.sym 78064 RINGBUFFER.read_addr[0]
.sym 78065 RINGBUFFER.read_addr[3]
.sym 78068 RINGBUFFER.read_addr[8]
.sym 78071 RINGBUFFER.read_addr[6]
.sym 78073 RINGBUFFER.read_addr[2]
.sym 78074 RINGBUFFER.mem_read_clock_enable
.sym 78077 RINGBUFFER.read_addr[4]
.sym 78078 RINGBUFFER.read_addr[5]
.sym 78095 RINGBUFFER.read_addr[0]
.sym 78096 RINGBUFFER.read_addr[1]
.sym 78098 RINGBUFFER.read_addr[2]
.sym 78099 RINGBUFFER.read_addr[3]
.sym 78100 RINGBUFFER.read_addr[4]
.sym 78101 RINGBUFFER.read_addr[5]
.sym 78102 RINGBUFFER.read_addr[6]
.sym 78103 RINGBUFFER.read_addr[7]
.sym 78104 RINGBUFFER.read_addr[8]
.sym 78105 RINGBUFFER.read_addr[9]
.sym 78106 main_clock_$glb_clk
.sym 78107 RINGBUFFER.mem_read_clock_enable
.sym 78108 $PACKER_VCC_NET
.sym 78126 RINGBUFFER.read_addr[9]
.sym 78133 RINGBUFFER.read_addr[4]
.sym 78140 RINGBUFFER.read_addr[3]
.sym 78141 RINGBUFFER.read_addr[2]
.sym 78142 read_data[7]
.sym 78143 RINGBUFFER.read_addr[4]
.sym 78144 RINGBUFFER.read_addr[5]
.sym 78150 RINGBUFFER.write_addr[4]
.sym 78151 RINGBUFFER.write_addr[5]
.sym 78153 RINGBUFFER.write_addr[7]
.sym 78155 RINGBUFFER.write_addr[3]
.sym 78157 RINGBUFFER.write_addr[8]
.sym 78159 RINGBUFFER.write_addr[6]
.sym 78160 RINGBUFFER.mem_write_clock_enable
.sym 78161 RINGBUFFER.write_addr[2]
.sym 78162 $PACKER_VCC_NET
.sym 78163 RINGBUFFER.write_addr[0]
.sym 78164 RINGBUFFER.write_addr[9]
.sym 78176 RINGBUFFER.write_addr[1]
.sym 78197 RINGBUFFER.write_addr[0]
.sym 78198 RINGBUFFER.write_addr[1]
.sym 78200 RINGBUFFER.write_addr[2]
.sym 78201 RINGBUFFER.write_addr[3]
.sym 78202 RINGBUFFER.write_addr[4]
.sym 78203 RINGBUFFER.write_addr[5]
.sym 78204 RINGBUFFER.write_addr[6]
.sym 78205 RINGBUFFER.write_addr[7]
.sym 78206 RINGBUFFER.write_addr[8]
.sym 78207 RINGBUFFER.write_addr[9]
.sym 78208 main_clock_$glb_clk
.sym 78209 RINGBUFFER.mem_write_clock_enable
.sym 78218 $PACKER_VCC_NET
.sym 78236 RINGBUFFER.read_addr[8]
.sym 78237 RINGBUFFER.write_addr[7]
.sym 78241 RINGBUFFER.write_addr[6]
.sym 78243 RINGBUFFER.write_addr[8]
.sym 78244 RINGBUFFER.write_addr[6]
.sym 78255 $PACKER_VCC_NET
.sym 78260 RINGBUFFER.read_addr[3]
.sym 78264 RINGBUFFER.read_addr[7]
.sym 78266 RINGBUFFER.read_addr[1]
.sym 78267 RINGBUFFER.read_addr[9]
.sym 78268 RINGBUFFER.read_addr[8]
.sym 78272 RINGBUFFER.read_addr[0]
.sym 78275 RINGBUFFER.read_addr[2]
.sym 78277 RINGBUFFER.read_addr[6]
.sym 78278 RINGBUFFER.mem_read_clock_enable
.sym 78279 RINGBUFFER.read_addr[4]
.sym 78282 RINGBUFFER.read_addr[5]
.sym 78299 RINGBUFFER.read_addr[0]
.sym 78300 RINGBUFFER.read_addr[1]
.sym 78302 RINGBUFFER.read_addr[2]
.sym 78303 RINGBUFFER.read_addr[3]
.sym 78304 RINGBUFFER.read_addr[4]
.sym 78305 RINGBUFFER.read_addr[5]
.sym 78306 RINGBUFFER.read_addr[6]
.sym 78307 RINGBUFFER.read_addr[7]
.sym 78308 RINGBUFFER.read_addr[8]
.sym 78309 RINGBUFFER.read_addr[9]
.sym 78310 main_clock_$glb_clk
.sym 78311 RINGBUFFER.mem_read_clock_enable
.sym 78312 $PACKER_VCC_NET
.sym 78344 RINGBUFFER.mem_read_clock_enable
.sym 78357 RINGBUFFER.write_addr[9]
.sym 78359 RINGBUFFER.write_addr[1]
.sym 78364 RINGBUFFER.mem_write_clock_enable
.sym 78367 RINGBUFFER.write_addr[0]
.sym 78370 RINGBUFFER.write_addr[4]
.sym 78373 $PACKER_VCC_NET
.sym 78375 RINGBUFFER.write_addr[7]
.sym 78377 RINGBUFFER.write_addr[2]
.sym 78378 RINGBUFFER.write_addr[5]
.sym 78379 RINGBUFFER.write_addr[6]
.sym 78381 RINGBUFFER.write_addr[8]
.sym 78384 RINGBUFFER.write_addr[3]
.sym 78401 RINGBUFFER.write_addr[0]
.sym 78402 RINGBUFFER.write_addr[1]
.sym 78404 RINGBUFFER.write_addr[2]
.sym 78405 RINGBUFFER.write_addr[3]
.sym 78406 RINGBUFFER.write_addr[4]
.sym 78407 RINGBUFFER.write_addr[5]
.sym 78408 RINGBUFFER.write_addr[6]
.sym 78409 RINGBUFFER.write_addr[7]
.sym 78410 RINGBUFFER.write_addr[8]
.sym 78411 RINGBUFFER.write_addr[9]
.sym 78412 main_clock_$glb_clk
.sym 78413 RINGBUFFER.mem_write_clock_enable
.sym 78422 $PACKER_VCC_NET
.sym 78432 RINGBUFFER.mem_write_clock_enable
.sym 78435 RINGBUFFER.write_addr[0]
.sym 78440 RINGBUFFER.read_addr[0]
.sym 78455 RINGBUFFER.read_addr[9]
.sym 78463 RINGBUFFER.read_addr[8]
.sym 78466 RINGBUFFER.read_addr[1]
.sym 78468 $PACKER_VCC_NET
.sym 78471 RINGBUFFER.read_addr[7]
.sym 78472 RINGBUFFER.read_addr[0]
.sym 78476 RINGBUFFER.read_addr[2]
.sym 78477 RINGBUFFER.read_addr[3]
.sym 78479 RINGBUFFER.read_addr[6]
.sym 78482 RINGBUFFER.mem_read_clock_enable
.sym 78483 RINGBUFFER.read_addr[4]
.sym 78486 RINGBUFFER.read_addr[5]
.sym 78503 RINGBUFFER.read_addr[0]
.sym 78504 RINGBUFFER.read_addr[1]
.sym 78506 RINGBUFFER.read_addr[2]
.sym 78507 RINGBUFFER.read_addr[3]
.sym 78508 RINGBUFFER.read_addr[4]
.sym 78509 RINGBUFFER.read_addr[5]
.sym 78510 RINGBUFFER.read_addr[6]
.sym 78511 RINGBUFFER.read_addr[7]
.sym 78512 RINGBUFFER.read_addr[8]
.sym 78513 RINGBUFFER.read_addr[9]
.sym 78514 main_clock_$glb_clk
.sym 78515 RINGBUFFER.mem_read_clock_enable
.sym 78516 $PACKER_VCC_NET
.sym 78542 RINGBUFFER.read_addr[2]
.sym 78548 RINGBUFFER.read_addr[3]
.sym 78549 RINGBUFFER.read_addr[4]
.sym 78552 RINGBUFFER.read_addr[5]
.sym 78558 RINGBUFFER.write_addr[4]
.sym 78559 RINGBUFFER.mem_write_clock_enable
.sym 78561 $PACKER_VCC_NET
.sym 78562 RINGBUFFER.write_addr[8]
.sym 78563 RINGBUFFER.write_addr[3]
.sym 78565 RINGBUFFER.write_addr[2]
.sym 78566 RINGBUFFER.write_addr[5]
.sym 78569 RINGBUFFER.write_addr[6]
.sym 78570 RINGBUFFER.write_addr[7]
.sym 78572 RINGBUFFER.write_addr[9]
.sym 78582 RINGBUFFER.write_addr[1]
.sym 78587 RINGBUFFER.write_addr[0]
.sym 78605 RINGBUFFER.write_addr[0]
.sym 78606 RINGBUFFER.write_addr[1]
.sym 78608 RINGBUFFER.write_addr[2]
.sym 78609 RINGBUFFER.write_addr[3]
.sym 78610 RINGBUFFER.write_addr[4]
.sym 78611 RINGBUFFER.write_addr[5]
.sym 78612 RINGBUFFER.write_addr[6]
.sym 78613 RINGBUFFER.write_addr[7]
.sym 78614 RINGBUFFER.write_addr[8]
.sym 78615 RINGBUFFER.write_addr[9]
.sym 78616 main_clock_$glb_clk
.sym 78617 RINGBUFFER.mem_write_clock_enable
.sym 78626 $PACKER_VCC_NET
.sym 78637 $PACKER_VCC_NET
.sym 78650 RINGBUFFER.write_addr[7]
.sym 78653 RINGBUFFER.write_addr[6]
.sym 78665 RINGBUFFER.read_addr[1]
.sym 78667 RINGBUFFER.read_addr[0]
.sym 78672 RINGBUFFER.read_addr[7]
.sym 78677 RINGBUFFER.mem_read_clock_enable
.sym 78679 $PACKER_VCC_NET
.sym 78680 RINGBUFFER.read_addr[2]
.sym 78683 RINGBUFFER.read_addr[6]
.sym 78686 RINGBUFFER.read_addr[3]
.sym 78687 RINGBUFFER.read_addr[4]
.sym 78688 RINGBUFFER.read_addr[9]
.sym 78689 RINGBUFFER.read_addr[8]
.sym 78690 RINGBUFFER.read_addr[5]
.sym 78691 lpc_clock_led$SB_IO_OUT
.sym 78707 RINGBUFFER.read_addr[0]
.sym 78708 RINGBUFFER.read_addr[1]
.sym 78710 RINGBUFFER.read_addr[2]
.sym 78711 RINGBUFFER.read_addr[3]
.sym 78712 RINGBUFFER.read_addr[4]
.sym 78713 RINGBUFFER.read_addr[5]
.sym 78714 RINGBUFFER.read_addr[6]
.sym 78715 RINGBUFFER.read_addr[7]
.sym 78716 RINGBUFFER.read_addr[8]
.sym 78717 RINGBUFFER.read_addr[9]
.sym 78718 main_clock_$glb_clk
.sym 78719 RINGBUFFER.mem_read_clock_enable
.sym 78720 $PACKER_VCC_NET
.sym 78772 RINGBUFFER.mem_write_clock_enable
.sym 78775 RINGBUFFER.write_addr[0]
.sym 78776 RINGBUFFER.write_addr[1]
.sym 78779 RINGBUFFER.write_addr[3]
.sym 78780 RINGBUFFER.write_addr[2]
.sym 78781 $PACKER_VCC_NET
.sym 78783 RINGBUFFER.write_addr[5]
.sym 78785 RINGBUFFER.write_addr[4]
.sym 78788 RINGBUFFER.write_addr[7]
.sym 78789 RINGBUFFER.write_addr[8]
.sym 78791 RINGBUFFER.write_addr[6]
.sym 78792 RINGBUFFER.write_addr[9]
.sym 78805 RINGBUFFER.write_addr[0]
.sym 78806 RINGBUFFER.write_addr[1]
.sym 78808 RINGBUFFER.write_addr[2]
.sym 78809 RINGBUFFER.write_addr[3]
.sym 78810 RINGBUFFER.write_addr[4]
.sym 78811 RINGBUFFER.write_addr[5]
.sym 78812 RINGBUFFER.write_addr[6]
.sym 78813 RINGBUFFER.write_addr[7]
.sym 78814 RINGBUFFER.write_addr[8]
.sym 78815 RINGBUFFER.write_addr[9]
.sym 78816 main_clock_$glb_clk
.sym 78817 RINGBUFFER.mem_write_clock_enable
.sym 78826 $PACKER_VCC_NET
.sym 78834 RINGBUFFER.mem_write_clock_enable
.sym 78862 valid_lpc_output_led$SB_IO_OUT
.sym 78866 $PACKER_GND_NET
.sym 78867 main_clock
.sym 78868 valid_lpc_output_led$SB_IO_OUT
.sym 78871 $PACKER_GND_NET
.sym 78884 $PACKER_GND_NET
.sym 78888 valid_lpc_output_led$SB_IO_OUT
.sym 78891 main_clock
.sym 81685 RINGBUFFER.read_addr[4]
.sym 82183 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 82590 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 82596 lpc_clock_led$SB_IO_OUT
.sym 82606 lpc_clock_led$SB_IO_OUT
.sym 82651 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 82652 lpc_clock$SB_IO_IN_$glb_clk
.sym 82653 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073_$glb_sr
.sym 86011 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18666
.sym 104193 POR.counter[0]
.sym 104194 POR.counter[2]
.sym 104195 POR.counter[3]
.sym 104196 $techmap\POR.$0\counter[31:0][1]
.sym 104197 POR.counter[0]
.sym 104198 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$18288
.sym 104205 $techmap\POR.$0\counter[31:0][1]
.sym 104213 POR.counter[4]
.sym 104214 POR.counter[5]
.sym 104215 POR.counter[6]
.sym 104216 POR.counter[7]
.sym 104217 POR.counter[1]
.sym 104229 POR.counter[12]
.sym 104230 POR.counter[13]
.sym 104231 POR.counter[14]
.sym 104232 POR.counter[15]
.sym 104233 POR.counter[8]
.sym 104234 POR.counter[9]
.sym 104235 POR.counter[10]
.sym 104236 POR.counter[11]
.sym 104253 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[1]_new_inv_
.sym 104254 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[0]_new_inv_
.sym 104255 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[3]_new_inv_
.sym 104256 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[2]_new_inv_
.sym 104321 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 104322 pll_locked
.sym 105130 POR.counter[0]
.sym 105132 $PACKER_VCC_NET
.sym 105154 POR.counter[0]
.sym 105158 POR.counter[1]
.sym 105159 $PACKER_VCC_NET
.sym 105162 POR.counter[2]
.sym 105163 $PACKER_VCC_NET
.sym 105164 $auto$alumacc.cc:474:replace_alu$722.C[2]
.sym 105166 POR.counter[3]
.sym 105167 $PACKER_VCC_NET
.sym 105168 $auto$alumacc.cc:474:replace_alu$722.C[3]
.sym 105170 POR.counter[4]
.sym 105171 $PACKER_VCC_NET
.sym 105172 $auto$alumacc.cc:474:replace_alu$722.C[4]
.sym 105174 POR.counter[5]
.sym 105175 $PACKER_VCC_NET
.sym 105176 $auto$alumacc.cc:474:replace_alu$722.C[5]
.sym 105178 POR.counter[6]
.sym 105179 $PACKER_VCC_NET
.sym 105180 $auto$alumacc.cc:474:replace_alu$722.C[6]
.sym 105182 POR.counter[7]
.sym 105183 $PACKER_VCC_NET
.sym 105184 $auto$alumacc.cc:474:replace_alu$722.C[7]
.sym 105186 POR.counter[8]
.sym 105187 $PACKER_VCC_NET
.sym 105188 $auto$alumacc.cc:474:replace_alu$722.C[8]
.sym 105190 POR.counter[9]
.sym 105191 $PACKER_VCC_NET
.sym 105192 $auto$alumacc.cc:474:replace_alu$722.C[9]
.sym 105194 POR.counter[10]
.sym 105195 $PACKER_VCC_NET
.sym 105196 $auto$alumacc.cc:474:replace_alu$722.C[10]
.sym 105198 POR.counter[11]
.sym 105199 $PACKER_VCC_NET
.sym 105200 $auto$alumacc.cc:474:replace_alu$722.C[11]
.sym 105202 POR.counter[12]
.sym 105203 $PACKER_VCC_NET
.sym 105204 $auto$alumacc.cc:474:replace_alu$722.C[12]
.sym 105206 POR.counter[13]
.sym 105207 $PACKER_VCC_NET
.sym 105208 $auto$alumacc.cc:474:replace_alu$722.C[13]
.sym 105210 POR.counter[14]
.sym 105211 $PACKER_VCC_NET
.sym 105212 $auto$alumacc.cc:474:replace_alu$722.C[14]
.sym 105214 POR.counter[15]
.sym 105215 $PACKER_VCC_NET
.sym 105216 $auto$alumacc.cc:474:replace_alu$722.C[15]
.sym 105218 POR.counter[16]
.sym 105219 $PACKER_VCC_NET
.sym 105220 $auto$alumacc.cc:474:replace_alu$722.C[16]
.sym 105222 POR.counter[17]
.sym 105223 $PACKER_VCC_NET
.sym 105224 $auto$alumacc.cc:474:replace_alu$722.C[17]
.sym 105226 POR.counter[18]
.sym 105227 $PACKER_VCC_NET
.sym 105228 $auto$alumacc.cc:474:replace_alu$722.C[18]
.sym 105230 POR.counter[19]
.sym 105231 $PACKER_VCC_NET
.sym 105232 $auto$alumacc.cc:474:replace_alu$722.C[19]
.sym 105234 POR.counter[20]
.sym 105235 $PACKER_VCC_NET
.sym 105236 $auto$alumacc.cc:474:replace_alu$722.C[20]
.sym 105238 POR.counter[21]
.sym 105239 $PACKER_VCC_NET
.sym 105240 $auto$alumacc.cc:474:replace_alu$722.C[21]
.sym 105242 POR.counter[22]
.sym 105243 $PACKER_VCC_NET
.sym 105244 $auto$alumacc.cc:474:replace_alu$722.C[22]
.sym 105246 POR.counter[23]
.sym 105247 $PACKER_VCC_NET
.sym 105248 $auto$alumacc.cc:474:replace_alu$722.C[23]
.sym 105250 POR.counter[24]
.sym 105251 $PACKER_VCC_NET
.sym 105252 $auto$alumacc.cc:474:replace_alu$722.C[24]
.sym 105254 POR.counter[25]
.sym 105255 $PACKER_VCC_NET
.sym 105256 $auto$alumacc.cc:474:replace_alu$722.C[25]
.sym 105258 POR.counter[26]
.sym 105259 $PACKER_VCC_NET
.sym 105260 $auto$alumacc.cc:474:replace_alu$722.C[26]
.sym 105262 POR.counter[27]
.sym 105263 $PACKER_VCC_NET
.sym 105264 $auto$alumacc.cc:474:replace_alu$722.C[27]
.sym 105266 POR.counter[28]
.sym 105267 $PACKER_VCC_NET
.sym 105268 $auto$alumacc.cc:474:replace_alu$722.C[28]
.sym 105270 POR.counter[29]
.sym 105271 $PACKER_VCC_NET
.sym 105272 $auto$alumacc.cc:474:replace_alu$722.C[29]
.sym 105274 POR.counter[30]
.sym 105275 $PACKER_VCC_NET
.sym 105276 $auto$alumacc.cc:474:replace_alu$722.C[30]
.sym 105278 POR.counter[31]
.sym 105279 $PACKER_VCC_NET
.sym 105280 $auto$alumacc.cc:474:replace_alu$722.C[31]
.sym 106145 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 106146 TRIGGERLPC.counter[1]
.sym 106181 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[5]_new_inv_
.sym 106182 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[4]_new_inv_
.sym 106183 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[7]_new_inv_
.sym 106184 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1020[6]_new_inv_
.sym 106193 POR.counter[20]
.sym 106194 POR.counter[21]
.sym 106195 POR.counter[22]
.sym 106196 POR.counter[23]
.sym 106201 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1034[1]_new_inv_
.sym 106202 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1034[0]_new_inv_
.sym 106205 POR.counter[16]
.sym 106206 POR.counter[17]
.sym 106207 POR.counter[18]
.sym 106208 POR.counter[19]
.sym 106209 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 106210 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[15]
.sym 106213 POR.counter[28]
.sym 106214 POR.counter[29]
.sym 106215 POR.counter[30]
.sym 106216 POR.counter[31]
.sym 106217 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 106218 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[12]
.sym 106221 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 106222 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[13]
.sym 106229 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 106230 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[11]
.sym 106233 POR.counter[24]
.sym 106234 POR.counter[25]
.sym 106235 POR.counter[26]
.sym 106236 POR.counter[27]
.sym 106241 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 106242 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[20]
.sym 106265 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 106266 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[17]
.sym 107021 $abc$19545$techmap$techmap\LPC.$procmux$502.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$1170_Y_new_inv_
.sym 107022 LPC.state[2]
.sym 107023 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3013[3]_new_
.sym 107024 $abc$19545$new_n1240_
.sym 107029 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 107030 LPC.state[3]
.sym 107031 $abc$19545$new_n1241_
.sym 107032 lpc_frame$SB_IO_IN
.sym 107033 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 107034 LPC.state[3]
.sym 107035 LPC.state[2]
.sym 107036 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1489[1]_new_
.sym 107061 $abc$19545$auto$simplemap.cc:168:logic_reduce$1255_new_inv_
.sym 107062 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1593_new_
.sym 107063 $abc$19545$techmap$techmap\LPC.$procmux$502.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$1170_Y_new_inv_
.sym 107064 lpc_frame$SB_IO_IN
.sym 107069 LPC.state[2]
.sym 107070 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1489[1]_new_
.sym 107071 LPC.state[3]
.sym 107109 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 107110 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[3]
.sym 107117 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 107118 TRIGGERLPC.counter[0]
.sym 107121 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 107122 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[2]
.sym 107129 TRIGGERLPC.counter[0]
.sym 107130 TRIGGERLPC.counter[1]
.sym 107131 TRIGGERLPC.counter[2]
.sym 107132 TRIGGERLPC.counter[3]
.sym 107138 TRIGGERLPC.counter[0]
.sym 107142 TRIGGERLPC.counter[1]
.sym 107143 $PACKER_VCC_NET
.sym 107146 TRIGGERLPC.counter[2]
.sym 107147 $PACKER_VCC_NET
.sym 107148 $auto$alumacc.cc:474:replace_alu$737.C[2]
.sym 107150 TRIGGERLPC.counter[3]
.sym 107151 $PACKER_VCC_NET
.sym 107152 $auto$alumacc.cc:474:replace_alu$737.C[3]
.sym 107154 TRIGGERLPC.counter[4]
.sym 107155 $PACKER_VCC_NET
.sym 107156 $auto$alumacc.cc:474:replace_alu$737.C[4]
.sym 107158 TRIGGERLPC.counter[5]
.sym 107159 $PACKER_VCC_NET
.sym 107160 $auto$alumacc.cc:474:replace_alu$737.C[5]
.sym 107162 TRIGGERLPC.counter[6]
.sym 107163 $PACKER_VCC_NET
.sym 107164 $auto$alumacc.cc:474:replace_alu$737.C[6]
.sym 107166 TRIGGERLPC.counter[7]
.sym 107167 $PACKER_VCC_NET
.sym 107168 $auto$alumacc.cc:474:replace_alu$737.C[7]
.sym 107170 TRIGGERLPC.counter[8]
.sym 107171 $PACKER_VCC_NET
.sym 107172 $auto$alumacc.cc:474:replace_alu$737.C[8]
.sym 107174 TRIGGERLPC.counter[9]
.sym 107175 $PACKER_VCC_NET
.sym 107176 $auto$alumacc.cc:474:replace_alu$737.C[9]
.sym 107178 TRIGGERLPC.counter[10]
.sym 107179 $PACKER_VCC_NET
.sym 107180 $auto$alumacc.cc:474:replace_alu$737.C[10]
.sym 107182 TRIGGERLPC.counter[11]
.sym 107183 $PACKER_VCC_NET
.sym 107184 $auto$alumacc.cc:474:replace_alu$737.C[11]
.sym 107186 TRIGGERLPC.counter[12]
.sym 107187 $PACKER_VCC_NET
.sym 107188 $auto$alumacc.cc:474:replace_alu$737.C[12]
.sym 107190 TRIGGERLPC.counter[13]
.sym 107191 $PACKER_VCC_NET
.sym 107192 $auto$alumacc.cc:474:replace_alu$737.C[13]
.sym 107194 TRIGGERLPC.counter[14]
.sym 107195 $PACKER_VCC_NET
.sym 107196 $auto$alumacc.cc:474:replace_alu$737.C[14]
.sym 107198 TRIGGERLPC.counter[15]
.sym 107199 $PACKER_VCC_NET
.sym 107200 $auto$alumacc.cc:474:replace_alu$737.C[15]
.sym 107202 TRIGGERLPC.counter[16]
.sym 107203 $PACKER_VCC_NET
.sym 107204 $auto$alumacc.cc:474:replace_alu$737.C[16]
.sym 107206 TRIGGERLPC.counter[17]
.sym 107207 $PACKER_VCC_NET
.sym 107208 $auto$alumacc.cc:474:replace_alu$737.C[17]
.sym 107210 TRIGGERLPC.counter[18]
.sym 107211 $PACKER_VCC_NET
.sym 107212 $auto$alumacc.cc:474:replace_alu$737.C[18]
.sym 107214 TRIGGERLPC.counter[19]
.sym 107215 $PACKER_VCC_NET
.sym 107216 $auto$alumacc.cc:474:replace_alu$737.C[19]
.sym 107218 TRIGGERLPC.counter[20]
.sym 107219 $PACKER_VCC_NET
.sym 107220 $auto$alumacc.cc:474:replace_alu$737.C[20]
.sym 107222 TRIGGERLPC.counter[21]
.sym 107223 $PACKER_VCC_NET
.sym 107224 $auto$alumacc.cc:474:replace_alu$737.C[21]
.sym 107226 TRIGGERLPC.counter[22]
.sym 107227 $PACKER_VCC_NET
.sym 107228 $auto$alumacc.cc:474:replace_alu$737.C[22]
.sym 107230 TRIGGERLPC.counter[23]
.sym 107231 $PACKER_VCC_NET
.sym 107232 $auto$alumacc.cc:474:replace_alu$737.C[23]
.sym 107813 lpc_ad[3]$SB_IO_IN
.sym 107853 dec_data[7]
.sym 107874 $auto$alumacc.cc:474:replace_alu$661.C[4]
.sym 107879 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 107882 $PACKER_VCC_NET
.sym 107883 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 107887 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 107891 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 107895 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 107899 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 107903 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 107907 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 107911 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 107915 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 107919 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 107923 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 107926 $PACKER_VCC_NET
.sym 107928 $nextpnr_ICESTORM_LC_4$I3
.sym 107929 $abc$19545$auto$alumacc.cc:491:replace_alu$676[15]
.sym 107930 dec_addr[0]
.sym 107931 dec_addr[1]
.sym 107932 $nextpnr_ICESTORM_LC_4$COUT
.sym 107933 dec_addr[9]
.sym 107937 $abc$19545$auto$alumacc.cc:491:replace_alu$676[15]
.sym 107938 $abc$19545$auto$alumacc.cc:491:replace_alu$663[15]
.sym 107939 $abc$19545$new_n1002_
.sym 107940 $abc$19545$new_n1007_
.sym 107941 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1085[1]_new_
.sym 107942 $abc$19545$new_n479_
.sym 107943 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2142_new_
.sym 107944 $abc$19545$new_n1008_
.sym 107945 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2142_new_
.sym 107946 $abc$19545$new_n479_
.sym 107947 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1085[1]_new_
.sym 107953 lpc_ad[0]$SB_IO_IN
.sym 107954 lpc_ad[1]$SB_IO_IN
.sym 107955 lpc_ad[2]$SB_IO_IN
.sym 107956 lpc_ad[3]$SB_IO_IN
.sym 107961 lpc_ad[1]$SB_IO_IN
.sym 107965 $abc$19545$new_n479_
.sym 107966 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1489[1]_new_
.sym 107967 lpc_frame$SB_IO_IN
.sym 107969 $abc$19545$techmap$techmap\LPC.$procmux$502.$and$/usr/bin/../share/yosys/techmap.v:434$1178_Y[1]_new_
.sym 107970 $abc$19545$techmap$techmap\LPC.$procmux$502.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$1170_Y_new_inv_
.sym 107971 lpc_frame$SB_IO_IN
.sym 107973 LPC.state[3]
.sym 107974 LPC.state[2]
.sym 107977 $abc$19545$techmap$techmap\LPC.$procmux$502.$and$/usr/bin/../share/yosys/techmap.v:434$1178_Y[1]_new_
.sym 107978 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1332[0]_new_
.sym 107979 $abc$19545$new_n479_
.sym 107981 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 107982 LPC.state[1]
.sym 107983 $abc$19545$new_n993_
.sym 107985 LPC.state[0]
.sym 107986 LPC.state[1]
.sym 107987 LPC.state[3]
.sym 107988 LPC.state[2]
.sym 107989 LPC.state[0]
.sym 107990 LPC.state[1]
.sym 107993 LPC.state[0]
.sym 107994 LPC.state[1]
.sym 107995 LPC.state[2]
.sym 107996 LPC.state[3]
.sym 107997 LPC.state[1]
.sym 107998 LPC.state[0]
.sym 108001 $abc$19545$new_n999_
.sym 108002 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2983[3]_new_inv_
.sym 108003 lpc_frame$SB_IO_IN
.sym 108004 $abc$19545$new_n998_
.sym 108005 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2968[5]_new_
.sym 108006 $abc$19545$new_n1238_
.sym 108007 lpc_frame$SB_IO_IN
.sym 108008 $abc$19545$new_n1236_
.sym 108009 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1332[0]_new_
.sym 108010 LPC.state[3]
.sym 108011 LPC.state[2]
.sym 108012 $abc$19545$new_n1237_
.sym 108013 LPC.state[2]
.sym 108014 $abc$19545$auto$simplemap.cc:168:logic_reduce$1255_new_inv_
.sym 108015 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1489[1]_new_
.sym 108017 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2968[5]_new_
.sym 108018 $abc$19545$new_n986_
.sym 108019 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2983[3]_new_inv_
.sym 108020 lpc_frame$SB_IO_IN
.sym 108021 $abc$19545$new_n987_
.sym 108022 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 108023 LPC.state[0]
.sym 108024 $abc$19545$new_n977_
.sym 108025 lpc_frame$SB_IO_IN
.sym 108026 $abc$19545$techmap$techmap\LPC.$procmux$502.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$1170_Y_new_inv_
.sym 108027 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 108028 LPC.state[2]
.sym 108029 LPC.state[3]
.sym 108030 LPC.state[0]
.sym 108031 LPC.state[1]
.sym 108032 LPC.state[2]
.sym 108033 lpc_frame$SB_IO_IN
.sym 108034 lpc_ad[1]$SB_IO_IN
.sym 108035 lpc_ad[3]$SB_IO_IN
.sym 108041 dec_addr[9]
.sym 108049 lpc_ad[0]$SB_IO_IN
.sym 108050 lpc_ad[1]$SB_IO_IN
.sym 108051 lpc_ad[2]$SB_IO_IN
.sym 108052 lpc_ad[3]$SB_IO_IN
.sym 108053 $abc$19545$new_n981_
.sym 108054 lpc_ad[0]$SB_IO_IN
.sym 108055 lpc_ad[2]$SB_IO_IN
.sym 108097 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 108098 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[4]
.sym 108101 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 108102 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[7]
.sym 108105 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 108106 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[5]
.sym 108109 TRIGGERLPC.counter[4]
.sym 108110 TRIGGERLPC.counter[5]
.sym 108111 TRIGGERLPC.counter[6]
.sym 108112 TRIGGERLPC.counter[7]
.sym 108113 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[0]_new_inv_
.sym 108114 $abc$19545$new_n527_
.sym 108115 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[1]_new_inv_
.sym 108116 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 108125 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 108126 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[6]
.sym 108129 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 108130 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[8]
.sym 108133 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 108134 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[14]
.sym 108141 TRIGGERLPC.counter[12]
.sym 108142 TRIGGERLPC.counter[13]
.sym 108143 TRIGGERLPC.counter[14]
.sym 108144 TRIGGERLPC.counter[15]
.sym 108145 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 108146 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[9]
.sym 108149 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 108150 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[10]
.sym 108153 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[3]_new_inv_
.sym 108154 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[2]_new_inv_
.sym 108155 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[5]_new_inv_
.sym 108156 $abc$19545$auto$simplemap.cc:168:logic_reduce$2689[4]_new_inv_
.sym 108157 TRIGGERLPC.counter[8]
.sym 108158 TRIGGERLPC.counter[9]
.sym 108159 TRIGGERLPC.counter[10]
.sym 108160 TRIGGERLPC.counter[11]
.sym 108161 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 108162 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[16]
.sym 108165 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 108166 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[19]
.sym 108169 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 108170 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[18]
.sym 108173 TRIGGERLPC.counter[16]
.sym 108174 TRIGGERLPC.counter[17]
.sym 108175 TRIGGERLPC.counter[18]
.sym 108176 TRIGGERLPC.counter[19]
.sym 108177 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 108178 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[22]
.sym 108181 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 108182 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[21]
.sym 108185 TRIGGERLPC.counter[20]
.sym 108186 TRIGGERLPC.counter[21]
.sym 108187 TRIGGERLPC.counter[22]
.sym 108188 TRIGGERLPC.counter[23]
.sym 108189 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 108190 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[23]
.sym 108733 read_data[23]
.sym 108737 dec_addr[5]
.sym 108745 dec_addr[6]
.sym 108753 dec_addr[7]
.sym 108765 dec_addr[4]
.sym 108773 lpc_ad[1]$SB_IO_IN
.sym 108797 lpc_ad[3]$SB_IO_IN
.sym 108801 dec_addr[7]
.sym 108805 dec_data[6]
.sym 108809 dec_addr[3]
.sym 108813 dec_addr[2]
.sym 108817 dec_addr[6]
.sym 108821 dec_addr[5]
.sym 108825 dec_addr[4]
.sym 108834 $auto$alumacc.cc:474:replace_alu$674.C[1]
.sym 108839 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[1]
.sym 108842 $PACKER_VCC_NET
.sym 108843 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[2]
.sym 108847 $auto$alumacc.cc:474:replace_alu$661.C[4]
.sym 108851 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[4]
.sym 108854 $PACKER_VCC_NET
.sym 108855 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[5]
.sym 108859 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[6]
.sym 108863 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[7]
.sym 108867 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[8]
.sym 108871 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[9]
.sym 108875 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[10]
.sym 108879 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[11]
.sym 108883 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[12]
.sym 108887 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[13]
.sym 108891 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[14]
.sym 108895 $abc$19545$auto$alumacc.cc:474:replace_alu$661.BB[15]
.sym 108900 $nextpnr_ICESTORM_LC_1$I3
.sym 108901 dec_addr[13]
.sym 108905 dec_addr[12]
.sym 108909 dec_addr[10]
.sym 108917 read_data[1]
.sym 108921 dec_addr[9]
.sym 108922 dec_addr[10]
.sym 108923 $abc$19545$new_n1003_
.sym 108924 $abc$19545$new_n1005_
.sym 108925 read_data[2]
.sym 108929 dec_cyctype_dir[3]
.sym 108933 dec_cyctype_dir[0]
.sym 108937 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1332[0]_new_
.sym 108938 lpc_frame$SB_IO_IN
.sym 108941 dec_cyctype_dir[1]
.sym 108945 dec_cyctype_dir[2]
.sym 108949 LPC.state[0]
.sym 108950 LPC.state[1]
.sym 108951 $abc$19545$new_n479_
.sym 108952 lpc_frame$SB_IO_IN
.sym 108953 dec_cyctype_dir[3]
.sym 108954 dec_cyctype_dir[1]
.sym 108955 dec_cyctype_dir[0]
.sym 108956 dec_cyctype_dir[2]
.sym 108957 dec_data[4]
.sym 108961 lpc_ad[0]$SB_IO_IN
.sym 108965 lpc_ad[2]$SB_IO_IN
.sym 108969 lpc_ad[1]$SB_IO_IN
.sym 108973 LPC.state[2]
.sym 108974 $abc$19545$new_n473_
.sym 108975 LPC.state[3]
.sym 108977 LPC.state[0]
.sym 108978 LPC.state[1]
.sym 108981 dec_cyctype_dir[3]
.sym 108982 dec_cyctype_dir[1]
.sym 108983 LPC.state[2]
.sym 108984 LPC.state[3]
.sym 108985 dec_cyctype_dir[2]
.sym 108986 $abc$19545$new_n985_
.sym 108987 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1332[0]_new_
.sym 108989 lpc_ad[3]$SB_IO_IN
.sym 108993 lpc_ad[1]$SB_IO_IN
.sym 108997 LPC.state[2]
.sym 108998 lpc_frame$SB_IO_IN
.sym 108999 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1085[1]_new_
.sym 109000 LPC.state[3]
.sym 109005 LPC.state[2]
.sym 109006 LPC.state[3]
.sym 109007 $abc$19545$auto$simplemap.cc:309:simplemap_lut$1085[1]_new_
.sym 109008 lpc_frame$SB_IO_IN
.sym 109009 lpc_ad[2]$SB_IO_IN
.sym 109017 lpc_ad[0]$SB_IO_IN
.sym 109021 lpc_ad[3]$SB_IO_IN
.sym 109033 dec_addr[14]
.sym 109041 lpc_ad[0]$SB_IO_IN
.sym 109057 dec_data[3]
.sym 109061 dec_addr[12]
.sym 109065 dec_data[1]
.sym 109069 dec_addr[13]
.sym 109077 dec_addr[14]
.sym 109081 dec_data[0]
.sym 109085 dec_data[2]
.sym 109089 $abc$19545$techmap\BUFFERDOMAIN.$0\counter[1:0][0]
.sym 109101 BUFFERDOMAIN.counter[1]
.sym 109102 $abc$19545$techmap\BUFFERDOMAIN.$0\counter[1:0][0]
.sym 109105 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 109106 BUFFERDOMAIN.counter[0]
.sym 109117 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 109118 BUFFERDOMAIN.counter[0]
.sym 109119 BUFFERDOMAIN.counter[1]
.sym 109121 $abc$19545$auto$simplemap.cc:168:logic_reduce$1073
.sym 109122 $abc$19545$techmap\TRIGGERLPC.$sub$trigger_led.v:23$89_Y[0]
.sym 109126 TRIGGERLPC.counter[0]
.sym 109128 $PACKER_VCC_NET
.sym 109729 lpc_ad[2]$SB_IO_IN
.sym 109753 lpc_ad[0]$SB_IO_IN
.sym 109761 dec_addr[4]
.sym 109762 dec_addr[6]
.sym 109763 dec_addr[7]
.sym 109764 dec_addr[5]
.sym 109765 lpc_ad[2]$SB_IO_IN
.sym 109797 dec_addr[0]
.sym 109801 dec_addr[1]
.sym 109805 dec_addr[3]
.sym 109809 dec_addr[0]
.sym 109813 dec_addr[2]
.sym 109821 dec_addr[1]
.sym 109825 dec_addr[3]
.sym 109826 dec_addr[2]
.sym 109827 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1272[2]_new_
.sym 109829 lpc_ad[0]$SB_IO_IN
.sym 109833 lpc_ad[3]$SB_IO_IN
.sym 109837 lpc_ad[1]$SB_IO_IN
.sym 109853 lpc_ad[2]$SB_IO_IN
.sym 109861 $abc$19545$new_n473_
.sym 109862 $abc$19545$new_n479_
.sym 109869 dec_data[5]
.sym 109873 dec_addr[8]
.sym 109877 dec_addr[15]
.sym 109885 dec_addr[11]
.sym 109889 dec_addr[8]
.sym 109890 dec_addr[11]
.sym 109891 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1272[0]_new_
.sym 109901 lpc_ad[1]$SB_IO_IN
.sym 109905 LPC.state[2]
.sym 109906 LPC.state[3]
.sym 109907 $abc$19545$new_n473_
.sym 109937 $abc$19545$new_n473_
.sym 109938 LPC.state[2]
.sym 109939 LPC.state[3]
.sym 109949 $abc$19545$techmap\LPC.$logic_and$lpc.v:63$28_Y_new_
.sym 109950 lpc_data_enable
.sym 109951 $abc$19545$new_n1014_
.sym 109961 dec_addr[11]
.sym 109965 dec_addr[10]
.sym 109969 dec_addr[8]
.sym 109973 dec_addr[15]
.sym 109985 lpc_ad[2]$SB_IO_IN
.sym 110001 lpc_ad[3]$SB_IO_IN
.sym 110005 dec_addr[12]
.sym 110006 dec_addr[13]
.sym 110007 dec_addr[14]
.sym 110008 dec_addr[15]
.sym 110009 lpc_ad[0]$SB_IO_IN
.sym 110025 lpc_ad[1]$SB_IO_IN
.sym 110029 lpc_ad[2]$SB_IO_IN
.sym 110037 lpc_ad[3]$SB_IO_IN
.sym 110045 lpc_ad[0]$SB_IO_IN
.sym 110697 read_data[17]
.sym 110733 read_data[20]
.sym 110753 read_data[22]
.sym 110757 read_data[18]
.sym 110769 read_data[21]
.sym 110777 read_data[16]
.sym 110785 MEM_SERIAL.data[28]
.sym 110786 MEM_SERIAL.data[20]
.sym 110787 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 110788 $abc$19545$new_n622_
.sym 110793 MEM_SERIAL.data[24]
.sym 110794 MEM_SERIAL.data[16]
.sym 110795 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 110796 $abc$19545$new_n626_
.sym 110797 $abc$19545$new_n838_
.sym 110798 $abc$19545$new_n839_
.sym 110799 $abc$19545$new_n840_
.sym 110800 $abc$19545$new_n841_
.sym 110801 MEM_SERIAL.write_pos[2]
.sym 110802 MEM_SERIAL.write_pos[1]
.sym 110805 MEM_SERIAL.data[26]
.sym 110806 MEM_SERIAL.data[18]
.sym 110807 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 110808 $abc$19545$new_n619_
.sym 110809 MEM_SERIAL.data[30]
.sym 110810 MEM_SERIAL.data[22]
.sym 110811 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 110812 $abc$19545$new_n630_
.sym 110817 MEM_SERIAL.data[26]
.sym 110818 MEM_SERIAL.data[18]
.sym 110819 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 110820 $abc$19545$new_n630_
.sym 110821 read_data[0]
.sym 110825 $abc$19545$new_n655_
.sym 110826 $abc$19545$new_n656_
.sym 110827 $abc$19545$new_n657_
.sym 110828 $abc$19545$new_n658_
.sym 110829 read_data[15]
.sym 110833 MEM_SERIAL.data[24]
.sym 110834 MEM_SERIAL.data[16]
.sym 110835 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 110836 $abc$19545$new_n622_
.sym 110837 MEM_SERIAL.data[28]
.sym 110838 MEM_SERIAL.data[20]
.sym 110839 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 110840 $abc$19545$new_n626_
.sym 110841 MEM_SERIAL.data[30]
.sym 110842 MEM_SERIAL.data[22]
.sym 110843 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 110844 $abc$19545$new_n619_
.sym 110849 MEM_SERIAL.data[9]
.sym 110850 MEM_SERIAL.data[41]
.sym 110851 MEM_SERIAL.write_pos[3]
.sym 110852 $abc$19545$new_n1150_
.sym 110853 $abc$19545$new_n741_
.sym 110854 $abc$19545$new_n1151_
.sym 110855 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 110856 $abc$19545$new_n630_
.sym 110857 $abc$19545$new_n724_
.sym 110858 $abc$19545$new_n1147_
.sym 110859 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 110860 MEM_SERIAL.write_pos[2]
.sym 110861 MEM_SERIAL.data[24]
.sym 110862 MEM_SERIAL.data[16]
.sym 110863 MEM_SERIAL.write_pos[3]
.sym 110869 read_data[3]
.sym 110873 MEM_SERIAL.data[8]
.sym 110874 MEM_SERIAL.data[40]
.sym 110875 MEM_SERIAL.write_pos[3]
.sym 110876 $abc$19545$new_n1146_
.sym 110885 read_data[25]
.sym 110893 MEM_SERIAL.data[25]
.sym 110894 MEM_SERIAL.data[17]
.sym 110895 MEM_SERIAL.write_pos[3]
.sym 110901 read_data[27]
.sym 110905 read_data[26]
.sym 110909 read_data[24]
.sym 110917 MEM_SERIAL.data[20]
.sym 110918 MEM_SERIAL.data[28]
.sym 110919 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 110920 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 110925 MEM_SERIAL.data[24]
.sym 110926 MEM_SERIAL.data[16]
.sym 110927 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 110928 $abc$19545$new_n1227_
.sym 110933 read_data[29]
.sym 110941 read_data[28]
.sym 110945 MEM_SERIAL.data[34]
.sym 110946 MEM_SERIAL.data[2]
.sym 110947 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 110948 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 110949 MEM_SERIAL.data[30]
.sym 110950 MEM_SERIAL.data[22]
.sym 110951 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 110952 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 110953 read_data[30]
.sym 110957 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 110958 $abc$19545$new_n952_
.sym 110959 $abc$19545$new_n953_
.sym 110960 $abc$19545$new_n951_
.sym 110965 MEM_SERIAL.data[42]
.sym 110966 MEM_SERIAL.data[10]
.sym 110967 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 110968 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 110969 MEM_SERIAL.data[26]
.sym 110970 MEM_SERIAL.data[18]
.sym 110971 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 110972 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 110973 read_data[31]
.sym 110978 MEM_SERIAL.write_pos[0]
.sym 110982 $PACKER_VCC_NET
.sym 110983 MEM_SERIAL.write_pos[1]
.sym 110986 $PACKER_VCC_NET
.sym 110987 MEM_SERIAL.write_pos[2]
.sym 110988 $auto$alumacc.cc:474:replace_alu$689.C[2]
.sym 110991 MEM_SERIAL.write_pos[3]
.sym 110992 $auto$alumacc.cc:474:replace_alu$689.C[3]
.sym 110995 MEM_SERIAL.write_pos[4]
.sym 110996 $auto$alumacc.cc:474:replace_alu$689.C[4]
.sym 110999 MEM_SERIAL.write_pos[5]
.sym 111000 $auto$alumacc.cc:474:replace_alu$689.C[5]
.sym 111009 read_data[10]
.sym 111021 read_data[8]
.sym 111025 read_data[9]
.sym 111721 read_data[19]
.sym 111725 read_data[14]
.sym 111745 MEM_SERIAL.data[29]
.sym 111746 MEM_SERIAL.data[21]
.sym 111747 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 111748 $abc$19545$new_n622_
.sym 111749 MEM_SERIAL.data[27]
.sym 111750 MEM_SERIAL.data[19]
.sym 111751 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 111752 $abc$19545$new_n619_
.sym 111753 MEM_SERIAL.data[31]
.sym 111754 MEM_SERIAL.data[23]
.sym 111755 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 111756 $abc$19545$new_n630_
.sym 111757 $abc$19545$new_n837_
.sym 111758 $abc$19545$new_n831_
.sym 111759 $abc$19545$auto$wreduce.cc:455:run$595[4]
.sym 111760 $abc$19545$auto$wreduce.cc:455:run$595[0]
.sym 111763 MEM_SERIAL.write_pos[0]
.sym 111765 $abc$19545$new_n832_
.sym 111766 $abc$19545$new_n833_
.sym 111767 $abc$19545$new_n834_
.sym 111768 $abc$19545$new_n835_
.sym 111769 MEM_SERIAL.data[25]
.sym 111770 MEM_SERIAL.data[17]
.sym 111771 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 111772 $abc$19545$new_n626_
.sym 111773 MEM_SERIAL.data[25]
.sym 111774 MEM_SERIAL.data[17]
.sym 111775 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 111776 $abc$19545$new_n622_
.sym 111777 MEM_SERIAL.write_pos[1]
.sym 111778 MEM_SERIAL.write_pos[2]
.sym 111781 MEM_SERIAL.write_pos[1]
.sym 111782 MEM_SERIAL.write_pos[2]
.sym 111785 read_data[13]
.sym 111789 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 111790 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 111793 MEM_SERIAL.data[27]
.sym 111794 MEM_SERIAL.data[31]
.sym 111795 $abc$19545$new_n1176_
.sym 111796 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 111797 MEM_SERIAL.data[1]
.sym 111798 MEM_SERIAL.data[33]
.sym 111799 MEM_SERIAL.write_pos[3]
.sym 111800 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 111805 MEM_SERIAL.write_pos[1]
.sym 111806 MEM_SERIAL.write_pos[2]
.sym 111809 MEM_SERIAL.data[39]
.sym 111810 MEM_SERIAL.data[7]
.sym 111811 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 111812 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 111813 MEM_SERIAL.data[0]
.sym 111814 MEM_SERIAL.data[32]
.sym 111815 MEM_SERIAL.write_pos[3]
.sym 111816 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 111817 $abc$19545$new_n780_
.sym 111818 $abc$19545$new_n781_
.sym 111819 MEM_SERIAL.data[23]
.sym 111820 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 111821 MEM_SERIAL.data[35]
.sym 111822 MEM_SERIAL.data[3]
.sym 111823 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 111824 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 111825 MEM_SERIAL.data[43]
.sym 111826 MEM_SERIAL.data[11]
.sym 111827 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 111828 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 111829 $abc$19545$new_n1174_
.sym 111830 $abc$19545$new_n1175_
.sym 111831 $abc$19545$new_n1176_
.sym 111832 $abc$19545$new_n1177_
.sym 111833 MEM_SERIAL.data[47]
.sym 111834 MEM_SERIAL.data[15]
.sym 111835 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 111836 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 111837 $abc$19545$new_n783_
.sym 111838 $abc$19545$new_n784_
.sym 111839 MEM_SERIAL.data[19]
.sym 111840 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 111841 MEM_SERIAL.data[25]
.sym 111842 MEM_SERIAL.data[29]
.sym 111843 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 111844 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 111845 $abc$19545$new_n682_
.sym 111846 $abc$19545$new_n681_
.sym 111847 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 111848 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 111849 MEM_SERIAL.data[24]
.sym 111850 MEM_SERIAL.data[16]
.sym 111851 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 111853 MEM_SERIAL.data[17]
.sym 111854 MEM_SERIAL.data[21]
.sym 111855 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 111856 $abc$19545$new_n1179_
.sym 111857 MEM_SERIAL.data[0]
.sym 111858 MEM_SERIAL.data[8]
.sym 111859 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 111860 $abc$19545$new_n1170_
.sym 111861 MEM_SERIAL.data[32]
.sym 111862 MEM_SERIAL.data[40]
.sym 111863 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 111864 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 111865 MEM_SERIAL.data[16]
.sym 111866 MEM_SERIAL.data[24]
.sym 111867 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 111869 MEM_SERIAL.data[20]
.sym 111870 MEM_SERIAL.data[28]
.sym 111871 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 111873 MEM_SERIAL.data[18]
.sym 111874 MEM_SERIAL.data[26]
.sym 111875 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 111876 $abc$19545$new_n1125_
.sym 111877 $abc$19545$new_n1136_
.sym 111878 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][119]_new_
.sym 111879 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 111880 $abc$19545$new_n1134_
.sym 111881 MEM_SERIAL.data[7]
.sym 111882 MEM_SERIAL.data[39]
.sym 111883 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 111885 MEM_SERIAL.data[22]
.sym 111886 MEM_SERIAL.data[30]
.sym 111887 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 111888 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 111889 $abc$19545$new_n674_
.sym 111890 $abc$19545$new_n677_
.sym 111891 $abc$19545$new_n1126_
.sym 111892 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 111893 $abc$19545$new_n700_
.sym 111894 $abc$19545$new_n1133_
.sym 111895 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 111896 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 111897 MEM_SERIAL.data[19]
.sym 111898 MEM_SERIAL.data[27]
.sym 111899 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 111900 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 111901 MEM_SERIAL.data[23]
.sym 111902 MEM_SERIAL.data[31]
.sym 111903 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 111904 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 111905 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][118]_new_inv_
.sym 111906 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][126]_new_inv_
.sym 111907 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 111908 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 111909 MEM_SERIAL.data[15]
.sym 111910 MEM_SERIAL.data[47]
.sym 111911 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 111912 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 111913 MEM_SERIAL.data[31]
.sym 111914 MEM_SERIAL.data[23]
.sym 111915 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 111916 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 111917 MEM_SERIAL.data[6]
.sym 111918 MEM_SERIAL.data[38]
.sym 111919 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 111921 $abc$19545$new_n694_
.sym 111922 $abc$19545$new_n695_
.sym 111923 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 111924 $abc$19545$new_n1135_
.sym 111925 MEM_SERIAL.data[35]
.sym 111926 MEM_SERIAL.data[43]
.sym 111927 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 111929 MEM_SERIAL.data[14]
.sym 111930 MEM_SERIAL.data[46]
.sym 111931 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 111933 MEM_SERIAL.data[3]
.sym 111934 MEM_SERIAL.data[11]
.sym 111935 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 111937 MEM_SERIAL.data[9]
.sym 111938 MEM_SERIAL.data[41]
.sym 111939 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 111940 $abc$19545$new_n1247_
.sym 111941 MEM_SERIAL.data[35]
.sym 111942 MEM_SERIAL.data[3]
.sym 111943 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 111944 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 111945 MEM_SERIAL.data[39]
.sym 111946 MEM_SERIAL.data[7]
.sym 111947 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 111948 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 111949 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 111950 $abc$19545$new_n948_
.sym 111951 $abc$19545$new_n949_
.sym 111952 $abc$19545$new_n947_
.sym 111953 MEM_SERIAL.data[47]
.sym 111954 MEM_SERIAL.data[15]
.sym 111955 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 111956 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 111957 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$14\buffer[175:0][130]_new_inv_
.sym 111958 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$14\buffer[175:0][134]_new_inv_
.sym 111959 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 111961 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 111962 $abc$19545$new_n939_
.sym 111963 $abc$19545$new_n940_
.sym 111964 $abc$19545$new_n938_
.sym 111965 MEM_SERIAL.data[46]
.sym 111966 MEM_SERIAL.data[14]
.sym 111967 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 111968 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 111969 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$14\buffer[175:0][131]_new_inv_
.sym 111970 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$14\buffer[175:0][135]_new_inv_
.sym 111971 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 111973 MEM_SERIAL.data[38]
.sym 111974 MEM_SERIAL.data[6]
.sym 111975 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 111976 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 111977 MEM_SERIAL.data[9]
.sym 111978 MEM_SERIAL.data[41]
.sym 111979 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 111980 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 111981 MEM_SERIAL.data[43]
.sym 111982 MEM_SERIAL.data[11]
.sym 111983 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 111984 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 111985 read_data[11]
.sym 111989 MEM_SERIAL.data[27]
.sym 111990 MEM_SERIAL.data[19]
.sym 111991 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 111992 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 111997 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 111998 $abc$19545$new_n943_
.sym 111999 $abc$19545$new_n944_
.sym 112000 $abc$19545$new_n942_
.sym 112673 MEM_SERIAL.data[23]
.sym 112674 MEM_SERIAL.data[31]
.sym 112675 MEM_SERIAL.write_pos[3]
.sym 112676 MEM_SERIAL.write_pos[2]
.sym 112681 $abc$19545$new_n901_
.sym 112682 $abc$19545$new_n1212_
.sym 112683 MEM_SERIAL.write_pos[4]
.sym 112684 $abc$19545$new_n900_
.sym 112689 MEM_SERIAL.write_pos[0]
.sym 112690 MEM_SERIAL.write_pos[1]
.sym 112693 MEM_SERIAL.data[19]
.sym 112694 MEM_SERIAL.data[27]
.sym 112695 MEM_SERIAL.write_pos[2]
.sym 112696 MEM_SERIAL.write_pos[3]
.sym 112709 $abc$19545$new_n649_
.sym 112710 $abc$19545$new_n650_
.sym 112711 $abc$19545$new_n651_
.sym 112712 $abc$19545$new_n652_
.sym 112713 MEM_SERIAL.data[20]
.sym 112714 MEM_SERIAL.data[28]
.sym 112715 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 112716 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 112717 MEM_SERIAL.data[16]
.sym 112718 MEM_SERIAL.data[24]
.sym 112719 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 112720 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 112721 MEM_SERIAL.data[27]
.sym 112722 MEM_SERIAL.data[19]
.sym 112723 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 112724 $abc$19545$new_n630_
.sym 112725 MEM_SERIAL.data[31]
.sym 112726 MEM_SERIAL.data[23]
.sym 112727 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 112728 $abc$19545$new_n619_
.sym 112729 $abc$19545$new_n863_
.sym 112730 $abc$19545$new_n864_
.sym 112731 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 112732 $abc$19545$new_n860_
.sym 112733 MEM_SERIAL.data[29]
.sym 112734 MEM_SERIAL.data[21]
.sym 112735 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 112736 $abc$19545$new_n626_
.sym 112737 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 112738 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 112741 MEM_SERIAL.data[16]
.sym 112742 MEM_SERIAL.data[24]
.sym 112743 MEM_SERIAL.write_pos[2]
.sym 112744 MEM_SERIAL.write_pos[3]
.sym 112745 MEM_SERIAL.data[34]
.sym 112746 MEM_SERIAL.data[2]
.sym 112747 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 112748 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 112749 MEM_SERIAL.data[20]
.sym 112750 MEM_SERIAL.data[28]
.sym 112751 MEM_SERIAL.write_pos[3]
.sym 112753 MEM_SERIAL.data[26]
.sym 112754 MEM_SERIAL.data[30]
.sym 112755 $abc$19545$new_n1165_
.sym 112756 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 112757 $abc$19545$new_n762_
.sym 112758 $abc$19545$new_n763_
.sym 112759 MEM_SERIAL.data[18]
.sym 112760 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 112761 $abc$19545$new_n1163_
.sym 112762 $abc$19545$new_n1164_
.sym 112763 $abc$19545$new_n1165_
.sym 112764 $abc$19545$new_n1166_
.sym 112765 MEM_SERIAL.data[42]
.sym 112766 MEM_SERIAL.data[10]
.sym 112767 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 112768 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 112770 MEM_SERIAL.write_pos[0]
.sym 112774 $PACKER_VCC_NET
.sym 112775 MEM_SERIAL.write_pos[1]
.sym 112779 MEM_SERIAL.write_pos[2]
.sym 112780 $auto$alumacc.cc:474:replace_alu$701.C[2]
.sym 112783 MEM_SERIAL.write_pos[3]
.sym 112784 $auto$alumacc.cc:474:replace_alu$701.C[3]
.sym 112787 MEM_SERIAL.write_pos[4]
.sym 112788 $auto$alumacc.cc:474:replace_alu$701.C[4]
.sym 112791 MEM_SERIAL.write_pos[5]
.sym 112792 $auto$alumacc.cc:474:replace_alu$701.C[5]
.sym 112793 $abc$19545$new_n759_
.sym 112794 $abc$19545$new_n760_
.sym 112795 MEM_SERIAL.data[22]
.sym 112796 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 112797 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$17\buffer[175:0][129]_new_
.sym 112798 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$17\buffer[175:0][131]_new_
.sym 112799 $abc$19545$auto$wreduce.cc:455:run$594[0]
.sym 112800 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 112801 $abc$19545$new_n792_
.sym 112802 $abc$19545$new_n795_
.sym 112803 $abc$19545$new_n1180_
.sym 112804 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 112805 MEM_SERIAL.data[38]
.sym 112806 MEM_SERIAL.data[6]
.sym 112807 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 112808 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 112809 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][121]_new_inv_
.sym 112810 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][113]_new_inv_
.sym 112811 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 112812 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 112813 MEM_SERIAL.data[20]
.sym 112814 MEM_SERIAL.data[28]
.sym 112815 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 112816 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 112817 MEM_SERIAL.data[33]
.sym 112818 MEM_SERIAL.data[1]
.sym 112819 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 112821 MEM_SERIAL.data[41]
.sym 112822 MEM_SERIAL.data[9]
.sym 112823 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 112825 $abc$19545$new_n769_
.sym 112826 $abc$19545$new_n1171_
.sym 112827 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 112829 MEM_SERIAL.data[17]
.sym 112830 MEM_SERIAL.data[25]
.sym 112831 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 112833 MEM_SERIAL.data[2]
.sym 112834 MEM_SERIAL.data[34]
.sym 112835 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 112837 MEM_SERIAL.data[21]
.sym 112838 MEM_SERIAL.data[29]
.sym 112839 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 112841 MEM_SERIAL.data[25]
.sym 112842 MEM_SERIAL.data[17]
.sym 112843 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 112844 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 112845 $abc$19545$new_n680_
.sym 112846 $abc$19545$new_n1245_
.sym 112847 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$17\buffer[175:0][130]_new_
.sym 112848 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 112849 MEM_SERIAL.data[10]
.sym 112850 MEM_SERIAL.data[42]
.sym 112851 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 112853 $abc$19545$new_n702_
.sym 112854 $abc$19545$new_n1249_
.sym 112855 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$17\buffer[175:0][131]_new_
.sym 112856 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 112857 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][114]_new_inv_
.sym 112858 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$12\buffer[175:0][122]_new_inv_
.sym 112859 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 112860 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 112861 $abc$19545$new_n704_
.sym 112862 $abc$19545$new_n703_
.sym 112863 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 112864 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 112866 MEM_SERIAL.write_pos[0]
.sym 112871 MEM_SERIAL.write_pos[1]
.sym 112874 $PACKER_VCC_NET
.sym 112875 MEM_SERIAL.write_pos[2]
.sym 112876 $auto$alumacc.cc:474:replace_alu$695.C[2]
.sym 112879 MEM_SERIAL.write_pos[3]
.sym 112880 $auto$alumacc.cc:474:replace_alu$695.C[3]
.sym 112883 MEM_SERIAL.write_pos[4]
.sym 112884 $auto$alumacc.cc:474:replace_alu$695.C[4]
.sym 112887 MEM_SERIAL.write_pos[5]
.sym 112888 $auto$alumacc.cc:474:replace_alu$695.C[5]
.sym 112889 $abc$19545$new_n1122_
.sym 112890 $abc$19545$new_n1244_
.sym 112891 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 112892 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 112893 MEM_SERIAL.data[0]
.sym 112894 MEM_SERIAL.data[32]
.sym 112895 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 112896 $abc$19545$new_n1121_
.sym 112897 $abc$19545$new_n955_
.sym 112898 $abc$19545$new_n1228_
.sym 112899 $abc$19545$auto$wreduce.cc:455:run$590[0]
.sym 112900 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 112901 $abc$19545$new_n1130_
.sym 112902 $abc$19545$new_n1248_
.sym 112903 $abc$19545$auto$wreduce.cc:455:run$592[4]
.sym 112904 $abc$19545$auto$wreduce.cc:455:run$592[3]
.sym 112905 MEM_SERIAL.data[1]
.sym 112906 MEM_SERIAL.data[33]
.sym 112907 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 112908 $abc$19545$new_n1129_
.sym 112909 MEM_SERIAL.data[35]
.sym 112910 MEM_SERIAL.data[3]
.sym 112911 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 112913 MEM_SERIAL.data[13]
.sym 112914 MEM_SERIAL.data[45]
.sym 112915 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 112916 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 112917 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][115]_new_inv_
.sym 112918 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][123]_new_inv_
.sym 112919 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 112920 $abc$19545$new_n619_
.sym 112921 MEM_SERIAL.data[43]
.sym 112922 MEM_SERIAL.data[11]
.sym 112923 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 112925 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$17\buffer[175:0][130]_new_inv_
.sym 112926 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$17\buffer[175:0][131]_new_inv_
.sym 112927 $abc$19545$auto$wreduce.cc:455:run$590[0]
.sym 112928 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 112929 MEM_SERIAL.data[1]
.sym 112930 MEM_SERIAL.data[33]
.sym 112931 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 112932 $abc$19545$new_n1231_
.sym 112933 MEM_SERIAL.data[40]
.sym 112934 MEM_SERIAL.data[8]
.sym 112935 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 112936 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 112937 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][112]_new_inv_
.sym 112938 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][120]_new_inv_
.sym 112939 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 112940 $abc$19545$new_n622_
.sym 112941 MEM_SERIAL.data[32]
.sym 112942 MEM_SERIAL.data[0]
.sym 112943 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 112945 MEM_SERIAL.data[34]
.sym 112946 MEM_SERIAL.data[2]
.sym 112947 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 112949 MEM_SERIAL.data[40]
.sym 112950 MEM_SERIAL.data[8]
.sym 112951 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 112953 MEM_SERIAL.data[42]
.sym 112954 MEM_SERIAL.data[10]
.sym 112955 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 112957 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][114]_new_inv_
.sym 112958 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][122]_new_inv_
.sym 112959 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 112960 $abc$19545$new_n630_
.sym 113665 MEM_SERIAL.data[18]
.sym 113666 MEM_SERIAL.data[26]
.sym 113667 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 113668 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 113669 $abc$19545$new_n921_
.sym 113670 $abc$19545$new_n920_
.sym 113671 $abc$19545$new_n922_
.sym 113672 MEM_SERIAL.write_pos[4]
.sym 113673 MEM_SERIAL.data[23]
.sym 113674 MEM_SERIAL.data[31]
.sym 113675 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 113676 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 113677 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 113678 $abc$19545$new_n861_
.sym 113679 $abc$19545$new_n862_
.sym 113680 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 113681 MEM_SERIAL.data[19]
.sym 113682 MEM_SERIAL.data[27]
.sym 113683 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 113684 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 113685 $abc$19545$new_n874_
.sym 113686 $abc$19545$new_n875_
.sym 113687 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 113688 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 113689 MEM_SERIAL.data[17]
.sym 113690 MEM_SERIAL.data[25]
.sym 113691 MEM_SERIAL.write_pos[2]
.sym 113692 MEM_SERIAL.write_pos[3]
.sym 113693 MEM_SERIAL.data[22]
.sym 113694 MEM_SERIAL.data[30]
.sym 113695 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 113696 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 113697 MEM_SERIAL.data[22]
.sym 113698 MEM_SERIAL.data[30]
.sym 113699 MEM_SERIAL.write_pos[3]
.sym 113701 MEM_SERIAL.data[17]
.sym 113702 MEM_SERIAL.data[21]
.sym 113703 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 113704 $abc$19545$new_n1194_
.sym 113705 read_data[12]
.sym 113709 MEM_SERIAL.data[21]
.sym 113710 MEM_SERIAL.data[29]
.sym 113711 MEM_SERIAL.write_pos[3]
.sym 113713 MEM_SERIAL.write_pos[2]
.sym 113714 $abc$19545$new_n736_
.sym 113715 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 113716 $abc$19545$auto$wreduce.cc:455:run$593[0]
.sym 113719 MEM_SERIAL.write_pos[0]
.sym 113723 MEM_SERIAL.write_pos[0]
.sym 113725 MEM_SERIAL.data[25]
.sym 113726 MEM_SERIAL.data[29]
.sym 113727 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 113728 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 113729 MEM_SERIAL.data[46]
.sym 113730 MEM_SERIAL.data[14]
.sym 113731 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 113732 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 113734 $PACKER_VCC_NET
.sym 113735 MEM_SERIAL.write_pos[0]
.sym 113737 MEM_SERIAL.data[9]
.sym 113738 MEM_SERIAL.data[41]
.sym 113739 MEM_SERIAL.write_pos[5]
.sym 113740 $abc$19545$new_n730_
.sym 113741 $abc$19545$new_n633_
.sym 113742 $abc$19545$new_n654_
.sym 113743 $abc$19545$auto$wreduce.cc:455:run$591[0]
.sym 113744 $abc$19545$auto$wreduce.cc:455:run$591[4]
.sym 113745 $abc$19545$new_n648_
.sym 113746 $abc$19545$new_n1119_
.sym 113747 $abc$19545$auto$wreduce.cc:455:run$591[0]
.sym 113748 $abc$19545$new_n1110_
.sym 113749 $abc$19545$new_n731_
.sym 113750 $abc$19545$new_n1152_
.sym 113751 $abc$19545$new_n1148_
.sym 113752 $abc$19545$new_n725_
.sym 113753 MEM_SERIAL.data[23]
.sym 113754 MEM_SERIAL.data[31]
.sym 113755 MEM_SERIAL.write_pos[2]
.sym 113756 MEM_SERIAL.write_pos[3]
.sym 113757 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$17\buffer[175:0][128]_new_
.sym 113758 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$17\buffer[175:0][130]_new_
.sym 113759 $abc$19545$auto$wreduce.cc:455:run$594[0]
.sym 113760 $abc$19545$new_n1160_
.sym 113761 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][125]_new_inv_
.sym 113762 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][117]_new_inv_
.sym 113763 $abc$19545$auto$wreduce.cc:455:run$594[3]
.sym 113764 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 113765 MEM_SERIAL.data[44]
.sym 113766 MEM_SERIAL.data[12]
.sym 113767 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 113769 $abc$19545$new_n732_
.sym 113770 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 113771 $abc$19545$new_n735_
.sym 113772 MEM_SERIAL.write_pos[1]
.sym 113773 MEM_SERIAL.data[36]
.sym 113774 MEM_SERIAL.data[4]
.sym 113775 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 113777 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$14\buffer[175:0][128]_new_
.sym 113778 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$14\buffer[175:0][132]_new_
.sym 113779 $abc$19545$auto$wreduce.cc:455:run$594[2]
.sym 113781 MEM_SERIAL.data[45]
.sym 113782 MEM_SERIAL.data[13]
.sym 113783 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 113785 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][116]_new_inv_
.sym 113786 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.$12\buffer[175:0][124]_new_inv_
.sym 113787 $abc$19545$auto$wreduce.cc:455:run$594[4]
.sym 113788 $abc$19545$new_n1168_
.sym 113789 MEM_SERIAL.data[37]
.sym 113790 MEM_SERIAL.data[5]
.sym 113791 $abc$19545$auto$wreduce.cc:455:run$594[5]
.sym 113793 MEM_SERIAL.data[14]
.sym 113794 MEM_SERIAL.data[46]
.sym 113795 MEM_SERIAL.write_pos[3]
.sym 113796 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 113797 MEM_SERIAL.data[34]
.sym 113798 MEM_SERIAL.data[2]
.sym 113799 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 113801 MEM_SERIAL.data[27]
.sym 113802 MEM_SERIAL.data[19]
.sym 113803 MEM_SERIAL.write_pos[3]
.sym 113805 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$20\buffer[175:0][129]_new_
.sym 113806 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:44$46.$20\buffer[175:0][128]_new_
.sym 113807 $abc$19545$auto$wreduce.cc:455:run$592[0]
.sym 113808 uart_ready
.sym 113810 $PACKER_VCC_NET
.sym 113811 MEM_SERIAL.write_pos[0]
.sym 113813 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:45$48.$12\buffer[175:0][125]_new_inv_
.sym 113814 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:45$48.$12\buffer[175:0][117]_new_inv_
.sym 113815 MEM_SERIAL.write_pos[2]
.sym 113816 MEM_SERIAL.write_pos[3]
.sym 113817 MEM_SERIAL.data[45]
.sym 113818 MEM_SERIAL.data[13]
.sym 113819 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 113821 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:45$48.$12\buffer[175:0][114]_new_inv_
.sym 113822 MEM_SERIAL.data[18]
.sym 113823 MEM_SERIAL.write_pos[3]
.sym 113824 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 113825 $abc$19545$new_n974_
.sym 113826 $abc$19545$new_n973_
.sym 113827 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 113828 $abc$19545$auto$wreduce.cc:455:run$590[0]
.sym 113829 $abc$19545$new_n1235_
.sym 113830 $abc$19545$new_n1229_
.sym 113831 $abc$19545$new_n935_
.sym 113832 uart_ready
.sym 113834 $PACKER_VCC_NET
.sym 113835 MEM_SERIAL.write_pos[0]
.sym 113837 MEM_SERIAL.data[11]
.sym 113838 MEM_SERIAL.data[3]
.sym 113839 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 113841 MEM_SERIAL.data[8]
.sym 113842 MEM_SERIAL.data[40]
.sym 113843 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 113844 $abc$19545$new_n1243_
.sym 113845 MEM_SERIAL.data[29]
.sym 113846 MEM_SERIAL.data[21]
.sym 113847 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 113848 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 113849 MEM_SERIAL.data[4]
.sym 113850 MEM_SERIAL.data[36]
.sym 113851 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 113852 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 113853 MEM_SERIAL.data[12]
.sym 113854 MEM_SERIAL.data[44]
.sym 113855 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 113856 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 113858 MEM_SERIAL.write_pos[1]
.sym 113862 $PACKER_VCC_NET
.sym 113863 MEM_SERIAL.write_pos[2]
.sym 113867 MEM_SERIAL.write_pos[3]
.sym 113868 $auto$alumacc.cc:474:replace_alu$692.C[3]
.sym 113871 MEM_SERIAL.write_pos[4]
.sym 113872 $auto$alumacc.cc:474:replace_alu$692.C[4]
.sym 113875 MEM_SERIAL.write_pos[5]
.sym 113876 $auto$alumacc.cc:474:replace_alu$692.C[5]
.sym 113877 MEM_SERIAL.data[46]
.sym 113878 MEM_SERIAL.data[14]
.sym 113879 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 113881 MEM_SERIAL.data[5]
.sym 113882 MEM_SERIAL.data[37]
.sym 113883 $abc$19545$auto$wreduce.cc:455:run$592[2]
.sym 113884 $abc$19545$auto$wreduce.cc:455:run$592[5]
.sym 113885 $abc$19545$auto$wreduce.cc:455:run$590[4]
.sym 113886 $abc$19545$new_n1259_
.sym 113887 $abc$19545$new_n972_
.sym 113888 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 113889 $abc$19545$new_n634_
.sym 113890 $abc$19545$new_n637_
.sym 113891 $abc$19545$new_n640_
.sym 113892 $abc$19545$new_n643_
.sym 113893 MEM_SERIAL.data[38]
.sym 113894 MEM_SERIAL.data[6]
.sym 113895 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 113897 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 113898 $abc$19545$new_n959_
.sym 113899 $abc$19545$new_n960_
.sym 113900 $abc$19545$new_n956_
.sym 113901 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][118]_new_inv_
.sym 113902 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][126]_new_inv_
.sym 113903 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 113904 $abc$19545$new_n619_
.sym 113905 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$12\buffer[175:0][116]_new_inv_
.sym 113906 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:42$42.$12\buffer[175:0][124]_new_inv_
.sym 113907 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 113908 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 113909 MEM_SERIAL.data[36]
.sym 113910 MEM_SERIAL.data[4]
.sym 113911 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 113913 MEM_SERIAL.data[44]
.sym 113914 MEM_SERIAL.data[12]
.sym 113915 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 113917 $abc$19545$new_n1258_
.sym 113918 $abc$19545$new_n1256_
.sym 113919 $abc$19545$auto$wreduce.cc:455:run$590[2]
.sym 113937 MEM_SERIAL.data[13]
.sym 113938 MEM_SERIAL.data[45]
.sym 113939 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 113940 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 113941 MEM_SERIAL.data[5]
.sym 113942 MEM_SERIAL.data[37]
.sym 113943 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 113944 $abc$19545$new_n1257_
.sym 113945 MEM_SERIAL.data[32]
.sym 113946 MEM_SERIAL.data[0]
.sym 113947 $abc$19545$auto$wreduce.cc:455:run$590[3]
.sym 113948 $abc$19545$auto$wreduce.cc:455:run$590[5]
.sym 113949 $PACKER_GND_NET
.sym 114594 $auto$alumacc.cc:474:replace_alu$707.C[2]
.sym 114599 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[2]
.sym 114603 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[3]
.sym 114607 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[4]
.sym 114611 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[5]
.sym 114615 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[6]
.sym 114619 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[7]
.sym 114621 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1153[3]_new_
.sym 114622 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 114623 $abc$19545$auto$simplemap.cc:168:logic_reduce$2165[1]_new_inv_
.sym 114624 $abc$19545$auto$alumacc.cc:491:replace_alu$709[7]
.sym 114629 MEM_SERIAL.write_pos[4]
.sym 114633 $abc$19545$new_n919_
.sym 114634 $abc$19545$new_n1221_
.sym 114635 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$1153[3]_new_
.sym 114641 MEM_SERIAL.write_pos[5]
.sym 114645 MEM_SERIAL.data[1]
.sym 114646 MEM_SERIAL.data[33]
.sym 114647 MEM_SERIAL.write_pos[5]
.sym 114648 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 114649 MEM_SERIAL.write_pos[0]
.sym 114650 MEM_SERIAL.write_pos[1]
.sym 114653 MEM_SERIAL.write_pos[1]
.sym 114654 MEM_SERIAL.write_pos[0]
.sym 114658 MEM_SERIAL.write_pos[2]
.sym 114663 MEM_SERIAL.write_pos[3]
.sym 114667 MEM_SERIAL.write_pos[4]
.sym 114668 $auto$alumacc.cc:474:replace_alu$698.C[4]
.sym 114671 MEM_SERIAL.write_pos[5]
.sym 114672 $auto$alumacc.cc:474:replace_alu$698.C[5]
.sym 114673 MEM_SERIAL.data[18]
.sym 114674 MEM_SERIAL.data[26]
.sym 114675 MEM_SERIAL.write_pos[2]
.sym 114676 MEM_SERIAL.write_pos[3]
.sym 114677 $abc$19545$new_n736_
.sym 114678 $abc$19545$new_n1220_
.sym 114679 MEM_SERIAL.write_pos[4]
.sym 114680 MEM_SERIAL.write_pos[2]
.sym 114681 MEM_SERIAL.write_pos[2]
.sym 114682 $abc$19545$new_n718_
.sym 114683 $abc$19545$new_n912_
.sym 114685 MEM_SERIAL.write_pos[2]
.sym 114686 $abc$19545$new_n727_
.sym 114687 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 114688 $abc$19545$auto$wreduce.cc:455:run$593[0]
.sym 114689 MEM_SERIAL.data[47]
.sym 114690 MEM_SERIAL.data[15]
.sym 114691 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 114692 $abc$19545$new_n730_
.sym 114693 $abc$19545$new_n1158_
.sym 114694 $abc$19545$auto$wreduce.cc:455:run$593[0]
.sym 114695 $abc$19545$new_n1154_
.sym 114696 MEM_SERIAL.write_pos[1]
.sym 114697 $abc$19545$new_n728_
.sym 114698 $abc$19545$new_n729_
.sym 114699 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 114700 $abc$19545$new_n726_
.sym 114701 MEM_SERIAL.data[36]
.sym 114702 MEM_SERIAL.data[4]
.sym 114703 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 114704 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 114705 MEM_SERIAL.data[44]
.sym 114706 MEM_SERIAL.data[12]
.sym 114707 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 114708 $abc$19545$new_n730_
.sym 114709 MEM_SERIAL.data[39]
.sym 114710 MEM_SERIAL.data[7]
.sym 114711 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 114712 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 114713 $abc$19545$new_n1155_
.sym 114714 $abc$19545$new_n1141_
.sym 114715 $abc$19545$new_n1149_
.sym 114716 uart_ready
.sym 114717 $abc$19545$new_n749_
.sym 114718 $abc$19545$new_n750_
.sym 114719 $abc$19545$new_n1153_
.sym 114720 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 114722 MEM_SERIAL.write_pos[1]
.sym 114727 MEM_SERIAL.write_pos[2]
.sym 114731 MEM_SERIAL.write_pos[3]
.sym 114732 $auto$alumacc.cc:474:replace_alu$704.C[3]
.sym 114735 MEM_SERIAL.write_pos[4]
.sym 114736 $auto$alumacc.cc:474:replace_alu$704.C[4]
.sym 114739 MEM_SERIAL.write_pos[5]
.sym 114740 $auto$alumacc.cc:474:replace_alu$704.C[5]
.sym 114741 $abc$19545$new_n747_
.sym 114742 $abc$19545$new_n1157_
.sym 114743 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 114744 MEM_SERIAL.write_pos[2]
.sym 114745 $abc$19545$new_n1140_
.sym 114746 MEM_SERIAL.write_pos[2]
.sym 114747 $abc$19545$auto$wreduce.cc:455:run$593[0]
.sym 114748 $abc$19545$new_n1145_
.sym 114749 $abc$19545$new_n718_
.sym 114750 $abc$19545$new_n1144_
.sym 114751 MEM_SERIAL.write_pos[2]
.sym 114752 $abc$19545$auto$wreduce.cc:455:run$593[4]
.sym 114753 MEM_SERIAL.data[13]
.sym 114754 MEM_SERIAL.data[45]
.sym 114755 MEM_SERIAL.write_pos[3]
.sym 114756 MEM_SERIAL.write_pos[5]
.sym 114757 MEM_SERIAL.data[3]
.sym 114758 MEM_SERIAL.data[35]
.sym 114759 MEM_SERIAL.write_pos[3]
.sym 114760 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 114761 MEM_SERIAL.data[5]
.sym 114762 MEM_SERIAL.data[37]
.sym 114763 MEM_SERIAL.write_pos[3]
.sym 114764 $abc$19545$new_n1219_
.sym 114765 MEM_SERIAL.data[42]
.sym 114766 MEM_SERIAL.data[10]
.sym 114767 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 114769 MEM_SERIAL.data[37]
.sym 114770 MEM_SERIAL.data[5]
.sym 114771 $abc$19545$auto$wreduce.cc:455:run$593[5]
.sym 114773 MEM_SERIAL.data[38]
.sym 114774 MEM_SERIAL.data[6]
.sym 114775 MEM_SERIAL.write_pos[3]
.sym 114776 $abc$19545$new_n1143_
.sym 114777 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:45$48.$12\buffer[175:0][122]_new_inv_
.sym 114778 MEM_SERIAL.data[26]
.sym 114779 MEM_SERIAL.write_pos[3]
.sym 114780 $abc$19545$new_n1139_
.sym 114781 MEM_SERIAL.data[11]
.sym 114782 MEM_SERIAL.data[43]
.sym 114783 MEM_SERIAL.write_pos[3]
.sym 114784 $abc$19545$new_n1156_
.sym 114785 $abc$19545$new_n623_
.sym 114786 $abc$19545$new_n624_
.sym 114787 $abc$19545$new_n622_
.sym 114788 $abc$19545$new_n618_
.sym 114789 $abc$19545$new_n626_
.sym 114790 $abc$19545$new_n1118_
.sym 114791 $abc$19545$new_n617_
.sym 114792 $abc$19545$new_n1117_
.sym 114793 MEM_SERIAL.data[41]
.sym 114794 MEM_SERIAL.data[9]
.sym 114795 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 114796 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 114797 MEM_SERIAL.data[43]
.sym 114798 MEM_SERIAL.data[35]
.sym 114799 $abc$19545$new_n1115_
.sym 114801 MEM_SERIAL.data[33]
.sym 114802 MEM_SERIAL.data[1]
.sym 114803 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 114804 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 114805 MEM_SERIAL.data[37]
.sym 114806 MEM_SERIAL.data[45]
.sym 114807 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 114808 $abc$19545$new_n1115_
.sym 114809 MEM_SERIAL.data[5]
.sym 114810 MEM_SERIAL.data[13]
.sym 114811 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 114812 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 114813 $abc$19545$new_n1116_
.sym 114814 $abc$19545$new_n1114_
.sym 114815 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 114816 $abc$19545$new_n630_
.sym 114817 MEM_SERIAL.data[46]
.sym 114818 MEM_SERIAL.data[14]
.sym 114819 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 114821 MEM_SERIAL.data[32]
.sym 114822 MEM_SERIAL.data[0]
.sym 114823 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 114824 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 114825 $abc$19545$new_n808_
.sym 114826 $abc$19545$new_n809_
.sym 114827 $abc$19545$new_n622_
.sym 114828 $abc$19545$new_n805_
.sym 114829 MEM_SERIAL.data[47]
.sym 114830 MEM_SERIAL.data[15]
.sym 114831 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 114833 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][119]_new_inv_
.sym 114834 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.$12\buffer[175:0][127]_new_inv_
.sym 114835 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 114836 $abc$19545$new_n619_
.sym 114837 MEM_SERIAL.data[45]
.sym 114838 MEM_SERIAL.data[13]
.sym 114839 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 114840 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 114841 MEM_SERIAL.data[37]
.sym 114842 MEM_SERIAL.data[5]
.sym 114843 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 114844 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 114845 MEM_SERIAL.data[39]
.sym 114846 MEM_SERIAL.data[7]
.sym 114847 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 114849 MEM_SERIAL.data[40]
.sym 114850 MEM_SERIAL.data[8]
.sym 114851 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 114852 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 114853 MEM_SERIAL.data[42]
.sym 114854 MEM_SERIAL.data[10]
.sym 114855 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 114857 MEM_SERIAL.data[34]
.sym 114858 MEM_SERIAL.data[2]
.sym 114859 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 114861 $abc$19545$new_n822_
.sym 114862 $abc$19545$new_n821_
.sym 114863 $abc$19545$new_n626_
.sym 114865 $abc$19545$new_n639_
.sym 114866 $abc$19545$new_n638_
.sym 114867 $abc$19545$new_n626_
.sym 114869 MEM_SERIAL.data[36]
.sym 114870 MEM_SERIAL.data[4]
.sym 114871 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 114872 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 114873 MEM_SERIAL.data[44]
.sym 114874 MEM_SERIAL.data[12]
.sym 114875 $abc$19545$auto$wreduce.cc:455:run$591[5]
.sym 114876 $abc$19545$auto$wreduce.cc:455:run$591[3]
.sym 114877 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][114]_new_inv_
.sym 114878 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][122]_new_inv_
.sym 114879 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 114880 $abc$19545$new_n619_
.sym 115554 $auto$alumacc.cc:474:replace_alu$656.C[1]
.sym 115559 $auto$alumacc.cc:474:replace_alu$707.C[2]
.sym 115563 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[2]
.sym 115566 $PACKER_VCC_NET
.sym 115567 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[3]
.sym 115571 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[4]
.sym 115574 $PACKER_VCC_NET
.sym 115575 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[5]
.sym 115579 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[6]
.sym 115583 $abc$19545$auto$alumacc.cc:474:replace_alu$656.BB[7]
.sym 115588 $nextpnr_ICESTORM_LC_10$I3
.sym 115589 MEM_SERIAL.write_pos[7]
.sym 115593 MEM_SERIAL.write_pos[6]
.sym 115597 MEM_SERIAL.write_pos[3]
.sym 115601 MEM_SERIAL.write_pos[2]
.sym 115605 MEM_SERIAL.write_pos[1]
.sym 115609 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 115610 $abc$19545$auto$simplemap.cc:168:logic_reduce$2165[1]_new_inv_
.sym 115611 uart_ready
.sym 115613 MEM_SERIAL.write_pos[4]
.sym 115614 MEM_SERIAL.write_pos[5]
.sym 115615 MEM_SERIAL.write_pos[6]
.sym 115616 MEM_SERIAL.write_pos[7]
.sym 115617 MEM_SERIAL.data[0]
.sym 115618 MEM_SERIAL.data[32]
.sym 115619 MEM_SERIAL.write_pos[5]
.sym 115620 $abc$19545$auto$simplemap.cc:168:logic_reduce$2160[1]_new_inv_
.sym 115621 $abc$19545$new_n727_
.sym 115622 $abc$19545$new_n1224_
.sym 115623 MEM_SERIAL.write_pos[4]
.sym 115624 MEM_SERIAL.write_pos[2]
.sym 115625 $abc$19545$new_n930_
.sym 115626 $abc$19545$new_n929_
.sym 115627 $abc$19545$new_n931_
.sym 115628 MEM_SERIAL.write_pos[4]
.sym 115629 $abc$19545$new_n911_
.sym 115630 $abc$19545$new_n905_
.sym 115631 MEM_SERIAL.write_pos[4]
.sym 115632 $abc$19545$new_n913_
.sym 115633 $abc$19545$new_n928_
.sym 115634 $abc$19545$new_n1225_
.sym 115635 MEM_SERIAL.write_pos[0]
.sym 115636 MEM_SERIAL.write_pos[1]
.sym 115638 $PACKER_VCC_NET
.sym 115639 RINGBUFFER.write_addr[0]
.sym 115641 $abc$19545$new_n904_
.sym 115642 $abc$19545$new_n1222_
.sym 115643 $abc$19545$new_n1226_
.sym 115644 $abc$19545$new_n1255_
.sym 115645 MEM_SERIAL.write_pos[0]
.sym 115646 MEM_SERIAL.write_pos[1]
.sym 115649 MEM_SERIAL.write_pos[4]
.sym 115650 $abc$19545$new_n563_
.sym 115651 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$384.$and$/usr/bin/../share/yosys/techmap.v:434$1815_Y[4]_new_
.sym 115652 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$384.$and$/usr/bin/../share/yosys/techmap.v:434$1813_Y[4]_new_
.sym 115653 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 115654 $abc$19545$new_n563_
.sym 115655 MEM_SERIAL.write_pos[2]
.sym 115656 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$384.$and$/usr/bin/../share/yosys/techmap.v:434$1813_Y[2]_new_
.sym 115657 MEM_SERIAL.write_pos[2]
.sym 115658 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 115659 uart_ready
.sym 115660 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 115661 MEM_SERIAL.write_pos[2]
.sym 115662 MEM_SERIAL.write_pos[3]
.sym 115665 MEM_SERIAL.data[8]
.sym 115666 MEM_SERIAL.data[40]
.sym 115667 MEM_SERIAL.write_pos[5]
.sym 115668 $abc$19545$new_n730_
.sym 115669 MEM_SERIAL.write_pos[3]
.sym 115670 uart_ready
.sym 115671 MEM_SERIAL.write_pos[4]
.sym 115672 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 115673 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 115674 $abc$19545$new_n563_
.sym 115675 MEM_SERIAL.write_pos[1]
.sym 115676 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$384.$and$/usr/bin/../share/yosys/techmap.v:434$1813_Y[1]_new_
.sym 115677 MEM_SERIAL.write_pos[2]
.sym 115678 MEM_SERIAL.write_pos[3]
.sym 115682 MEM_SERIAL.write_pos[0]
.sym 115687 MEM_SERIAL.write_pos[1]
.sym 115691 MEM_SERIAL.write_pos[2]
.sym 115692 $auto$alumacc.cc:474:replace_alu$716.C[2]
.sym 115695 MEM_SERIAL.write_pos[3]
.sym 115696 $auto$alumacc.cc:474:replace_alu$716.C[3]
.sym 115699 MEM_SERIAL.write_pos[4]
.sym 115700 $auto$alumacc.cc:474:replace_alu$716.C[4]
.sym 115703 MEM_SERIAL.write_pos[5]
.sym 115704 $auto$alumacc.cc:474:replace_alu$716.C[5]
.sym 115707 MEM_SERIAL.write_pos[6]
.sym 115708 $auto$alumacc.cc:474:replace_alu$716.C[6]
.sym 115711 MEM_SERIAL.write_pos[7]
.sym 115712 $auto$alumacc.cc:474:replace_alu$716.C[7]
.sym 115713 MEM_SERIAL.data[8]
.sym 115714 MEM_SERIAL.data[40]
.sym 115715 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 115716 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 115717 MEM_SERIAL.data[7]
.sym 115718 MEM_SERIAL.data[39]
.sym 115719 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 115720 $abc$19545$new_n1208_
.sym 115721 MEM_SERIAL.data[32]
.sym 115722 MEM_SERIAL.data[0]
.sym 115723 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 115724 $abc$19545$new_n1198_
.sym 115725 MEM_SERIAL.data[46]
.sym 115726 MEM_SERIAL.data[14]
.sym 115727 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 115728 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 115729 MEM_SERIAL.data[12]
.sym 115730 MEM_SERIAL.data[44]
.sym 115731 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 115732 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 115733 MEM_SERIAL.write_pos[3]
.sym 115734 $abc$19545$new_n579_
.sym 115735 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731
.sym 115736 $abc$19545$new_n585_
.sym 115737 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731
.sym 115738 $abc$19545$new_n578_
.sym 115739 $abc$19545$new_n580_
.sym 115741 MEM_SERIAL.data[15]
.sym 115742 MEM_SERIAL.data[47]
.sym 115743 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 115744 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 115745 MEM_SERIAL.data[42]
.sym 115746 MEM_SERIAL.data[46]
.sym 115747 MEM_SERIAL.write_pos[2]
.sym 115748 MEM_SERIAL.write_pos[3]
.sym 115749 MEM_SERIAL.data[34]
.sym 115750 MEM_SERIAL.data[38]
.sym 115751 MEM_SERIAL.write_pos[3]
.sym 115752 MEM_SERIAL.write_pos[2]
.sym 115753 $abc$19545$new_n1191_
.sym 115754 $abc$19545$new_n816_
.sym 115755 $abc$19545$auto$wreduce.cc:455:run$595[4]
.sym 115756 $abc$19545$new_n1183_
.sym 115757 $abc$19545$new_n909_
.sym 115758 $abc$19545$new_n910_
.sym 115759 $abc$19545$new_n1218_
.sym 115760 MEM_SERIAL.write_pos[5]
.sym 115761 MEM_SERIAL.data[6]
.sym 115762 MEM_SERIAL.data[14]
.sym 115763 MEM_SERIAL.write_pos[2]
.sym 115764 MEM_SERIAL.write_pos[3]
.sym 115765 MEM_SERIAL.data[15]
.sym 115766 MEM_SERIAL.data[47]
.sym 115767 MEM_SERIAL.write_pos[2]
.sym 115768 MEM_SERIAL.write_pos[5]
.sym 115769 MEM_SERIAL.data[7]
.sym 115770 MEM_SERIAL.data[39]
.sym 115771 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 115772 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 115773 MEM_SERIAL.data[2]
.sym 115774 MEM_SERIAL.data[10]
.sym 115775 MEM_SERIAL.write_pos[2]
.sym 115776 $abc$19545$new_n1217_
.sym 115777 MEM_SERIAL.data[9]
.sym 115778 MEM_SERIAL.data[41]
.sym 115779 $abc$19545$new_n1187_
.sym 115781 $abc$19545$new_n1188_
.sym 115782 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][113]_new_
.sym 115783 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 115784 $abc$19545$new_n626_
.sym 115785 MEM_SERIAL.data[15]
.sym 115786 MEM_SERIAL.data[47]
.sym 115787 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 115788 $abc$19545$new_n1187_
.sym 115789 MEM_SERIAL.data[5]
.sym 115790 MEM_SERIAL.data[13]
.sym 115791 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 115792 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 115793 MEM_SERIAL.data[4]
.sym 115794 MEM_SERIAL.data[36]
.sym 115795 MEM_SERIAL.write_pos[3]
.sym 115796 $abc$19545$new_n1223_
.sym 115797 MEM_SERIAL.data[33]
.sym 115798 MEM_SERIAL.data[1]
.sym 115799 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 115801 MEM_SERIAL.data[12]
.sym 115802 MEM_SERIAL.data[44]
.sym 115803 MEM_SERIAL.write_pos[3]
.sym 115804 MEM_SERIAL.write_pos[5]
.sym 115805 $abc$19545$new_n630_
.sym 115806 $abc$19545$new_n1190_
.sym 115807 $abc$19545$new_n1189_
.sym 115808 $abc$19545$new_n804_
.sym 115809 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][118]_new_inv_
.sym 115810 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][126]_new_inv_
.sym 115811 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 115812 $abc$19545$new_n630_
.sym 115813 MEM_SERIAL.data[38]
.sym 115814 MEM_SERIAL.data[6]
.sym 115815 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 115817 $abc$19545$new_n817_
.sym 115818 $abc$19545$new_n820_
.sym 115819 $abc$19545$new_n823_
.sym 115820 $abc$19545$new_n826_
.sym 115821 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][116]_new_inv_
.sym 115822 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.$12\buffer[175:0][124]_new_inv_
.sym 115823 $abc$19545$auto$wreduce.cc:455:run$595[3]
.sym 115824 $abc$19545$new_n622_
.sym 115825 MEM_SERIAL.data[44]
.sym 115826 MEM_SERIAL.data[12]
.sym 115827 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 115829 MEM_SERIAL.data[9]
.sym 115830 MEM_SERIAL.data[41]
.sym 115831 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 115832 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 115833 MEM_SERIAL.data[1]
.sym 115834 MEM_SERIAL.data[33]
.sym 115835 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 115836 $abc$19545$new_n1210_
.sym 115837 MEM_SERIAL.data[36]
.sym 115838 MEM_SERIAL.data[4]
.sym 115839 $abc$19545$auto$wreduce.cc:455:run$595[5]
.sym 116482 RINGBUFFER.write_addr[0]
.sym 116487 RINGBUFFER.write_addr[1]
.sym 116491 RINGBUFFER.write_addr[2]
.sym 116492 $auto$alumacc.cc:474:replace_alu$725.C[2]
.sym 116495 RINGBUFFER.write_addr[3]
.sym 116496 $auto$alumacc.cc:474:replace_alu$725.C[3]
.sym 116499 RINGBUFFER.write_addr[4]
.sym 116500 $auto$alumacc.cc:474:replace_alu$725.C[4]
.sym 116503 RINGBUFFER.write_addr[5]
.sym 116504 $auto$alumacc.cc:474:replace_alu$725.C[5]
.sym 116507 RINGBUFFER.write_addr[6]
.sym 116508 $auto$alumacc.cc:474:replace_alu$725.C[6]
.sym 116511 RINGBUFFER.write_addr[7]
.sym 116512 $auto$alumacc.cc:474:replace_alu$725.C[7]
.sym 116515 RINGBUFFER.write_addr[8]
.sym 116516 $auto$alumacc.cc:474:replace_alu$725.C[8]
.sym 116519 RINGBUFFER.write_addr[9]
.sym 116520 $auto$alumacc.cc:474:replace_alu$725.C[9]
.sym 116541 MEM_SERIAL.write_pos[0]
.sym 116545 read_data[33]
.sym 116549 read_data[34]
.sym 116565 MEM_SERIAL.write_pos[0]
.sym 116566 MEM_SERIAL.write_pos[1]
.sym 116567 $abc$19545$new_n599_
.sym 116569 read_data[32]
.sym 116573 $abc$19545$new_n1254_
.sym 116574 MEM_SERIAL.write_pos[4]
.sym 116575 $abc$19545$new_n1213_
.sym 116576 uart_ready
.sym 116578 MEM_SERIAL.write_pos[3]
.sym 116582 MEM_SERIAL.write_pos[4]
.sym 116583 $PACKER_VCC_NET
.sym 116586 MEM_SERIAL.write_pos[5]
.sym 116587 $PACKER_VCC_NET
.sym 116588 $auto$alumacc.cc:474:replace_alu$719.C[5]
.sym 116590 MEM_SERIAL.write_pos[6]
.sym 116591 $PACKER_VCC_NET
.sym 116592 $auto$alumacc.cc:474:replace_alu$719.C[6]
.sym 116594 MEM_SERIAL.write_pos[7]
.sym 116595 $PACKER_VCC_NET
.sym 116596 $auto$alumacc.cc:474:replace_alu$719.C[7]
.sym 116597 read_data[42]
.sym 116601 read_data[40]
.sym 116605 read_data[41]
.sym 116609 $abc$19545$new_n606_
.sym 116610 uart_data[5]
.sym 116611 $abc$19545$new_n661_
.sym 116612 $abc$19545$new_n705_
.sym 116613 uart_ready
.sym 116614 uart_data[5]
.sym 116615 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 116617 MEM_SERIAL.write_pos[4]
.sym 116618 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 116619 uart_ready
.sym 116620 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 116621 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:46$50.buffer[128]_new_
.sym 116622 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$287.$and$/usr/bin/../share/yosys/techmap.v:434$1477_Y_new_
.sym 116623 $abc$19545$new_n1159_
.sym 116624 uart_ready
.sym 116625 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:47$52.buffer[128]_new_
.sym 116626 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$276.$and$/usr/bin/../share/yosys/techmap.v:434$1477_Y_new_
.sym 116627 $abc$19545$new_n1182_
.sym 116628 uart_ready
.sym 116629 uart_ready
.sym 116630 MEM_SERIAL.write_pos[0]
.sym 116631 MEM_SERIAL.write_pos[1]
.sym 116632 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 116633 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 116634 uart_ready
.sym 116637 $abc$19545$new_n606_
.sym 116638 uart_data[4]
.sym 116639 $abc$19545$new_n1142_
.sym 116640 $abc$19545$new_n753_
.sym 116641 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 116642 $abc$19545$new_n572_
.sym 116643 $abc$19545$auto$wreduce.cc:455:run$596[6]
.sym 116644 uart_ready
.sym 116645 $abc$19545$new_n563_
.sym 116646 uart_ready
.sym 116647 MEM_SERIAL.write_pos[6]
.sym 116648 $abc$19545$new_n1105_
.sym 116649 $abc$19545$new_n1206_
.sym 116650 $abc$19545$new_n873_
.sym 116651 $abc$19545$auto$wreduce.cc:455:run$596[0]
.sym 116652 uart_ready
.sym 116653 $abc$19545$new_n572_
.sym 116654 $abc$19545$new_n563_
.sym 116655 MEM_SERIAL.write_pos[7]
.sym 116656 $abc$19545$new_n566_
.sym 116657 $abc$19545$auto$wreduce.cc:455:run$598[7]
.sym 116658 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 116659 $abc$19545$new_n567_
.sym 116660 $abc$19545$auto$wreduce.cc:455:run$596[7]
.sym 116661 $abc$19545$auto$wreduce.cc:455:run$598[5]
.sym 116662 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 116663 $abc$19545$new_n567_
.sym 116664 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 116665 $abc$19545$auto$wreduce.cc:455:run$598[6]
.sym 116666 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 116667 $abc$19545$new_n1106_
.sym 116669 $abc$19545$new_n877_
.sym 116670 $abc$19545$new_n1195_
.sym 116671 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 116672 $abc$19545$new_n883_
.sym 116673 $abc$19545$new_n855_
.sym 116674 $abc$19545$new_n856_
.sym 116675 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 116676 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 116677 $abc$19545$new_n853_
.sym 116678 $abc$19545$new_n1200_
.sym 116679 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 116680 $abc$19545$new_n859_
.sym 116681 MEM_SERIAL.data[38]
.sym 116682 MEM_SERIAL.data[6]
.sym 116683 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 116684 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 116685 MEM_SERIAL.data[3]
.sym 116686 MEM_SERIAL.data[35]
.sym 116687 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 116688 $abc$19545$new_n1204_
.sym 116689 $abc$19545$new_n572_
.sym 116690 $abc$19545$new_n563_
.sym 116691 MEM_SERIAL.write_pos[0]
.sym 116692 $abc$19545$new_n592_
.sym 116693 $abc$19545$new_n1209_
.sym 116694 $abc$19545$new_n1205_
.sym 116695 $abc$19545$auto$wreduce.cc:455:run$596[4]
.sym 116696 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 116697 $abc$19545$new_n572_
.sym 116698 $abc$19545$new_n579_
.sym 116699 MEM_SERIAL.write_pos[5]
.sym 116701 MEM_SERIAL.data[11]
.sym 116702 MEM_SERIAL.data[43]
.sym 116703 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 116704 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 116705 read_data[44]
.sym 116709 $abc$19545$new_n1261_
.sym 116710 $abc$19545$new_n1252_
.sym 116711 MEM_SERIAL.write_pos[2]
.sym 116712 MEM_SERIAL.write_pos[3]
.sym 116713 MEM_SERIAL.data[4]
.sym 116714 MEM_SERIAL.data[36]
.sym 116715 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 116716 $abc$19545$new_n1202_
.sym 116717 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 116718 $abc$19545$new_n857_
.sym 116719 $abc$19545$new_n858_
.sym 116720 $abc$19545$new_n854_
.sym 116721 MEM_SERIAL.data[3]
.sym 116722 MEM_SERIAL.data[35]
.sym 116723 MEM_SERIAL.write_pos[2]
.sym 116724 $abc$19545$new_n1251_
.sym 116725 $abc$19545$new_n1203_
.sym 116726 $abc$19545$new_n1199_
.sym 116727 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 116728 $abc$19545$auto$simplemap.cc:309:simplemap_lut$15232_new_
.sym 116729 MEM_SERIAL.data[34]
.sym 116730 MEM_SERIAL.data[2]
.sym 116731 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 116732 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 116733 read_data[46]
.sym 116741 $abc$19545$new_n881_
.sym 116742 $abc$19545$new_n882_
.sym 116743 $abc$19545$new_n1211_
.sym 116744 $abc$19545$auto$wreduce.cc:455:run$596[2]
.sym 116749 MEM_SERIAL.data[42]
.sym 116750 MEM_SERIAL.data[10]
.sym 116751 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 116752 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 116757 MEM_SERIAL.data[37]
.sym 116758 MEM_SERIAL.data[45]
.sym 116759 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 116760 $abc$19545$auto$wreduce.cc:455:run$596[5]
.sym 116761 MEM_SERIAL.data[7]
.sym 116762 MEM_SERIAL.data[39]
.sym 116763 MEM_SERIAL.write_pos[2]
.sym 116764 MEM_SERIAL.write_pos[5]
.sym 116765 MEM_SERIAL.data[11]
.sym 116766 MEM_SERIAL.data[43]
.sym 116767 MEM_SERIAL.write_pos[2]
.sym 116768 $abc$19545$new_n1260_
.sym 116769 read_data[38]
.sym 116773 read_data[39]
.sym 116793 read_data[37]
.sym 116797 read_data[36]
.sym 117473 uart_data[5]
.sym 117481 SERIAL.data[6]
.sym 117482 SERIAL.data[7]
.sym 117483 SERIAL.bit_pos[0]
.sym 117484 SERIAL.bit_pos[1]
.sym 117485 SERIAL.data[4]
.sym 117486 SERIAL.data[5]
.sym 117487 SERIAL.bit_pos[1]
.sym 117488 SERIAL.bit_pos[0]
.sym 117489 uart_data[4]
.sym 117493 uart_data[3]
.sym 117497 uart_data[6]
.sym 117501 $abc$19545$new_n550_
.sym 117502 $abc$19545$new_n549_
.sym 117503 SERIAL.bit_pos[2]
.sym 117504 state[1]
.sym 117506 RINGBUFFER.read_addr[0]
.sym 117511 RINGBUFFER.read_addr[1]
.sym 117515 RINGBUFFER.read_addr[2]
.sym 117516 $auto$alumacc.cc:474:replace_alu$731.C[2]
.sym 117519 RINGBUFFER.read_addr[3]
.sym 117520 $auto$alumacc.cc:474:replace_alu$731.C[3]
.sym 117523 RINGBUFFER.read_addr[4]
.sym 117524 $auto$alumacc.cc:474:replace_alu$731.C[4]
.sym 117527 RINGBUFFER.read_addr[5]
.sym 117528 $auto$alumacc.cc:474:replace_alu$731.C[5]
.sym 117531 RINGBUFFER.read_addr[6]
.sym 117532 $auto$alumacc.cc:474:replace_alu$731.C[6]
.sym 117535 RINGBUFFER.read_addr[7]
.sym 117536 $auto$alumacc.cc:474:replace_alu$731.C[7]
.sym 117539 RINGBUFFER.read_addr[8]
.sym 117540 $auto$alumacc.cc:474:replace_alu$731.C[8]
.sym 117543 RINGBUFFER.read_addr[9]
.sym 117544 $auto$alumacc.cc:474:replace_alu$731.C[9]
.sym 117545 uart_data[3]
.sym 117546 $abc$19545$new_n598_
.sym 117547 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 117557 $abc$19545$new_n598_
.sym 117558 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 117569 uart_data[4]
.sym 117570 uart_ready
.sym 117571 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 117573 $abc$19545$new_n598_
.sym 117574 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 117577 uart_data[3]
.sym 117578 uart_ready
.sym 117579 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 117581 read_data[35]
.sym 117585 $abc$19545$new_n606_
.sym 117586 uart_data[2]
.sym 117589 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 117590 MEM_SERIAL.state[1]
.sym 117593 uart_data[2]
.sym 117594 uart_ready
.sym 117595 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 117597 read_data[43]
.sym 117602 $PACKER_VCC_NET
.sym 117603 RINGBUFFER.read_addr[0]
.sym 117605 MEM_SERIAL.state[1]
.sym 117606 MEM_SERIAL.write_pos[3]
.sym 117607 uart_ready
.sym 117608 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 117609 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2499_new_
.sym 117610 uart_ready
.sym 117613 $abc$19545$auto$wreduce.cc:455:run$596[0]
.sym 117614 $abc$19545$techmap$techmap\MEM_SERIAL.$shiftx$mem2serial.v:48$54.$20\buffer[175:0][128]_new_inv_
.sym 117615 $abc$19545$new_n1207_
.sym 117616 $abc$19545$new_n1196_
.sym 117617 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 117618 $abc$19545$auto$wreduce.cc:455:run$598[0]
.sym 117619 $abc$19545$new_n567_
.sym 117620 $abc$19545$auto$wreduce.cc:455:run$596[0]
.sym 117622 $PACKER_VCC_NET
.sym 117623 MEM_SERIAL.write_pos[0]
.sym 117626 MEM_SERIAL.write_pos[0]
.sym 117627 $PACKER_VCC_NET
.sym 117628 $PACKER_VCC_NET
.sym 117629 $abc$19545$auto$wreduce.cc:455:run$596[3]
.sym 117630 $abc$19545$new_n567_
.sym 117631 $abc$19545$new_n586_
.sym 117633 $abc$19545$auto$alumacc.cc:491:replace_alu$658[7]
.sym 117634 uart_ready
.sym 117635 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2532_new_
.sym 117637 uart_ready
.sym 117638 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 117641 read_data[7]
.sym 117645 read_data[5]
.sym 117649 $abc$19545$new_n564_
.sym 117650 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16725
.sym 117653 read_data[6]
.sym 117657 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16725
.sym 117658 RINGBUFFER.mem_read_clock_enable
.sym 117659 $abc$19545$new_n564_
.sym 117661 read_data[4]
.sym 117665 RINGBUFFER.read_addr[7]
.sym 117666 RINGBUFFER.write_addr[7]
.sym 117669 read_data[47]
.sym 117677 RINGBUFFER.write_addr[1]
.sym 117678 RINGBUFFER.read_addr[1]
.sym 117679 RINGBUFFER.write_addr[0]
.sym 117680 RINGBUFFER.read_addr[0]
.sym 117681 read_data[45]
.sym 117685 RINGBUFFER.read_addr[4]
.sym 117686 RINGBUFFER.write_addr[4]
.sym 117687 RINGBUFFER.read_addr[5]
.sym 117688 RINGBUFFER.write_addr[5]
.sym 117689 RINGBUFFER.read_addr[3]
.sym 117690 RINGBUFFER.write_addr[3]
.sym 117691 $abc$19545$new_n491_
.sym 117692 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2661[2]_new_inv_
.sym 117693 RINGBUFFER.read_addr[9]
.sym 117694 RINGBUFFER.write_addr[9]
.sym 117695 $abc$19545$auto$simplemap.cc:250:simplemap_eqne$2647[7]_new_inv_
.sym 117696 $abc$19545$new_n495_
.sym 117697 $abc$19545$new_n490_
.sym 117698 $abc$19545$new_n493_
.sym 117699 $abc$19545$new_n496_
.sym 117700 read_clock_enable
.sym 117709 RINGBUFFER.read_addr[6]
.sym 117710 RINGBUFFER.write_addr[6]
.sym 117711 $abc$19545$new_n497_
.sym 117713 RINGBUFFER.read_addr[2]
.sym 117714 RINGBUFFER.write_addr[2]
.sym 117715 RINGBUFFER.read_addr[8]
.sym 117716 RINGBUFFER.write_addr[8]
.sym 117717 RINGBUFFER.mem_read_clock_enable
.sym 117718 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16725
.sym 117721 $abc$19545$new_n490_
.sym 117722 $abc$19545$new_n493_
.sym 117723 $abc$19545$new_n496_
.sym 117724 read_clock_enable
.sym 117729 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 117730 $abc$19545$add$top.v:153$4_Y[9]
.sym 117733 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 117734 $abc$19545$add$top.v:153$4_Y[8]
.sym 117737 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 117738 $abc$19545$add$top.v:153$4_Y[12]
.sym 117741 clock_divider[19]
.sym 117742 clock_divider[22]
.sym 117743 clock_divider[8]
.sym 117744 clock_divider[9]
.sym 117753 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 117754 $abc$19545$add$top.v:153$4_Y[10]
.sym 117757 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 117758 $abc$19545$add$top.v:153$4_Y[11]
.sym 117773 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 117774 $abc$19545$add$top.v:153$4_Y[19]
.sym 117789 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 117790 $abc$19545$add$top.v:153$4_Y[22]
.sym 118401 state[0]
.sym 118405 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 118406 SERIAL.bit_pos[0]
.sym 118407 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3092[0]_new_
.sym 118408 SERIAL.bit_pos[1]
.sym 118409 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 118410 SERIAL.bit_pos[0]
.sym 118411 $abc$19545$techmap$techmap\SERIAL.$procmux$142.$and$/usr/bin/../share/yosys/techmap.v:434$1522_Y[0]_new_
.sym 118417 SERIAL.new_data
.sym 118418 state[0]
.sym 118419 state[1]
.sym 118434 SERIAL.bit_pos[0]
.sym 118439 SERIAL.bit_pos[1]
.sym 118443 SERIAL.bit_pos[2]
.sym 118444 $auto$alumacc.cc:474:replace_alu$734.C[2]
.sym 118447 SERIAL.bit_pos[3]
.sym 118448 $auto$alumacc.cc:474:replace_alu$734.C[3]
.sym 118449 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 118450 SERIAL.bit_pos[3]
.sym 118451 $abc$19545$techmap$techmap\SERIAL.$procmux$142.$and$/usr/bin/../share/yosys/techmap.v:434$1522_Y[3]_new_
.sym 118453 SERIAL.bit_pos[2]
.sym 118454 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 118455 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3092[0]_new_
.sym 118456 $abc$19545$auto$wreduce.cc:455:run$602[2]
.sym 118457 $abc$19545$new_n544_
.sym 118458 SERIAL.bit_pos[2]
.sym 118459 $abc$19545$new_n548_
.sym 118460 state[0]
.sym 118461 SERIAL.bit_pos[1]
.sym 118462 SERIAL.bit_pos[2]
.sym 118463 SERIAL.bit_pos[0]
.sym 118464 SERIAL.bit_pos[3]
.sym 118465 $PACKER_GND_NET
.sym 118469 uart_data[7]
.sym 118473 SERIAL.data[2]
.sym 118474 SERIAL.data[3]
.sym 118475 SERIAL.bit_pos[0]
.sym 118476 SERIAL.bit_pos[1]
.sym 118477 $abc$19545$techmap\SERIAL.$0\ready[0:0]
.sym 118478 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$18526
.sym 118481 $abc$19545$new_n546_
.sym 118482 $abc$19545$new_n545_
.sym 118483 SERIAL.bit_pos[1]
.sym 118484 $abc$19545$new_n547_
.sym 118485 SERIAL.data[0]
.sym 118486 SERIAL.data[8]
.sym 118487 SERIAL.bit_pos[0]
.sym 118488 SERIAL.bit_pos[3]
.sym 118489 uart_data[2]
.sym 118493 uart_data[1]
.sym 118497 RINGBUFFER.next_write_addr[4]
.sym 118498 RINGBUFFER.read_addr[4]
.sym 118499 RINGBUFFER.next_write_addr[5]
.sym 118500 RINGBUFFER.read_addr[5]
.sym 118501 $abc$19545$new_n606_
.sym 118502 uart_data[6]
.sym 118505 RINGBUFFER.next_write_addr[7]
.sym 118506 RINGBUFFER.read_addr[7]
.sym 118507 RINGBUFFER.next_write_addr[9]
.sym 118508 RINGBUFFER.read_addr[9]
.sym 118509 $abc$19545$techmap\SERIAL.$0\ready[0:0]
.sym 118517 RINGBUFFER.next_write_addr[6]
.sym 118518 RINGBUFFER.read_addr[6]
.sym 118519 RINGBUFFER.next_write_addr[8]
.sym 118520 RINGBUFFER.read_addr[8]
.sym 118521 uart_ready
.sym 118522 uart_clock_enable
.sym 118525 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2519_new_
.sym 118526 $abc$19545$auto$rtlil.cc:1836:ReduceOr$715_new_inv_
.sym 118527 uart_ready
.sym 118528 $abc$19545$new_n606_
.sym 118529 $abc$19545$new_n598_
.sym 118530 uart_ready
.sym 118531 uart_data[1]
.sym 118532 MEM_SERIAL.state[1]
.sym 118533 uart_data[7]
.sym 118534 uart_ready
.sym 118535 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 118537 uart_data[0]
.sym 118538 uart_ready
.sym 118539 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 118541 $abc$19545$techmap\MEM_SERIAL.$shiftx$mem2serial.v:43$44.buffer[128]_new_
.sym 118542 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$320.$and$/usr/bin/../share/yosys/techmap.v:434$1477_Y_new_
.sym 118543 $abc$19545$new_n1112_
.sym 118544 uart_ready
.sym 118545 $abc$19545$new_n1197_
.sym 118546 $abc$19545$new_n1192_
.sym 118547 MEM_SERIAL.state[1]
.sym 118548 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 118549 $abc$19545$new_n606_
.sym 118550 uart_data[0]
.sym 118551 $abc$19545$new_n1216_
.sym 118552 $abc$19545$new_n932_
.sym 118553 uart_data[6]
.sym 118554 uart_ready
.sym 118555 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 118557 $abc$19545$new_n606_
.sym 118558 uart_data[7]
.sym 118559 $abc$19545$new_n1230_
.sym 118560 $abc$19545$new_n975_
.sym 118561 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3612[0]_new_
.sym 118562 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 118563 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1915_Y[1]_new_
.sym 118565 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2519_new_
.sym 118566 uart_ready
.sym 118567 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1914_Y[2]_new_
.sym 118569 MEM_SERIAL.state[1]
.sym 118570 MEM_SERIAL.state[0]
.sym 118571 MEM_SERIAL.state[2]
.sym 118573 $abc$19545$auto$alumacc.cc:491:replace_alu$658[7]
.sym 118574 uart_ready
.sym 118575 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2532_new_
.sym 118577 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 118578 uart_ready
.sym 118581 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3612[0]_new_
.sym 118582 $abc$19545$auto$dff2dffe.cc:175:make_patterns_logic$16731
.sym 118583 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3612[1]_new_
.sym 118585 MEM_SERIAL.state[1]
.sym 118586 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 118589 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2532_new_
.sym 118590 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2509_new_
.sym 118591 uart_ready
.sym 118593 MEM_SERIAL.state[0]
.sym 118594 MEM_SERIAL.state[1]
.sym 118595 MEM_SERIAL.state[2]
.sym 118597 RINGBUFFER.read_addr[1]
.sym 118601 MEM_SERIAL.state[0]
.sym 118602 MEM_SERIAL.state[1]
.sym 118603 MEM_SERIAL.state[2]
.sym 118605 MEM_SERIAL.state[2]
.sym 118606 MEM_SERIAL.state[0]
.sym 118609 overflow_led$SB_IO_OUT
.sym 118610 BUFFERDOMAIN.counter[1]
.sym 118611 BUFFERDOMAIN.counter[0]
.sym 118613 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2532_new_
.sym 118614 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2519_new_
.sym 118615 uart_ready
.sym 118616 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$16656
.sym 118617 MEM_SERIAL.state[2]
.sym 118621 MEM_SERIAL.state[0]
.sym 118622 MEM_SERIAL.state[2]
.sym 118623 MEM_SERIAL.state[1]
.sym 118629 RINGBUFFER.write_addr[2]
.sym 118630 RINGBUFFER.read_addr[2]
.sym 118631 RINGBUFFER.read_addr[1]
.sym 118632 RINGBUFFER.write_addr[1]
.sym 118634 $PACKER_VCC_NET
.sym 118635 clock_divider[0]
.sym 118637 RINGBUFFER.mem_write_clock_enable
.sym 118638 RINGBUFFER.write_addr[0]
.sym 118649 RINGBUFFER.mem_read_clock_enable
.sym 118650 RINGBUFFER.read_addr[0]
.sym 118653 RINGBUFFER.write_addr[1]
.sym 118657 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118658 $abc$19545$add$top.v:153$4_Y[2]
.sym 118661 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118662 $abc$19545$add$top.v:153$4_Y[7]
.sym 118665 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118666 clock_divider[0]
.sym 118669 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118670 $abc$19545$add$top.v:153$4_Y[0]
.sym 118673 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118674 $abc$19545$add$top.v:153$4_Y[4]
.sym 118677 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118678 $abc$19545$add$top.v:153$4_Y[3]
.sym 118681 clock_divider[0]
.sym 118682 clock_divider[1]
.sym 118683 clock_divider[2]
.sym 118684 clock_divider[3]
.sym 118685 clock_divider[4]
.sym 118686 clock_divider[5]
.sym 118687 clock_divider[6]
.sym 118688 clock_divider[7]
.sym 118689 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118690 $abc$19545$add$top.v:153$4_Y[14]
.sym 118693 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118694 $abc$19545$add$top.v:153$4_Y[5]
.sym 118697 $abc$19545$new_n535_
.sym 118698 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$871[1]_new_inv_
.sym 118699 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$871[0]_new_inv_
.sym 118701 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118702 $abc$19545$add$top.v:153$4_Y[13]
.sym 118705 clock_divider[10]
.sym 118706 clock_divider[13]
.sym 118707 clock_divider[14]
.sym 118708 clock_divider[15]
.sym 118709 $abc$19545$new_n536_
.sym 118710 $abc$19545$new_n537_
.sym 118711 $abc$19545$new_n538_
.sym 118712 $abc$19545$new_n539_
.sym 118713 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118714 $abc$19545$add$top.v:153$4_Y[6]
.sym 118717 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118718 $abc$19545$add$top.v:153$4_Y[15]
.sym 118721 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118722 $abc$19545$add$top.v:153$4_Y[21]
.sym 118725 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118726 $abc$19545$add$top.v:153$4_Y[18]
.sym 118729 clock_divider[11]
.sym 118730 clock_divider[12]
.sym 118731 clock_divider[16]
.sym 118732 clock_divider[17]
.sym 118733 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118734 $abc$19545$add$top.v:153$4_Y[17]
.sym 118737 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118738 $abc$19545$add$top.v:153$4_Y[23]
.sym 118741 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118742 $abc$19545$add$top.v:153$4_Y[20]
.sym 118745 clock_divider[18]
.sym 118746 clock_divider[20]
.sym 118747 clock_divider[21]
.sym 118748 clock_divider[23]
.sym 118749 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 118750 $abc$19545$add$top.v:153$4_Y[16]
.sym 119373 SERIAL.new_data
.sym 119374 $abc$19545$techmap\SERIAL.$0\ready[0:0]
.sym 119375 state[0]
.sym 119376 state[1]
.sym 119393 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2773_new_
.sym 119394 state[0]
.sym 119395 state[1]
.sym 119397 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3092[0]_new_
.sym 119398 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$3092[1]_new_
.sym 119402 $PACKER_VCC_NET
.sym 119403 SERIAL.bit_pos[0]
.sym 119405 state[0]
.sym 119406 SERIAL.new_data
.sym 119407 state[1]
.sym 119408 fscts$SB_IO_IN
.sym 119409 $abc$19545$auto$wreduce.cc:455:run$602[3]
.sym 119410 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2773_new_
.sym 119411 state[0]
.sym 119412 state[1]
.sym 119413 $abc$19545$auto$wreduce.cc:455:run$602[0]
.sym 119414 $abc$19545$auto$simplemap.cc:309:simplemap_lut$2773_new_
.sym 119415 state[0]
.sym 119416 state[1]
.sym 119417 state[0]
.sym 119418 SERIAL.new_data
.sym 119419 state[1]
.sym 119420 fscts$SB_IO_IN
.sym 119429 SERIAL.data[1]
.sym 119430 SERIAL.data[9]
.sym 119431 SERIAL.bit_pos[3]
.sym 119432 SERIAL.bit_pos[0]
.sym 119437 uart_data[0]
.sym 119445 $PACKER_VCC_NET
.sym 119458 RINGBUFFER.next_write_addr[0]
.sym 119463 RINGBUFFER.next_write_addr[1]
.sym 119467 RINGBUFFER.next_write_addr[2]
.sym 119468 $auto$alumacc.cc:474:replace_alu$728.C[2]
.sym 119471 RINGBUFFER.next_write_addr[3]
.sym 119472 $auto$alumacc.cc:474:replace_alu$728.C[3]
.sym 119475 RINGBUFFER.next_write_addr[4]
.sym 119476 $auto$alumacc.cc:474:replace_alu$728.C[4]
.sym 119479 RINGBUFFER.next_write_addr[5]
.sym 119480 $auto$alumacc.cc:474:replace_alu$728.C[5]
.sym 119483 RINGBUFFER.next_write_addr[6]
.sym 119484 $auto$alumacc.cc:474:replace_alu$728.C[6]
.sym 119487 RINGBUFFER.next_write_addr[7]
.sym 119488 $auto$alumacc.cc:474:replace_alu$728.C[7]
.sym 119491 RINGBUFFER.next_write_addr[8]
.sym 119492 $auto$alumacc.cc:474:replace_alu$728.C[8]
.sym 119495 RINGBUFFER.next_write_addr[9]
.sym 119496 $auto$alumacc.cc:474:replace_alu$728.C[9]
.sym 119502 $PACKER_VCC_NET
.sym 119503 RINGBUFFER.next_write_addr[0]
.sym 119513 RINGBUFFER.next_write_addr[2]
.sym 119514 RINGBUFFER.read_addr[2]
.sym 119515 RINGBUFFER.next_write_addr[3]
.sym 119516 RINGBUFFER.read_addr[3]
.sym 119517 $abc$19545$new_n1102_
.sym 119518 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2632[2]_new_inv_
.sym 119519 $abc$19545$new_n521_
.sym 119520 $abc$19545$new_n522_
.sym 119529 RINGBUFFER.next_write_addr[1]
.sym 119530 RINGBUFFER.read_addr[1]
.sym 119531 RINGBUFFER.next_write_addr[0]
.sym 119532 RINGBUFFER.read_addr[0]
.sym 119533 MEM_SERIAL.state[0]
.sym 119534 MEM_SERIAL.state[1]
.sym 119535 MEM_SERIAL.state[2]
.sym 119537 RINGBUFFER.read_addr[1]
.sym 119538 RINGBUFFER.next_write_addr[1]
.sym 119539 $abc$19545$auto$simplemap.cc:127:simplemap_reduce$2632[1]_new_inv_
.sym 119540 $abc$19545$new_n1103_
.sym 119541 uart_clock_enable
.sym 119542 $abc$19545$new_n1108_
.sym 119543 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1916_Y[1]_new_
.sym 119544 $abc$19545$techmap$techmap\MEM_SERIAL.$procmux$339.$and$/usr/bin/../share/yosys/techmap.v:434$1914_Y[2]_new_
.sym 119557 RINGBUFFER.next_write_addr[1]
.sym 119577 RINGBUFFER.mem_write_clock_enable
.sym 119578 RINGBUFFER.next_write_addr[0]
.sym 119613 $abc$19545$auto$dff2dffe.cc:158:make_patterns_logic$19259
.sym 119614 clock_divider[1]
.sym 119618 clock_divider[0]
.sym 119623 clock_divider[1]
.sym 119627 clock_divider[2]
.sym 119628 $auto$alumacc.cc:474:replace_alu$683.C[2]
.sym 119631 clock_divider[3]
.sym 119632 $auto$alumacc.cc:474:replace_alu$683.C[3]
.sym 119635 clock_divider[4]
.sym 119636 $auto$alumacc.cc:474:replace_alu$683.C[4]
.sym 119639 clock_divider[5]
.sym 119640 $auto$alumacc.cc:474:replace_alu$683.C[5]
.sym 119643 clock_divider[6]
.sym 119644 $auto$alumacc.cc:474:replace_alu$683.C[6]
.sym 119647 clock_divider[7]
.sym 119648 $auto$alumacc.cc:474:replace_alu$683.C[7]
.sym 119651 clock_divider[8]
.sym 119652 $auto$alumacc.cc:474:replace_alu$683.C[8]
.sym 119655 clock_divider[9]
.sym 119656 $auto$alumacc.cc:474:replace_alu$683.C[9]
.sym 119659 clock_divider[10]
.sym 119660 $auto$alumacc.cc:474:replace_alu$683.C[10]
.sym 119663 clock_divider[11]
.sym 119664 $auto$alumacc.cc:474:replace_alu$683.C[11]
.sym 119667 clock_divider[12]
.sym 119668 $auto$alumacc.cc:474:replace_alu$683.C[12]
.sym 119671 clock_divider[13]
.sym 119672 $auto$alumacc.cc:474:replace_alu$683.C[13]
.sym 119675 clock_divider[14]
.sym 119676 $auto$alumacc.cc:474:replace_alu$683.C[14]
.sym 119679 clock_divider[15]
.sym 119680 $auto$alumacc.cc:474:replace_alu$683.C[15]
.sym 119683 clock_divider[16]
.sym 119684 $auto$alumacc.cc:474:replace_alu$683.C[16]
.sym 119687 clock_divider[17]
.sym 119688 $auto$alumacc.cc:474:replace_alu$683.C[17]
.sym 119691 clock_divider[18]
.sym 119692 $auto$alumacc.cc:474:replace_alu$683.C[18]
.sym 119695 clock_divider[19]
.sym 119696 $auto$alumacc.cc:474:replace_alu$683.C[19]
.sym 119699 clock_divider[20]
.sym 119700 $auto$alumacc.cc:474:replace_alu$683.C[20]
.sym 119703 clock_divider[21]
.sym 119704 $auto$alumacc.cc:474:replace_alu$683.C[21]
.sym 119707 clock_divider[22]
.sym 119708 $auto$alumacc.cc:474:replace_alu$683.C[22]
.sym 119711 clock_divider[23]
.sym 119712 $auto$alumacc.cc:474:replace_alu$683.C[23]
.sym 120641 lpc_clock_led$SB_IO_OUT
