INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode_serial
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/encode_serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encode_serial
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/mmcm48.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mmcm48
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity QLinkMaster
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity receiver_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/test_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode_serial
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity receiver_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
ERROR: [VRFC 10-91] tx_start is not declared [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd:113]
ERROR: [VRFC 10-91] tx_start is not declared [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd:115]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd:31]
INFO: [VRFC 10-240] VHDL file /home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode_serial
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity receiver_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
ERROR: [VRFC 10-91] tx_start is not declared [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd:113]
ERROR: [VRFC 10-91] tx_start is not declared [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd:115]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd:31]
INFO: [VRFC 10-240] VHDL file /home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode_serial
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity QLinkMaster
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity receiver_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
ERROR: [VRFC 10-91] tx_start is not declared [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd:113]
ERROR: [VRFC 10-91] tx_start is not declared [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd:115]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd:31]
INFO: [VRFC 10-240] VHDL file /home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode_serial
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity QLinkMaster
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity receiver_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
ERROR: [VRFC 10-1412] syntax error near - [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd:145]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd:31]
INFO: [VRFC 10-240] VHDL file /home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_module
ERROR: [VRFC 10-460] cannot read from 'out' object data_b_o ; use 'buffer' or 'inout' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd:79]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd:20]
INFO: [VRFC 10-240] VHDL file /home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity receiver_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity receiver_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sim_1/new/qlink_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity qlink_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_module
