Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/new/top.sv:100]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/new/top.sv:105]
WARNING: [VRFC 10-3705] select index 9 into 'clkdiv_regs' is out of bounds [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/new/top.sv:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_7.fifo_generator_v13_2_7_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=51.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.mmcm_uart_clk_wiz
Compiling module xil_defaultlib.mmcm_uart
Compiling architecture xilinx of entity fifo_generator_v13_2_7.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff18_internal_vhdl_v of entity unisim.FF18_INTERNAL_VHDL [\FF18_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo18e1_v of entity unisim.FIFO18E1 [\FIFO18E1(almost_full_offset="00...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.input_blk [\input_blk(c_common_clock=0,c_rd...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.output_blk [\output_blk(c_byte_strb_width=8)...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_builtin [\fifo_generator_v13_2_7_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_synth [\fifo_generator_v13_2_7_synth(c_...]
Compiling module xil_defaultlib.fifo_8b
Compiling module xil_defaultlib.vio
Compiling module xil_defaultlib.ila
WARNING: [VRFC 10-3705] select index 9 into 'clkdiv_regs' is out of bounds [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/new/top.sv:48]
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
