#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 10 16:03:08 2018
# Process ID: 11156
# Current directory: Z:/EE26/butterfly_unit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10540 Z:\EE26\butterfly_unit\butterfly_unit.xpr
# Log file: Z:/EE26/butterfly_unit/vivado.log
# Journal file: Z:/EE26/butterfly_unit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/EE26/butterfly_unit/butterfly_unit.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 816.609 ; gain = 184.898
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'Z:/EE26/butterfly_unit/butterfly_unit.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'fft_8point_3stage_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/EE26/butterfly_unit/butterfly_unit.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'Z:/EE26/butterfly_unit/butterfly_unit.sim/sim_1/behav/rominit_butterfly.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/EE26/butterfly_unit/butterfly_unit.sim/sim_1/behav'
"xvhdl -m64 --relax -prj fft_8point_3stage_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EE26/butterfly_unit/butterfly_unit.srcs/sources_1/new/complex.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EE26/butterfly_unit/butterfly_unit.srcs/sources_1/new/butterfly_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity butterfly_unit
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EE26/butterfly_unit/butterfly_unit.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_0_rom
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_0_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_0_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EE26/butterfly_unit/butterfly_unit.srcs/sources_1/new/fft_8point_3stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fft_8point_3stage
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EE26/butterfly_unit/butterfly_unit.srcs/sources_1/new/fft_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fft_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/EE26/butterfly_unit/butterfly_unit.srcs/sim_1/new/fft_8point_3stage_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fft_8point_3stage_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/EE26/butterfly_unit/butterfly_unit.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 732eb6a54a2c461fb9d272e75a6d62f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot fft_8point_3stage_test_behav xil_defaultlib.fft_8point_3stage_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee_proposed.fixed_float_types
Compiling package ieee_proposed.fixed_pkg
Compiling package ieee.math_real
Compiling package ieee_proposed.float_pkg
Compiling package xil_defaultlib.complex
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture structure of entity xil_defaultlib.dist_mem_gen_0_rom [dist_mem_gen_0_rom_default]
Compiling architecture structure of entity xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0_11_synth [dist_mem_gen_0_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0_11 [dist_mem_gen_0_dist_mem_gen_v8_0...]
Compiling architecture structure of entity xil_defaultlib.dist_mem_gen_0 [dist_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.butterfly_unit [butterfly_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.butterfly_unit [\butterfly_unit(k=2)\]
Compiling architecture behavioral of entity xil_defaultlib.butterfly_unit [\butterfly_unit(k=1)\]
Compiling architecture behavioral of entity xil_defaultlib.butterfly_unit [\butterfly_unit(k=3)\]
Compiling architecture behavioral of entity xil_defaultlib.fft_8point_3stage [fft_8point_3stage_default]
Compiling architecture behavioral of entity xil_defaultlib.fft_wrapper [fft_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.fft_8point_3stage_test
Built simulation snapshot fft_8point_3stage_test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Z:/EE26/butterfly_unit/butterfly_unit.sim/sim_1/behav/xsim.dir/fft_8point_3stage_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'Z:/EE26/butterfly_unit/butterfly_unit.sim/sim_1/behav/xsim.dir/fft_8point_3stage_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 10 16:42:18 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 10 16:42:18 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:47 . Memory (MB): peak = 826.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '47' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/EE26/butterfly_unit/butterfly_unit.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fft_8point_3stage_test_behav -key {Behavioral:sim_1:Functional:fft_8point_3stage_test} -tclbatch {fft_8point_3stage_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source fft_8point_3stage_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fft_8point_3stage_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ps
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 826.359 ; gain = 0.000
add_wave {{/fft_8point_3stage_test/FW/s}} 
run 10 ps
run 10 ps
close_sim
