// Seed: 154277749
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    output tri id_2,
    input wand id_3,
    input wor id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wire id_7,
    input tri0 id_8
);
  id_10(
      .id_0(1 == id_5), .id_1(id_2)
  );
  wire id_11;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input wand id_3,
    input tri0 id_4,
    input tri1 id_5,
    output wire id_6,
    output supply1 id_7,
    input tri0 id_8,
    input wand id_9,
    input wire id_10,
    output tri id_11,
    input supply0 id_12,
    input wor id_13,
    input wand id_14,
    output supply1 id_15,
    output tri0 id_16,
    input supply0 id_17,
    input supply1 id_18,
    output wor id_19,
    output tri id_20,
    output uwire id_21,
    input wand id_22,
    input tri id_23,
    output supply0 id_24,
    input tri1 id_25,
    input uwire id_26,
    input tri1 id_27,
    output tri0 id_28,
    output supply0 id_29,
    output tri id_30,
    output wand id_31
    , id_37,
    output tri1 id_32,
    input wor id_33,
    input wor id_34,
    input supply1 id_35
    , id_38
);
  assign id_1 = id_25;
  assign id_7 = id_4;
  module_0(
      id_6, id_28, id_15, id_8, id_10, id_26, id_23, id_9, id_12
  );
  wire id_39;
endmodule
