// Seed: 1701021832
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input wand id_4
    , id_15,
    input supply0 id_5,
    input wor id_6,
    input supply0 id_7,
    output tri id_8,
    output tri1 id_9,
    input wand id_10,
    input supply1 id_11,
    output wire id_12,
    output tri id_13
);
  logic id_16;
  assign module_1.id_7 = 0;
  always @(id_15 or posedge -1 & -1) $signed(68);
  ;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wire id_5,
    input wire id_6,
    output logic id_7,
    input wand id_8,
    input wor id_9
);
  always @(-1'b0) begin : LABEL_0
    id_7 = id_8;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_1,
      id_5,
      id_6,
      id_2,
      id_2,
      id_1,
      id_1,
      id_8,
      id_3,
      id_0,
      id_1
  );
endmodule
