# Reading D:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do uart_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/UARTandMatMUL/UART {D:/UARTandMatMUL/UART/transmitter_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:04 on Jul 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UARTandMatMUL/UART" D:/UARTandMatMUL/UART/transmitter_tb.v 
# -- Compiling module transmitter_tb
# 
# Top level modules:
# 	transmitter_tb
# End time: 22:38:04 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/UARTandMatMUL/UART {D:/UARTandMatMUL/UART/transmitter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:04 on Jul 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UARTandMatMUL/UART" D:/UARTandMatMUL/UART/transmitter.v 
# -- Compiling module transmitter
# 
# Top level modules:
# 	transmitter
# End time: 22:38:04 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.transmitter_tb
# vsim work.transmitter_tb 
# Start time: 22:38:08 on Jul 23,2024
# Loading work.transmitter_tb
# Loading work.transmitter
add wave -position end  sim:/transmitter_tb/data_in
add wave -position end  sim:/transmitter_tb/wr_en
add wave -position end  sim:/transmitter_tb/clk_50m
add wave -position end  sim:/transmitter_tb/clken
add wave -position end  sim:/transmitter_tb/Tx
add wave -position end  sim:/transmitter_tb/Tx_busy
run
run -all
# End time: 22:39:03 on Jul 23,2024, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
