#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Mar  2 12:23:12 2025
# Process ID: 24100
# Current directory: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3148 D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_HDMI_with_IdentiBox\OV5640_HDMI_with_IdentiBox.xpr
# Log file: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/vivado.log
# Journal file: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox\vivado.jou
# Running On: LAPTOP-DUUNQKAE, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2965.367 ; gain = 407.473
update_compile_order -fileset sources_1
open_bd_design {D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
Reading block design file <D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_150M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:5.0 - v_vid_in_axi4s_0
Adding component instance block -- alientek.com:user:ov5640_capture_data:1.0 - ov5640_capture_data_0
Successfully read diagram <ZYNQ_CORE> from block design file <D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd>
file mkdir D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.srcs/sources_1/new
close [ open D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.srcs/sources_1/new/border_adder.v w ]
add_files D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.srcs/sources_1/new/border_adder.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference border_adder border_adder_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
connect_bd_net [get_bd_pins border_adder_0/pclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins border_adder_0/rstn] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_active_video] [get_bd_pins border_adder_0/video_active]
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/vid_active_video> is being overridden by the user with net <v_axi4s_vid_out_0_vid_active_video>. This pin will not be connected as a part of interface connection <vid_io_out>.
connect_bd_net [get_bd_pins border_adder_0/video_hsync] [get_bd_pins v_axi4s_vid_out_0/vid_hsync]
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/vid_hsync> is being overridden by the user with net <v_axi4s_vid_out_0_vid_hsync>. This pin will not be connected as a part of interface connection <vid_io_out>.
connect_bd_net [get_bd_pins border_adder_0/video_vsync] [get_bd_pins v_axi4s_vid_out_0/vid_vsync]
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/vid_vsync> is being overridden by the user with net <v_axi4s_vid_out_0_vid_vsync>. This pin will not be connected as a part of interface connection <vid_io_out>.
connect_bd_net [get_bd_pins border_adder_0/rgb_data_in] [get_bd_pins v_axi4s_vid_out_0/vid_data]
WARNING: [BD 41-1306] The connection to interface pin </v_axi4s_vid_out_0/vid_data> is being overridden by the user with net <v_axi4s_vid_out_0_vid_data>. This pin will not be connected as a part of interface connection <vid_io_out>.
delete_bd_objs [get_bd_intf_nets v_axi4s_vid_out_0_vid_io_out]
connect_bd_net [get_bd_pins border_adder_0/rgb_data_out] [get_bd_pins rgb2dvi_0/vid_pData]
WARNING: [BD 41-1306] The connection to interface pin </rgb2dvi_0/vid_pData> is being overridden by the user with net <border_adder_0_rgb_data_out>. This pin will not be connected as a part of interface connection <RGB>.
update_module_reference ZYNQ_CORE_border_adder_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
Upgrading 'D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd'
INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_border_adder_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'video_active_d'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'video_hsync_d'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'video_vsync_d'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'ZYNQ_CORE_border_adder_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'ZYNQ_CORE_border_adder_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_HDMI_with_IdentiBox\OV5640_HDMI_with_IdentiBox.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins border_adder_0/video_active_d] [get_bd_pins rgb2dvi_0/vid_pVDE]
WARNING: [BD 41-1306] The connection to interface pin </rgb2dvi_0/vid_pVDE> is being overridden by the user with net <border_adder_0_video_active_d>. This pin will not be connected as a part of interface connection <RGB>.
connect_bd_net [get_bd_pins border_adder_0/video_hsync_d] [get_bd_pins rgb2dvi_0/vid_pHSync]
WARNING: [BD 41-1306] The connection to interface pin </rgb2dvi_0/vid_pHSync> is being overridden by the user with net <border_adder_0_video_hsync_d>. This pin will not be connected as a part of interface connection <RGB>.
connect_bd_net [get_bd_pins border_adder_0/video_vsync_d] [get_bd_pins rgb2dvi_0/vid_pVSync]
WARNING: [BD 41-1306] The connection to interface pin </rgb2dvi_0/vid_pVSync> is being overridden by the user with net <border_adder_0_video_vsync_d>. This pin will not be connected as a part of interface connection <RGB>.
save_bd_design
Wrote  : <D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_HDMI_with_IdentiBox\OV5640_HDMI_with_IdentiBox.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
make_wrapper -files [get_files D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:\Programs\Workspace\SmartZYNQ_SP2\OV5640_HDMI_with_IdentiBox\OV5640_HDMI_with_IdentiBox.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
launch_runs synth_1 -jobs 20
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block border_adder_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh
Generated Hardware Definition File d:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_border_adder_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_border_adder_0_0
[Sun Mar  2 14:07:29 2025] Launched ZYNQ_CORE_v_axi4s_vid_out_0_0_synth_1, ZYNQ_CORE_axi_vdma_0_0_synth_1, ZYNQ_CORE_v_tc_0_0_synth_1, ZYNQ_CORE_rst_ps7_0_150M_1_synth_1, ZYNQ_CORE_rst_ps7_0_50M_1_synth_1, ZYNQ_CORE_xbar_0_synth_1, ZYNQ_CORE_clk_wiz_0_0_synth_1, ZYNQ_CORE_processing_system7_0_0_synth_1, ZYNQ_CORE_util_vector_logic_0_0_synth_1, ZYNQ_CORE_rgb2dvi_0_0_synth_1, ZYNQ_CORE_v_vid_in_axi4s_0_0_synth_1, ZYNQ_CORE_ov5640_capture_data_0_0_synth_1, ZYNQ_CORE_border_adder_0_0_synth_1, ZYNQ_CORE_auto_pc_0_synth_1, ZYNQ_CORE_auto_pc_1_synth_1...
Run output will be captured here:
ZYNQ_CORE_v_axi4s_vid_out_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.runs/ZYNQ_CORE_v_axi4s_vid_out_0_0_synth_1/runme.log
ZYNQ_CORE_axi_vdma_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.runs/ZYNQ_CORE_axi_vdma_0_0_synth_1/runme.log
ZYNQ_CORE_v_tc_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.runs/ZYNQ_CORE_v_tc_0_0_synth_1/runme.log
ZYNQ_CORE_rst_ps7_0_150M_1_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.runs/ZYNQ_CORE_rst_ps7_0_150M_1_synth_1/runme.log
ZYNQ_CORE_rst_ps7_0_50M_1_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.runs/ZYNQ_CORE_rst_ps7_0_50M_1_synth_1/runme.log
ZYNQ_CORE_xbar_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.runs/ZYNQ_CORE_xbar_0_synth_1/runme.log
ZYNQ_CORE_clk_wiz_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.runs/ZYNQ_CORE_clk_wiz_0_0_synth_1/runme.log
ZYNQ_CORE_processing_system7_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.runs/ZYNQ_CORE_processing_system7_0_0_synth_1/runme.log
ZYNQ_CORE_util_vector_logic_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.runs/ZYNQ_CORE_util_vector_logic_0_0_synth_1/runme.log
ZYNQ_CORE_rgb2dvi_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.runs/ZYNQ_CORE_rgb2dvi_0_0_synth_1/runme.log
ZYNQ_CORE_v_vid_in_axi4s_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.runs/ZYNQ_CORE_v_vid_in_axi4s_0_0_synth_1/runme.log
ZYNQ_CORE_ov5640_capture_data_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.runs/ZYNQ_CORE_ov5640_capture_data_0_0_synth_1/runme.log
ZYNQ_CORE_border_adder_0_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.runs/ZYNQ_CORE_border_adder_0_0_synth_1/runme.log
ZYNQ_CORE_auto_pc_0_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.runs/ZYNQ_CORE_auto_pc_0_synth_1/runme.log
ZYNQ_CORE_auto_pc_1_synth_1: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.runs/ZYNQ_CORE_auto_pc_1_synth_1/runme.log
[Sun Mar  2 14:07:30 2025] Launched synth_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/OV5640_HDMI_with_IdentiBox/OV5640_HDMI_with_IdentiBox.runs/synth_1/runme.log
