<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › exynos › regs-hdmi.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>regs-hdmi.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> *  Cloned from drivers/media/video/s5p-tv/regs-hdmi.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.</span>
<span class="cm"> * http://www.samsung.com/</span>
<span class="cm"> *</span>
<span class="cm"> * HDMI register header file for Samsung TVOUT driver</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef SAMSUNG_REGS_HDMI_H</span>
<span class="cp">#define SAMSUNG_REGS_HDMI_H</span>

<span class="cm">/*</span>
<span class="cm"> * Register part</span>
<span class="cm">*/</span>

<span class="cm">/* HDMI Version 1.3 &amp; Common */</span>
<span class="cp">#define HDMI_CTRL_BASE(x)		((x) + 0x00000000)</span>
<span class="cp">#define HDMI_CORE_BASE(x)		((x) + 0x00010000)</span>
<span class="cp">#define HDMI_I2S_BASE(x)		((x) + 0x00040000)</span>
<span class="cp">#define HDMI_TG_BASE(x)			((x) + 0x00050000)</span>

<span class="cm">/* Control registers */</span>
<span class="cp">#define HDMI_INTC_CON			HDMI_CTRL_BASE(0x0000)</span>
<span class="cp">#define HDMI_INTC_FLAG			HDMI_CTRL_BASE(0x0004)</span>
<span class="cp">#define HDMI_HPD_STATUS			HDMI_CTRL_BASE(0x000C)</span>
<span class="cp">#define HDMI_V13_PHY_RSTOUT		HDMI_CTRL_BASE(0x0014)</span>
<span class="cp">#define HDMI_V13_PHY_VPLL		HDMI_CTRL_BASE(0x0018)</span>
<span class="cp">#define HDMI_V13_PHY_CMU		HDMI_CTRL_BASE(0x001C)</span>
<span class="cp">#define HDMI_V13_CORE_RSTOUT		HDMI_CTRL_BASE(0x0020)</span>

<span class="cm">/* Core registers */</span>
<span class="cp">#define HDMI_CON_0			HDMI_CORE_BASE(0x0000)</span>
<span class="cp">#define HDMI_CON_1			HDMI_CORE_BASE(0x0004)</span>
<span class="cp">#define HDMI_CON_2			HDMI_CORE_BASE(0x0008)</span>
<span class="cp">#define HDMI_SYS_STATUS			HDMI_CORE_BASE(0x0010)</span>
<span class="cp">#define HDMI_V13_PHY_STATUS		HDMI_CORE_BASE(0x0014)</span>
<span class="cp">#define HDMI_STATUS_EN			HDMI_CORE_BASE(0x0020)</span>
<span class="cp">#define HDMI_HPD			HDMI_CORE_BASE(0x0030)</span>
<span class="cp">#define HDMI_MODE_SEL			HDMI_CORE_BASE(0x0040)</span>
<span class="cp">#define HDMI_ENC_EN			HDMI_CORE_BASE(0x0044)</span>
<span class="cp">#define HDMI_V13_BLUE_SCREEN_0		HDMI_CORE_BASE(0x0050)</span>
<span class="cp">#define HDMI_V13_BLUE_SCREEN_1		HDMI_CORE_BASE(0x0054)</span>
<span class="cp">#define HDMI_V13_BLUE_SCREEN_2		HDMI_CORE_BASE(0x0058)</span>
<span class="cp">#define HDMI_H_BLANK_0			HDMI_CORE_BASE(0x00A0)</span>
<span class="cp">#define HDMI_H_BLANK_1			HDMI_CORE_BASE(0x00A4)</span>
<span class="cp">#define HDMI_V13_V_BLANK_0		HDMI_CORE_BASE(0x00B0)</span>
<span class="cp">#define HDMI_V13_V_BLANK_1		HDMI_CORE_BASE(0x00B4)</span>
<span class="cp">#define HDMI_V13_V_BLANK_2		HDMI_CORE_BASE(0x00B8)</span>
<span class="cp">#define HDMI_V13_H_V_LINE_0		HDMI_CORE_BASE(0x00C0)</span>
<span class="cp">#define HDMI_V13_H_V_LINE_1		HDMI_CORE_BASE(0x00C4)</span>
<span class="cp">#define HDMI_V13_H_V_LINE_2		HDMI_CORE_BASE(0x00C8)</span>
<span class="cp">#define HDMI_VSYNC_POL			HDMI_CORE_BASE(0x00E4)</span>
<span class="cp">#define HDMI_INT_PRO_MODE		HDMI_CORE_BASE(0x00E8)</span>
<span class="cp">#define HDMI_V13_V_BLANK_F_0		HDMI_CORE_BASE(0x0110)</span>
<span class="cp">#define HDMI_V13_V_BLANK_F_1		HDMI_CORE_BASE(0x0114)</span>
<span class="cp">#define HDMI_V13_V_BLANK_F_2		HDMI_CORE_BASE(0x0118)</span>
<span class="cp">#define HDMI_V13_H_SYNC_GEN_0		HDMI_CORE_BASE(0x0120)</span>
<span class="cp">#define HDMI_V13_H_SYNC_GEN_1		HDMI_CORE_BASE(0x0124)</span>
<span class="cp">#define HDMI_V13_H_SYNC_GEN_2		HDMI_CORE_BASE(0x0128)</span>
<span class="cp">#define HDMI_V13_V_SYNC_GEN_1_0		HDMI_CORE_BASE(0x0130)</span>
<span class="cp">#define HDMI_V13_V_SYNC_GEN_1_1		HDMI_CORE_BASE(0x0134)</span>
<span class="cp">#define HDMI_V13_V_SYNC_GEN_1_2		HDMI_CORE_BASE(0x0138)</span>
<span class="cp">#define HDMI_V13_V_SYNC_GEN_2_0		HDMI_CORE_BASE(0x0140)</span>
<span class="cp">#define HDMI_V13_V_SYNC_GEN_2_1		HDMI_CORE_BASE(0x0144)</span>
<span class="cp">#define HDMI_V13_V_SYNC_GEN_2_2		HDMI_CORE_BASE(0x0148)</span>
<span class="cp">#define HDMI_V13_V_SYNC_GEN_3_0		HDMI_CORE_BASE(0x0150)</span>
<span class="cp">#define HDMI_V13_V_SYNC_GEN_3_1		HDMI_CORE_BASE(0x0154)</span>
<span class="cp">#define HDMI_V13_V_SYNC_GEN_3_2		HDMI_CORE_BASE(0x0158)</span>
<span class="cp">#define HDMI_V13_ACR_CON		HDMI_CORE_BASE(0x0180)</span>
<span class="cp">#define HDMI_V13_AVI_CON		HDMI_CORE_BASE(0x0300)</span>
<span class="cp">#define HDMI_V13_AVI_BYTE(n)		HDMI_CORE_BASE(0x0320 + 4 * (n))</span>
<span class="cp">#define HDMI_V13_DC_CONTROL		HDMI_CORE_BASE(0x05C0)</span>
<span class="cp">#define HDMI_V13_VIDEO_PATTERN_GEN	HDMI_CORE_BASE(0x05C4)</span>
<span class="cp">#define HDMI_V13_HPD_GEN		HDMI_CORE_BASE(0x05C8)</span>
<span class="cp">#define HDMI_V13_AUI_CON		HDMI_CORE_BASE(0x0360)</span>
<span class="cp">#define HDMI_V13_SPD_CON		HDMI_CORE_BASE(0x0400)</span>

<span class="cm">/* Timing generator registers */</span>
<span class="cp">#define HDMI_TG_CMD			HDMI_TG_BASE(0x0000)</span>
<span class="cp">#define HDMI_TG_H_FSZ_L			HDMI_TG_BASE(0x0018)</span>
<span class="cp">#define HDMI_TG_H_FSZ_H			HDMI_TG_BASE(0x001C)</span>
<span class="cp">#define HDMI_TG_HACT_ST_L		HDMI_TG_BASE(0x0020)</span>
<span class="cp">#define HDMI_TG_HACT_ST_H		HDMI_TG_BASE(0x0024)</span>
<span class="cp">#define HDMI_TG_HACT_SZ_L		HDMI_TG_BASE(0x0028)</span>
<span class="cp">#define HDMI_TG_HACT_SZ_H		HDMI_TG_BASE(0x002C)</span>
<span class="cp">#define HDMI_TG_V_FSZ_L			HDMI_TG_BASE(0x0030)</span>
<span class="cp">#define HDMI_TG_V_FSZ_H			HDMI_TG_BASE(0x0034)</span>
<span class="cp">#define HDMI_TG_VSYNC_L			HDMI_TG_BASE(0x0038)</span>
<span class="cp">#define HDMI_TG_VSYNC_H			HDMI_TG_BASE(0x003C)</span>
<span class="cp">#define HDMI_TG_VSYNC2_L		HDMI_TG_BASE(0x0040)</span>
<span class="cp">#define HDMI_TG_VSYNC2_H		HDMI_TG_BASE(0x0044)</span>
<span class="cp">#define HDMI_TG_VACT_ST_L		HDMI_TG_BASE(0x0048)</span>
<span class="cp">#define HDMI_TG_VACT_ST_H		HDMI_TG_BASE(0x004C)</span>
<span class="cp">#define HDMI_TG_VACT_SZ_L		HDMI_TG_BASE(0x0050)</span>
<span class="cp">#define HDMI_TG_VACT_SZ_H		HDMI_TG_BASE(0x0054)</span>
<span class="cp">#define HDMI_TG_FIELD_CHG_L		HDMI_TG_BASE(0x0058)</span>
<span class="cp">#define HDMI_TG_FIELD_CHG_H		HDMI_TG_BASE(0x005C)</span>
<span class="cp">#define HDMI_TG_VACT_ST2_L		HDMI_TG_BASE(0x0060)</span>
<span class="cp">#define HDMI_TG_VACT_ST2_H		HDMI_TG_BASE(0x0064)</span>
<span class="cp">#define HDMI_TG_VSYNC_TOP_HDMI_L	HDMI_TG_BASE(0x0078)</span>
<span class="cp">#define HDMI_TG_VSYNC_TOP_HDMI_H	HDMI_TG_BASE(0x007C)</span>
<span class="cp">#define HDMI_TG_VSYNC_BOT_HDMI_L	HDMI_TG_BASE(0x0080)</span>
<span class="cp">#define HDMI_TG_VSYNC_BOT_HDMI_H	HDMI_TG_BASE(0x0084)</span>
<span class="cp">#define HDMI_TG_FIELD_TOP_HDMI_L	HDMI_TG_BASE(0x0088)</span>
<span class="cp">#define HDMI_TG_FIELD_TOP_HDMI_H	HDMI_TG_BASE(0x008C)</span>
<span class="cp">#define HDMI_TG_FIELD_BOT_HDMI_L	HDMI_TG_BASE(0x0090)</span>
<span class="cp">#define HDMI_TG_FIELD_BOT_HDMI_H	HDMI_TG_BASE(0x0094)</span>

<span class="cm">/*</span>
<span class="cm"> * Bit definition part</span>
<span class="cm"> */</span>

<span class="cm">/* HDMI_INTC_CON */</span>
<span class="cp">#define HDMI_INTC_EN_GLOBAL		(1 &lt;&lt; 6)</span>
<span class="cp">#define HDMI_INTC_EN_HPD_PLUG		(1 &lt;&lt; 3)</span>
<span class="cp">#define HDMI_INTC_EN_HPD_UNPLUG		(1 &lt;&lt; 2)</span>

<span class="cm">/* HDMI_INTC_FLAG */</span>
<span class="cp">#define HDMI_INTC_FLAG_HPD_PLUG		(1 &lt;&lt; 3)</span>
<span class="cp">#define HDMI_INTC_FLAG_HPD_UNPLUG	(1 &lt;&lt; 2)</span>

<span class="cm">/* HDMI_PHY_RSTOUT */</span>
<span class="cp">#define HDMI_PHY_SW_RSTOUT		(1 &lt;&lt; 0)</span>

<span class="cm">/* HDMI_CORE_RSTOUT */</span>
<span class="cp">#define HDMI_CORE_SW_RSTOUT		(1 &lt;&lt; 0)</span>

<span class="cm">/* HDMI_CON_0 */</span>
<span class="cp">#define HDMI_BLUE_SCR_EN		(1 &lt;&lt; 5)</span>
<span class="cp">#define HDMI_ASP_EN			(1 &lt;&lt; 2)</span>
<span class="cp">#define HDMI_ASP_DIS			(0 &lt;&lt; 2)</span>
<span class="cp">#define HDMI_ASP_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define HDMI_EN				(1 &lt;&lt; 0)</span>

<span class="cm">/* HDMI_CON_2 */</span>
<span class="cp">#define HDMI_VID_PREAMBLE_DIS		(1 &lt;&lt; 5)</span>
<span class="cp">#define HDMI_GUARD_BAND_DIS		(1 &lt;&lt; 1)</span>

<span class="cm">/* HDMI_PHY_STATUS */</span>
<span class="cp">#define HDMI_PHY_STATUS_READY		(1 &lt;&lt; 0)</span>

<span class="cm">/* HDMI_MODE_SEL */</span>
<span class="cp">#define HDMI_MODE_HDMI_EN		(1 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_MODE_DVI_EN		(1 &lt;&lt; 0)</span>
<span class="cp">#define HDMI_MODE_MASK			(3 &lt;&lt; 0)</span>

<span class="cm">/* HDMI_TG_CMD */</span>
<span class="cp">#define HDMI_TG_EN			(1 &lt;&lt; 0)</span>
<span class="cp">#define HDMI_FIELD_EN			(1 &lt;&lt; 1)</span>


<span class="cm">/* HDMI Version 1.4 */</span>
<span class="cm">/* Control registers */</span>
<span class="cm">/* #define HDMI_INTC_CON		HDMI_CTRL_BASE(0x0000) */</span>
<span class="cm">/* #define HDMI_INTC_FLAG		HDMI_CTRL_BASE(0x0004) */</span>
<span class="cp">#define HDMI_HDCP_KEY_LOAD		HDMI_CTRL_BASE(0x0008)</span>
<span class="cm">/* #define HDMI_HPD_STATUS		HDMI_CTRL_BASE(0x000C) */</span>
<span class="cp">#define HDMI_INTC_CON_1			HDMI_CTRL_BASE(0x0010)</span>
<span class="cp">#define HDMI_INTC_FLAG_1		HDMI_CTRL_BASE(0x0014)</span>
<span class="cp">#define HDMI_PHY_STATUS_0		HDMI_CTRL_BASE(0x0020)</span>
<span class="cp">#define HDMI_PHY_STATUS_CMU		HDMI_CTRL_BASE(0x0024)</span>
<span class="cp">#define HDMI_PHY_STATUS_PLL		HDMI_CTRL_BASE(0x0028)</span>
<span class="cp">#define HDMI_PHY_CON_0			HDMI_CTRL_BASE(0x0030)</span>
<span class="cp">#define HDMI_HPD_CTRL			HDMI_CTRL_BASE(0x0040)</span>
<span class="cp">#define HDMI_HPD_ST			HDMI_CTRL_BASE(0x0044)</span>
<span class="cp">#define HDMI_HPD_TH_X			HDMI_CTRL_BASE(0x0050)</span>
<span class="cp">#define HDMI_AUDIO_CLKSEL		HDMI_CTRL_BASE(0x0070)</span>
<span class="cp">#define HDMI_PHY_RSTOUT			HDMI_CTRL_BASE(0x0074)</span>
<span class="cp">#define HDMI_PHY_VPLL			HDMI_CTRL_BASE(0x0078)</span>
<span class="cp">#define HDMI_PHY_CMU			HDMI_CTRL_BASE(0x007C)</span>
<span class="cp">#define HDMI_CORE_RSTOUT		HDMI_CTRL_BASE(0x0080)</span>

<span class="cm">/* Video related registers */</span>
<span class="cp">#define HDMI_YMAX			HDMI_CORE_BASE(0x0060)</span>
<span class="cp">#define HDMI_YMIN			HDMI_CORE_BASE(0x0064)</span>
<span class="cp">#define HDMI_CMAX			HDMI_CORE_BASE(0x0068)</span>
<span class="cp">#define HDMI_CMIN			HDMI_CORE_BASE(0x006C)</span>

<span class="cp">#define HDMI_V2_BLANK_0			HDMI_CORE_BASE(0x00B0)</span>
<span class="cp">#define HDMI_V2_BLANK_1			HDMI_CORE_BASE(0x00B4)</span>
<span class="cp">#define HDMI_V1_BLANK_0			HDMI_CORE_BASE(0x00B8)</span>
<span class="cp">#define HDMI_V1_BLANK_1			HDMI_CORE_BASE(0x00BC)</span>

<span class="cp">#define HDMI_V_LINE_0			HDMI_CORE_BASE(0x00C0)</span>
<span class="cp">#define HDMI_V_LINE_1			HDMI_CORE_BASE(0x00C4)</span>
<span class="cp">#define HDMI_H_LINE_0			HDMI_CORE_BASE(0x00C8)</span>
<span class="cp">#define HDMI_H_LINE_1			HDMI_CORE_BASE(0x00CC)</span>

<span class="cp">#define HDMI_HSYNC_POL			HDMI_CORE_BASE(0x00E0)</span>

<span class="cp">#define HDMI_V_BLANK_F0_0		HDMI_CORE_BASE(0x0110)</span>
<span class="cp">#define HDMI_V_BLANK_F0_1		HDMI_CORE_BASE(0x0114)</span>
<span class="cp">#define HDMI_V_BLANK_F1_0		HDMI_CORE_BASE(0x0118)</span>
<span class="cp">#define HDMI_V_BLANK_F1_1		HDMI_CORE_BASE(0x011C)</span>

<span class="cp">#define HDMI_H_SYNC_START_0		HDMI_CORE_BASE(0x0120)</span>
<span class="cp">#define HDMI_H_SYNC_START_1		HDMI_CORE_BASE(0x0124)</span>
<span class="cp">#define HDMI_H_SYNC_END_0		HDMI_CORE_BASE(0x0128)</span>
<span class="cp">#define HDMI_H_SYNC_END_1		HDMI_CORE_BASE(0x012C)</span>

<span class="cp">#define HDMI_V_SYNC_LINE_BEF_2_0	HDMI_CORE_BASE(0x0130)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_BEF_2_1	HDMI_CORE_BASE(0x0134)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_BEF_1_0	HDMI_CORE_BASE(0x0138)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_BEF_1_1	HDMI_CORE_BASE(0x013C)</span>

<span class="cp">#define HDMI_V_SYNC_LINE_AFT_2_0	HDMI_CORE_BASE(0x0140)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_2_1	HDMI_CORE_BASE(0x0144)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_1_0	HDMI_CORE_BASE(0x0148)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_1_1	HDMI_CORE_BASE(0x014C)</span>

<span class="cp">#define HDMI_V_SYNC_LINE_AFT_PXL_2_0	HDMI_CORE_BASE(0x0150)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_PXL_2_1	HDMI_CORE_BASE(0x0154)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_PXL_1_0	HDMI_CORE_BASE(0x0158)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_PXL_1_1	HDMI_CORE_BASE(0x015C)</span>

<span class="cp">#define HDMI_V_BLANK_F2_0		HDMI_CORE_BASE(0x0160)</span>
<span class="cp">#define HDMI_V_BLANK_F2_1		HDMI_CORE_BASE(0x0164)</span>
<span class="cp">#define HDMI_V_BLANK_F3_0		HDMI_CORE_BASE(0x0168)</span>
<span class="cp">#define HDMI_V_BLANK_F3_1		HDMI_CORE_BASE(0x016C)</span>
<span class="cp">#define HDMI_V_BLANK_F4_0		HDMI_CORE_BASE(0x0170)</span>
<span class="cp">#define HDMI_V_BLANK_F4_1		HDMI_CORE_BASE(0x0174)</span>
<span class="cp">#define HDMI_V_BLANK_F5_0		HDMI_CORE_BASE(0x0178)</span>
<span class="cp">#define HDMI_V_BLANK_F5_1		HDMI_CORE_BASE(0x017C)</span>

<span class="cp">#define HDMI_V_SYNC_LINE_AFT_3_0	HDMI_CORE_BASE(0x0180)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_3_1	HDMI_CORE_BASE(0x0184)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_4_0	HDMI_CORE_BASE(0x0188)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_4_1	HDMI_CORE_BASE(0x018C)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_5_0	HDMI_CORE_BASE(0x0190)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_5_1	HDMI_CORE_BASE(0x0194)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_6_0	HDMI_CORE_BASE(0x0198)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_6_1	HDMI_CORE_BASE(0x019C)</span>

<span class="cp">#define HDMI_V_SYNC_LINE_AFT_PXL_3_0	HDMI_CORE_BASE(0x01A0)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_PXL_3_1	HDMI_CORE_BASE(0x01A4)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_PXL_4_0	HDMI_CORE_BASE(0x01A8)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_PXL_4_1	HDMI_CORE_BASE(0x01AC)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_PXL_5_0	HDMI_CORE_BASE(0x01B0)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_PXL_5_1	HDMI_CORE_BASE(0x01B4)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_PXL_6_0	HDMI_CORE_BASE(0x01B8)</span>
<span class="cp">#define HDMI_V_SYNC_LINE_AFT_PXL_6_1	HDMI_CORE_BASE(0x01BC)</span>

<span class="cp">#define HDMI_VACT_SPACE_1_0		HDMI_CORE_BASE(0x01C0)</span>
<span class="cp">#define HDMI_VACT_SPACE_1_1		HDMI_CORE_BASE(0x01C4)</span>
<span class="cp">#define HDMI_VACT_SPACE_2_0		HDMI_CORE_BASE(0x01C8)</span>
<span class="cp">#define HDMI_VACT_SPACE_2_1		HDMI_CORE_BASE(0x01CC)</span>
<span class="cp">#define HDMI_VACT_SPACE_3_0		HDMI_CORE_BASE(0x01D0)</span>
<span class="cp">#define HDMI_VACT_SPACE_3_1		HDMI_CORE_BASE(0x01D4)</span>
<span class="cp">#define HDMI_VACT_SPACE_4_0		HDMI_CORE_BASE(0x01D8)</span>
<span class="cp">#define HDMI_VACT_SPACE_4_1		HDMI_CORE_BASE(0x01DC)</span>
<span class="cp">#define HDMI_VACT_SPACE_5_0		HDMI_CORE_BASE(0x01E0)</span>
<span class="cp">#define HDMI_VACT_SPACE_5_1		HDMI_CORE_BASE(0x01E4)</span>
<span class="cp">#define HDMI_VACT_SPACE_6_0		HDMI_CORE_BASE(0x01E8)</span>
<span class="cp">#define HDMI_VACT_SPACE_6_1		HDMI_CORE_BASE(0x01EC)</span>

<span class="cp">#define HDMI_GCP_CON			HDMI_CORE_BASE(0x0200)</span>
<span class="cp">#define HDMI_GCP_BYTE1			HDMI_CORE_BASE(0x0210)</span>
<span class="cp">#define HDMI_GCP_BYTE2			HDMI_CORE_BASE(0x0214)</span>
<span class="cp">#define HDMI_GCP_BYTE3			HDMI_CORE_BASE(0x0218)</span>

<span class="cm">/* Audio related registers */</span>
<span class="cp">#define HDMI_ASP_CON			HDMI_CORE_BASE(0x0300)</span>
<span class="cp">#define HDMI_ASP_SP_FLAT		HDMI_CORE_BASE(0x0304)</span>
<span class="cp">#define HDMI_ASP_CHCFG0			HDMI_CORE_BASE(0x0310)</span>
<span class="cp">#define HDMI_ASP_CHCFG1			HDMI_CORE_BASE(0x0314)</span>
<span class="cp">#define HDMI_ASP_CHCFG2			HDMI_CORE_BASE(0x0318)</span>
<span class="cp">#define HDMI_ASP_CHCFG3			HDMI_CORE_BASE(0x031C)</span>

<span class="cp">#define HDMI_ACR_CON			HDMI_CORE_BASE(0x0400)</span>
<span class="cp">#define HDMI_ACR_MCTS0			HDMI_CORE_BASE(0x0410)</span>
<span class="cp">#define HDMI_ACR_MCTS1			HDMI_CORE_BASE(0x0414)</span>
<span class="cp">#define HDMI_ACR_MCTS2			HDMI_CORE_BASE(0x0418)</span>
<span class="cp">#define HDMI_ACR_CTS0			HDMI_CORE_BASE(0x0420)</span>
<span class="cp">#define HDMI_ACR_CTS1			HDMI_CORE_BASE(0x0424)</span>
<span class="cp">#define HDMI_ACR_CTS2			HDMI_CORE_BASE(0x0428)</span>
<span class="cp">#define HDMI_ACR_N0			HDMI_CORE_BASE(0x0430)</span>
<span class="cp">#define HDMI_ACR_N1			HDMI_CORE_BASE(0x0434)</span>
<span class="cp">#define HDMI_ACR_N2			HDMI_CORE_BASE(0x0438)</span>

<span class="cm">/* Packet related registers */</span>
<span class="cp">#define HDMI_ACP_CON			HDMI_CORE_BASE(0x0500)</span>
<span class="cp">#define HDMI_ACP_TYPE			HDMI_CORE_BASE(0x0514)</span>
<span class="cp">#define HDMI_ACP_DATA(n)		HDMI_CORE_BASE(0x0520 + 4 * (n))</span>

<span class="cp">#define HDMI_ISRC_CON			HDMI_CORE_BASE(0x0600)</span>
<span class="cp">#define HDMI_ISRC1_HEADER1		HDMI_CORE_BASE(0x0614)</span>
<span class="cp">#define HDMI_ISRC1_DATA(n)		HDMI_CORE_BASE(0x0620 + 4 * (n))</span>
<span class="cp">#define HDMI_ISRC2_DATA(n)		HDMI_CORE_BASE(0x06A0 + 4 * (n))</span>

<span class="cp">#define HDMI_AVI_CON			HDMI_CORE_BASE(0x0700)</span>
<span class="cp">#define HDMI_AVI_HEADER0		HDMI_CORE_BASE(0x0710)</span>
<span class="cp">#define HDMI_AVI_HEADER1		HDMI_CORE_BASE(0x0714)</span>
<span class="cp">#define HDMI_AVI_HEADER2		HDMI_CORE_BASE(0x0718)</span>
<span class="cp">#define HDMI_AVI_CHECK_SUM		HDMI_CORE_BASE(0x071C)</span>
<span class="cp">#define HDMI_AVI_BYTE(n)		HDMI_CORE_BASE(0x0720 + 4 * (n))</span>

<span class="cp">#define HDMI_AUI_CON			HDMI_CORE_BASE(0x0800)</span>
<span class="cp">#define HDMI_AUI_HEADER0		HDMI_CORE_BASE(0x0810)</span>
<span class="cp">#define HDMI_AUI_HEADER1		HDMI_CORE_BASE(0x0814)</span>
<span class="cp">#define HDMI_AUI_HEADER2		HDMI_CORE_BASE(0x0818)</span>
<span class="cp">#define HDMI_AUI_CHECK_SUM		HDMI_CORE_BASE(0x081C)</span>
<span class="cp">#define HDMI_AUI_BYTE(n)		HDMI_CORE_BASE(0x0820 + 4 * (n))</span>

<span class="cp">#define HDMI_MPG_CON			HDMI_CORE_BASE(0x0900)</span>
<span class="cp">#define HDMI_MPG_CHECK_SUM		HDMI_CORE_BASE(0x091C)</span>
<span class="cp">#define HDMI_MPG_DATA(n)		HDMI_CORE_BASE(0x0920 + 4 * (n))</span>

<span class="cp">#define HDMI_SPD_CON			HDMI_CORE_BASE(0x0A00)</span>
<span class="cp">#define HDMI_SPD_HEADER0		HDMI_CORE_BASE(0x0A10)</span>
<span class="cp">#define HDMI_SPD_HEADER1		HDMI_CORE_BASE(0x0A14)</span>
<span class="cp">#define HDMI_SPD_HEADER2		HDMI_CORE_BASE(0x0A18)</span>
<span class="cp">#define HDMI_SPD_DATA(n)		HDMI_CORE_BASE(0x0A20 + 4 * (n))</span>

<span class="cp">#define HDMI_GAMUT_CON			HDMI_CORE_BASE(0x0B00)</span>
<span class="cp">#define HDMI_GAMUT_HEADER0		HDMI_CORE_BASE(0x0B10)</span>
<span class="cp">#define HDMI_GAMUT_HEADER1		HDMI_CORE_BASE(0x0B14)</span>
<span class="cp">#define HDMI_GAMUT_HEADER2		HDMI_CORE_BASE(0x0B18)</span>
<span class="cp">#define HDMI_GAMUT_METADATA(n)		HDMI_CORE_BASE(0x0B20 + 4 * (n))</span>

<span class="cp">#define HDMI_VSI_CON			HDMI_CORE_BASE(0x0C00)</span>
<span class="cp">#define HDMI_VSI_HEADER0		HDMI_CORE_BASE(0x0C10)</span>
<span class="cp">#define HDMI_VSI_HEADER1		HDMI_CORE_BASE(0x0C14)</span>
<span class="cp">#define HDMI_VSI_HEADER2		HDMI_CORE_BASE(0x0C18)</span>
<span class="cp">#define HDMI_VSI_DATA(n)		HDMI_CORE_BASE(0x0C20 + 4 * (n))</span>

<span class="cp">#define HDMI_DC_CONTROL			HDMI_CORE_BASE(0x0D00)</span>
<span class="cp">#define HDMI_VIDEO_PATTERN_GEN		HDMI_CORE_BASE(0x0D04)</span>

<span class="cp">#define HDMI_AN_SEED_SEL		HDMI_CORE_BASE(0x0E48)</span>
<span class="cp">#define HDMI_AN_SEED_0			HDMI_CORE_BASE(0x0E58)</span>
<span class="cp">#define HDMI_AN_SEED_1			HDMI_CORE_BASE(0x0E5C)</span>
<span class="cp">#define HDMI_AN_SEED_2			HDMI_CORE_BASE(0x0E60)</span>
<span class="cp">#define HDMI_AN_SEED_3			HDMI_CORE_BASE(0x0E64)</span>

<span class="cm">/* HDCP related registers */</span>
<span class="cp">#define HDMI_HDCP_SHA1(n)		HDMI_CORE_BASE(0x7000 + 4 * (n))</span>
<span class="cp">#define HDMI_HDCP_KSV_LIST(n)		HDMI_CORE_BASE(0x7050 + 4 * (n))</span>

<span class="cp">#define HDMI_HDCP_KSV_LIST_CON		HDMI_CORE_BASE(0x7064)</span>
<span class="cp">#define HDMI_HDCP_SHA_RESULT		HDMI_CORE_BASE(0x7070)</span>
<span class="cp">#define HDMI_HDCP_CTRL1			HDMI_CORE_BASE(0x7080)</span>
<span class="cp">#define HDMI_HDCP_CTRL2			HDMI_CORE_BASE(0x7084)</span>
<span class="cp">#define HDMI_HDCP_CHECK_RESULT		HDMI_CORE_BASE(0x7090)</span>
<span class="cp">#define HDMI_HDCP_BKSV(n)		HDMI_CORE_BASE(0x70A0 + 4 * (n))</span>
<span class="cp">#define HDMI_HDCP_AKSV(n)		HDMI_CORE_BASE(0x70C0 + 4 * (n))</span>
<span class="cp">#define HDMI_HDCP_AN(n)			HDMI_CORE_BASE(0x70E0 + 4 * (n))</span>

<span class="cp">#define HDMI_HDCP_BCAPS			HDMI_CORE_BASE(0x7100)</span>
<span class="cp">#define HDMI_HDCP_BSTATUS_0		HDMI_CORE_BASE(0x7110)</span>
<span class="cp">#define HDMI_HDCP_BSTATUS_1		HDMI_CORE_BASE(0x7114)</span>
<span class="cp">#define HDMI_HDCP_RI_0			HDMI_CORE_BASE(0x7140)</span>
<span class="cp">#define HDMI_HDCP_RI_1			HDMI_CORE_BASE(0x7144)</span>
<span class="cp">#define HDMI_HDCP_I2C_INT		HDMI_CORE_BASE(0x7180)</span>
<span class="cp">#define HDMI_HDCP_AN_INT		HDMI_CORE_BASE(0x7190)</span>
<span class="cp">#define HDMI_HDCP_WDT_INT		HDMI_CORE_BASE(0x71A0)</span>
<span class="cp">#define HDMI_HDCP_RI_INT		HDMI_CORE_BASE(0x71B0)</span>
<span class="cp">#define HDMI_HDCP_RI_COMPARE_0		HDMI_CORE_BASE(0x71D0)</span>
<span class="cp">#define HDMI_HDCP_RI_COMPARE_1		HDMI_CORE_BASE(0x71D4)</span>
<span class="cp">#define HDMI_HDCP_FRAME_COUNT		HDMI_CORE_BASE(0x71E0)</span>

<span class="cp">#define HDMI_RGB_ROUND_EN		HDMI_CORE_BASE(0xD500)</span>
<span class="cp">#define HDMI_VACT_SPACE_R_0		HDMI_CORE_BASE(0xD504)</span>
<span class="cp">#define HDMI_VACT_SPACE_R_1		HDMI_CORE_BASE(0xD508)</span>
<span class="cp">#define HDMI_VACT_SPACE_G_0		HDMI_CORE_BASE(0xD50C)</span>
<span class="cp">#define HDMI_VACT_SPACE_G_1		HDMI_CORE_BASE(0xD510)</span>
<span class="cp">#define HDMI_VACT_SPACE_B_0		HDMI_CORE_BASE(0xD514)</span>
<span class="cp">#define HDMI_VACT_SPACE_B_1		HDMI_CORE_BASE(0xD518)</span>

<span class="cp">#define HDMI_BLUE_SCREEN_B_0		HDMI_CORE_BASE(0xD520)</span>
<span class="cp">#define HDMI_BLUE_SCREEN_B_1		HDMI_CORE_BASE(0xD524)</span>
<span class="cp">#define HDMI_BLUE_SCREEN_G_0		HDMI_CORE_BASE(0xD528)</span>
<span class="cp">#define HDMI_BLUE_SCREEN_G_1		HDMI_CORE_BASE(0xD52C)</span>
<span class="cp">#define HDMI_BLUE_SCREEN_R_0		HDMI_CORE_BASE(0xD530)</span>
<span class="cp">#define HDMI_BLUE_SCREEN_R_1		HDMI_CORE_BASE(0xD534)</span>

<span class="cm">/* HDMI I2S register */</span>
<span class="cp">#define HDMI_I2S_CLK_CON		HDMI_I2S_BASE(0x000)</span>
<span class="cp">#define HDMI_I2S_CON_1			HDMI_I2S_BASE(0x004)</span>
<span class="cp">#define HDMI_I2S_CON_2			HDMI_I2S_BASE(0x008)</span>
<span class="cp">#define HDMI_I2S_PIN_SEL_0		HDMI_I2S_BASE(0x00c)</span>
<span class="cp">#define HDMI_I2S_PIN_SEL_1		HDMI_I2S_BASE(0x010)</span>
<span class="cp">#define HDMI_I2S_PIN_SEL_2		HDMI_I2S_BASE(0x014)</span>
<span class="cp">#define HDMI_I2S_PIN_SEL_3		HDMI_I2S_BASE(0x018)</span>
<span class="cp">#define HDMI_I2S_DSD_CON		HDMI_I2S_BASE(0x01c)</span>
<span class="cp">#define HDMI_I2S_MUX_CON		HDMI_I2S_BASE(0x020)</span>
<span class="cp">#define HDMI_I2S_CH_ST_CON		HDMI_I2S_BASE(0x024)</span>
<span class="cp">#define HDMI_I2S_CH_ST_0		HDMI_I2S_BASE(0x028)</span>
<span class="cp">#define HDMI_I2S_CH_ST_1		HDMI_I2S_BASE(0x02c)</span>
<span class="cp">#define HDMI_I2S_CH_ST_2		HDMI_I2S_BASE(0x030)</span>
<span class="cp">#define HDMI_I2S_CH_ST_3		HDMI_I2S_BASE(0x034)</span>
<span class="cp">#define HDMI_I2S_CH_ST_4		HDMI_I2S_BASE(0x038)</span>
<span class="cp">#define HDMI_I2S_CH_ST_SH_0		HDMI_I2S_BASE(0x03c)</span>
<span class="cp">#define HDMI_I2S_CH_ST_SH_1		HDMI_I2S_BASE(0x040)</span>
<span class="cp">#define HDMI_I2S_CH_ST_SH_2		HDMI_I2S_BASE(0x044)</span>
<span class="cp">#define HDMI_I2S_CH_ST_SH_3		HDMI_I2S_BASE(0x048)</span>
<span class="cp">#define HDMI_I2S_CH_ST_SH_4		HDMI_I2S_BASE(0x04c)</span>
<span class="cp">#define HDMI_I2S_MUX_CH			HDMI_I2S_BASE(0x054)</span>
<span class="cp">#define HDMI_I2S_MUX_CUV		HDMI_I2S_BASE(0x058)</span>

<span class="cm">/* I2S bit definition */</span>

<span class="cm">/* I2S_CLK_CON */</span>
<span class="cp">#define HDMI_I2S_CLK_DIS		(0)</span>
<span class="cp">#define HDMI_I2S_CLK_EN			(1)</span>

<span class="cm">/* I2S_CON_1 */</span>
<span class="cp">#define HDMI_I2S_SCLK_FALLING_EDGE	(0 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_SCLK_RISING_EDGE	(1 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_L_CH_LOW_POL		(0)</span>
<span class="cp">#define HDMI_I2S_L_CH_HIGH_POL		(1)</span>

<span class="cm">/* I2S_CON_2 */</span>
<span class="cp">#define HDMI_I2S_MSB_FIRST_MODE		(0 &lt;&lt; 6)</span>
<span class="cp">#define HDMI_I2S_LSB_FIRST_MODE		(1 &lt;&lt; 6)</span>
<span class="cp">#define HDMI_I2S_BIT_CH_32FS		(0 &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_BIT_CH_48FS		(1 &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_BIT_CH_RESERVED	(2 &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_SDATA_16BIT		(1 &lt;&lt; 2)</span>
<span class="cp">#define HDMI_I2S_SDATA_20BIT		(2 &lt;&lt; 2)</span>
<span class="cp">#define HDMI_I2S_SDATA_24BIT		(3 &lt;&lt; 2)</span>
<span class="cp">#define HDMI_I2S_BASIC_FORMAT		(0)</span>
<span class="cp">#define HDMI_I2S_L_JUST_FORMAT		(2)</span>
<span class="cp">#define HDMI_I2S_R_JUST_FORMAT		(3)</span>
<span class="cp">#define HDMI_I2S_CON_2_CLR		(~(0xFF))</span>
<span class="cp">#define HDMI_I2S_SET_BIT_CH(x)		(((x) &amp; 0x7) &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_SET_SDATA_BIT(x)	(((x) &amp; 0x7) &lt;&lt; 2)</span>

<span class="cm">/* I2S_PIN_SEL_0 */</span>
<span class="cp">#define HDMI_I2S_SEL_SCLK(x)		(((x) &amp; 0x7) &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_SEL_LRCK(x)		((x) &amp; 0x7)</span>

<span class="cm">/* I2S_PIN_SEL_1 */</span>
<span class="cp">#define HDMI_I2S_SEL_SDATA1(x)		(((x) &amp; 0x7) &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_SEL_SDATA2(x)		((x) &amp; 0x7)</span>

<span class="cm">/* I2S_PIN_SEL_2 */</span>
<span class="cp">#define HDMI_I2S_SEL_SDATA3(x)		(((x) &amp; 0x7) &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_SEL_SDATA2(x)		((x) &amp; 0x7)</span>

<span class="cm">/* I2S_PIN_SEL_3 */</span>
<span class="cp">#define HDMI_I2S_SEL_DSD(x)		((x) &amp; 0x7)</span>

<span class="cm">/* I2S_DSD_CON */</span>
<span class="cp">#define HDMI_I2S_DSD_CLK_RI_EDGE	(1 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_DSD_CLK_FA_EDGE	(0 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_DSD_ENABLE		(1)</span>
<span class="cp">#define HDMI_I2S_DSD_DISABLE		(0)</span>

<span class="cm">/* I2S_MUX_CON */</span>
<span class="cp">#define HDMI_I2S_NOISE_FILTER_ZERO	(0 &lt;&lt; 5)</span>
<span class="cp">#define HDMI_I2S_NOISE_FILTER_2_STAGE	(1 &lt;&lt; 5)</span>
<span class="cp">#define HDMI_I2S_NOISE_FILTER_3_STAGE	(2 &lt;&lt; 5)</span>
<span class="cp">#define HDMI_I2S_NOISE_FILTER_4_STAGE	(3 &lt;&lt; 5)</span>
<span class="cp">#define HDMI_I2S_NOISE_FILTER_5_STAGE	(4 &lt;&lt; 5)</span>
<span class="cp">#define HDMI_I2S_IN_DISABLE		(1 &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_IN_ENABLE		(0 &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_AUD_SPDIF		(0 &lt;&lt; 2)</span>
<span class="cp">#define HDMI_I2S_AUD_I2S		(1 &lt;&lt; 2)</span>
<span class="cp">#define HDMI_I2S_AUD_DSD		(2 &lt;&lt; 2)</span>
<span class="cp">#define HDMI_I2S_CUV_SPDIF_ENABLE	(0 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_CUV_I2S_ENABLE		(1 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_MUX_DISABLE		(0)</span>
<span class="cp">#define HDMI_I2S_MUX_ENABLE		(1)</span>
<span class="cp">#define HDMI_I2S_MUX_CON_CLR		(~(0xFF))</span>

<span class="cm">/* I2S_CH_ST_CON */</span>
<span class="cp">#define HDMI_I2S_CH_STATUS_RELOAD	(1)</span>
<span class="cp">#define HDMI_I2S_CH_ST_CON_CLR		(~(1))</span>

<span class="cm">/* I2S_CH_ST_0 / I2S_CH_ST_SH_0 */</span>
<span class="cp">#define HDMI_I2S_CH_STATUS_MODE_0	(0 &lt;&lt; 6)</span>
<span class="cp">#define HDMI_I2S_2AUD_CH_WITHOUT_PREEMPH	(0 &lt;&lt; 3)</span>
<span class="cp">#define HDMI_I2S_2AUD_CH_WITH_PREEMPH	(1 &lt;&lt; 3)</span>
<span class="cp">#define HDMI_I2S_DEFAULT_EMPHASIS	(0 &lt;&lt; 3)</span>
<span class="cp">#define HDMI_I2S_COPYRIGHT		(0 &lt;&lt; 2)</span>
<span class="cp">#define HDMI_I2S_NO_COPYRIGHT		(1 &lt;&lt; 2)</span>
<span class="cp">#define HDMI_I2S_LINEAR_PCM		(0 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_NO_LINEAR_PCM		(1 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_CONSUMER_FORMAT	(0)</span>
<span class="cp">#define HDMI_I2S_PROF_FORMAT		(1)</span>
<span class="cp">#define HDMI_I2S_CH_ST_0_CLR		(~(0xFF))</span>

<span class="cm">/* I2S_CH_ST_1 / I2S_CH_ST_SH_1 */</span>
<span class="cp">#define HDMI_I2S_CD_PLAYER		(0x00)</span>
<span class="cp">#define HDMI_I2S_DAT_PLAYER		(0x03)</span>
<span class="cp">#define HDMI_I2S_DCC_PLAYER		(0x43)</span>
<span class="cp">#define HDMI_I2S_MINI_DISC_PLAYER	(0x49)</span>

<span class="cm">/* I2S_CH_ST_2 / I2S_CH_ST_SH_2 */</span>
<span class="cp">#define HDMI_I2S_CHANNEL_NUM_MASK	(0xF &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_SOURCE_NUM_MASK	(0xF)</span>
<span class="cp">#define HDMI_I2S_SET_CHANNEL_NUM(x)	(((x) &amp; (0xF)) &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_SET_SOURCE_NUM(x)	((x) &amp; (0xF))</span>

<span class="cm">/* I2S_CH_ST_3 / I2S_CH_ST_SH_3 */</span>
<span class="cp">#define HDMI_I2S_CLK_ACCUR_LEVEL_1	(1 &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_CLK_ACCUR_LEVEL_2	(0 &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_CLK_ACCUR_LEVEL_3	(2 &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_SMP_FREQ_44_1		(0x0)</span>
<span class="cp">#define HDMI_I2S_SMP_FREQ_48		(0x2)</span>
<span class="cp">#define HDMI_I2S_SMP_FREQ_32		(0x3)</span>
<span class="cp">#define HDMI_I2S_SMP_FREQ_96		(0xA)</span>
<span class="cp">#define HDMI_I2S_SET_SMP_FREQ(x)	((x) &amp; (0xF))</span>

<span class="cm">/* I2S_CH_ST_4 / I2S_CH_ST_SH_4 */</span>
<span class="cp">#define HDMI_I2S_ORG_SMP_FREQ_44_1	(0xF &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_ORG_SMP_FREQ_88_2	(0x7 &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_ORG_SMP_FREQ_22_05	(0xB &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_ORG_SMP_FREQ_176_4	(0x3 &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_WORD_LEN_NOT_DEFINE	(0x0 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_WORD_LEN_MAX24_20BITS	(0x1 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_WORD_LEN_MAX24_22BITS	(0x2 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_WORD_LEN_MAX24_23BITS	(0x4 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_WORD_LEN_MAX24_24BITS	(0x5 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_WORD_LEN_MAX24_21BITS	(0x6 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_WORD_LEN_MAX20_16BITS	(0x1 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_WORD_LEN_MAX20_18BITS	(0x2 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_WORD_LEN_MAX20_19BITS	(0x4 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_WORD_LEN_MAX20_20BITS	(0x5 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_WORD_LEN_MAX20_17BITS	(0x6 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_WORD_LEN_MAX_24BITS	(1)</span>
<span class="cp">#define HDMI_I2S_WORD_LEN_MAX_20BITS	(0)</span>

<span class="cm">/* I2S_MUX_CH */</span>
<span class="cp">#define HDMI_I2S_CH3_R_EN		(1 &lt;&lt; 7)</span>
<span class="cp">#define HDMI_I2S_CH3_L_EN		(1 &lt;&lt; 6)</span>
<span class="cp">#define HDMI_I2S_CH3_EN			(3 &lt;&lt; 6)</span>
<span class="cp">#define HDMI_I2S_CH2_R_EN		(1 &lt;&lt; 5)</span>
<span class="cp">#define HDMI_I2S_CH2_L_EN		(1 &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_CH2_EN			(3 &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_CH1_R_EN		(1 &lt;&lt; 3)</span>
<span class="cp">#define HDMI_I2S_CH1_L_EN		(1 &lt;&lt; 2)</span>
<span class="cp">#define HDMI_I2S_CH1_EN			(3 &lt;&lt; 2)</span>
<span class="cp">#define HDMI_I2S_CH0_R_EN		(1 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_CH0_L_EN		(1)</span>
<span class="cp">#define HDMI_I2S_CH0_EN			(3)</span>
<span class="cp">#define HDMI_I2S_CH_ALL_EN		(0xFF)</span>
<span class="cp">#define HDMI_I2S_MUX_CH_CLR		(~HDMI_I2S_CH_ALL_EN)</span>

<span class="cm">/* I2S_MUX_CUV */</span>
<span class="cp">#define HDMI_I2S_CUV_R_EN		(1 &lt;&lt; 1)</span>
<span class="cp">#define HDMI_I2S_CUV_L_EN		(1)</span>
<span class="cp">#define HDMI_I2S_CUV_RL_EN		(0x03)</span>

<span class="cm">/* I2S_CUV_L_R */</span>
<span class="cp">#define HDMI_I2S_CUV_R_DATA_MASK	(0x7 &lt;&lt; 4)</span>
<span class="cp">#define HDMI_I2S_CUV_L_DATA_MASK	(0x7)</span>

<span class="cm">/* Timing generator registers */</span>
<span class="cm">/* TG configure/status registers */</span>
<span class="cp">#define HDMI_TG_VACT_ST3_L		HDMI_TG_BASE(0x0068)</span>
<span class="cp">#define HDMI_TG_VACT_ST3_H		HDMI_TG_BASE(0x006c)</span>
<span class="cp">#define HDMI_TG_VACT_ST4_L		HDMI_TG_BASE(0x0070)</span>
<span class="cp">#define HDMI_TG_VACT_ST4_H		HDMI_TG_BASE(0x0074)</span>
<span class="cp">#define HDMI_TG_3D			HDMI_TG_BASE(0x00F0)</span>

<span class="cp">#endif </span><span class="cm">/* SAMSUNG_REGS_HDMI_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
