#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1edb2e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1edb470 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1eeea90 .functor NOT 1, L_0x1f1f690, C4<0>, C4<0>, C4<0>;
L_0x1f1f3f0 .functor XOR 1, L_0x1f1f290, L_0x1f1f350, C4<0>, C4<0>;
L_0x1f1f580 .functor XOR 1, L_0x1f1f3f0, L_0x1f1f4b0, C4<0>, C4<0>;
v0x1f176b0_0 .net *"_ivl_10", 0 0, L_0x1f1f4b0;  1 drivers
v0x1f177b0_0 .net *"_ivl_12", 0 0, L_0x1f1f580;  1 drivers
v0x1f17890_0 .net *"_ivl_2", 0 0, L_0x1f19410;  1 drivers
v0x1f17950_0 .net *"_ivl_4", 0 0, L_0x1f1f290;  1 drivers
v0x1f17a30_0 .net *"_ivl_6", 0 0, L_0x1f1f350;  1 drivers
v0x1f17b60_0 .net *"_ivl_8", 0 0, L_0x1f1f3f0;  1 drivers
v0x1f17c40_0 .net "a", 0 0, v0x1f12100_0;  1 drivers
v0x1f17ce0_0 .net "b", 0 0, v0x1f121a0_0;  1 drivers
v0x1f17d80_0 .net "c", 0 0, v0x1f12240_0;  1 drivers
v0x1f17e20_0 .var "clk", 0 0;
v0x1f17ec0_0 .net "d", 0 0, v0x1f12380_0;  1 drivers
v0x1f17f60_0 .net "q_dut", 0 0, L_0x1f1eed0;  1 drivers
v0x1f18000_0 .net "q_ref", 0 0, L_0x1ec5ea0;  1 drivers
v0x1f180a0_0 .var/2u "stats1", 159 0;
v0x1f18140_0 .var/2u "strobe", 0 0;
v0x1f181e0_0 .net "tb_match", 0 0, L_0x1f1f690;  1 drivers
v0x1f182a0_0 .net "tb_mismatch", 0 0, L_0x1eeea90;  1 drivers
v0x1f18360_0 .net "wavedrom_enable", 0 0, v0x1f12470_0;  1 drivers
v0x1f18400_0 .net "wavedrom_title", 511 0, v0x1f12510_0;  1 drivers
L_0x1f19410 .concat [ 1 0 0 0], L_0x1ec5ea0;
L_0x1f1f290 .concat [ 1 0 0 0], L_0x1ec5ea0;
L_0x1f1f350 .concat [ 1 0 0 0], L_0x1f1eed0;
L_0x1f1f4b0 .concat [ 1 0 0 0], L_0x1ec5ea0;
L_0x1f1f690 .cmp/eeq 1, L_0x1f19410, L_0x1f1f580;
S_0x1edb600 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1edb470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1ec5ea0 .functor OR 1, v0x1f12240_0, v0x1f121a0_0, C4<0>, C4<0>;
v0x1eeed00_0 .net "a", 0 0, v0x1f12100_0;  alias, 1 drivers
v0x1eeeda0_0 .net "b", 0 0, v0x1f121a0_0;  alias, 1 drivers
v0x1ec5ff0_0 .net "c", 0 0, v0x1f12240_0;  alias, 1 drivers
v0x1ec6090_0 .net "d", 0 0, v0x1f12380_0;  alias, 1 drivers
v0x1f11700_0 .net "q", 0 0, L_0x1ec5ea0;  alias, 1 drivers
S_0x1f118b0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1edb470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1f12100_0 .var "a", 0 0;
v0x1f121a0_0 .var "b", 0 0;
v0x1f12240_0 .var "c", 0 0;
v0x1f122e0_0 .net "clk", 0 0, v0x1f17e20_0;  1 drivers
v0x1f12380_0 .var "d", 0 0;
v0x1f12470_0 .var "wavedrom_enable", 0 0;
v0x1f12510_0 .var "wavedrom_title", 511 0;
E_0x1ed6440/0 .event negedge, v0x1f122e0_0;
E_0x1ed6440/1 .event posedge, v0x1f122e0_0;
E_0x1ed6440 .event/or E_0x1ed6440/0, E_0x1ed6440/1;
E_0x1ed6690 .event posedge, v0x1f122e0_0;
E_0x1ebe9f0 .event negedge, v0x1f122e0_0;
S_0x1f11c00 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1f118b0;
 .timescale -12 -12;
v0x1f11e00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f11f00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1f118b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f12670 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1edb470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1edbd60 .functor NOT 1, v0x1f12100_0, C4<0>, C4<0>, C4<0>;
L_0x1eeeb00 .functor NOT 1, v0x1f121a0_0, C4<0>, C4<0>, C4<0>;
L_0x1f186b0 .functor AND 1, L_0x1edbd60, L_0x1eeeb00, C4<1>, C4<1>;
L_0x1f18750 .functor NOT 1, v0x1f12240_0, C4<0>, C4<0>, C4<0>;
L_0x1f187f0 .functor AND 1, L_0x1f186b0, L_0x1f18750, C4<1>, C4<1>;
L_0x1f188b0 .functor AND 1, L_0x1f187f0, v0x1f12380_0, C4<1>, C4<1>;
L_0x1f18a40 .functor NOT 1, v0x1f12100_0, C4<0>, C4<0>, C4<0>;
L_0x1f18ab0 .functor NOT 1, v0x1f121a0_0, C4<0>, C4<0>, C4<0>;
L_0x1f18b70 .functor AND 1, L_0x1f18a40, L_0x1f18ab0, C4<1>, C4<1>;
L_0x1f18c30 .functor AND 1, L_0x1f18b70, v0x1f12240_0, C4<1>, C4<1>;
L_0x1f18d50 .functor NOT 1, v0x1f12380_0, C4<0>, C4<0>, C4<0>;
L_0x1f18dc0 .functor AND 1, L_0x1f18c30, L_0x1f18d50, C4<1>, C4<1>;
L_0x1f18ef0 .functor OR 1, L_0x1f188b0, L_0x1f18dc0, C4<0>, C4<0>;
L_0x1f19000 .functor NOT 1, v0x1f12100_0, C4<0>, C4<0>, C4<0>;
L_0x1f18e80 .functor AND 1, L_0x1f19000, v0x1f121a0_0, C4<1>, C4<1>;
L_0x1f19140 .functor NOT 1, v0x1f12240_0, C4<0>, C4<0>, C4<0>;
L_0x1f19240 .functor AND 1, L_0x1f18e80, L_0x1f19140, C4<1>, C4<1>;
L_0x1f19350 .functor AND 1, L_0x1f19240, v0x1f12380_0, C4<1>, C4<1>;
L_0x1f194b0 .functor OR 1, L_0x1f18ef0, L_0x1f19350, C4<0>, C4<0>;
L_0x1f195c0 .functor NOT 1, v0x1f12100_0, C4<0>, C4<0>, C4<0>;
L_0x1f196e0 .functor AND 1, L_0x1f195c0, v0x1f121a0_0, C4<1>, C4<1>;
L_0x1f198b0 .functor AND 1, L_0x1f196e0, v0x1f12240_0, C4<1>, C4<1>;
L_0x1f19b40 .functor NOT 1, v0x1f12380_0, C4<0>, C4<0>, C4<0>;
L_0x1f19bb0 .functor AND 1, L_0x1f198b0, L_0x1f19b40, C4<1>, C4<1>;
L_0x1f19d90 .functor OR 1, L_0x1f194b0, L_0x1f19bb0, C4<0>, C4<0>;
L_0x1f19ea0 .functor NOT 1, v0x1f12100_0, C4<0>, C4<0>, C4<0>;
L_0x1f1a100 .functor AND 1, L_0x1f19ea0, v0x1f121a0_0, C4<1>, C4<1>;
L_0x1f1a1c0 .functor AND 1, L_0x1f1a100, v0x1f12240_0, C4<1>, C4<1>;
L_0x1f1a370 .functor AND 1, L_0x1f1a1c0, v0x1f12380_0, C4<1>, C4<1>;
L_0x1f1a540 .functor OR 1, L_0x1f19d90, L_0x1f1a370, C4<0>, C4<0>;
L_0x1f1a750 .functor NOT 1, v0x1f121a0_0, C4<0>, C4<0>, C4<0>;
L_0x1f1a7c0 .functor AND 1, v0x1f12100_0, L_0x1f1a750, C4<1>, C4<1>;
L_0x1f1a990 .functor NOT 1, v0x1f12240_0, C4<0>, C4<0>, C4<0>;
L_0x1f1aa00 .functor AND 1, L_0x1f1a7c0, L_0x1f1a990, C4<1>, C4<1>;
L_0x1f1ac30 .functor NOT 1, v0x1f12380_0, C4<0>, C4<0>, C4<0>;
L_0x1f1aca0 .functor AND 1, L_0x1f1aa00, L_0x1f1ac30, C4<1>, C4<1>;
L_0x1f1aee0 .functor OR 1, L_0x1f1a540, L_0x1f1aca0, C4<0>, C4<0>;
L_0x1f1aff0 .functor NOT 1, v0x1f121a0_0, C4<0>, C4<0>, C4<0>;
L_0x1f1b1a0 .functor AND 1, v0x1f12100_0, L_0x1f1aff0, C4<1>, C4<1>;
L_0x1f1b260 .functor NOT 1, v0x1f12240_0, C4<0>, C4<0>, C4<0>;
L_0x1f1b420 .functor AND 1, L_0x1f1b1a0, L_0x1f1b260, C4<1>, C4<1>;
L_0x1f1b530 .functor AND 1, L_0x1f1b420, v0x1f12380_0, C4<1>, C4<1>;
L_0x1f1b750 .functor OR 1, L_0x1f1aee0, L_0x1f1b530, C4<0>, C4<0>;
L_0x1f1b860 .functor NOT 1, v0x1f121a0_0, C4<0>, C4<0>, C4<0>;
L_0x1f1ba40 .functor AND 1, v0x1f12100_0, L_0x1f1b860, C4<1>, C4<1>;
L_0x1f1bb00 .functor AND 1, L_0x1f1ba40, v0x1f12240_0, C4<1>, C4<1>;
L_0x1f1bd40 .functor NOT 1, v0x1f12380_0, C4<0>, C4<0>, C4<0>;
L_0x1f1bdb0 .functor AND 1, L_0x1f1bb00, L_0x1f1bd40, C4<1>, C4<1>;
L_0x1f1c050 .functor OR 1, L_0x1f1b750, L_0x1f1bdb0, C4<0>, C4<0>;
L_0x1f1c160 .functor NOT 1, v0x1f121a0_0, C4<0>, C4<0>, C4<0>;
L_0x1f1c370 .functor AND 1, v0x1f12100_0, L_0x1f1c160, C4<1>, C4<1>;
L_0x1f1c430 .functor AND 1, L_0x1f1c370, v0x1f12240_0, C4<1>, C4<1>;
L_0x1f1c6a0 .functor AND 1, L_0x1f1c430, v0x1f12380_0, C4<1>, C4<1>;
L_0x1f1c760 .functor OR 1, L_0x1f1c050, L_0x1f1c6a0, C4<0>, C4<0>;
L_0x1f1ca30 .functor AND 1, v0x1f12100_0, v0x1f121a0_0, C4<1>, C4<1>;
L_0x1f1caa0 .functor NOT 1, v0x1f12240_0, C4<0>, C4<0>, C4<0>;
L_0x1f1cce0 .functor AND 1, L_0x1f1ca30, L_0x1f1caa0, C4<1>, C4<1>;
L_0x1f1cdf0 .functor NOT 1, v0x1f12380_0, C4<0>, C4<0>, C4<0>;
L_0x1f1d040 .functor AND 1, L_0x1f1cce0, L_0x1f1cdf0, C4<1>, C4<1>;
L_0x1f1d150 .functor OR 1, L_0x1f1c760, L_0x1f1d040, C4<0>, C4<0>;
L_0x1f1d450 .functor AND 1, v0x1f12100_0, v0x1f121a0_0, C4<1>, C4<1>;
L_0x1f1d4c0 .functor NOT 1, v0x1f12240_0, C4<0>, C4<0>, C4<0>;
L_0x1f1d730 .functor AND 1, L_0x1f1d450, L_0x1f1d4c0, C4<1>, C4<1>;
L_0x1f1d840 .functor AND 1, L_0x1f1d730, v0x1f12380_0, C4<1>, C4<1>;
L_0x1f1db10 .functor OR 1, L_0x1f1d150, L_0x1f1d840, C4<0>, C4<0>;
L_0x1f1dc20 .functor AND 1, v0x1f12100_0, v0x1f121a0_0, C4<1>, C4<1>;
L_0x1f1deb0 .functor AND 1, L_0x1f1dc20, v0x1f12240_0, C4<1>, C4<1>;
L_0x1f1df70 .functor NOT 1, v0x1f12380_0, C4<0>, C4<0>, C4<0>;
L_0x1f1e210 .functor AND 1, L_0x1f1deb0, L_0x1f1df70, C4<1>, C4<1>;
L_0x1f1e320 .functor OR 1, L_0x1f1db10, L_0x1f1e210, C4<0>, C4<0>;
L_0x1f1e670 .functor AND 1, v0x1f12100_0, v0x1f121a0_0, C4<1>, C4<1>;
L_0x1f1e8f0 .functor AND 1, L_0x1f1e670, v0x1f12240_0, C4<1>, C4<1>;
L_0x1f1ec00 .functor AND 1, L_0x1f1e8f0, v0x1f12380_0, C4<1>, C4<1>;
L_0x1f1eed0 .functor OR 1, L_0x1f1e320, L_0x1f1ec00, C4<0>, C4<0>;
v0x1f12960_0 .net *"_ivl_0", 0 0, L_0x1edbd60;  1 drivers
v0x1f12a40_0 .net *"_ivl_10", 0 0, L_0x1f188b0;  1 drivers
v0x1f12b20_0 .net *"_ivl_100", 0 0, L_0x1f1c370;  1 drivers
v0x1f12c10_0 .net *"_ivl_102", 0 0, L_0x1f1c430;  1 drivers
v0x1f12cf0_0 .net *"_ivl_104", 0 0, L_0x1f1c6a0;  1 drivers
v0x1f12e20_0 .net *"_ivl_106", 0 0, L_0x1f1c760;  1 drivers
v0x1f12f00_0 .net *"_ivl_108", 0 0, L_0x1f1ca30;  1 drivers
v0x1f12fe0_0 .net *"_ivl_110", 0 0, L_0x1f1caa0;  1 drivers
v0x1f130c0_0 .net *"_ivl_112", 0 0, L_0x1f1cce0;  1 drivers
v0x1f131a0_0 .net *"_ivl_114", 0 0, L_0x1f1cdf0;  1 drivers
v0x1f13280_0 .net *"_ivl_116", 0 0, L_0x1f1d040;  1 drivers
v0x1f13360_0 .net *"_ivl_118", 0 0, L_0x1f1d150;  1 drivers
v0x1f13440_0 .net *"_ivl_12", 0 0, L_0x1f18a40;  1 drivers
v0x1f13520_0 .net *"_ivl_120", 0 0, L_0x1f1d450;  1 drivers
v0x1f13600_0 .net *"_ivl_122", 0 0, L_0x1f1d4c0;  1 drivers
v0x1f136e0_0 .net *"_ivl_124", 0 0, L_0x1f1d730;  1 drivers
v0x1f137c0_0 .net *"_ivl_126", 0 0, L_0x1f1d840;  1 drivers
v0x1f138a0_0 .net *"_ivl_128", 0 0, L_0x1f1db10;  1 drivers
v0x1f13980_0 .net *"_ivl_130", 0 0, L_0x1f1dc20;  1 drivers
v0x1f13a60_0 .net *"_ivl_132", 0 0, L_0x1f1deb0;  1 drivers
v0x1f13b40_0 .net *"_ivl_134", 0 0, L_0x1f1df70;  1 drivers
v0x1f13c20_0 .net *"_ivl_136", 0 0, L_0x1f1e210;  1 drivers
v0x1f13d00_0 .net *"_ivl_138", 0 0, L_0x1f1e320;  1 drivers
v0x1f13de0_0 .net *"_ivl_14", 0 0, L_0x1f18ab0;  1 drivers
v0x1f13ec0_0 .net *"_ivl_140", 0 0, L_0x1f1e670;  1 drivers
v0x1f13fa0_0 .net *"_ivl_142", 0 0, L_0x1f1e8f0;  1 drivers
v0x1f14080_0 .net *"_ivl_144", 0 0, L_0x1f1ec00;  1 drivers
v0x1f14160_0 .net *"_ivl_16", 0 0, L_0x1f18b70;  1 drivers
v0x1f14240_0 .net *"_ivl_18", 0 0, L_0x1f18c30;  1 drivers
v0x1f14320_0 .net *"_ivl_2", 0 0, L_0x1eeeb00;  1 drivers
v0x1f14400_0 .net *"_ivl_20", 0 0, L_0x1f18d50;  1 drivers
v0x1f144e0_0 .net *"_ivl_22", 0 0, L_0x1f18dc0;  1 drivers
v0x1f145c0_0 .net *"_ivl_24", 0 0, L_0x1f18ef0;  1 drivers
v0x1f148b0_0 .net *"_ivl_26", 0 0, L_0x1f19000;  1 drivers
v0x1f14990_0 .net *"_ivl_28", 0 0, L_0x1f18e80;  1 drivers
v0x1f14a70_0 .net *"_ivl_30", 0 0, L_0x1f19140;  1 drivers
v0x1f14b50_0 .net *"_ivl_32", 0 0, L_0x1f19240;  1 drivers
v0x1f14c30_0 .net *"_ivl_34", 0 0, L_0x1f19350;  1 drivers
v0x1f14d10_0 .net *"_ivl_36", 0 0, L_0x1f194b0;  1 drivers
v0x1f14df0_0 .net *"_ivl_38", 0 0, L_0x1f195c0;  1 drivers
v0x1f14ed0_0 .net *"_ivl_4", 0 0, L_0x1f186b0;  1 drivers
v0x1f14fb0_0 .net *"_ivl_40", 0 0, L_0x1f196e0;  1 drivers
v0x1f15090_0 .net *"_ivl_42", 0 0, L_0x1f198b0;  1 drivers
v0x1f15170_0 .net *"_ivl_44", 0 0, L_0x1f19b40;  1 drivers
v0x1f15250_0 .net *"_ivl_46", 0 0, L_0x1f19bb0;  1 drivers
v0x1f15330_0 .net *"_ivl_48", 0 0, L_0x1f19d90;  1 drivers
v0x1f15410_0 .net *"_ivl_50", 0 0, L_0x1f19ea0;  1 drivers
v0x1f154f0_0 .net *"_ivl_52", 0 0, L_0x1f1a100;  1 drivers
v0x1f155d0_0 .net *"_ivl_54", 0 0, L_0x1f1a1c0;  1 drivers
v0x1f156b0_0 .net *"_ivl_56", 0 0, L_0x1f1a370;  1 drivers
v0x1f15790_0 .net *"_ivl_58", 0 0, L_0x1f1a540;  1 drivers
v0x1f15870_0 .net *"_ivl_6", 0 0, L_0x1f18750;  1 drivers
v0x1f15950_0 .net *"_ivl_60", 0 0, L_0x1f1a750;  1 drivers
v0x1f15a30_0 .net *"_ivl_62", 0 0, L_0x1f1a7c0;  1 drivers
v0x1f15b10_0 .net *"_ivl_64", 0 0, L_0x1f1a990;  1 drivers
v0x1f15bf0_0 .net *"_ivl_66", 0 0, L_0x1f1aa00;  1 drivers
v0x1f15cd0_0 .net *"_ivl_68", 0 0, L_0x1f1ac30;  1 drivers
v0x1f15db0_0 .net *"_ivl_70", 0 0, L_0x1f1aca0;  1 drivers
v0x1f15e90_0 .net *"_ivl_72", 0 0, L_0x1f1aee0;  1 drivers
v0x1f15f70_0 .net *"_ivl_74", 0 0, L_0x1f1aff0;  1 drivers
v0x1f16050_0 .net *"_ivl_76", 0 0, L_0x1f1b1a0;  1 drivers
v0x1f16130_0 .net *"_ivl_78", 0 0, L_0x1f1b260;  1 drivers
v0x1f16210_0 .net *"_ivl_8", 0 0, L_0x1f187f0;  1 drivers
v0x1f162f0_0 .net *"_ivl_80", 0 0, L_0x1f1b420;  1 drivers
v0x1f163d0_0 .net *"_ivl_82", 0 0, L_0x1f1b530;  1 drivers
v0x1f168c0_0 .net *"_ivl_84", 0 0, L_0x1f1b750;  1 drivers
v0x1f169a0_0 .net *"_ivl_86", 0 0, L_0x1f1b860;  1 drivers
v0x1f16a80_0 .net *"_ivl_88", 0 0, L_0x1f1ba40;  1 drivers
v0x1f16b60_0 .net *"_ivl_90", 0 0, L_0x1f1bb00;  1 drivers
v0x1f16c40_0 .net *"_ivl_92", 0 0, L_0x1f1bd40;  1 drivers
v0x1f16d20_0 .net *"_ivl_94", 0 0, L_0x1f1bdb0;  1 drivers
v0x1f16e00_0 .net *"_ivl_96", 0 0, L_0x1f1c050;  1 drivers
v0x1f16ee0_0 .net *"_ivl_98", 0 0, L_0x1f1c160;  1 drivers
v0x1f16fc0_0 .net "a", 0 0, v0x1f12100_0;  alias, 1 drivers
v0x1f17060_0 .net "b", 0 0, v0x1f121a0_0;  alias, 1 drivers
v0x1f17150_0 .net "c", 0 0, v0x1f12240_0;  alias, 1 drivers
v0x1f17240_0 .net "d", 0 0, v0x1f12380_0;  alias, 1 drivers
v0x1f17330_0 .net "q", 0 0, L_0x1f1eed0;  alias, 1 drivers
S_0x1f17490 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1edb470;
 .timescale -12 -12;
E_0x1ed61e0 .event anyedge, v0x1f18140_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f18140_0;
    %nor/r;
    %assign/vec4 v0x1f18140_0, 0;
    %wait E_0x1ed61e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f118b0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f12380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f12240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f121a0_0, 0;
    %assign/vec4 v0x1f12100_0, 0;
    %wait E_0x1ebe9f0;
    %wait E_0x1ed6690;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f12380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f12240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f121a0_0, 0;
    %assign/vec4 v0x1f12100_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ed6440;
    %load/vec4 v0x1f12100_0;
    %load/vec4 v0x1f121a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f12240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f12380_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f12380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f12240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f121a0_0, 0;
    %assign/vec4 v0x1f12100_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f11f00;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ed6440;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1f12380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f12240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f121a0_0, 0;
    %assign/vec4 v0x1f12100_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1edb470;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f17e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f18140_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1edb470;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f17e20_0;
    %inv;
    %store/vec4 v0x1f17e20_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1edb470;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f122e0_0, v0x1f182a0_0, v0x1f17c40_0, v0x1f17ce0_0, v0x1f17d80_0, v0x1f17ec0_0, v0x1f18000_0, v0x1f17f60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1edb470;
T_7 ;
    %load/vec4 v0x1f180a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f180a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f180a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f180a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f180a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f180a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f180a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1edb470;
T_8 ;
    %wait E_0x1ed6440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f180a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f180a0_0, 4, 32;
    %load/vec4 v0x1f181e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f180a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f180a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f180a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f180a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f18000_0;
    %load/vec4 v0x1f18000_0;
    %load/vec4 v0x1f17f60_0;
    %xor;
    %load/vec4 v0x1f18000_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f180a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f180a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f180a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f180a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit4/iter0/response52/top_module.sv";
