<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/developer/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_hal_pwr_ex.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__hal__pwr__ex_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f7xx_hal_pwr_ex.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of PWR HAL Extension module.  
<a href="#details">More...</a></p>
<div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for stm32f7xx_hal_pwr_ex.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="stm32f7xx__hal__pwr__ex_8h__incl.png" border="0" usemap="#_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__pwr__ex_8h" alt=""/></div>
<map name="_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__pwr__ex_8h" id="_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__pwr__ex_8h">
</map>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="stm32f7xx__hal__pwr__ex_8h__dep__incl.png" border="0" usemap="#_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__pwr__ex_8hdep" alt=""/></div>
<map name="_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__pwr__ex_8hdep" id="_2home_2developer_2mtrain-firmware_2external_2_s_t_m32_f7xx___h_a_l___drivers_2_inc_2stm32f7xx__hal__pwr__ex_8hdep">
</map>
</div>
</div>
<p><a href="stm32f7xx__hal__pwr__ex_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0da8e7cbe0826e93b777ae4419a1cd05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga0da8e7cbe0826e93b777ae4419a1cd05">PWR_WAKEUP_PIN1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga880b5a87187790660ad881a7d655d3c2">PWR_CSR2_EWUP1</a></td></tr>
<tr class="separator:ga0da8e7cbe0826e93b777ae4419a1cd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c718de5967a8d2cec63d0b5fe0b2ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga0c718de5967a8d2cec63d0b5fe0b2ada">PWR_WAKEUP_PIN2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff300e908d03514860d64564c8238071">PWR_CSR2_EWUP2</a></td></tr>
<tr class="separator:ga0c718de5967a8d2cec63d0b5fe0b2ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cd92601d07cf7594716c22a0aa3ba26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga0cd92601d07cf7594716c22a0aa3ba26">PWR_WAKEUP_PIN3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03a6c71dbb90a6d9686d26e6acdff7bb">PWR_CSR2_EWUP3</a></td></tr>
<tr class="separator:ga0cd92601d07cf7594716c22a0aa3ba26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043f15e42e900b9609b0558f68ba4bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga043f15e42e900b9609b0558f68ba4bb9">PWR_WAKEUP_PIN4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75748b27a1d912938c41e41f1d08d01c">PWR_CSR2_EWUP4</a></td></tr>
<tr class="separator:ga043f15e42e900b9609b0558f68ba4bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef728b0a555c4f84d27367c34d993774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#gaef728b0a555c4f84d27367c34d993774">PWR_WAKEUP_PIN5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69f8a9594c8cfd34d5c8329d64e55273">PWR_CSR2_EWUP5</a></td></tr>
<tr class="separator:gaef728b0a555c4f84d27367c34d993774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5bf6bf78f3beecf4eb7180e7e31671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#gabe5bf6bf78f3beecf4eb7180e7e31671">PWR_WAKEUP_PIN6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb014af72197cbc8e28fb4b46819827b">PWR_CSR2_EWUP6</a></td></tr>
<tr class="separator:gabe5bf6bf78f3beecf4eb7180e7e31671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb626f09f1270e2a23729dac3fd269d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#gaeb626f09f1270e2a23729dac3fd269d1">PWR_WAKEUP_PIN1_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga880b5a87187790660ad881a7d655d3c2">PWR_CSR2_EWUP1</a></td></tr>
<tr class="separator:gaeb626f09f1270e2a23729dac3fd269d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1216218e63be4edd833ba66170266903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga1216218e63be4edd833ba66170266903">PWR_WAKEUP_PIN2_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff300e908d03514860d64564c8238071">PWR_CSR2_EWUP2</a></td></tr>
<tr class="separator:ga1216218e63be4edd833ba66170266903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7728048ff1fb42457c3b60cb5a8069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#gacb7728048ff1fb42457c3b60cb5a8069">PWR_WAKEUP_PIN3_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03a6c71dbb90a6d9686d26e6acdff7bb">PWR_CSR2_EWUP3</a></td></tr>
<tr class="separator:gacb7728048ff1fb42457c3b60cb5a8069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53d4e6305c7d8aa72c851c8d2749fa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#gaa53d4e6305c7d8aa72c851c8d2749fa9">PWR_WAKEUP_PIN4_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75748b27a1d912938c41e41f1d08d01c">PWR_CSR2_EWUP4</a></td></tr>
<tr class="separator:gaa53d4e6305c7d8aa72c851c8d2749fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8488c6402a2b350ec77c1fb16bdf43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga8e8488c6402a2b350ec77c1fb16bdf43">PWR_WAKEUP_PIN5_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69f8a9594c8cfd34d5c8329d64e55273">PWR_CSR2_EWUP5</a></td></tr>
<tr class="separator:ga8e8488c6402a2b350ec77c1fb16bdf43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c391eb7544741b9d981d0d38bfcf52e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga1c391eb7544741b9d981d0d38bfcf52e">PWR_WAKEUP_PIN6_HIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb014af72197cbc8e28fb4b46819827b">PWR_CSR2_EWUP6</a></td></tr>
<tr class="separator:ga1c391eb7544741b9d981d0d38bfcf52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71106c9ef5fe0ce824983011cf5812db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga71106c9ef5fe0ce824983011cf5812db">PWR_WAKEUP_PIN1_LOW</a>&#160;&#160;&#160;(uint32_t)((<a class="el" href="group___peripheral___registers___bits___definition.html#ga1532f49233320e318a424fe32203b064">PWR_CR2_WUPP1</a>&lt;&lt;6) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga880b5a87187790660ad881a7d655d3c2">PWR_CSR2_EWUP1</a>)</td></tr>
<tr class="separator:ga71106c9ef5fe0ce824983011cf5812db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa3e2360a56cd447dd49de0b075313f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga2fa3e2360a56cd447dd49de0b075313f">PWR_WAKEUP_PIN2_LOW</a>&#160;&#160;&#160;(uint32_t)((<a class="el" href="group___peripheral___registers___bits___definition.html#ga698e757c66109dcedd4467fef8fe547b">PWR_CR2_WUPP2</a>&lt;&lt;6) | <a class="el" href="group___peripheral___registers___bits___definition.html#gaff300e908d03514860d64564c8238071">PWR_CSR2_EWUP2</a>)</td></tr>
<tr class="separator:ga2fa3e2360a56cd447dd49de0b075313f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b726fce8345126b6bd9a38cc93de1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#gad1b726fce8345126b6bd9a38cc93de1a">PWR_WAKEUP_PIN3_LOW</a>&#160;&#160;&#160;(uint32_t)((<a class="el" href="group___peripheral___registers___bits___definition.html#ga85b189fb0cb1d7a46e07536e093cc8ce">PWR_CR2_WUPP3</a>&lt;&lt;6) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga03a6c71dbb90a6d9686d26e6acdff7bb">PWR_CSR2_EWUP3</a>)</td></tr>
<tr class="separator:gad1b726fce8345126b6bd9a38cc93de1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5345ca56a0983765d0d6a97c5a53d910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga5345ca56a0983765d0d6a97c5a53d910">PWR_WAKEUP_PIN4_LOW</a>&#160;&#160;&#160;(uint32_t)((<a class="el" href="group___peripheral___registers___bits___definition.html#gaf220472f6f0e8d46e1796d48602bdb18">PWR_CR2_WUPP4</a>&lt;&lt;6) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga75748b27a1d912938c41e41f1d08d01c">PWR_CSR2_EWUP4</a>)</td></tr>
<tr class="separator:ga5345ca56a0983765d0d6a97c5a53d910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga602a80b3379fe10be146b365bd85fe01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga602a80b3379fe10be146b365bd85fe01">PWR_WAKEUP_PIN5_LOW</a>&#160;&#160;&#160;(uint32_t)((<a class="el" href="group___peripheral___registers___bits___definition.html#ga3df74a55d4a862ebc9ba47ec68a5a818">PWR_CR2_WUPP5</a>&lt;&lt;6) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga69f8a9594c8cfd34d5c8329d64e55273">PWR_CSR2_EWUP5</a>)</td></tr>
<tr class="separator:ga602a80b3379fe10be146b365bd85fe01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e1b210a3805f27c4ae46a4cdc22f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wake_up___pins.html#ga46e1b210a3805f27c4ae46a4cdc22f82">PWR_WAKEUP_PIN6_LOW</a>&#160;&#160;&#160;(uint32_t)((<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69a2e96770713aebeee5ec3996386b">PWR_CR2_WUPP6</a>&lt;&lt;6) | <a class="el" href="group___peripheral___registers___bits___definition.html#gadb014af72197cbc8e28fb4b46819827b">PWR_CSR2_EWUP6</a>)</td></tr>
<tr class="separator:ga46e1b210a3805f27c4ae46a4cdc22f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4358eecfe7e28595e4004e0232b0c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___regulator__state__in___under_drive__mode.html#gafb4358eecfe7e28595e4004e0232b0c7">PWR_MAINREGULATOR_UNDERDRIVE_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a2d9c42baced6964f88a2f5b82efb0a">PWR_CR1_MRUDS</a></td></tr>
<tr class="separator:gafb4358eecfe7e28595e4004e0232b0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac401bc466719bff4d54854cce6382be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___regulator__state__in___under_drive__mode.html#gac401bc466719bff4d54854cce6382be0">PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#gacc60f674740c4000a25b0e3e50ede47d">PWR_CR1_LPDS</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c513409a6f2017167955cb73c42654c">PWR_CR1_LPUDS</a>))</td></tr>
<tr class="separator:gac401bc466719bff4d54854cce6382be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e6f676b98662bb8a707b43f3505a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___over___under___drive___flag.html#ga06e6f676b98662bb8a707b43f3505a93">PWR_FLAG_ODRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b7be10191e6bc802d4162c62dc8468">PWR_CSR1_ODRDY</a></td></tr>
<tr class="separator:ga06e6f676b98662bb8a707b43f3505a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69becd2046640bb5616a10b183c6876c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___over___under___drive___flag.html#ga69becd2046640bb5616a10b183c6876c">PWR_FLAG_ODSWRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4a09d4af8e3a928f7ff8a681c936a0a">PWR_CSR1_ODSWRDY</a></td></tr>
<tr class="separator:ga69becd2046640bb5616a10b183c6876c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3b9b846acf34e8a18af7bcf81d8c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___over___under___drive___flag.html#ga9f3b9b846acf34e8a18af7bcf81d8c79">PWR_FLAG_UDRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ab041a43cb6409a0fad59c5d0df631">PWR_CSR1_UDRDY</a></td></tr>
<tr class="separator:ga9f3b9b846acf34e8a18af7bcf81d8c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86d2054dea114939435fa100026b989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wakeup___pins___flag.html#gad86d2054dea114939435fa100026b989">PWR_WAKEUP_PIN_FLAG1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25f6a2abbccc4b65e1b531618927e71a">PWR_CSR2_WUPF1</a></td></tr>
<tr class="separator:gad86d2054dea114939435fa100026b989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2032c698a41da40fa67d2bf8bdba140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wakeup___pins___flag.html#gaa2032c698a41da40fa67d2bf8bdba140">PWR_WAKEUP_PIN_FLAG2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ac752e520a530f84556121ae2685f47">PWR_CSR2_WUPF2</a></td></tr>
<tr class="separator:gaa2032c698a41da40fa67d2bf8bdba140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73135bec9bd69360f563397e3b267f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wakeup___pins___flag.html#ga73135bec9bd69360f563397e3b267f07">PWR_WAKEUP_PIN_FLAG3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa772158df6f3f266a40fc11c91a1f44d">PWR_CSR2_WUPF3</a></td></tr>
<tr class="separator:ga73135bec9bd69360f563397e3b267f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1e5cee9ea5823579f4b95cc000dc10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wakeup___pins___flag.html#ga3d1e5cee9ea5823579f4b95cc000dc10">PWR_WAKEUP_PIN_FLAG4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2db21ff7703a92fcc462a771041a1">PWR_CSR2_WUPF4</a></td></tr>
<tr class="separator:ga3d1e5cee9ea5823579f4b95cc000dc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8bc3c792eab9e2b8f01b466bb0a42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wakeup___pins___flag.html#gaeb8bc3c792eab9e2b8f01b466bb0a42b">PWR_WAKEUP_PIN_FLAG5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36a1f553a45b09295318eb8db6b51193">PWR_CSR2_WUPF5</a></td></tr>
<tr class="separator:gaeb8bc3c792eab9e2b8f01b466bb0a42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae202a41783eec77cd2e2705e4800d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___wakeup___pins___flag.html#ga4ae202a41783eec77cd2e2705e4800d7">PWR_WAKEUP_PIN_FLAG6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga978383d85db8be197da1892b223b67ab">PWR_CSR2_WUPF6</a></td></tr>
<tr class="separator:ga4ae202a41783eec77cd2e2705e4800d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6904ae4fd3b27e546a1a9ca86fd0325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___macro.html#gaa6904ae4fd3b27e546a1a9ca86fd0325">__HAL_PWR_OVERDRIVE_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1 |= (uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga034c9289598bc36001141083890598fa">PWR_CR1_ODEN</a>)</td></tr>
<tr class="memdesc:gaa6904ae4fd3b27e546a1a9ca86fd0325"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Over drive mode.  <a href="group___p_w_r_ex___exported___macro.html#gaa6904ae4fd3b27e546a1a9ca86fd0325">More...</a><br /></td></tr>
<tr class="separator:gaa6904ae4fd3b27e546a1a9ca86fd0325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bfa0d1a811b22c638028e721a8f25fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___macro.html#ga1bfa0d1a811b22c638028e721a8f25fe">__HAL_PWR_OVERDRIVE_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1 &amp;= (uint32_t)(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga034c9289598bc36001141083890598fa">PWR_CR1_ODEN</a>))</td></tr>
<tr class="separator:ga1bfa0d1a811b22c638028e721a8f25fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5fd3a41a03c729b283bf05af030716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___macro.html#ga1f5fd3a41a03c729b283bf05af030716">__HAL_PWR_OVERDRIVESWITCHING_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1 |= (uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga570acaf0a109bf1678acb3eebd7aa84b">PWR_CR1_ODSWEN</a>)</td></tr>
<tr class="memdesc:ga1f5fd3a41a03c729b283bf05af030716"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Over drive switching.  <a href="group___p_w_r_ex___exported___macro.html#ga1f5fd3a41a03c729b283bf05af030716">More...</a><br /></td></tr>
<tr class="separator:ga1f5fd3a41a03c729b283bf05af030716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf09628cdf4a7c430a53eb850d42d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___macro.html#gaadf09628cdf4a7c430a53eb850d42d70">__HAL_PWR_OVERDRIVESWITCHING_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1 &amp;= (uint32_t)(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga570acaf0a109bf1678acb3eebd7aa84b">PWR_CR1_ODSWEN</a>))</td></tr>
<tr class="separator:gaadf09628cdf4a7c430a53eb850d42d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbaac4011a44566b0ba2a563736cca09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___macro.html#gafbaac4011a44566b0ba2a563736cca09">__HAL_PWR_UNDERDRIVE_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1 |= (uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gae462863ec79bc72219fc3e0c3180b39a">PWR_CR1_UDEN</a>)</td></tr>
<tr class="memdesc:gafbaac4011a44566b0ba2a563736cca09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Under drive mode.  <a href="group___p_w_r_ex___exported___macro.html#gafbaac4011a44566b0ba2a563736cca09">More...</a><br /></td></tr>
<tr class="separator:gafbaac4011a44566b0ba2a563736cca09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207c042d72bfea9979134c54c4f81275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___macro.html#ga207c042d72bfea9979134c54c4f81275">__HAL_PWR_UNDERDRIVE_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1 &amp;= (uint32_t)(~<a class="el" href="group___peripheral___registers___bits___definition.html#gae462863ec79bc72219fc3e0c3180b39a">PWR_CR1_UDEN</a>))</td></tr>
<tr class="separator:ga207c042d72bfea9979134c54c4f81275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846a66516ac8a6212f414f3d801169f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___macro.html#ga846a66516ac8a6212f414f3d801169f9">__HAL_PWR_GET_ODRUDR_FLAG</a>(__FLAG__)&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1 &amp; (__FLAG__)) == (__FLAG__))</td></tr>
<tr class="memdesc:ga846a66516ac8a6212f414f3d801169f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check PWR flag is set or not.  <a href="group___p_w_r_ex___exported___macro.html#ga846a66516ac8a6212f414f3d801169f9">More...</a><br /></td></tr>
<tr class="separator:ga846a66516ac8a6212f414f3d801169f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga474f22f28c87cc54df405d83852fcac1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___macro.html#ga474f22f28c87cc54df405d83852fcac1">__HAL_PWR_CLEAR_ODRUDR_FLAG</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1 |= <a class="el" href="group___p_w_r_ex___over___under___drive___flag.html#ga9f3b9b846acf34e8a18af7bcf81d8c79">PWR_FLAG_UDRDY</a>)</td></tr>
<tr class="memdesc:ga474f22f28c87cc54df405d83852fcac1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Under-Drive Ready flag.  <a href="group___p_w_r_ex___exported___macro.html#ga474f22f28c87cc54df405d83852fcac1">More...</a><br /></td></tr>
<tr class="separator:ga474f22f28c87cc54df405d83852fcac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f35c4eed3de35db5422548943cf8b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___macro.html#ga4f35c4eed3de35db5422548943cf8b1b">__HAL_PWR_GET_WAKEUP_FLAG</a>(__WUFLAG__)&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR2 &amp; (__WUFLAG__))</td></tr>
<tr class="memdesc:ga4f35c4eed3de35db5422548943cf8b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check Wake Up flag is set or not.  <a href="group___p_w_r_ex___exported___macro.html#ga4f35c4eed3de35db5422548943cf8b1b">More...</a><br /></td></tr>
<tr class="separator:ga4f35c4eed3de35db5422548943cf8b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8743ab41addcd227d879ea209062f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___macro.html#gaf8743ab41addcd227d879ea209062f77">__HAL_PWR_CLEAR_WAKEUP_FLAG</a>(__WUFLAG__)&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR2 |=  (__WUFLAG__))</td></tr>
<tr class="memdesc:gaf8743ab41addcd227d879ea209062f77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the WakeUp pins flags.  <a href="group___p_w_r_ex___exported___macro.html#gaf8743ab41addcd227d879ea209062f77">More...</a><br /></td></tr>
<tr class="separator:gaf8743ab41addcd227d879ea209062f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33dc716af19621b8c3ad42d7d41abef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___i_s___p_w_r___definitions.html#ga33dc716af19621b8c3ad42d7d41abef5">IS_PWR_REGULATOR_UNDERDRIVE</a>(REGULATOR)</td></tr>
<tr class="separator:ga33dc716af19621b8c3ad42d7d41abef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf76825d2cd2408f3eee718c1275a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___i_s___p_w_r___definitions.html#gaeaf76825d2cd2408f3eee718c1275a6d">IS_PWR_WAKEUP_PIN</a>(__PIN__)</td></tr>
<tr class="separator:gaeaf76825d2cd2408f3eee718c1275a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga2978c7160c8d166f1bf2bf39e4bf33f7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___functions___group1.html#ga2978c7160c8d166f1bf2bf39e4bf33f7">HAL_PWREx_GetVoltageRange</a> (void)</td></tr>
<tr class="separator:ga2978c7160c8d166f1bf2bf39e4bf33f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1e616641c2dc696681ace585d9afb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___functions___group1.html#ga1a1e616641c2dc696681ace585d9afb5">HAL_PWREx_ControlVoltageScaling</a> (uint32_t VoltageScaling)</td></tr>
<tr class="separator:ga1a1e616641c2dc696681ace585d9afb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c72a23f89c3c335ab784f42536b106"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___functions___group1.html#ga86c72a23f89c3c335ab784f42536b106">HAL_PWREx_EnableFlashPowerDown</a> (void)</td></tr>
<tr class="separator:ga86c72a23f89c3c335ab784f42536b106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12385932ad48ece7fde94d5c3db5cd19"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___functions___group1.html#ga12385932ad48ece7fde94d5c3db5cd19">HAL_PWREx_DisableFlashPowerDown</a> (void)</td></tr>
<tr class="separator:ga12385932ad48ece7fde94d5c3db5cd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21165778ccc2144040c6a935c9f794a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___functions___group1.html#ga21165778ccc2144040c6a935c9f794a7">HAL_PWREx_EnableBkUpReg</a> (void)</td></tr>
<tr class="separator:ga21165778ccc2144040c6a935c9f794a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b50407389e3ce1132eceb013f823d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___functions___group1.html#gae1b50407389e3ce1132eceb013f823d1">HAL_PWREx_DisableBkUpReg</a> (void)</td></tr>
<tr class="separator:gae1b50407389e3ce1132eceb013f823d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87be678272b0c42e99168e6eba8eba1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___functions___group1.html#ga87be678272b0c42e99168e6eba8eba1b">HAL_PWREx_EnableMainRegulatorLowVoltage</a> (void)</td></tr>
<tr class="separator:ga87be678272b0c42e99168e6eba8eba1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99048e691f076b48d10ea34d90410b2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___functions___group1.html#gae99048e691f076b48d10ea34d90410b2">HAL_PWREx_DisableMainRegulatorLowVoltage</a> (void)</td></tr>
<tr class="separator:gae99048e691f076b48d10ea34d90410b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40f6ad33641706995cde2d1cf69c12d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___functions___group1.html#gad40f6ad33641706995cde2d1cf69c12d">HAL_PWREx_EnableLowRegulatorLowVoltage</a> (void)</td></tr>
<tr class="separator:gad40f6ad33641706995cde2d1cf69c12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018ead4ad78fb4f5e271ac7c155ec7c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___functions___group1.html#ga018ead4ad78fb4f5e271ac7c155ec7c2">HAL_PWREx_DisableLowRegulatorLowVoltage</a> (void)</td></tr>
<tr class="separator:ga018ead4ad78fb4f5e271ac7c155ec7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf092495bffd53ad2fe6a91f90f87032"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___functions___group1.html#gaaf092495bffd53ad2fe6a91f90f87032">HAL_PWREx_EnableOverDrive</a> (void)</td></tr>
<tr class="separator:gaaf092495bffd53ad2fe6a91f90f87032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f554749076c25dfc33b9cebb0408780"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___functions___group1.html#ga6f554749076c25dfc33b9cebb0408780">HAL_PWREx_DisableOverDrive</a> (void)</td></tr>
<tr class="separator:ga6f554749076c25dfc33b9cebb0408780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46be5e3415921800ca13015da2a0b301"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r_ex___exported___functions___group1.html#ga46be5e3415921800ca13015da2a0b301">HAL_PWREx_EnterUnderDriveSTOPMode</a> (uint32_t Regulator, uint8_t STOPEntry)</td></tr>
<tr class="separator:ga46be5e3415921800ca13015da2a0b301"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of PWR HAL Extension module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.2.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>30-December-2016 </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__hal__pwr__ex_8h.html">stm32f7xx_hal_pwr_ex.h</a></li>
    <li class="footer">Generated on Mon Jun 8 2020 00:40:53 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
