Release 12.4 Drc M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Fri Nov 19 19:54:20 2021

drc -z prueba2.ncd prueba2.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net CLK_aux_not0002 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
