INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/synth/timing/dec_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-311] analyzing module glbl
