// Seed: 3571639881
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3,
    input supply1 id_4,
    output wor id_5,
    input tri1 id_6,
    output tri id_7,
    input supply1 id_8,
    input supply0 id_9,
    input wor id_10,
    input wire id_11,
    output wand id_12,
    output tri id_13,
    input uwire id_14,
    input uwire id_15,
    input wor id_16
    , id_24,
    input wor id_17,
    input wand id_18,
    output supply1 id_19,
    input wand id_20,
    input wire id_21,
    input wand id_22
);
  assign id_12 = 1 == 1'b0;
  module_0(
      id_24, id_24, id_24, id_24, id_24, id_24
  );
endmodule
