<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3178" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3178{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3178{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3178{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3178{left:69px;bottom:1084px;}
#t5_3178{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t6_3178{left:202px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_3178{left:69px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_3178{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t9_3178{left:69px;bottom:1020px;}
#ta_3178{left:95px;bottom:1024px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tb_3178{left:261px;bottom:1024px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tc_3178{left:69px;bottom:997px;}
#td_3178{left:95px;bottom:1001px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#te_3178{left:238px;bottom:1001px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tf_3178{left:69px;bottom:974px;}
#tg_3178{left:95px;bottom:978px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#th_3178{left:238px;bottom:978px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_3178{left:69px;bottom:951px;}
#tj_3178{left:95px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_3178{left:212px;bottom:955px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tl_3178{left:69px;bottom:928px;}
#tm_3178{left:95px;bottom:932px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tn_3178{left:202px;bottom:932px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#to_3178{left:69px;bottom:873px;letter-spacing:0.12px;}
#tp_3178{left:151px;bottom:873px;letter-spacing:0.15px;word-spacing:-0.01px;}
#tq_3178{left:69px;bottom:849px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#tr_3178{left:69px;bottom:833px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ts_3178{left:69px;bottom:816px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tt_3178{left:69px;bottom:799px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tu_3178{left:69px;bottom:774px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_3178{left:69px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#tw_3178{left:69px;bottom:741px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_3178{left:69px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_3178{left:69px;bottom:700px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tz_3178{left:69px;bottom:675px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_3178{left:69px;bottom:658px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t11_3178{left:69px;bottom:632px;}
#t12_3178{left:95px;bottom:635px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t13_3178{left:261px;bottom:635px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t14_3178{left:69px;bottom:609px;}
#t15_3178{left:95px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_3178{left:297px;bottom:613px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t17_3178{left:95px;bottom:596px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t18_3178{left:69px;bottom:569px;}
#t19_3178{left:95px;bottom:573px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1a_3178{left:212px;bottom:573px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1b_3178{left:69px;bottom:546px;}
#t1c_3178{left:95px;bottom:550px;letter-spacing:-0.12px;}
#t1d_3178{left:139px;bottom:550px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t1e_3178{left:95px;bottom:533px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1f_3178{left:69px;bottom:509px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1g_3178{left:69px;bottom:492px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1h_3178{left:69px;bottom:465px;}
#t1i_3178{left:95px;bottom:469px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1j_3178{left:261px;bottom:469px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1k_3178{left:69px;bottom:443px;}
#t1l_3178{left:95px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1m_3178{left:297px;bottom:446px;letter-spacing:-0.22px;word-spacing:-0.41px;}
#t1n_3178{left:69px;bottom:420px;}
#t1o_3178{left:95px;bottom:423px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1p_3178{left:212px;bottom:423px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t1q_3178{left:69px;bottom:397px;}
#t1r_3178{left:95px;bottom:400px;letter-spacing:-0.19px;}
#t1s_3178{left:158px;bottom:400px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1t_3178{left:69px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1u_3178{left:69px;bottom:359px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1v_3178{left:69px;bottom:333px;}
#t1w_3178{left:95px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1x_3178{left:261px;bottom:336px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1y_3178{left:69px;bottom:310px;}
#t1z_3178{left:95px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t20_3178{left:297px;bottom:313px;letter-spacing:-0.22px;word-spacing:-0.41px;}
#t21_3178{left:69px;bottom:287px;}
#t22_3178{left:95px;bottom:290px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t23_3178{left:212px;bottom:290px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t24_3178{left:69px;bottom:264px;}
#t25_3178{left:95px;bottom:267px;letter-spacing:-0.19px;}
#t26_3178{left:158px;bottom:267px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t27_3178{left:69px;bottom:243px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t28_3178{left:69px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t29_3178{left:69px;bottom:202px;letter-spacing:-0.17px;word-spacing:-0.42px;}

.s1_3178{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3178{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3178{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3178{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3178{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3178{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3178" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3178Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3178" style="-webkit-user-select: none;"><object width="935" height="1210" data="3178/3178.svg" type="image/svg+xml" id="pdf3178" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3178" class="t s1_3178">5-22 </span><span id="t2_3178" class="t s1_3178">Vol. 3A </span>
<span id="t3_3178" class="t s2_3178">PROTECTION </span>
<span id="t4_3178" class="t s3_3178">• </span><span id="t5_3178" class="t s4_3178">Stack pointer </span><span id="t6_3178" class="t s5_3178">— Update RSP using 64-bit canonical address in RCX. </span>
<span id="t7_3178" class="t s5_3178">When SYSEXIT transfers control to compatibility mode user code when the operand size attribute is 32 bits, the </span>
<span id="t8_3178" class="t s5_3178">following fields are generated and bits set: </span>
<span id="t9_3178" class="t s3_3178">• </span><span id="ta_3178" class="t s4_3178">Target code segment </span><span id="tb_3178" class="t s5_3178">— Computed by adding 16 to the value in IA32_SYSENTER_CS. </span>
<span id="tc_3178" class="t s3_3178">• </span><span id="td_3178" class="t s4_3178">New CS attributes </span><span id="te_3178" class="t s5_3178">— L-bit = 0 (go to compatibility mode). </span>
<span id="tf_3178" class="t s3_3178">• </span><span id="tg_3178" class="t s4_3178">Target instruction </span><span id="th_3178" class="t s5_3178">— Fetch the target instruction from 32-bit address in EDX. </span>
<span id="ti_3178" class="t s3_3178">• </span><span id="tj_3178" class="t s4_3178">Stack segment </span><span id="tk_3178" class="t s5_3178">— Computed by adding 24 to the value in IA32_SYSENTER_CS. </span>
<span id="tl_3178" class="t s3_3178">• </span><span id="tm_3178" class="t s4_3178">Stack pointer </span><span id="tn_3178" class="t s5_3178">— Update ESP from 32-bit address in ECX. </span>
<span id="to_3178" class="t s6_3178">5.8.8 </span><span id="tp_3178" class="t s6_3178">Fast System Calls in 64-Bit Mode </span>
<span id="tq_3178" class="t s5_3178">The SYSCALL and SYSRET instructions are designed for operating systems that use a flat memory model (segmen- </span>
<span id="tr_3178" class="t s5_3178">tation is not used). The instructions, along with SYSENTER and SYSEXIT, are suited for IA-32e mode operation. </span>
<span id="ts_3178" class="t s5_3178">SYSCALL and SYSRET, however, are not supported in compatibility mode (or in protected mode). Use CPUID to </span>
<span id="tt_3178" class="t s5_3178">check if SYSCALL and SYSRET are available (CPUID.80000001H.EDX[bit 11] = 1). </span>
<span id="tu_3178" class="t s5_3178">SYSCALL is intended for use by user code running at privilege level 3 to access operating system or executive </span>
<span id="tv_3178" class="t s5_3178">procedures running at privilege level 0. SYSRET is intended for use by privilege level 0 operating system or execu- </span>
<span id="tw_3178" class="t s5_3178">tive procedures for fast returns to privilege level 3 user code. </span>
<span id="tx_3178" class="t s5_3178">Stack pointers for SYSCALL/SYSRET are not specified through model specific registers. The clearing of bits in </span>
<span id="ty_3178" class="t s5_3178">RFLAGS is programmable rather than fixed. SYSCALL/SYSRET save and restore the RFLAGS register. </span>
<span id="tz_3178" class="t s5_3178">For SYSCALL, the processor saves RFLAGS into R11 and the RIP of the next instruction into RCX; it then gets the </span>
<span id="t10_3178" class="t s5_3178">privilege-level 0 target code segment, instruction pointer, stack segment, and flags as follows: </span>
<span id="t11_3178" class="t s3_3178">• </span><span id="t12_3178" class="t s4_3178">Target code segment </span><span id="t13_3178" class="t s5_3178">— Reads a non-NULL selector from IA32_STAR[47:32]. </span>
<span id="t14_3178" class="t s3_3178">• </span><span id="t15_3178" class="t s4_3178">Target instruction pointer </span><span id="t16_3178" class="t s5_3178">— Reads a 64-bit address from IA32_LSTAR. (The WRMSR instruction ensures </span>
<span id="t17_3178" class="t s5_3178">that the value of the IA32_LSTAR MSR is canonical.) </span>
<span id="t18_3178" class="t s3_3178">• </span><span id="t19_3178" class="t s4_3178">Stack segment </span><span id="t1a_3178" class="t s5_3178">— Computed by adding 8 to the value in IA32_STAR[47:32]. </span>
<span id="t1b_3178" class="t s3_3178">• </span><span id="t1c_3178" class="t s4_3178">Flags </span><span id="t1d_3178" class="t s5_3178">— The processor sets RFLAGS to the logical-AND of its current value with the complement of the value in </span>
<span id="t1e_3178" class="t s5_3178">the IA32_FMASK MSR. </span>
<span id="t1f_3178" class="t s5_3178">When SYSRET transfers control to 64-bit mode user code using REX.W, the processor gets the privilege level 3 </span>
<span id="t1g_3178" class="t s5_3178">target code segment, instruction pointer, stack segment, and flags as follows: </span>
<span id="t1h_3178" class="t s3_3178">• </span><span id="t1i_3178" class="t s4_3178">Target code segment </span><span id="t1j_3178" class="t s5_3178">— Reads a non-NULL selector from IA32_STAR[63:48] + 16. </span>
<span id="t1k_3178" class="t s3_3178">• </span><span id="t1l_3178" class="t s4_3178">Target instruction pointer </span><span id="t1m_3178" class="t s5_3178">— Copies the value in RCX into RIP. </span>
<span id="t1n_3178" class="t s3_3178">• </span><span id="t1o_3178" class="t s4_3178">Stack segment </span><span id="t1p_3178" class="t s5_3178">— IA32_STAR[63:48] + 8. </span>
<span id="t1q_3178" class="t s3_3178">• </span><span id="t1r_3178" class="t s4_3178">EFLAGS </span><span id="t1s_3178" class="t s5_3178">— Loaded from R11. </span>
<span id="t1t_3178" class="t s5_3178">When SYSRET transfers control to 32-bit mode user code using a 32-bit operand size, the processor gets the priv- </span>
<span id="t1u_3178" class="t s5_3178">ilege level 3 target code segment, instruction pointer, stack segment, and flags as follows: </span>
<span id="t1v_3178" class="t s3_3178">• </span><span id="t1w_3178" class="t s4_3178">Target code segment </span><span id="t1x_3178" class="t s5_3178">— Reads a non-NULL selector from IA32_STAR[63:48]. </span>
<span id="t1y_3178" class="t s3_3178">• </span><span id="t1z_3178" class="t s4_3178">Target instruction pointer </span><span id="t20_3178" class="t s5_3178">— Copies the value in ECX into EIP. </span>
<span id="t21_3178" class="t s3_3178">• </span><span id="t22_3178" class="t s4_3178">Stack segment </span><span id="t23_3178" class="t s5_3178">— IA32_STAR[63:48] + 8. </span>
<span id="t24_3178" class="t s3_3178">• </span><span id="t25_3178" class="t s4_3178">EFLAGS </span><span id="t26_3178" class="t s5_3178">— Loaded from R11. </span>
<span id="t27_3178" class="t s5_3178">It is the responsibility of the OS to ensure the descriptors in the GDT/LDT correspond to the selectors loaded by </span>
<span id="t28_3178" class="t s5_3178">SYSCALL/SYSRET (consistent with the base, limit, and attribute values forced by the instructions). </span>
<span id="t29_3178" class="t s5_3178">See Figure 5-14 for the layout of IA32_STAR, IA32_LSTAR, and IA32_FMASK. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
