\subsection{arch Architecture Reference}
\label{classslaveFIFO5b_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=204pt]{da/d9e/classslaveFIFO5b_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+236}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+237}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+238}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+239}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+240}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+241}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+242}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+243}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+244}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+245}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+246}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+247}{\bfseries  ( {\bfseries {\bfseries {\bf slwr\+\_\+stream\+I\+N\+\_\+n\+\_\+d}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf socket\+\_\+fifo\+\_\+q}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+248}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+249}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+250}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+251}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+252}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+253}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+254}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+255}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+256}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+257}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+258}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+259}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+260}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+261}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+262}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf stream\+\_\+in\+\_\+fsm\+\_\+f}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf stream\+\_\+fsm}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf flaga\+\_\+d}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf flagb\+\_\+d}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf flagb}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf flg\+\_\+latency\+\_\+cnt}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rd\+\_\+wr}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf faddr\+\_\+reg}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rd\+\_\+oe\+\_\+delay\+\_\+cnt}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf oe\+\_\+delay\+\_\+cnt}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf slwr\+\_\+cnt}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf socket\+\_\+type}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf max\+\_\+control\+\_\+pct\+\_\+cnt}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf socket\+\_\+fifo\+\_\+rdy}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf U\+S\+B2\+D\+IV} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1024} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{512} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf states}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{prep\+\_\+thread\+\_\+addr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+\+D\+M\+A\+\_\+rdy}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+flg\+\_\+latency}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{prep\+\_\+socket\+\_\+addr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+socket\+\_\+delay}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{prep\+\_\+wr\+\_\+addr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{assert\+\_\+epswitch}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+valid\+\_\+flag}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+flagA}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+flagB}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stream\+\_\+out\+\_\+read}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stream\+\_\+in\+\_\+idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stream\+\_\+in\+\_\+wait\+\_\+flagb}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stream\+\_\+in\+\_\+write}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stream\+\_\+in\+\_\+pktend}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stream\+\_\+in\+\_\+write\+\_\+wr\+\_\+delay}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stream\+\_\+out\+\_\+read\+\_\+rd\+\_\+and\+\_\+oe\+\_\+delay}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stream\+\_\+out\+\_\+read\+\_\+oe\+\_\+delay}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf socket\+\_\+array}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf thread\+\_\+array}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf current\+\_\+state} {\bfseries {\bfseries {\bf states}} \textcolor{vhdlchar}{ }} 
\item 
{\bf next\+\_\+state} {\bfseries {\bfseries {\bf states}} \textcolor{vhdlchar}{ }} 
\item 
{\bf stream\+\_\+in\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf slwr\+\_\+stream\+I\+N\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf slwr\+\_\+stream\+I\+N\+\_\+n\+\_\+d} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf slrd\+\_\+stream\+O\+U\+T\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf slrd\+\_\+stream\+O\+U\+T\+\_\+n\+\_\+d} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf slrd\+\_\+stream\+O\+U\+T\+\_\+n\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pktend\+\_\+stream\+I\+N\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf flaga\+\_\+d} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf flagb\+\_\+d} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf flagc\+\_\+d} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf flagd\+\_\+d} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sloe\+\_\+stream\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket\+\_\+array\+\_\+thread0} {\bfseries {\bfseries {\bf socket\+\_\+array}} \textcolor{vhdlchar}{ }} 
\item 
{\bf socket\+\_\+array\+\_\+thread1} {\bfseries {\bfseries {\bf socket\+\_\+array}} \textcolor{vhdlchar}{ }} 
\item 
{\bf socket\+\_\+array\+\_\+thread2} {\bfseries {\bfseries {\bf socket\+\_\+array}} \textcolor{vhdlchar}{ }} 
\item 
{\bf socket\+\_\+array\+\_\+thread3} {\bfseries {\bfseries {\bf socket\+\_\+array}} \textcolor{vhdlchar}{ }} 
\item 
{\bf array\+\_\+of\+\_\+threads} {\bfseries {\bfseries {\bf thread\+\_\+array}} \textcolor{vhdlchar}{ }} 
\item 
{\bf thread\+\_\+addr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf thread\+\_\+addr\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket\+\_\+addr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket\+\_\+addr\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wait\+\_\+flag\+A\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf assert\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ddr\+\_\+clk\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf flg\+\_\+latency\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf faddr\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf thread0\+\_\+socket\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf thread1\+\_\+socket\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf thread2\+\_\+socket\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf thread3\+\_\+socket\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+wr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket\+\_\+type} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket\+\_\+fifo\+\_\+wr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket\+\_\+fifo\+\_\+rd} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket\+\_\+fifo\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket\+\_\+fifo\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket0\+\_\+fifo\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket0\+\_\+max\+\_\+wrwords} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket0\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket0\+\_\+fifo\+\_\+reserve} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket0\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket0\+\_\+fifo\+\_\+wr\+\_\+watermark} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket0\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket0\+\_\+fifo\+\_\+rd\+\_\+watermark} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket0\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket1\+\_\+fifo\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket1\+\_\+max\+\_\+wrwords} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket1\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket1\+\_\+fifo\+\_\+reserve} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket1\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket1\+\_\+fifo\+\_\+wr\+\_\+watermark} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket1\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket1\+\_\+fifo\+\_\+rd\+\_\+watermark} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket1\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket2\+\_\+fifo\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket2\+\_\+max\+\_\+wrwords} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket2\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket2\+\_\+fifo\+\_\+reserve} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket2\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket2\+\_\+fifo\+\_\+wr\+\_\+watermark} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket2\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket2\+\_\+fifo\+\_\+rd\+\_\+watermark} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket2\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket3\+\_\+fifo\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket3\+\_\+max\+\_\+wrwords} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket3\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket3\+\_\+fifo\+\_\+reserve} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket3\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket3\+\_\+fifo\+\_\+wr\+\_\+watermark} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket3\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket3\+\_\+fifo\+\_\+rd\+\_\+watermark} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket3\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+oe\+\_\+delay\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf oe\+\_\+delay\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf slrd\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf slwr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf max\+\_\+control\+\_\+pct\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf max\+\_\+data\+\_\+pct\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Attributes}
 \begin{DoxyCompactItemize}
\item 
{\bf noprune} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} 
\item 
{\bf noprune} {\bfseries {\bfseries {\bf slrd\+\_\+cnt}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{true}\textcolor{vhdlchar}{ }} 
\item 
{\bf noprune} {\bfseries {\bfseries {\bf slwr\+\_\+cnt}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{true}\textcolor{vhdlchar}{ }} 
\item 
{\bf noprune} {\bfseries {\bfseries {\bf max\+\_\+data\+\_\+pct\+\_\+cnt}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{true}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 87} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.



\subsubsection{Member Function Documentation}
\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+236@{P\+R\+O\+C\+E\+S\+S\+\_\+236}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+236@{P\+R\+O\+C\+E\+S\+S\+\_\+236}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+236clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+236(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_a3a1c5319d8d3958acf2548d38d879026}


Definition at line {\bf 284} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+237@{P\+R\+O\+C\+E\+S\+S\+\_\+237}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+237@{P\+R\+O\+C\+E\+S\+S\+\_\+237}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+237clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+237(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_a751915f47690c9ad3592c272f1a85919}


Definition at line {\bf 295} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+238@{P\+R\+O\+C\+E\+S\+S\+\_\+238}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+238@{P\+R\+O\+C\+E\+S\+S\+\_\+238}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+238current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+238(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_ad85dd60e41cedef1ea4aab91e97475b7}


Definition at line {\bf 316} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+239@{P\+R\+O\+C\+E\+S\+S\+\_\+239}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+239@{P\+R\+O\+C\+E\+S\+S\+\_\+239}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+239clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+239(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_a3f1051a36874da2509787a3cc35b1664}


Definition at line {\bf 326} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+240@{P\+R\+O\+C\+E\+S\+S\+\_\+240}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+240@{P\+R\+O\+C\+E\+S\+S\+\_\+240}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+240current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+240(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_af1575c8e12edd8f7e4bbd1fc7f2cbf0c}


Definition at line {\bf 334} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+241@{P\+R\+O\+C\+E\+S\+S\+\_\+241}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+241@{P\+R\+O\+C\+E\+S\+S\+\_\+241}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+241current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+241(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_a04c7adec33a90535a22488fa7cb64740}


Definition at line {\bf 342} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+242@{P\+R\+O\+C\+E\+S\+S\+\_\+242}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+242@{P\+R\+O\+C\+E\+S\+S\+\_\+242}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+242current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+242(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_ad36340968deb7209341f6eb402bdff33}


Definition at line {\bf 350} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+243@{P\+R\+O\+C\+E\+S\+S\+\_\+243}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+243@{P\+R\+O\+C\+E\+S\+S\+\_\+243}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+243current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+243(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_a85a9bd191c6b9b2c47f5a931d54e2a2f}


Definition at line {\bf 359} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+244@{P\+R\+O\+C\+E\+S\+S\+\_\+244}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+244@{P\+R\+O\+C\+E\+S\+S\+\_\+244}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+244clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+244(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_a4c9aaa5a03988f871f06eec00f4003fb}


Definition at line {\bf 367} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+245@{P\+R\+O\+C\+E\+S\+S\+\_\+245}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+245@{P\+R\+O\+C\+E\+S\+S\+\_\+245}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+245current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+245(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_ae2e3e1949fb81bc653f300228eec90d6}


Definition at line {\bf 381} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+246@{P\+R\+O\+C\+E\+S\+S\+\_\+246}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+246@{P\+R\+O\+C\+E\+S\+S\+\_\+246}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+246clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+246(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_ae15abd9e0022f6b5b224c67e6ec562f4}


Definition at line {\bf 389} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+247@{P\+R\+O\+C\+E\+S\+S\+\_\+247}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+247@{P\+R\+O\+C\+E\+S\+S\+\_\+247}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+247slwr\+\_\+stream\+I\+N\+\_\+n\+\_\+d,socket\+\_\+fifo\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+247(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf slwr\+\_\+stream\+I\+N\+\_\+n\+\_\+d}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf socket\+\_\+fifo\+\_\+q}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_a12bc13be3b35db1f032aa60adf3406c4}


Definition at line {\bf 415} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+248@{P\+R\+O\+C\+E\+S\+S\+\_\+248}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+248@{P\+R\+O\+C\+E\+S\+S\+\_\+248}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+248clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+248(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_a8296036f90bcc62ef09de4c518fa1b51}


Definition at line {\bf 425} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+249@{P\+R\+O\+C\+E\+S\+S\+\_\+249}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+249@{P\+R\+O\+C\+E\+S\+S\+\_\+249}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+249clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+249(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_ad44abac43097afb3b5b343656c595098}


Definition at line {\bf 479} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+250@{P\+R\+O\+C\+E\+S\+S\+\_\+250}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+250@{P\+R\+O\+C\+E\+S\+S\+\_\+250}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+250clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+250(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_ac90b53ef5e2dbb24c8ada77ce62e8c8a}


Definition at line {\bf 496} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+251@{P\+R\+O\+C\+E\+S\+S\+\_\+251}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+251@{P\+R\+O\+C\+E\+S\+S\+\_\+251}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+251clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+251(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_a81a01d19fc86c9aec3c187d40e158c7e}


Definition at line {\bf 511} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+252@{P\+R\+O\+C\+E\+S\+S\+\_\+252}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+252@{P\+R\+O\+C\+E\+S\+S\+\_\+252}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+252clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+252(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_ae774a631ced58187deae697dfc75e96d}


Definition at line {\bf 527} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+253@{P\+R\+O\+C\+E\+S\+S\+\_\+253}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+253@{P\+R\+O\+C\+E\+S\+S\+\_\+253}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+253clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+253(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_a4192f74daa4c06215d06763bc97b28fc}


Definition at line {\bf 540} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+254@{P\+R\+O\+C\+E\+S\+S\+\_\+254}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+254@{P\+R\+O\+C\+E\+S\+S\+\_\+254}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+254clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+254(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_aff891aede1ea0014dcb3609b4db49195}


Definition at line {\bf 554} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+255@{P\+R\+O\+C\+E\+S\+S\+\_\+255}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+255@{P\+R\+O\+C\+E\+S\+S\+\_\+255}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+255clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+255(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_adcde1da2a21486000add84282a312795}


Definition at line {\bf 571} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+256@{P\+R\+O\+C\+E\+S\+S\+\_\+256}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+256@{P\+R\+O\+C\+E\+S\+S\+\_\+256}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+256clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+256(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_ae381f194e906dd4749dc84cb944649d0}


Definition at line {\bf 589} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+257@{P\+R\+O\+C\+E\+S\+S\+\_\+257}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+257@{P\+R\+O\+C\+E\+S\+S\+\_\+257}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+257clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+257(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_a968cb8ccba1fb6f1dfedbabbe7ac5040}


Definition at line {\bf 618} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+258@{P\+R\+O\+C\+E\+S\+S\+\_\+258}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+258@{P\+R\+O\+C\+E\+S\+S\+\_\+258}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+258clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+258(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_ab585f60e49ba0e092f44b1f477ac8103}


Definition at line {\bf 631} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+259@{P\+R\+O\+C\+E\+S\+S\+\_\+259}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+259@{P\+R\+O\+C\+E\+S\+S\+\_\+259}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+259clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+259(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_ab519a6241914c174aad959a7e5cccd40}


Definition at line {\bf 644} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+260@{P\+R\+O\+C\+E\+S\+S\+\_\+260}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+260@{P\+R\+O\+C\+E\+S\+S\+\_\+260}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+260clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+260(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_a099d26a4836ac1c267d8a56420a56bda}


Definition at line {\bf 656} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+261@{P\+R\+O\+C\+E\+S\+S\+\_\+261}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+261@{P\+R\+O\+C\+E\+S\+S\+\_\+261}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+261clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+261(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_a9a56e72d429d5f94cbd2d5bf1f66132e}


Definition at line {\bf 669} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+262@{P\+R\+O\+C\+E\+S\+S\+\_\+262}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+262@{P\+R\+O\+C\+E\+S\+S\+\_\+262}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+262clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+262(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_aa02509bf185a26d031655edeac64a125}


Definition at line {\bf 681} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!stream\+\_\+fsm@{stream\+\_\+fsm}}
\index{stream\+\_\+fsm@{stream\+\_\+fsm}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{stream\+\_\+fsmcurrent\+\_\+state,flaga\+\_\+d,flagb\+\_\+d,flagb,flg\+\_\+latency\+\_\+cnt,rd\+\_\+wr,faddr\+\_\+reg,rd\+\_\+oe\+\_\+delay\+\_\+cnt,oe\+\_\+delay\+\_\+cnt,slwr\+\_\+cnt,socket\+\_\+type,max\+\_\+control\+\_\+pct\+\_\+cnt,socket\+\_\+fifo\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} stream\+\_\+fsm(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf flaga\+\_\+d}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf flagb\+\_\+d}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf flagb}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf flg\+\_\+latency\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rd\+\_\+wr}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf faddr\+\_\+reg}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rd\+\_\+oe\+\_\+delay\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf oe\+\_\+delay\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf slwr\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf socket\+\_\+type}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf max\+\_\+control\+\_\+pct\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf socket\+\_\+fifo\+\_\+rdy}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_a2ae6ba7aacbf16683a9aac1a052b235e}


Definition at line {\bf 704} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!stream\+\_\+in\+\_\+fsm\+\_\+f@{stream\+\_\+in\+\_\+fsm\+\_\+f}}
\index{stream\+\_\+in\+\_\+fsm\+\_\+f@{stream\+\_\+in\+\_\+fsm\+\_\+f}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{stream\+\_\+in\+\_\+fsm\+\_\+fclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} stream\+\_\+in\+\_\+fsm\+\_\+f(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classslaveFIFO5b_1_1arch_ad748360d8e5a221e5f4214894cacc456}


Definition at line {\bf 695} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.



\subsubsection{Member Data Documentation}
\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!array\+\_\+of\+\_\+threads@{array\+\_\+of\+\_\+threads}}
\index{array\+\_\+of\+\_\+threads@{array\+\_\+of\+\_\+threads}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{array\+\_\+of\+\_\+threads}]{\setlength{\rightskip}{0pt plus 5cm}{\bf array\+\_\+of\+\_\+threads} {\bfseries {\bfseries {\bf thread\+\_\+array}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_ab12cf46b2e9071a98c865c8e337ce02a}


Definition at line {\bf 122} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!assert\+\_\+cnt@{assert\+\_\+cnt}}
\index{assert\+\_\+cnt@{assert\+\_\+cnt}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{assert\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf assert\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a5f4c751ea3d38b5519a1765592ee1eb5}


Definition at line {\bf 129} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!current\+\_\+state@{current\+\_\+state}}
\index{current\+\_\+state@{current\+\_\+state}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+state} {\bfseries {\bfseries {\bf states}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a7433b8c571b5ceb38ce4311890e1cbd3}


Definition at line {\bf 96} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!ddr\+\_\+clk\+\_\+out@{ddr\+\_\+clk\+\_\+out}}
\index{ddr\+\_\+clk\+\_\+out@{ddr\+\_\+clk\+\_\+out}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{ddr\+\_\+clk\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr\+\_\+clk\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a3744a578d4268151584f0a815619194c}


Definition at line {\bf 131} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!faddr\+\_\+reg@{faddr\+\_\+reg}}
\index{faddr\+\_\+reg@{faddr\+\_\+reg}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{faddr\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf faddr\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_aa5ac97b516b015b540d90dbe5e0a7b6d}


Definition at line {\bf 135} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!flaga\+\_\+d@{flaga\+\_\+d}}
\index{flaga\+\_\+d@{flaga\+\_\+d}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{flaga\+\_\+d}]{\setlength{\rightskip}{0pt plus 5cm}{\bf flaga\+\_\+d} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_abbc124817ea9c0a929d3b8d8b1ba206a}


Definition at line {\bf 106} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!flagb\+\_\+d@{flagb\+\_\+d}}
\index{flagb\+\_\+d@{flagb\+\_\+d}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{flagb\+\_\+d}]{\setlength{\rightskip}{0pt plus 5cm}{\bf flagb\+\_\+d} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a2b169b2c850de915871a39181da73bb6}


Definition at line {\bf 107} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!flagc\+\_\+d@{flagc\+\_\+d}}
\index{flagc\+\_\+d@{flagc\+\_\+d}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{flagc\+\_\+d}]{\setlength{\rightskip}{0pt plus 5cm}{\bf flagc\+\_\+d} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_ab47009ae47d2a3dfe21da1415a3aa166}


Definition at line {\bf 108} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!flagd\+\_\+d@{flagd\+\_\+d}}
\index{flagd\+\_\+d@{flagd\+\_\+d}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{flagd\+\_\+d}]{\setlength{\rightskip}{0pt plus 5cm}{\bf flagd\+\_\+d} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a4a4f852bd25ecc38c53f170d049cc3d6}


Definition at line {\bf 109} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!flg\+\_\+latency\+\_\+cnt@{flg\+\_\+latency\+\_\+cnt}}
\index{flg\+\_\+latency\+\_\+cnt@{flg\+\_\+latency\+\_\+cnt}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{flg\+\_\+latency\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf flg\+\_\+latency\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a7268c177ffe6cdd7bb204411886f6314}


Definition at line {\bf 133} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!max\+\_\+control\+\_\+pct\+\_\+cnt@{max\+\_\+control\+\_\+pct\+\_\+cnt}}
\index{max\+\_\+control\+\_\+pct\+\_\+cnt@{max\+\_\+control\+\_\+pct\+\_\+cnt}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{max\+\_\+control\+\_\+pct\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf max\+\_\+control\+\_\+pct\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a03f7bc3270d4b5c4acf3f49094701f17}


Definition at line {\bf 182} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!max\+\_\+data\+\_\+pct\+\_\+cnt@{max\+\_\+data\+\_\+pct\+\_\+cnt}}
\index{max\+\_\+data\+\_\+pct\+\_\+cnt@{max\+\_\+data\+\_\+pct\+\_\+cnt}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{max\+\_\+data\+\_\+pct\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf max\+\_\+data\+\_\+pct\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a7997628cbe4a06c35d1c824892a896a1}


Definition at line {\bf 183} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!next\+\_\+state@{next\+\_\+state}}
\index{next\+\_\+state@{next\+\_\+state}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{next\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf next\+\_\+state} {\bfseries {\bfseries {\bf states}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a8f175fe055d7bc4bf4aa90227f631c3c}


Definition at line {\bf 96} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!noprune@{noprune}}
\index{noprune@{noprune}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{noprune}]{\setlength{\rightskip}{0pt plus 5cm}{\bf noprune} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classslaveFIFO5b_1_1arch_a2591245f99d39267157261d7823cf9ed}


Definition at line {\bf 178} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!noprune@{noprune}}
\index{noprune@{noprune}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{noprune}]{\setlength{\rightskip}{0pt plus 5cm}{\bf noprune} {\bfseries {\bfseries {\bf slrd\+\_\+cnt}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{true}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classslaveFIFO5b_1_1arch_a3367eac5be53d38f25e293cc6d72c842}


Definition at line {\bf 179} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!noprune@{noprune}}
\index{noprune@{noprune}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{noprune}]{\setlength{\rightskip}{0pt plus 5cm}{\bf noprune} {\bfseries {\bfseries {\bf slwr\+\_\+cnt}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{true}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classslaveFIFO5b_1_1arch_adab6c406ec9f27a24254d473884f11c5}


Definition at line {\bf 180} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!noprune@{noprune}}
\index{noprune@{noprune}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{noprune}]{\setlength{\rightskip}{0pt plus 5cm}{\bf noprune} {\bfseries {\bfseries {\bf max\+\_\+data\+\_\+pct\+\_\+cnt}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{true}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classslaveFIFO5b_1_1arch_a06510ab7c261718bb5af1bf56698490c}


Definition at line {\bf 185} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!oe\+\_\+delay\+\_\+cnt@{oe\+\_\+delay\+\_\+cnt}}
\index{oe\+\_\+delay\+\_\+cnt@{oe\+\_\+delay\+\_\+cnt}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{oe\+\_\+delay\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oe\+\_\+delay\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a0a0f894f213789ac9c739c15bc05a8aa}


Definition at line {\bf 173} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!pktend\+\_\+stream\+I\+N\+\_\+n@{pktend\+\_\+stream\+I\+N\+\_\+n}}
\index{pktend\+\_\+stream\+I\+N\+\_\+n@{pktend\+\_\+stream\+I\+N\+\_\+n}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{pktend\+\_\+stream\+I\+N\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pktend\+\_\+stream\+I\+N\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a66fd5110682b8486c581ce058f985f11}


Definition at line {\bf 105} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!rd\+\_\+oe\+\_\+delay\+\_\+cnt@{rd\+\_\+oe\+\_\+delay\+\_\+cnt}}
\index{rd\+\_\+oe\+\_\+delay\+\_\+cnt@{rd\+\_\+oe\+\_\+delay\+\_\+cnt}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{rd\+\_\+oe\+\_\+delay\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+oe\+\_\+delay\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_ab9a488d4c56e944bb68639298e2e9ddc}


Definition at line {\bf 172} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!rd\+\_\+wr@{rd\+\_\+wr}}
\index{rd\+\_\+wr@{rd\+\_\+wr}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{rd\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+wr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_aa9c67e2de92956eece262e8b3dfb7a2b}


Definition at line {\bf 141} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!sloe\+\_\+stream\+\_\+n@{sloe\+\_\+stream\+\_\+n}}
\index{sloe\+\_\+stream\+\_\+n@{sloe\+\_\+stream\+\_\+n}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{sloe\+\_\+stream\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sloe\+\_\+stream\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_acf34ed2ce08ad6690776a6f78a63c459}


Definition at line {\bf 110} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!slrd\+\_\+cnt@{slrd\+\_\+cnt}}
\index{slrd\+\_\+cnt@{slrd\+\_\+cnt}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{slrd\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf slrd\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_ad11a4770aed10875aa3f4fc1afdb2e4b}


Definition at line {\bf 175} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!slrd\+\_\+stream\+O\+U\+T\+\_\+n@{slrd\+\_\+stream\+O\+U\+T\+\_\+n}}
\index{slrd\+\_\+stream\+O\+U\+T\+\_\+n@{slrd\+\_\+stream\+O\+U\+T\+\_\+n}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{slrd\+\_\+stream\+O\+U\+T\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf slrd\+\_\+stream\+O\+U\+T\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a35b623aed62b7824a389aa74d9faf0b5}


Definition at line {\bf 102} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!slrd\+\_\+stream\+O\+U\+T\+\_\+n\+\_\+d@{slrd\+\_\+stream\+O\+U\+T\+\_\+n\+\_\+d}}
\index{slrd\+\_\+stream\+O\+U\+T\+\_\+n\+\_\+d@{slrd\+\_\+stream\+O\+U\+T\+\_\+n\+\_\+d}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{slrd\+\_\+stream\+O\+U\+T\+\_\+n\+\_\+d}]{\setlength{\rightskip}{0pt plus 5cm}{\bf slrd\+\_\+stream\+O\+U\+T\+\_\+n\+\_\+d} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_ad08aa858ff6c5986970cd345967dbf9a}


Definition at line {\bf 103} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!slrd\+\_\+stream\+O\+U\+T\+\_\+n\+\_\+d1@{slrd\+\_\+stream\+O\+U\+T\+\_\+n\+\_\+d1}}
\index{slrd\+\_\+stream\+O\+U\+T\+\_\+n\+\_\+d1@{slrd\+\_\+stream\+O\+U\+T\+\_\+n\+\_\+d1}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{slrd\+\_\+stream\+O\+U\+T\+\_\+n\+\_\+d1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf slrd\+\_\+stream\+O\+U\+T\+\_\+n\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a3a7c08d53a13d438684f9331c36b29e1}


Definition at line {\bf 104} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!slwr\+\_\+cnt@{slwr\+\_\+cnt}}
\index{slwr\+\_\+cnt@{slwr\+\_\+cnt}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{slwr\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf slwr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_aaff3d60d511ac6a568a6e6ddb3416e8e}


Definition at line {\bf 176} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!slwr\+\_\+stream\+I\+N\+\_\+n@{slwr\+\_\+stream\+I\+N\+\_\+n}}
\index{slwr\+\_\+stream\+I\+N\+\_\+n@{slwr\+\_\+stream\+I\+N\+\_\+n}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{slwr\+\_\+stream\+I\+N\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf slwr\+\_\+stream\+I\+N\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a8526c0e4440b2b2fad4ef9b16537f338}


Definition at line {\bf 100} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!slwr\+\_\+stream\+I\+N\+\_\+n\+\_\+d@{slwr\+\_\+stream\+I\+N\+\_\+n\+\_\+d}}
\index{slwr\+\_\+stream\+I\+N\+\_\+n\+\_\+d@{slwr\+\_\+stream\+I\+N\+\_\+n\+\_\+d}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{slwr\+\_\+stream\+I\+N\+\_\+n\+\_\+d}]{\setlength{\rightskip}{0pt plus 5cm}{\bf slwr\+\_\+stream\+I\+N\+\_\+n\+\_\+d} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_aac09bbe7000f7ba64ac21692881019d4}


Definition at line {\bf 101} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket0\+\_\+fifo\+\_\+rd\+\_\+watermark@{socket0\+\_\+fifo\+\_\+rd\+\_\+watermark}}
\index{socket0\+\_\+fifo\+\_\+rd\+\_\+watermark@{socket0\+\_\+fifo\+\_\+rd\+\_\+watermark}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket0\+\_\+fifo\+\_\+rd\+\_\+watermark}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket0\+\_\+fifo\+\_\+rd\+\_\+watermark} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket0\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a9cc2a11fb15c21b6ec4092c5814e454b}


Definition at line {\bf 152} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket0\+\_\+fifo\+\_\+rdy@{socket0\+\_\+fifo\+\_\+rdy}}
\index{socket0\+\_\+fifo\+\_\+rdy@{socket0\+\_\+fifo\+\_\+rdy}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket0\+\_\+fifo\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket0\+\_\+fifo\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a8733116000d27f16b1b24de684d75294}


Definition at line {\bf 148} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket0\+\_\+fifo\+\_\+reserve@{socket0\+\_\+fifo\+\_\+reserve}}
\index{socket0\+\_\+fifo\+\_\+reserve@{socket0\+\_\+fifo\+\_\+reserve}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket0\+\_\+fifo\+\_\+reserve}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket0\+\_\+fifo\+\_\+reserve} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket0\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a8fec04c32b2a2e64bc59a330b779b91f}


Definition at line {\bf 150} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket0\+\_\+fifo\+\_\+wr\+\_\+watermark@{socket0\+\_\+fifo\+\_\+wr\+\_\+watermark}}
\index{socket0\+\_\+fifo\+\_\+wr\+\_\+watermark@{socket0\+\_\+fifo\+\_\+wr\+\_\+watermark}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket0\+\_\+fifo\+\_\+wr\+\_\+watermark}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket0\+\_\+fifo\+\_\+wr\+\_\+watermark} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket0\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a9830084a369c8c59e848df81544a66b4}


Definition at line {\bf 151} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket0\+\_\+max\+\_\+wrwords@{socket0\+\_\+max\+\_\+wrwords}}
\index{socket0\+\_\+max\+\_\+wrwords@{socket0\+\_\+max\+\_\+wrwords}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket0\+\_\+max\+\_\+wrwords}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket0\+\_\+max\+\_\+wrwords} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket0\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_afc9f2e5de87e91a9240fcc50f29def3a}


Definition at line {\bf 149} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket1\+\_\+fifo\+\_\+rd\+\_\+watermark@{socket1\+\_\+fifo\+\_\+rd\+\_\+watermark}}
\index{socket1\+\_\+fifo\+\_\+rd\+\_\+watermark@{socket1\+\_\+fifo\+\_\+rd\+\_\+watermark}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket1\+\_\+fifo\+\_\+rd\+\_\+watermark}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket1\+\_\+fifo\+\_\+rd\+\_\+watermark} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket1\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a1fa9a01b4dc2e8c895f4e919016f9f4e}


Definition at line {\bf 158} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket1\+\_\+fifo\+\_\+rdy@{socket1\+\_\+fifo\+\_\+rdy}}
\index{socket1\+\_\+fifo\+\_\+rdy@{socket1\+\_\+fifo\+\_\+rdy}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket1\+\_\+fifo\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket1\+\_\+fifo\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_aa0d7e538e9447e199cb617bd63097095}


Definition at line {\bf 154} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket1\+\_\+fifo\+\_\+reserve@{socket1\+\_\+fifo\+\_\+reserve}}
\index{socket1\+\_\+fifo\+\_\+reserve@{socket1\+\_\+fifo\+\_\+reserve}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket1\+\_\+fifo\+\_\+reserve}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket1\+\_\+fifo\+\_\+reserve} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket1\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a61067b5d306d3b40a06918bc944e2163}


Definition at line {\bf 156} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket1\+\_\+fifo\+\_\+wr\+\_\+watermark@{socket1\+\_\+fifo\+\_\+wr\+\_\+watermark}}
\index{socket1\+\_\+fifo\+\_\+wr\+\_\+watermark@{socket1\+\_\+fifo\+\_\+wr\+\_\+watermark}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket1\+\_\+fifo\+\_\+wr\+\_\+watermark}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket1\+\_\+fifo\+\_\+wr\+\_\+watermark} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket1\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a49970cce5c68216f280ac28e25122002}


Definition at line {\bf 157} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket1\+\_\+max\+\_\+wrwords@{socket1\+\_\+max\+\_\+wrwords}}
\index{socket1\+\_\+max\+\_\+wrwords@{socket1\+\_\+max\+\_\+wrwords}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket1\+\_\+max\+\_\+wrwords}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket1\+\_\+max\+\_\+wrwords} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket1\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a942f84779b3be1a27aaa5658d9dbe132}


Definition at line {\bf 155} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket2\+\_\+fifo\+\_\+rd\+\_\+watermark@{socket2\+\_\+fifo\+\_\+rd\+\_\+watermark}}
\index{socket2\+\_\+fifo\+\_\+rd\+\_\+watermark@{socket2\+\_\+fifo\+\_\+rd\+\_\+watermark}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket2\+\_\+fifo\+\_\+rd\+\_\+watermark}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket2\+\_\+fifo\+\_\+rd\+\_\+watermark} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket2\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a7cd3f96f8b32f818c596e319271a2056}


Definition at line {\bf 164} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket2\+\_\+fifo\+\_\+rdy@{socket2\+\_\+fifo\+\_\+rdy}}
\index{socket2\+\_\+fifo\+\_\+rdy@{socket2\+\_\+fifo\+\_\+rdy}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket2\+\_\+fifo\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket2\+\_\+fifo\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a3c3504b06fce1187108fb9639f482629}


Definition at line {\bf 160} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket2\+\_\+fifo\+\_\+reserve@{socket2\+\_\+fifo\+\_\+reserve}}
\index{socket2\+\_\+fifo\+\_\+reserve@{socket2\+\_\+fifo\+\_\+reserve}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket2\+\_\+fifo\+\_\+reserve}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket2\+\_\+fifo\+\_\+reserve} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket2\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_aedb962b3fb48273ec5f8d17552abf4e5}


Definition at line {\bf 162} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket2\+\_\+fifo\+\_\+wr\+\_\+watermark@{socket2\+\_\+fifo\+\_\+wr\+\_\+watermark}}
\index{socket2\+\_\+fifo\+\_\+wr\+\_\+watermark@{socket2\+\_\+fifo\+\_\+wr\+\_\+watermark}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket2\+\_\+fifo\+\_\+wr\+\_\+watermark}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket2\+\_\+fifo\+\_\+wr\+\_\+watermark} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket2\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a9ec4623ddf0cbe626879e7611238b551}


Definition at line {\bf 163} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket2\+\_\+max\+\_\+wrwords@{socket2\+\_\+max\+\_\+wrwords}}
\index{socket2\+\_\+max\+\_\+wrwords@{socket2\+\_\+max\+\_\+wrwords}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket2\+\_\+max\+\_\+wrwords}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket2\+\_\+max\+\_\+wrwords} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket2\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a4d5687d550062910a4d42d0c32b08128}


Definition at line {\bf 161} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket3\+\_\+fifo\+\_\+rd\+\_\+watermark@{socket3\+\_\+fifo\+\_\+rd\+\_\+watermark}}
\index{socket3\+\_\+fifo\+\_\+rd\+\_\+watermark@{socket3\+\_\+fifo\+\_\+rd\+\_\+watermark}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket3\+\_\+fifo\+\_\+rd\+\_\+watermark}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket3\+\_\+fifo\+\_\+rd\+\_\+watermark} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket3\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a935f71f35bf933e0e3f84073b6508efc}


Definition at line {\bf 170} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket3\+\_\+fifo\+\_\+rdy@{socket3\+\_\+fifo\+\_\+rdy}}
\index{socket3\+\_\+fifo\+\_\+rdy@{socket3\+\_\+fifo\+\_\+rdy}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket3\+\_\+fifo\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket3\+\_\+fifo\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a035b4049841ef2a0fc40550af024ef47}


Definition at line {\bf 166} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket3\+\_\+fifo\+\_\+reserve@{socket3\+\_\+fifo\+\_\+reserve}}
\index{socket3\+\_\+fifo\+\_\+reserve@{socket3\+\_\+fifo\+\_\+reserve}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket3\+\_\+fifo\+\_\+reserve}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket3\+\_\+fifo\+\_\+reserve} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket3\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_ae9bdc752881b3e12beada3584a98a31f}


Definition at line {\bf 168} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket3\+\_\+fifo\+\_\+wr\+\_\+watermark@{socket3\+\_\+fifo\+\_\+wr\+\_\+watermark}}
\index{socket3\+\_\+fifo\+\_\+wr\+\_\+watermark@{socket3\+\_\+fifo\+\_\+wr\+\_\+watermark}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket3\+\_\+fifo\+\_\+wr\+\_\+watermark}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket3\+\_\+fifo\+\_\+wr\+\_\+watermark} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket3\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_ad328b278991eb5109d7fa9617834e5a8}


Definition at line {\bf 169} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket3\+\_\+max\+\_\+wrwords@{socket3\+\_\+max\+\_\+wrwords}}
\index{socket3\+\_\+max\+\_\+wrwords@{socket3\+\_\+max\+\_\+wrwords}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket3\+\_\+max\+\_\+wrwords}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket3\+\_\+max\+\_\+wrwords} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket3\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_ae7a6b14e705059f29cc1fdb1beb6bf9f}


Definition at line {\bf 167} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket\+\_\+addr\+\_\+cnt@{socket\+\_\+addr\+\_\+cnt}}
\index{socket\+\_\+addr\+\_\+cnt@{socket\+\_\+addr\+\_\+cnt}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket\+\_\+addr\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket\+\_\+addr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a113cdc25eee915c5f74b14d736a20256}


Definition at line {\bf 126} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket\+\_\+addr\+\_\+reg@{socket\+\_\+addr\+\_\+reg}}
\index{socket\+\_\+addr\+\_\+reg@{socket\+\_\+addr\+\_\+reg}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket\+\_\+addr\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket\+\_\+addr\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_ac7aa4d134a7228a00b4c4030f6178894}


Definition at line {\bf 127} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket\+\_\+array@{socket\+\_\+array}}
\index{socket\+\_\+array@{socket\+\_\+array}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket\+\_\+array}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket\+\_\+array} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classslaveFIFO5b_1_1arch_a12c5e39cb4bd021b3a87a76269ad83fe}


Definition at line {\bf 114} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket\+\_\+array\+\_\+thread0@{socket\+\_\+array\+\_\+thread0}}
\index{socket\+\_\+array\+\_\+thread0@{socket\+\_\+array\+\_\+thread0}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket\+\_\+array\+\_\+thread0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket\+\_\+array\+\_\+thread0} {\bfseries {\bfseries {\bf socket\+\_\+array}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a8596461c4af9ca6e448fce39203a4ec6}


Definition at line {\bf 117} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket\+\_\+array\+\_\+thread1@{socket\+\_\+array\+\_\+thread1}}
\index{socket\+\_\+array\+\_\+thread1@{socket\+\_\+array\+\_\+thread1}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket\+\_\+array\+\_\+thread1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket\+\_\+array\+\_\+thread1} {\bfseries {\bfseries {\bf socket\+\_\+array}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a2ed859ff4e17ebfdd5a1574ed990f504}


Definition at line {\bf 118} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket\+\_\+array\+\_\+thread2@{socket\+\_\+array\+\_\+thread2}}
\index{socket\+\_\+array\+\_\+thread2@{socket\+\_\+array\+\_\+thread2}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket\+\_\+array\+\_\+thread2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket\+\_\+array\+\_\+thread2} {\bfseries {\bfseries {\bf socket\+\_\+array}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a03846639e74b4488b21a016e9b3bd2ec}


Definition at line {\bf 119} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket\+\_\+array\+\_\+thread3@{socket\+\_\+array\+\_\+thread3}}
\index{socket\+\_\+array\+\_\+thread3@{socket\+\_\+array\+\_\+thread3}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket\+\_\+array\+\_\+thread3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket\+\_\+array\+\_\+thread3} {\bfseries {\bfseries {\bf socket\+\_\+array}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a7b6b5cf5e572f2e87da667eaee3f24bd}


Definition at line {\bf 120} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket\+\_\+fifo\+\_\+q@{socket\+\_\+fifo\+\_\+q}}
\index{socket\+\_\+fifo\+\_\+q@{socket\+\_\+fifo\+\_\+q}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket\+\_\+fifo\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket\+\_\+fifo\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a7cf821ab261b6f5c8de4043b63f02f26}


Definition at line {\bf 146} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket\+\_\+fifo\+\_\+rd@{socket\+\_\+fifo\+\_\+rd}}
\index{socket\+\_\+fifo\+\_\+rd@{socket\+\_\+fifo\+\_\+rd}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket\+\_\+fifo\+\_\+rd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket\+\_\+fifo\+\_\+rd} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_aec6f24e24c3e95f4f982998b83649a65}


Definition at line {\bf 144} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket\+\_\+fifo\+\_\+rdy@{socket\+\_\+fifo\+\_\+rdy}}
\index{socket\+\_\+fifo\+\_\+rdy@{socket\+\_\+fifo\+\_\+rdy}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket\+\_\+fifo\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket\+\_\+fifo\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a5c90e0714e24875e8bf3b0c388754947}


Definition at line {\bf 145} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket\+\_\+fifo\+\_\+wr@{socket\+\_\+fifo\+\_\+wr}}
\index{socket\+\_\+fifo\+\_\+wr@{socket\+\_\+fifo\+\_\+wr}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket\+\_\+fifo\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket\+\_\+fifo\+\_\+wr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a95017c2a87b387fb0f3f5a8d37971ce7}


Definition at line {\bf 143} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!socket\+\_\+type@{socket\+\_\+type}}
\index{socket\+\_\+type@{socket\+\_\+type}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{socket\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket\+\_\+type} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a7eda9114c3d2ae985d4878aa896a9632}


Definition at line {\bf 142} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!states@{states}}
\index{states@{states}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{states}]{\setlength{\rightskip}{0pt plus 5cm}{\bf states} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{prep\+\_\+thread\+\_\+addr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+\+D\+M\+A\+\_\+rdy}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+flg\+\_\+latency}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{prep\+\_\+socket\+\_\+addr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+socket\+\_\+delay}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{prep\+\_\+wr\+\_\+addr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{assert\+\_\+epswitch}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+valid\+\_\+flag}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+flagA}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+flagB}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stream\+\_\+out\+\_\+read}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stream\+\_\+in\+\_\+idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stream\+\_\+in\+\_\+wait\+\_\+flagb}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stream\+\_\+in\+\_\+write}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stream\+\_\+in\+\_\+pktend}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stream\+\_\+in\+\_\+write\+\_\+wr\+\_\+delay}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stream\+\_\+out\+\_\+read\+\_\+rd\+\_\+and\+\_\+oe\+\_\+delay}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stream\+\_\+out\+\_\+read\+\_\+oe\+\_\+delay}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classslaveFIFO5b_1_1arch_aa0a80ff0972d5c02fc4e259e9f9dd29a}


Definition at line {\bf 90} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!stream\+\_\+in\+\_\+cnt@{stream\+\_\+in\+\_\+cnt}}
\index{stream\+\_\+in\+\_\+cnt@{stream\+\_\+in\+\_\+cnt}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{stream\+\_\+in\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf stream\+\_\+in\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a987e002d7d3f1bba588433541342cdcd}


Definition at line {\bf 98} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!thread0\+\_\+socket\+\_\+reg@{thread0\+\_\+socket\+\_\+reg}}
\index{thread0\+\_\+socket\+\_\+reg@{thread0\+\_\+socket\+\_\+reg}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{thread0\+\_\+socket\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf thread0\+\_\+socket\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_aa8c03d1a0554c18ef16d3907006197de}


Definition at line {\bf 137} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!thread1\+\_\+socket\+\_\+reg@{thread1\+\_\+socket\+\_\+reg}}
\index{thread1\+\_\+socket\+\_\+reg@{thread1\+\_\+socket\+\_\+reg}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{thread1\+\_\+socket\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf thread1\+\_\+socket\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_afd3ad76f50cd30b21699b64986c04057}


Definition at line {\bf 138} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!thread2\+\_\+socket\+\_\+reg@{thread2\+\_\+socket\+\_\+reg}}
\index{thread2\+\_\+socket\+\_\+reg@{thread2\+\_\+socket\+\_\+reg}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{thread2\+\_\+socket\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf thread2\+\_\+socket\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_aa80e94ed10711cdfcfd1d2ba274ecc44}


Definition at line {\bf 139} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!thread3\+\_\+socket\+\_\+reg@{thread3\+\_\+socket\+\_\+reg}}
\index{thread3\+\_\+socket\+\_\+reg@{thread3\+\_\+socket\+\_\+reg}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{thread3\+\_\+socket\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf thread3\+\_\+socket\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a1bad9941c981b8cd0c4d1c183f1694d3}


Definition at line {\bf 140} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!thread\+\_\+addr\+\_\+cnt@{thread\+\_\+addr\+\_\+cnt}}
\index{thread\+\_\+addr\+\_\+cnt@{thread\+\_\+addr\+\_\+cnt}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{thread\+\_\+addr\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf thread\+\_\+addr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a5b84f0e82e10df8c95b8356795dfe37a}


Definition at line {\bf 124} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!thread\+\_\+addr\+\_\+reg@{thread\+\_\+addr\+\_\+reg}}
\index{thread\+\_\+addr\+\_\+reg@{thread\+\_\+addr\+\_\+reg}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{thread\+\_\+addr\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf thread\+\_\+addr\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a664ba3dc7fe4956c056e0a7d07c36b86}


Definition at line {\bf 125} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!thread\+\_\+array@{thread\+\_\+array}}
\index{thread\+\_\+array@{thread\+\_\+array}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{thread\+\_\+array}]{\setlength{\rightskip}{0pt plus 5cm}{\bf thread\+\_\+array} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classslaveFIFO5b_1_1arch_a4118216006477d857635f9a8ab795ebb}


Definition at line {\bf 115} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!U\+S\+B2\+D\+IV@{U\+S\+B2\+D\+IV}}
\index{U\+S\+B2\+D\+IV@{U\+S\+B2\+D\+IV}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{U\+S\+B2\+D\+IV}]{\setlength{\rightskip}{0pt plus 5cm}{\bf U\+S\+B2\+D\+IV} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1024} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{512} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classslaveFIFO5b_1_1arch_a1d4d0a4fa831961f3d0e7d00ffa0ff76}


Definition at line {\bf 187} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}!wait\+\_\+flag\+A\+\_\+cnt@{wait\+\_\+flag\+A\+\_\+cnt}}
\index{wait\+\_\+flag\+A\+\_\+cnt@{wait\+\_\+flag\+A\+\_\+cnt}!slave\+F\+I\+F\+O5b\+::arch@{slave\+F\+I\+F\+O5b\+::arch}}
\paragraph[{wait\+\_\+flag\+A\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wait\+\_\+flag\+A\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classslaveFIFO5b_1_1arch_a3512bbee401b81766a2592cc9a5f64a9}


Definition at line {\bf 128} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/fx3/slave\+F\+I\+F\+O5b/{\bf slave\+F\+I\+F\+O5b.\+vhd}\end{DoxyCompactItemize}
