INFO-FLOW: Workspace C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency opened at Thu Apr 13 22:31:52 +0530 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.383 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.589 sec.
Command     ap_source done; 0.59 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7a200t-fbg676-2 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data single -quiet 
Command       ap_part_info done; 3.687 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.109 sec.
Execute       add_library xilinx/artix7/artix7:xc7a200t:-fbg676:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7a200t-fbg676-2 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data resources 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Command         ap_part_info done; 0.11 sec.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Command         ap_part_info done; 0.108 sec.
Execute         config_chip_info -quiet -resource {SLICE 33650} {LUT 134600} {FF 269200} {DSP48E 740} {BRAM 730} {URAM 0} 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Command         ap_part_info done; 0.107 sec.
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.385 sec.
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.148 sec.
Execute       get_default_platform 
Command     set_part done; 5.099 sec.
Execute     ap_part_info -data single -name xc7a200t-fbg676-2 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data resources 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Command     ap_part_info done; 0.12 sec.
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Command     ap_part_info done; 0.105 sec.
Execute     config_chip_info -quiet -resource {SLICE 33650} {LUT 134600} {FF 269200} {DSP48E 740} {BRAM 730} {URAM 0} 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Command     ap_part_info done; 0.104 sec.
Execute     config_chip_info -quiet -speed medium 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Command   open_solution done; 6.401 sec.
Execute   set_part xc7a200t-fbg676-2 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data single -quiet 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Command     ap_part_info done; 0.101 sec.
Execute     add_library xilinx/artix7/artix7:xc7a200t:-fbg676:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7a200t-fbg676-2 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data resources 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.106 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 33650} {LUT 134600} {FF 269200} {DSP48E 740} {BRAM 730} {URAM 0} 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.333 sec.
Execute     add_library xilinx/artix7/artix7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute     get_default_platform 
Command   set_part done; 0.976 sec.
Execute   create_clock -period 10 -name default 
Execute   config_sdx -optimization_level none -target none 
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
Execute   config_export -vivado_optimization_level 2 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute   set_clock_uncertainty 12.5% 
Execute   source ./Phase2/Latency/directives.tcl 
Execute     set_directive_inline keccak_absorb 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_allocation -limit 1 -type function keccak_absorb keccak_absorb 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
Execute     set_directive_inline keccak_squeezeblocks 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_allocation -limit 1 -type function keccak_squeezeblocks keccak_squeezeblocks 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
Execute     set_directive_unroll -factor 8 store64/store64_label0 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
Execute     set_directive_unroll -factor 8 load64/load64_label1 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
Execute     set_directive_inline shake128_squeezeblocks 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_allocation -limit 1 -type function shake128_squeezeblocks shake128_squeezeblocks 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
Execute     set_directive_inline rej_eta 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline pqcrystals_dilithium2_ref_poly_uniform_eta 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline pqcrystals_dilithium2_ref_polyvecl_uniform_eta 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline pqcrystals_dilithium2_ref_polyveck_uniform_eta 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline shake256_absorb 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_allocation -limit 1 -type function shake256_absorb shake256_absorb 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
Execute     set_directive_inline shake256_squeezeblocks 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_allocation -limit 1 -type function shake256_squeezeblocks shake256_squeezeblocks 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
Execute     set_directive_inline pqcrystals_dilithium2_ref_reduce32 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline pqcrystals_dilithium2_ref_caddq 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline pqcrystals_dilithium2_ref_freeze 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline pqcrystals_dilithium2_ref_polyvecl_ntt 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_loop_tripcount -max 256 rej_uniform/rej_uniform_label0 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
Execute     set_directive_loop_tripcount -max 256 pqcrystals_dilithium2_ref_poly_uniform/pqcrystals_dilithium2_ref_poly_uniform_label1 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
Execute     set_directive_loop_tripcount -max 39 pqcrystals_dilithium2_ref_poly_challenge/pqcrystals_dilithium2_ref_poly_challenge_label2 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
Execute     set_directive_loop_tripcount -avg 39 pqcrystals_dilithium2_ref_poly_challenge/pqcrystals_dilithium2_ref_poly_challenge_label3 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
Execute     set_directive_loop_tripcount -max 8 pqcrystals_dilithium2_ref_invntt_tomont/pqcrystals_dilithium2_ref_invntt_tomont_label4 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
Execute     set_directive_loop_tripcount -max 256 pqcrystals_dilithium2_ref_invntt_tomont/pqcrystals_dilithium2_ref_invntt_tomont_label5 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
Execute     set_directive_loop_tripcount -max 256 pqcrystals_dilithium2_ref_invntt_tomont/pqcrystals_dilithium2_ref_invntt_tomont_label6 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
Execute     set_directive_loop_tripcount -max 8 pqcrystals_dilithium2_ref_ntt/pqcrystals_dilithium2_ref_ntt_label7 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
Execute     set_directive_loop_tripcount -max 256 pqcrystals_dilithium2_ref_ntt/pqcrystals_dilithium2_ref_ntt_label8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
Execute     set_directive_loop_tripcount -max 128 pqcrystals_dilithium2_ref_ntt/pqcrystals_dilithium2_ref_ntt_label9 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
Execute     set_directive_loop_tripcount -min 33 -max 3300 pqcrystals_dilithium2_ref/pqcrystals_dilithium2_ref_label10 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
Execute     set_directive_allocation -limit 1 -type function pqcrystals_dilithium2_ref_reduce32 reduce32 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
Execute     set_directive_loop_tripcount -max 256 rej_eta/rej_eta_label1 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
Execute     set_directive_loop_tripcount -max 256 pqcrystals_dilithium2_ref_poly_reduce/pqcrystals_dilithium2_ref_poly_reduce_label2 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
Execute     set_directive_loop_tripcount -max 256 pqcrystals_dilithium2_ref_poly_caddq/pqcrystals_dilithium2_ref_poly_caddq_label3 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
Execute     set_directive_loop_tripcount -max 256 pqcrystals_dilithium2_ref_poly_freeze/pqcrystals_dilithium2_ref_poly_freeze_label4 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
Execute     set_directive_loop_tripcount -max 256 pqcrystals_dilithium2_ref_poly_add/pqcrystals_dilithium2_ref_poly_add_label5 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
Execute     set_directive_loop_tripcount -max 256 pqcrystals_dilithium2_ref_poly_sub/pqcrystals_dilithium2_ref_poly_sub_label6 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
Execute     set_directive_loop_tripcount -max 256 pqcrystals_dilithium2_ref_poly_pointwise_montgomery/pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
Execute     set_directive_loop_tripcount -max 256 pqcrystals_dilithium2_ref_poly_power2round/pqcrystals_dilithium2_ref_poly_power2round_label8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
Execute     set_directive_loop_tripcount -max 32 pqcrystals_dilithium2_ref_poly_uniform_eta/pqcrystals_dilithium2_ref_poly_uniform_eta_label9 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
Execute     set_directive_loop_tripcount -max 32 pqcrystals_dilithium2_ref_polyeta_pack/pqcrystals_dilithium2_ref_polyeta_pack_label10 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
Execute     set_directive_loop_tripcount -max 64 pqcrystals_dilithium2_ref_polyt1_pack/pqcrystals_dilithium2_ref_polyt1_pack_label11 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
Execute     set_directive_loop_tripcount -max 32 pqcrystals_dilithium2_ref_polyt0_pack/pqcrystals_dilithium2_ref_polyt0_pack_label12 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
Execute     set_directive_loop_tripcount -max 7 pqcrystals_dilithium2_ref_poly_uniform/pqcrystals_dilithium2_ref_poly_uniform_label13 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
Execute     set_directive_loop_tripcount -max 4 pqcrystals_dilithium2_ref_polyvecl_reduce/pqcrystals_dilithium2_ref_polyvecl_reduce_label14 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
Execute     set_directive_loop_tripcount -max 4 pqcrystals_dilithium2_ref_polyvecl_uniform_eta/pqcrystals_dilithium2_ref_polyvecl_uniform_eta_label15 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
Execute     set_directive_loop_tripcount -max 256 pqcrystals_dilithium2_ref_invntt_tomont/pqcrystals_dilithium2_ref_invntt_tomont_label16 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
Execute     set_directive_pipeline pqcrystals_dilithium2_ref_ntt/pqcrystals_dilithium2_ref_ntt_label8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline pqcrystals_dilithium2_ref_invntt_tomont/pqcrystals_dilithium2_ref_invntt_tomont_label5 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline pqcrystals_dilithium2_ref_invntt_tomont/pqcrystals_dilithium2_ref_invntt_tomont_label16 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline pqcrystals_dilithium2_ref_polyvec_matrix_pointwise_montgomery/pqcrystals_dilithium2_ref_polyvec_matrix_pointwise_montgomery_label0 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery/pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery_label1 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline pqcrystals_dilithium2_ref_poly_pointwise_montgomery/pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline pqcrystals_dilithium2_ref_poly_add/pqcrystals_dilithium2_ref_poly_add_label5 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline pqcrystals_dilithium2_ref_poly_freeze/pqcrystals_dilithium2_ref_poly_freeze_label4 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline pqcrystals_dilithium2_ref_poly_caddq/pqcrystals_dilithium2_ref_poly_caddq_label3 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline pqcrystals_dilithium2_ref_poly_reduce/pqcrystals_dilithium2_ref_poly_reduce_label2 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline pqcrystals_dilithium2_ref_poly_power2round/pqcrystals_dilithium2_ref_poly_power2round_label8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline KeccakF1600_StatePermute/KeccakF1600_StatePermute_label2 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_inline pqcrystals_dilithium2_ref_power2round 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
Command   ap_source done; 2.229 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/aes.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dilithium2/aes.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.184 sec.
Execute       is_encrypted dilithium2/aes.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "dilithium2/aes.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E dilithium2/aes.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pp.0.c
Command       clang done; 3.217 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.248 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pp.0.c"  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pp.0.c -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc
Command       clang done; 3.038 sec.
INFO-FLOW: Done: GCC PP time: 6.5 seconds per iteration
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.172 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.172 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.aes.pp.0.c.diag.yml C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.aes.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.aes.pp.0.c.err.log 
Command       ap_eval done; 0.163 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.aes.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.aes.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.aes.pp.0.c.err.log 
Command         ap_eval done; 0.292 sec.
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.aes.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.aes.pp.0.c.err.log 
Command         ap_eval done; 0.276 sec.
Command       tidy_31 done; 0.662 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.204 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.121 sec.
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.bc
Command       clang done; 3.104 sec.
INFO: [HLS 200-10] Analyzing design file 'dilithium2/aes256ctr.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dilithium2/aes256ctr.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.12 sec.
Execute       is_encrypted dilithium2/aes256ctr.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "dilithium2/aes256ctr.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E dilithium2/aes256ctr.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pp.0.c
Command       clang done; 2.977 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.192 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pp.0.c"  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pp.0.c -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc
Command       clang done; 2.987 sec.
INFO-FLOW: Done: GCC PP time: 6.2 seconds per iteration
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.168 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.171 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.aes256ctr.pp.0.c.diag.yml C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.aes256ctr.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.aes256ctr.pp.0.c.err.log 
Command       ap_eval done; 0.145 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.aes256ctr.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.aes256ctr.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.aes256ctr.pp.0.c.err.log 
Command         ap_eval done; 0.314 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.aes256ctr.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.aes256ctr.pp.0.c.err.log 
Command         ap_eval done; 0.199 sec.
Command       tidy_31 done; 0.61 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.202 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.124 sec.
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.bc
Command       clang done; 3.273 sec.
INFO: [HLS 200-10] Analyzing design file 'dilithium2/fips202.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dilithium2/fips202.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.237 sec.
Execute       is_encrypted dilithium2/fips202.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "dilithium2/fips202.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E dilithium2/fips202.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pp.0.c
Command       clang done; 2.978 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.183 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pp.0.c"  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pp.0.c -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc
Command       clang done; 2.978 sec.
INFO-FLOW: Done: GCC PP time: 6.1 seconds per iteration
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.165 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.247 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.fips202.pp.0.c.diag.yml C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.fips202.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.fips202.pp.0.c.err.log 
Command       ap_eval done; 0.139 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.fips202.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.fips202.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.fips202.pp.0.c.err.log 
Command         ap_eval done; 0.311 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.fips202.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.fips202.pp.0.c.err.log 
Command         ap_eval done; 0.121 sec.
Command       tidy_31 done; 0.807 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.207 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.122 sec.
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.bc
Command       clang done; 3.321 sec.
INFO: [HLS 200-10] Analyzing design file 'dilithium2/ntt.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dilithium2/ntt.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.121 sec.
Execute       is_encrypted dilithium2/ntt.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "dilithium2/ntt.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E dilithium2/ntt.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pp.0.c
Command       clang done; 3.058 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.144 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pp.0.c"  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pp.0.c -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc
Command       clang done; 3.112 sec.
INFO-FLOW: Done: GCC PP time: 6.3 seconds per iteration
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.139 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.189 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.ntt.pp.0.c.diag.yml C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.ntt.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.ntt.pp.0.c.err.log 
Command       ap_eval done; 0.11 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.ntt.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.ntt.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.ntt.pp.0.c.err.log 
Command         ap_eval done; 0.219 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.ntt.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.ntt.pp.0.c.err.log 
Command         ap_eval done; 0.122 sec.
Command       tidy_31 done; 0.407 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.172 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.179 sec.
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.bc
Command       clang done; 3.079 sec.
INFO: [HLS 200-10] Analyzing design file 'dilithium2/packing.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dilithium2/packing.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.125 sec.
Execute       is_encrypted dilithium2/packing.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "dilithium2/packing.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E dilithium2/packing.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pp.0.c
Command       clang done; 3.097 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.161 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pp.0.c"  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pp.0.c -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc
Command       clang done; 2.923 sec.
INFO-FLOW: Done: GCC PP time: 6.2 seconds per iteration
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.142 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.151 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.packing.pp.0.c.diag.yml C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.packing.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.packing.pp.0.c.err.log 
Command       ap_eval done; 0.113 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.packing.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.packing.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.packing.pp.0.c.err.log 
Command         ap_eval done; 0.244 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.packing.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.packing.pp.0.c.err.log 
Command         ap_eval done; 0.168 sec.
Command       tidy_31 done; 0.663 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.179 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.115 sec.
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.bc
Command       clang done; 3.013 sec.
INFO: [HLS 200-10] Analyzing design file 'dilithium2/poly.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dilithium2/poly.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.119 sec.
Execute       is_encrypted dilithium2/poly.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "dilithium2/poly.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E dilithium2/poly.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pp.0.c
Command       clang done; 2.954 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.192 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pp.0.c"  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pp.0.c -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc
Command       clang done; 2.994 sec.
INFO-FLOW: Done: GCC PP time: 6.1 seconds per iteration
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.193 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.296 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.poly.pp.0.c.diag.yml C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.poly.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.poly.pp.0.c.err.log 
Command       ap_eval done; 0.148 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.poly.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.poly.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.poly.pp.0.c.err.log 
Command         ap_eval done; 0.322 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.poly.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.poly.pp.0.c.err.log 
Command         ap_eval done; 0.17 sec.
Command       tidy_31 done; 0.633 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.208 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.119 sec.
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.bc
Command       clang done; 3.05 sec.
INFO: [HLS 200-10] Analyzing design file 'dilithium2/polyvec.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dilithium2/polyvec.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.118 sec.
Execute       is_encrypted dilithium2/polyvec.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "dilithium2/polyvec.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E dilithium2/polyvec.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pp.0.c
Command       clang done; 3.047 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.175 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pp.0.c"  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pp.0.c -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc
Command       clang done; 2.936 sec.
INFO-FLOW: Done: GCC PP time: 6.2 seconds per iteration
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.144 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.216 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.polyvec.pp.0.c.diag.yml C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.polyvec.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.polyvec.pp.0.c.err.log 
Command       ap_eval done; 0.118 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.polyvec.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.polyvec.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.polyvec.pp.0.c.err.log 
Command         ap_eval done; 0.294 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.polyvec.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.polyvec.pp.0.c.err.log 
Command         ap_eval done; 0.122 sec.
Command       tidy_31 done; 0.546 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.231 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.125 sec.
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.bc
Command       clang done; 3.077 sec.
INFO: [HLS 200-10] Analyzing design file 'dilithium2/reduce.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dilithium2/reduce.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.119 sec.
Execute       is_encrypted dilithium2/reduce.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "dilithium2/reduce.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E dilithium2/reduce.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pp.0.c
Command       clang done; 3.006 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.147 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pp.0.c"  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pp.0.c -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc
Command       clang done; 2.909 sec.
INFO-FLOW: Done: GCC PP time: 6.1 seconds per iteration
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.165 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.227 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.reduce.pp.0.c.diag.yml C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.reduce.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.reduce.pp.0.c.err.log 
Command       ap_eval done; 0.101 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.reduce.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.reduce.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.reduce.pp.0.c.err.log 
Command         ap_eval done; 0.136 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.reduce.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.reduce.pp.0.c.err.log 
Command         ap_eval done; 0.115 sec.
Command       tidy_31 done; 0.267 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.146 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.159 sec.
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.bc
Command       clang done; 3.083 sec.
INFO: [HLS 200-10] Analyzing design file 'dilithium2/rng.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dilithium2/rng.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.12 sec.
Execute       is_encrypted dilithium2/rng.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "dilithium2/rng.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E dilithium2/rng.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pp.0.c
Command       clang done; 3.054 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.265 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pp.0.c"  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pp.0.c -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc
Command       clang done; 2.927 sec.
INFO-FLOW: Done: GCC PP time: 6.2 seconds per iteration
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.17 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.257 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.rng.pp.0.c.diag.yml C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.rng.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.rng.pp.0.c.err.log 
Command       ap_eval done; 0.195 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.rng.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.rng.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.rng.pp.0.c.err.log 
Command         ap_eval done; 0.292 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.rng.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.rng.pp.0.c.err.log 
Command         ap_eval done; 0.129 sec.
Command       tidy_31 done; 0.482 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.168 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.bc
Command       clang done; 3.069 sec.
INFO: [HLS 200-10] Analyzing design file 'dilithium2/rounding.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dilithium2/rounding.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted dilithium2/rounding.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "dilithium2/rounding.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E dilithium2/rounding.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pp.0.c
Command       clang done; 3.029 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.167 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pp.0.c"  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pp.0.c -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc
Command       clang done; 2.963 sec.
INFO-FLOW: Done: GCC PP time: 6.2 seconds per iteration
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.139 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.18 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.rounding.pp.0.c.diag.yml C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.rounding.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.rounding.pp.0.c.err.log 
Command       ap_eval done; 0.105 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.rounding.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.rounding.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.rounding.pp.0.c.err.log 
Command         ap_eval done; 0.126 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.rounding.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.rounding.pp.0.c.err.log 
Command         ap_eval done; 0.111 sec.
Command       tidy_31 done; 0.253 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.151 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.bc
Command       clang done; 3.12 sec.
INFO: [HLS 200-10] Analyzing design file 'dilithium2/sign.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dilithium2/sign.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.101 sec.
Execute       is_encrypted dilithium2/sign.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "dilithium2/sign.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E dilithium2/sign.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pp.0.c
Command       clang done; 2.922 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.174 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pp.0.c"  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pp.0.c -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc
Command       clang done; 3.006 sec.
INFO-FLOW: Done: GCC PP time: 6.1 seconds per iteration
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.158 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.216 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.sign.pp.0.c.diag.yml C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.sign.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.sign.pp.0.c.err.log 
Command       ap_eval done; 0.122 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.sign.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.sign.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.sign.pp.0.c.err.log 
Command         ap_eval done; 0.261 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.sign.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.sign.pp.0.c.err.log 
Command         ap_eval done; 0.12 sec.
Command       tidy_31 done; 0.456 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.23 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.111 sec.
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.bc
Command       clang done; 3.025 sec.
INFO: [HLS 200-10] Analyzing design file 'dilithium2/symmetric-aes.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dilithium2/symmetric-aes.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       is_encrypted dilithium2/symmetric-aes.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "dilithium2/symmetric-aes.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E dilithium2/symmetric-aes.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pp.0.c
Command       clang done; 3.031 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.151 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pp.0.c"  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pp.0.c -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc
Command       clang done; 2.98 sec.
INFO-FLOW: Done: GCC PP time: 6.2 seconds per iteration
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.134 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.14 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.symmetric-aes.pp.0.c.diag.yml C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.symmetric-aes.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.symmetric-aes.pp.0.c.err.log 
Command       ap_eval done; 0.104 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.symmetric-aes.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.symmetric-aes.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.symmetric-aes.pp.0.c.err.log 
Command         ap_eval done; 0.179 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.symmetric-aes.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.symmetric-aes.pp.0.c.err.log 
Command         ap_eval done; 0.121 sec.
Command       tidy_31 done; 0.349 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.161 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.bc
Command       clang done; 3.138 sec.
INFO: [HLS 200-10] Analyzing design file 'dilithium2/symmetric-shake.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dilithium2/symmetric-shake.c as C
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.105 sec.
Execute       is_encrypted dilithium2/symmetric-shake.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "dilithium2/symmetric-shake.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E dilithium2/symmetric-shake.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pp.0.c
Command       clang done; 2.952 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.167 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pp.0.c  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pp.0.c"  -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pp.0.c -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/useless.bc
Command       clang done; 2.915 sec.
INFO-FLOW: Done: GCC PP time: 6 seconds per iteration
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredkeccak_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'UNROLL' factor=8 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake128_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_absorb limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredshake256_squeezeblocks limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=39 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=8 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=128 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=33 max=3300 
INFO-FLOW: Setting directive 'ALLOCATION' instances=positionBooleanTextRequiredreduce32 limit=1 function=positionBoolean0type 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=64 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=7 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=4 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd max=256 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.134 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pp.0.c std=gnu89 -directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.133 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.symmetric-shake.pp.0.c.diag.yml C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.symmetric-shake.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-dataflow-lawyer.symmetric-shake.pp.0.c.err.log 
Command       ap_eval done; 0.111 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.symmetric-shake.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.symmetric-shake.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/tidy-3.1.symmetric-shake.pp.0.c.err.log 
Command         ap_eval done; 0.205 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.symmetric-shake.pp.0.c.out.log 2> C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/xilinx-legacy-rewriter.symmetric-shake.pp.0.c.err.log 
Command         ap_eval done; 0.117 sec.
Command       tidy_31 done; 0.38 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.15 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_part_info done; 0.101 sec.
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.bc
Command       clang done; 3.343 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes.g.bc C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/aes256ctr.g.bc C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/fips202.g.bc C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/ntt.g.bc C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/packing.g.bc C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/poly.g.bc C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/polyvec.g.bc C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/reduce.g.bc C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rng.g.bc C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rounding.g.bc C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/sign.g.bc C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-aes.g.bc C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/symmetric-shake.g.bc -hls-opt -except-internalize pqcrystals_dilithium2_ref -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.g 
Command       llvm-ld done; 3.062 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:02:42 . Memory (MB): peak = 188.551 ; gain = 99.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:02:42 . Memory (MB): peak = 188.551 ; gain = 99.801
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.pp.bc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.647 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top pqcrystals_dilithium2_ref -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.g.0.bc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'load64_label1' (dilithium2/fips202.c:31) in function 'load64': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'store64_label0' (dilithium2/fips202.c:48) in function 'store64': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-603] Inlining function 'keccak_absorb' into 'shake256_absorb' (dilithium2/fips202.c:663).
INFO: [XFORM 203-603] Inlining function 'keccak_absorb' into 'shake128_absorb' (dilithium2/fips202.c:588).
INFO: [XFORM 203-603] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:30).
INFO: [XFORM 203-603] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:29).
INFO: [XFORM 203-603] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:143).
INFO: [XFORM 203-603] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:142).
INFO: [XFORM 203-603] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:105).
INFO: [XFORM 203-603] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:104).
INFO: [XFORM 203-603] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:518).
INFO: [XFORM 203-603] Inlining function 'shake256_absorb' into 'shake256' (dilithium2/fips202.c:748).
INFO: [XFORM 203-603] Inlining function 'keccak_squeezeblocks' into 'shake256_squeezeblocks' (dilithium2/fips202.c:694).
INFO: [XFORM 203-603] Inlining function 'keccak_squeezeblocks' into 'shake128_squeezeblocks' (dilithium2/fips202.c:619).
INFO: [XFORM 203-603] Inlining function 'shake128_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/poly.c:382).
INFO: [XFORM 203-603] Inlining function 'shake128_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/poly.c:373).
INFO: [XFORM 203-603] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_ntt' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:129).
INFO: [XFORM 203-603] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_ntt' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:121).
INFO: [XFORM 203-603] Inlining function 'shake256_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:532).
INFO: [XFORM 203-603] Inlining function 'shake256_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:520).
INFO: [XFORM 203-603] Inlining function 'shake256_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/poly.c:497).
INFO: [XFORM 203-603] Inlining function 'pqcrystals_dilithium2_ref_reduce32' into 'pqcrystals_dilithium2_ref_poly_reduce' (dilithium2/poly.c:33).
INFO: [XFORM 203-603] Inlining function 'pqcrystals_dilithium2_ref_caddq' into 'pqcrystals_dilithium2_ref_poly_caddq' (dilithium2/poly.c:51).
Command         transform done; 2.387 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:02:46 . Memory (MB): peak = 188.551 ; gain = 99.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.g.1.bc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'keccak_init.1' into 'shake256_init.1' (dilithium2/fips202.c:648) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_finalize' into 'shake256_finalize.1' (dilithium2/fips202.c:675) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeeze' (dilithium2/fips202.c:508) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.4' into 'keccak_squeeze' (dilithium2/fips202.c:519) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_init' into 'shake256_init' (dilithium2/fips202.c:648) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_finalize.1' into 'shake256_finalize' (dilithium2/fips202.c:675) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeeze.1' (dilithium2/fips202.c:508) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.4' into 'keccak_squeeze.1' (dilithium2/fips202.c:519) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_init' into 'shake256' (dilithium2/fips202.c:747) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'shake256' (dilithium2/fips202.c:396->dilithium2/fips202.c:663->dilithium2/fips202.c:748) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_finalize' into 'shake256' (dilithium2/fips202.c:749) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_squeeze' into 'shake256' (dilithium2/fips202.c:750) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_init.1' into 'shake128_init' (dilithium2/fips202.c:573) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'shake128_absorb.1' (dilithium2/fips202.c:396->dilithium2/fips202.c:588) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'shake128_absorb' (dilithium2/fips202.c:396->dilithium2/fips202.c:588) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_finalize' into 'shake128_finalize' (dilithium2/fips202.c:600) automatically.
INFO: [XFORM 203-602] Inlining function 'shake128_init' into 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' (dilithium2/symmetric-shake.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'shake128_finalize' into 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' (dilithium2/symmetric-shake.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/poly.c:372) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.1' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/fips202.c:477->dilithium2/fips202.c:619->dilithium2/poly.c:373) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_ntt' (dilithium2/ntt.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt' into 'pqcrystals_dilithium2_ref_polyveck_ntt' (dilithium2/polyvec.c:283) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_init.1' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_finalize.1' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:31) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.2' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/fips202.c:477->dilithium2/fips202.c:694->dilithium2/poly.c:497) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.1' (dilithium2/poly.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery' (dilithium2/poly.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.1' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' (dilithium2/polyvec.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' (dilithium2/polyvec.c:138) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_add' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' (dilithium2/polyvec.c:139) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_reduce' into 'pqcrystals_dilithium2_ref_polyveck_reduce' (dilithium2/polyvec.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_invntt_tomont' (dilithium2/ntt.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_invntt_tomont' into 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' (dilithium2/polyvec.c:299) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_caddq' into 'pqcrystals_dilithium2_ref_polyveck_caddq' (dilithium2/polyvec.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_decompose' into 'pqcrystals_dilithium2_ref_poly_decompose' (dilithium2/poly.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_decompose' into 'pqcrystals_dilithium2_ref_polyveck_decompose' (dilithium2/polyvec.c:372) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyw1_pack' into 'pqcrystals_dilithium2_ref_polyveck_pack_w1' (dilithium2/polyvec.c:419) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeeze.1139' (dilithium2/fips202.c:508) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.4' into 'keccak_squeeze.1139' (dilithium2/fips202.c:519) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_init.1' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:517) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/fips202.c:396->dilithium2/fips202.c:663->dilithium2/poly.c:518) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_finalize.1' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:519) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.3' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/fips202.c:477->dilithium2/fips202.c:694->dilithium2/poly.c:520) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_ntt.1' (dilithium2/ntt.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.2' (dilithium2/poly.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.2' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery' (dilithium2/polyvec.c:115) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_invntt_tomont' into 'pqcrystals_dilithium2_ref_polyvecl_invntt_tomont' (dilithium2/polyvec.c:108) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_add.1' into 'pqcrystals_dilithium2_ref_polyvecl_add' (dilithium2/polyvec.c:86) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_reduce' into 'pqcrystals_dilithium2_ref_polyvecl_reduce' (dilithium2/polyvec.c:54) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_chknorm' into 'pqcrystals_dilithium2_ref_polyvecl_chknorm' (dilithium2/polyvec.c:159) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.2' into 'pqcrystals_dilithium2_ref_polyveck_pointwise_poly_montgomery' (dilithium2/polyvec.c:306) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_sub' into 'pqcrystals_dilithium2_ref_polyveck_sub' (dilithium2/polyvec.c:253) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_chknorm' into 'pqcrystals_dilithium2_ref_polyveck_chknorm' (dilithium2/polyvec.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_add.1' into 'pqcrystals_dilithium2_ref_polyveck_add' (dilithium2/polyvec.c:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_make_hint' into 'pqcrystals_dilithium2_ref_poly_make_hint' (dilithium2/poly.c:249) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_make_hint' into 'pqcrystals_dilithium2_ref_polyveck_make_hint' (dilithium2/polyvec.c:393) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_init.1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:103) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_finalize.1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:106) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_squeeze.2' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:107) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyvec_matrix_expand' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:120) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/polyvec.c:101->dilithium2/sign.c:121) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyveck_ntt' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:122) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_uniform_gamma1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:127) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyvec_matrix_pointwise_montgomery' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_squeeze.1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:145) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt.1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:153) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_invntt_tomont' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_add' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_reduce' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyveck_sub' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyveck_add' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:176) automatically.
Command         transform done; 7.306 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.243 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:02:54 . Memory (MB): peak = 188.551 ; gain = 99.801
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.g.1.bc to C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.o.1.bc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pqcrystals_dilithium2_ref_ntt_label8' (dilithium2/ntt.c:55) in function 'pqcrystals_dilithium2_ref_ntt.1' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-8' (dilithium2/fips202.c:474) in function 'pqcrystals_dilithium2_ref_poly_challenge' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-11.1.1' (dilithium2/fips202.c:474) in function 'pqcrystals_dilithium2_ref_poly_challenge' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pqcrystals_dilithium2_ref_invntt_tomont_label5' (dilithium2/ntt.c:84) in function 'pqcrystals_dilithium2_ref_invntt_tomont' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pqcrystals_dilithium2_ref_poly_add.1' (dilithium2/poly.c:87:65).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'pqcrystals_dilithium2_ref_poly_add_label5' (dilithium2/poly.c:88) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery' (dilithium2/poly.c:176).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7' (dilithium2/poly.c:181) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pqcrystals_dilithium2_ref_ntt_label8' (dilithium2/ntt.c:55) in function 'pqcrystals_dilithium2_ref_ntt' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.2' (dilithium2/fips202.c:474) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'pqcrystals_dilithium2_ref_polyvecl_reduce_label14' (dilithium2/polyvec.c:54:1) in function 'pqcrystals_dilithium2_ref_polyvecl_reduce'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'pqcrystals_dilithium2_ref_ntt_label7' (dilithium2/ntt.c:55:1) in function 'pqcrystals_dilithium2_ref_ntt.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'pqcrystals_dilithium2_ref_poly_sub_label6' (dilithium2/poly.c:109:1) in function 'pqcrystals_dilithium2_ref_poly_sub'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'pqcrystals_dilithium2_ref_poly_add_label5' (dilithium2/poly.c:88:1) in function 'pqcrystals_dilithium2_ref_poly_add'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 39 for loop 'pqcrystals_dilithium2_ref_poly_challenge_label2' (dilithium2/poly.c:530:1) in function 'pqcrystals_dilithium2_ref_poly_challenge'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'pqcrystals_dilithium2_ref_poly_caddq_label3' (dilithium2/poly.c:51:1) in function 'pqcrystals_dilithium2_ref_poly_caddq'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'pqcrystals_dilithium2_ref_invntt_tomont_label4' (dilithium2/ntt.c:84:1) in function 'pqcrystals_dilithium2_ref_invntt_tomont'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'pqcrystals_dilithium2_ref_invntt_tomont_label16' (dilithium2/ntt.c:96:1) in function 'pqcrystals_dilithium2_ref_invntt_tomont'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'pqcrystals_dilithium2_ref_poly_reduce_label2' (dilithium2/poly.c:33:1) in function 'pqcrystals_dilithium2_ref_poly_reduce'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'pqcrystals_dilithium2_ref_poly_add_label5' (dilithium2/poly.c:88:1) in function 'pqcrystals_dilithium2_ref_poly_add.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7' (dilithium2/poly.c:181:1) in function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7' (dilithium2/poly.c:181:1) in function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7' (dilithium2/poly.c:181:1) in function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'pqcrystals_dilithium2_ref_ntt_label7' (dilithium2/ntt.c:55:1) in function 'pqcrystals_dilithium2_ref_ntt'.
WARNING: [XFORM 203-561] Updating loop upper bound from 7 to 2 for loop 'pqcrystals_dilithium2_ref_poly_uniform_label13' (dilithium2/poly.c:380:1) in function 'pqcrystals_dilithium2_ref_poly_uniform'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2) < AVE (= 3)) for loop 'pqcrystals_dilithium2_ref_poly_uniform_label13' (dilithium2/poly.c:380:1) in function 'pqcrystals_dilithium2_ref_poly_uniform'.
INFO: [XFORM 203-501] Unrolling loop 'store64_label0' (dilithium2/fips202.c:48) in function 'store64.4': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'store64_label0' (dilithium2/fips202.c:48) in function 'store64.4' completely with a factor of 8.
WARNING: [XFORM 203-503] Cannot unroll loop 'pqcrystals_dilithium2_ref_ntt_label9' (dilithium2/ntt.c:57) in function 'pqcrystals_dilithium2_ref_ntt.1' completely: variable loop bound.
INFO: [XFORM 203-501] Unrolling loop 'store64_label0' (dilithium2/fips202.c:48) in function 'store64': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'store64_label0' (dilithium2/fips202.c:48) in function 'store64' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'load64_label1' (dilithium2/fips202.c:31) in function 'load64': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'load64_label1' (dilithium2/fips202.c:31) in function 'load64' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-8' (dilithium2/fips202.c:474) in function 'pqcrystals_dilithium2_ref_poly_challenge' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-11.1.1' (dilithium2/fips202.c:474) in function 'pqcrystals_dilithium2_ref_poly_challenge' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'pqcrystals_dilithium2_ref_invntt_tomont_label6' (dilithium2/ntt.c:86) in function 'pqcrystals_dilithium2_ref_invntt_tomont' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'pqcrystals_dilithium2_ref_poly_add_label5' (dilithium2/poly.c:88) in function 'pqcrystals_dilithium2_ref_poly_add.1' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7' (dilithium2/poly.c:181) in function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery' completely with a factor of 256.
WARNING: [XFORM 203-503] Cannot unroll loop 'pqcrystals_dilithium2_ref_ntt_label9' (dilithium2/ntt.c:57) in function 'pqcrystals_dilithium2_ref_ntt' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (dilithium2/fips202.c:474) in function 'pqcrystals_dilithium2_ref_poly_uniform' completely with a factor of 1.
INFO: [XFORM 203-501] Unrolling loop 'store64_label0' (dilithium2/fips202.c:48) in function 'store64.1': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'store64_label0' (dilithium2/fips202.c:48) in function 'store64.1' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'store64_label0' (dilithium2/fips202.c:48) in function 'store64.2': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'store64_label0' (dilithium2/fips202.c:48) in function 'store64.2' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'store64_label0' (dilithium2/fips202.c:48) in function 'store64.3': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'store64_label0' (dilithium2/fips202.c:48) in function 'store64.3' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'load64_label1' (dilithium2/fips202.c:31) in function 'load64.1': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'load64_label1' (dilithium2/fips202.c:31) in function 'load64.1' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'load64_label1' (dilithium2/fips202.c:31) in function 'load64.2': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'load64_label1' (dilithium2/fips202.c:31) in function 'load64.2' completely with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'load64_label1' (dilithium2/fips202.c:31) in function 'load64.3': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-489] Unrolling loop 'load64_label1' (dilithium2/fips202.c:31) in function 'load64.3' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'state.pos' (dilithium2/fips202.c:745) automatically.
INFO: [XFORM 203-102] Partitioning array 'state.s' (dilithium2/fips202.c:745) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_init.1' into 'shake256_init.1' (dilithium2/fips202.c:648) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_finalize' into 'shake256_finalize.1' (dilithium2/fips202.c:675) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.4' into 'keccak_squeeze' (dilithium2/fips202.c:528) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeeze' (dilithium2/fips202.c:556) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_init' into 'shake256_init' (dilithium2/fips202.c:648) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_finalize.1' into 'shake256_finalize' (dilithium2/fips202.c:675) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.4' into 'keccak_squeeze.1' (dilithium2/fips202.c:528) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeeze.1' (dilithium2/fips202.c:556) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_init' into 'shake256' (dilithium2/fips202.c:747) automatically.
INFO: [XFORM 203-602] Inlining function 'load64.1' into 'shake256' (dilithium2/fips202.c:410->dilithium2/fips202.c:663->dilithium2/fips202.c:748) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'shake256' (dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/fips202.c:748) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_finalize' into 'shake256' (dilithium2/fips202.c:749) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_squeeze' into 'shake256' (dilithium2/fips202.c:750) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_init.1' into 'shake128_init' (dilithium2/fips202.c:573) automatically.
INFO: [XFORM 203-602] Inlining function 'load64.1' into 'shake128_absorb.1' (dilithium2/fips202.c:410->dilithium2/fips202.c:588) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'shake128_absorb.1' (dilithium2/fips202.c:427->dilithium2/fips202.c:588) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'shake128_absorb' (dilithium2/fips202.c:396->dilithium2/fips202.c:588) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_finalize' into 'shake128_finalize' (dilithium2/fips202.c:600) automatically.
INFO: [XFORM 203-602] Inlining function 'shake128_init' into 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' (dilithium2/symmetric-shake.c:14) automatically.
INFO: [XFORM 203-602] Inlining function 'shake128_finalize' into 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' (dilithium2/symmetric-shake.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/poly.c:372) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.1' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/fips202.c:477->dilithium2/fips202.c:619->dilithium2/poly.c:373) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_ntt' (dilithium2/ntt.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt' into 'pqcrystals_dilithium2_ref_polyveck_ntt' (dilithium2/polyvec.c:283) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_init.1' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'load64.1' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/fips202.c:410->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/symmetric-shake.c:29) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_finalize.1' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:31) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.2' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/fips202.c:477->dilithium2/fips202.c:694->dilithium2/poly.c:497) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.1' (dilithium2/poly.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.1' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' (dilithium2/polyvec.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' into 'pqcrystals_dilithium2_ref_polyvec_matrix_pointwise_montgomery' (dilithium2/polyvec.c:29) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_reduce' into 'pqcrystals_dilithium2_ref_polyveck_reduce' (dilithium2/polyvec.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_invntt_tomont' (dilithium2/ntt.c:90) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_invntt_tomont' into 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' (dilithium2/polyvec.c:299) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_caddq' into 'pqcrystals_dilithium2_ref_polyveck_caddq' (dilithium2/polyvec.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_decompose' into 'pqcrystals_dilithium2_ref_poly_decompose' (dilithium2/poly.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_decompose' into 'pqcrystals_dilithium2_ref_polyveck_decompose' (dilithium2/polyvec.c:372) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyw1_pack' into 'pqcrystals_dilithium2_ref_polyveck_pack_w1' (dilithium2/polyvec.c:419) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.4' into 'keccak_squeeze.1165' (dilithium2/fips202.c:528) automatically.
INFO: [XFORM 203-602] Inlining function 'store64' into 'keccak_squeeze.1165' (dilithium2/fips202.c:556) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_init.1' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:517) automatically.
INFO: [XFORM 203-602] Inlining function 'load64.3' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/fips202.c:410->dilithium2/fips202.c:663->dilithium2/poly.c:518) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/poly.c:518) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_finalize.1' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:519) automatically.
INFO: [XFORM 203-602] Inlining function 'store64.3' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/fips202.c:477->dilithium2/fips202.c:694->dilithium2/poly.c:520) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_ntt.1' (dilithium2/ntt.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.2' (dilithium2/poly.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.2' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery' (dilithium2/polyvec.c:115) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_invntt_tomont' into 'pqcrystals_dilithium2_ref_polyvecl_invntt_tomont' (dilithium2/polyvec.c:108) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_add' into 'pqcrystals_dilithium2_ref_polyvecl_add' (dilithium2/polyvec.c:86) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_reduce' into 'pqcrystals_dilithium2_ref_polyvecl_reduce' (dilithium2/polyvec.c:54) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_chknorm' into 'pqcrystals_dilithium2_ref_polyvecl_chknorm' (dilithium2/polyvec.c:159) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.2' into 'pqcrystals_dilithium2_ref_polyveck_pointwise_poly_montgomery' (dilithium2/polyvec.c:306) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_sub' into 'pqcrystals_dilithium2_ref_polyveck_sub' (dilithium2/polyvec.c:253) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_chknorm' into 'pqcrystals_dilithium2_ref_polyveck_chknorm' (dilithium2/polyvec.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_add' into 'pqcrystals_dilithium2_ref_polyveck_add' (dilithium2/polyvec.c:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_make_hint' into 'pqcrystals_dilithium2_ref_poly_make_hint' (dilithium2/poly.c:249) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_make_hint' into 'pqcrystals_dilithium2_ref_polyveck_make_hint' (dilithium2/polyvec.c:393) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_init.1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:103) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_finalize.1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:106) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_squeeze.2' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:107) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyvec_matrix_expand' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:120) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/polyvec.c:101->dilithium2/sign.c:121) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyveck_ntt' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:122) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_uniform_gamma1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:127) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyveck_decompose' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:138) automatically.
INFO: [XFORM 203-602] Inlining function 'shake256_squeeze.1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:145) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt.1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:153) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_invntt_tomont' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_add' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_reduce' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyveck_sub' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:164) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyveck_add' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:176) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 10 for loop 'Loop-2' in function 'shake256'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 10 for loop 'Loop-2' in function 'shake256'.
WARNING: [XFORM 203-561] Updating loop upper bound from 20 to 4 for loop 'Loop-1' in function 'shake128_absorb.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'Loop-1' in function 'shake128_absorb.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'Loop-2' in function 'pqcrystals_dilithium2_ref_signature'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'Loop-2' in function 'pqcrystals_dilithium2_ref_signature'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'Loop-13-9' in function 'pqcrystals_dilithium2_ref_signature'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'Loop-13-9' in function 'pqcrystals_dilithium2_ref_signature'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 0 for loop 'Loop-13-13' in function 'pqcrystals_dilithium2_ref_signature'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 4 for loop 'Loop-2' in function 'pqcrystals_dilithium2_ref_poly_challenge'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'Loop-2' in function 'pqcrystals_dilithium2_ref_poly_challenge'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'Loop-2' in function 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'Loop-2' in function 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 4 for loop 'Loop-0' in function 'keccak_squeeze.1165'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'Loop-0' in function 'keccak_squeeze.1165'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'Loop-0' in function 'keccak_squeeze.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'Loop-0' in function 'keccak_squeeze.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'Loop-0' in function 'keccak_squeeze'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'Loop-0' in function 'keccak_squeeze'.
INFO: [XFORM 203-102] Automatically partitioning small array 't.i' (dilithium2/symmetric-shake.c:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (dilithium2/symmetric-shake.c:24) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 't.i' (dilithium2/symmetric-shake.c:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (dilithium2/symmetric-shake.c:24) in dimension 1 completely.
Command         transform done; 35.965 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dilithium2/poly.c:249:20) to (dilithium2/poly.c:248:23) in function 'pqcrystals_dilithium2_ref_polyveck_make_hint'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dilithium2/fips202.c:26:31) to (dilithium2/fips202.c:33:3) in function 'load64.2'... converting 25 basic blocks.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze.1' into 'shake256' (dilithium2/fips202.c:710->dilithium2/fips202.c:750) automatically.
INFO: [XFORM 203-602] Inlining function 'load64.2' into 'shake128_absorb' (dilithium2/fips202.c:401->dilithium2/fips202.c:588) automatically.
INFO: [XFORM 203-602] Inlining function 'shake128_absorb.1' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/symmetric-shake.c:15->dilithium2/poly.c:372) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyz_unpack' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/poly.c:498) automatically.
INFO: [XFORM 203-602] Inlining function 'load64.1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/fips202.c:417->dilithium2/fips202.c:663->dilithium2/sign.c:104) automatically.
INFO: [XFORM 203-602] Inlining function 'load64' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/fips202.c:427->dilithium2/fips202.c:663->dilithium2/sign.c:105) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/fips202.c:710->dilithium2/sign.c:107) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze.1165' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/fips202.c:710->dilithium2/sign.c:145) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_chknorm' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:157) automatically.
INFO: [XFORM 203-602] Inlining function 'pqcrystals_dilithium2_ref_polyveck_make_hint' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:178) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:80)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute.1' (dilithium2/fips202.c:86:1)...70 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (dilithium2/fips202.c:86)...70 expression(s) balanced.
Command         transform done; 20.925 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:03:51 . Memory (MB): peak = 192.094 ; gain = 103.344
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.o.2.bc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-14.13' (dilithium2/polyvec.c:114:7) in function 'pqcrystals_dilithium2_ref_signature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-14.15' (dilithium2/polyvec.c:85:7) in function 'pqcrystals_dilithium2_ref_signature'.
INFO: [XFORM 203-541] Flattening a loop nest 'pqcrystals_dilithium2_ref_polyvecl_reduce_label14' (dilithium2/polyvec.c:54:6) in function 'pqcrystals_dilithium2_ref_signature'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-14.19' (dilithium2/polyvec.c:234:7) in function 'pqcrystals_dilithium2_ref_signature'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-14' (dilithium2/polyvec.c:46:7) in function 'pqcrystals_dilithium2_ref_signature' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (dilithium2/polyvec.c:187:7) in function 'pqcrystals_dilithium2_ref_polyveck_reduce'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (dilithium2/polyvec.c:305:7) in function 'pqcrystals_dilithium2_ref_polyveck_pointwise_poly_montgomery'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (dilithium2/polyvec.c:202:7) in function 'pqcrystals_dilithium2_ref_polyveck_caddq'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (dilithium2/polyvec.c:28:7) in function 'pqcrystals_dilithium2_ref_polyvec_matrix_pointwise_montgomery' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pqcrystals_dilithium2_ref_ntt_label8' (dilithium2/ntt.c:55:88) in function 'pqcrystals_dilithium2_ref_ntt.1' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pqcrystals_dilithium2_ref_ntt_label7' (dilithium2/ntt.c:54:76) in function 'pqcrystals_dilithium2_ref_ntt.1' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pqcrystals_dilithium2_ref_ntt_label8' (dilithium2/ntt.c:55:88) in function 'pqcrystals_dilithium2_ref_ntt' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pqcrystals_dilithium2_ref_ntt_label7' (dilithium2/ntt.c:54:76) in function 'pqcrystals_dilithium2_ref_ntt' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pqcrystals_dilithium2_ref_invntt_tomont_label5' (dilithium2/ntt.c:84:98) in function 'pqcrystals_dilithium2_ref_invntt_tomont' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pqcrystals_dilithium2_ref_invntt_tomont_label4' (dilithium2/ntt.c:83:86) in function 'pqcrystals_dilithium2_ref_invntt_tomont' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_upack_sk' to 'pqcrystals_dilithium.2' (dilithium2/packing.c:122:19)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_signature' to 'pqcrystals_dilithium.1.1' (dilithium2/poly.c:18:23)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_polyz_pack' to 'pqcrystals_dilithium.2.1' (dilithium2/poly.c:804:25)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_polyveck_reduce' to 'pqcrystals_dilithium.3' (dilithium2/poly.c:32:68)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_polyveck_pointwise_poly_montgomery' to 'pqcrystals_dilithium.4' (dilithium2/poly.c:18:82)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_polyveck_pack_w1' to 'pqcrystals_dilithium.5' (dilithium2/poly.c:418:25)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' to 'pqcrystals_dilithium.6' (dilithium2/polyvec.c:160:21)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_polyveck_chknorm' to 'pqcrystals_dilithium.7' (dilithium2/poly.c:298:23)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_polyveck_caddq' to 'pqcrystals_dilithium.8' (dilithium2/poly.c:50:67)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_polyvec_matrix_pointwise_montgomery' to 'pqcrystals_dilithium.9' (dilithium2/polyvec.c:18:88)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_polyt0_unpack' to 'pqcrystals_dilithium.10' (dilithium2/poly.c:738:25)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_polyeta_unpack' to 'pqcrystals_dilithium.11' (dilithium2/poly.c:598:25)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' to 'pqcrystals_dilithium.12' (dilithium2/fips202.c:48:19)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_poly_uniform' to 'pqcrystals_dilithium.13' (dilithium2/fips202.c:11:19)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery' to 'pqcrystals_dilithium.14' (dilithium2/poly.c:181:20)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_poly_challenge' to 'pqcrystals_dilithium.15' (dilithium2/fips202.c:31:19)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_poly_add.1' to 'pqcrystals_dilithium.16' (dilithium2/poly.c:88:5)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_pack_sig' to 'pqcrystals_dilithium.17' (dilithium2/packing.c:167:9)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_ntt.1' to 'pqcrystals_dilithium.18' (dilithium2/ntt.c:18:70)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_ntt' to 'pqcrystals_dilithium.19' (dilithium2/ntt.c:18:70)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_montgomery_reduce' to 'pqcrystals_dilithium.20' (dilithium2/reduce.c:18:3)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_invntt_tomont' to 'pqcrystals_dilithium.21' (dilithium2/ntt.c:18:80)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' to 'pqcrystals_dilithium.22' (dilithium2/fips202.c:31:20)
WARNING: [XFORM 203-631] Renaming function 'KeccakF1600_StatePermute.1' to 'KeccakF1600_StatePer' (dilithium2/fips202.c:86:1)
WARNING: [XFORM 203-631] Renaming function 'KeccakF1600_StatePermute' to 'KeccakF1600_StatePer.1' (dilithium2/fips202.c:86:1)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0].s' (dilithium2/fips202.c:363:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0].s' (dilithium2/fips202.c:417:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0].s' (dilithium2/fips202.c:450:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0].s' (dilithium2/fips202.c:451:3)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (dilithium2/fips202.c:541:6)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (dilithium2/fips202.c:542:6)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (dilithium2/fips202.c:543:6)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (dilithium2/fips202.c:544:6)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (dilithium2/fips202.c:545:6)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (dilithium2/fips202.c:546:6)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (dilithium2/fips202.c:547:6)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (dilithium2/fips202.c:548:6)
INFO: [HLS 200-472] Inferring partial write operation for 'v.vec.coeffs' (dilithium2/poly.c:51:20)
INFO: [HLS 200-472] Inferring partial write operation for 'r.vec.coeffs' (dilithium2/poly.c:181:20)
INFO: [HLS 200-472] Inferring partial write operation for 'v.vec.coeffs' (dilithium2/poly.c:33:20)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:417:19)
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:387:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:424:7)
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:426:7)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:450:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:451:3)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/ntt.c:88:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/ntt.c:90:22)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/ntt.c:96:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rho' (dilithium2/packing.c:123:5)
INFO: [HLS 200-472] Inferring partial write operation for 'rho' (dilithium2/packing.c:127:5)
INFO: [HLS 200-472] Inferring partial write operation for 'rho' (dilithium2/packing.c:131:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/ntt.c:59:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/ntt.c:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'c.coeffs' (dilithium2/poly.c:88:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:417:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:450:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:451:3)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (dilithium2/fips202.c:48:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c.coeffs' (dilithium2/poly.c:528:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (dilithium2/fips202.c:48:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c.coeffs' (dilithium2/poly.c:539:5)
INFO: [HLS 200-472] Inferring partial write operation for 'c.coeffs' (dilithium2/poly.c:540:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (dilithium2/poly.c:608:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (dilithium2/poly.c:609:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (dilithium2/poly.c:610:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (dilithium2/poly.c:611:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (dilithium2/poly.c:612:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (dilithium2/poly.c:613:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (dilithium2/poly.c:614:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (dilithium2/poly.c:615:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (dilithium2/poly.c:775:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (dilithium2/poly.c:776:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (dilithium2/poly.c:777:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (dilithium2/poly.c:778:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (dilithium2/poly.c:779:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (dilithium2/poly.c:780:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (dilithium2/poly.c:781:5)
INFO: [HLS 200-472] Inferring partial write operation for 'r.coeffs' (dilithium2/poly.c:782:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:417:19)
INFO: [HLS 200-472] Inferring partial write operation for 't.6' (dilithium2/fips202.c:387:21)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:401:21)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:410:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:417:19)
INFO: [HLS 200-472] Inferring partial write operation for 't.6' (dilithium2/fips202.c:424:7)
INFO: [HLS 200-472] Inferring partial write operation for 't.6' (dilithium2/fips202.c:426:7)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:427:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:450:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:451:3)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:541:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:542:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:543:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:544:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:545:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:546:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:547:6)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:548:6)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/sign.c:128:3)
INFO: [HLS 200-472] Inferring partial write operation for 'w0.vec.coeffs' (dilithium2/poly.c:226:21)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:417:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:401:21)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:410:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:450:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:451:3)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/poly.c:181:20)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/poly.c:88:5)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/poly.c:33:20)
INFO: [HLS 200-472] Inferring partial write operation for 'w0.vec.coeffs' (dilithium2/poly.c:109:5)
INFO: [HLS 200-472] Inferring partial write operation for 'w0.vec.coeffs' (dilithium2/poly.c:88:5)
INFO: [HLS 200-472] Inferring partial write operation for 'h.vec.coeffs' (dilithium2/poly.c:249:20)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:325:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:326:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:327:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:328:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:329:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:330:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:331:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:332:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:333:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:334:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:335:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:336:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:337:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:338:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:339:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:340:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:341:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:342:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:343:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:344:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:345:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:346:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:347:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:348:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (dilithium2/fips202.c:349:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:387:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:424:7)
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:426:7)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:427:17)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:344:7)
INFO: [HLS 200-472] Inferring partial write operation for 't.vec.coeffs' (dilithium2/poly.c:181:20)
INFO: [HLS 200-472] Inferring partial write operation for 'c.coeffs' (dilithium2/poly.c:181:20)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:417:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:450:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:451:3)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (dilithium2/fips202.c:48:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (dilithium2/poly.c:380:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (dilithium2/fips202.c:48:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (dilithium2/fips202.c:48:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a.coeffs' (dilithium2/poly.c:875:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a.coeffs' (dilithium2/poly.c:876:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a.coeffs' (dilithium2/poly.c:877:5)
INFO: [HLS 200-472] Inferring partial write operation for 'a.coeffs' (dilithium2/poly.c:878:5)
WARNING: [XFORM 203-631] Renaming function 'pqcrystals_dilithium.2.1' to 'pqcrystals_dilithium.23' (dilithium2/poly.c:798:25)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'shake256_absorb' is missing or was optimized away (dilithium2/fips202.c:663:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'keccak_absorb' is missing or was optimized away (dilithium2/fips202.c:386:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'keccak_absorb' is missing or was optimized away (dilithium2/fips202.c:386:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'reduce32' is missing or was optimized away (dilithium2/reduce.c:34:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'shake256_absorb' is missing or was optimized away (dilithium2/fips202.c:663:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'keccak_absorb' is missing or was optimized away (dilithium2/fips202.c:386:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'shake256_absorb' is missing or was optimized away (dilithium2/fips202.c:663:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'keccak_absorb' is missing or was optimized away (dilithium2/fips202.c:386:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'shake256_absorb' is missing or was optimized away (dilithium2/fips202.c:663:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'keccak_absorb' is missing or was optimized away (dilithium2/fips202.c:386:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'shake256_squeezeblocks' is missing or was optimized away (dilithium2/fips202.c:694:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'keccak_squeezeblocks' is missing or was optimized away (dilithium2/fips202.c:472:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'shake256_squeezeblocks' is missing or was optimized away (dilithium2/fips202.c:694:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'keccak_squeezeblocks' is missing or was optimized away (dilithium2/fips202.c:472:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'keccak_absorb' is missing or was optimized away (dilithium2/fips202.c:386:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'shake128_squeezeblocks' is missing or was optimized away (dilithium2/fips202.c:619:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'keccak_squeezeblocks' is missing or was optimized away (dilithium2/fips202.c:472:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'shake128_squeezeblocks' is missing or was optimized away (dilithium2/fips202.c:619:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'keccak_squeezeblocks' is missing or was optimized away (dilithium2/fips202.c:472:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'shake256_squeezeblocks' is missing or was optimized away (dilithium2/fips202.c:694:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'keccak_squeezeblocks' is missing or was optimized away (dilithium2/fips202.c:472:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'shake256_absorb' is missing or was optimized away (dilithium2/fips202.c:663:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'keccak_absorb' is missing or was optimized away (dilithium2/fips202.c:386:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'shake256_absorb' is missing or was optimized away (dilithium2/fips202.c:663:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'keccak_absorb' is missing or was optimized away (dilithium2/fips202.c:386:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'shake256_absorb' is missing or was optimized away (dilithium2/fips202.c:663:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'keccak_absorb' is missing or was optimized away (dilithium2/fips202.c:386:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'shake256_absorb' is missing or was optimized away (dilithium2/fips202.c:663:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'keccak_absorb' is missing or was optimized away (dilithium2/fips202.c:386:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'reduce32' is missing or was optimized away (dilithium2/reduce.c:34:1)
Command         transform done; 90.286 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:41 ; elapsed = 00:05:21 . Memory (MB): peak = 518.102 ; gain = 429.352
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 159.03 sec.
Command     elaborate done; 308.432 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'pqcrystals_dilithium2_ref' ...
Execute       ap_set_top_model pqcrystals_dilithium2_ref 
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.11' to 'pqcrystals_dilithium_11'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.10' to 'pqcrystals_dilithium_10'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.2' to 'pqcrystals_dilithium_2'.
WARNING: [SYN 201-103] Legalizing function name 'load64.3' to 'load64_3'.
WARNING: [SYN 201-103] Legalizing function name 'KeccakF1600_StatePer.1' to 'KeccakF1600_StatePer_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.13' to 'pqcrystals_dilithium_13'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.19' to 'pqcrystals_dilithium_19'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.22' to 'pqcrystals_dilithium_22'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.12' to 'pqcrystals_dilithium_12'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.20' to 'pqcrystals_dilithium_20'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.14' to 'pqcrystals_dilithium_14'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.16' to 'pqcrystals_dilithium_16'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.9' to 'pqcrystals_dilithium_9'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.3' to 'pqcrystals_dilithium_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.21' to 'pqcrystals_dilithium_21'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.6' to 'pqcrystals_dilithium_6'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.8' to 'pqcrystals_dilithium_8'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.5' to 'pqcrystals_dilithium_5'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.15' to 'pqcrystals_dilithium_15'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.18' to 'pqcrystals_dilithium_18'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.4' to 'pqcrystals_dilithium_4'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.7' to 'pqcrystals_dilithium_7'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.23' to 'pqcrystals_dilithium_23'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.17' to 'pqcrystals_dilithium_17'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium.1.1' to 'pqcrystals_dilithium_1_1'.
Command       ap_set_top_model done; 1.519 sec.
Execute       get_model_list pqcrystals_dilithium2_ref -filter all-wo-channel -topdown 
Execute       preproc_iomode -model pqcrystals_dilithium2_ref 
Execute       preproc_iomode -model pqcrystals_dilithium.1.1 
Execute       preproc_iomode -model pqcrystals_dilithium.17 
Execute       preproc_iomode -model pqcrystals_dilithium.23 
Execute       preproc_iomode -model pqcrystals_dilithium.7 
Execute       preproc_iomode -model pqcrystals_dilithium.4 
Execute       preproc_iomode -model pqcrystals_dilithium.18 
Execute       preproc_iomode -model pqcrystals_dilithium.15 
Execute       preproc_iomode -model pqcrystals_dilithium.5 
Execute       preproc_iomode -model pqcrystals_dilithium.8 
Execute       preproc_iomode -model pqcrystals_dilithium.6 
Execute       preproc_iomode -model pqcrystals_dilithium.21 
Execute       preproc_iomode -model pqcrystals_dilithium.3 
Execute       preproc_iomode -model pqcrystals_dilithium.9 
Execute       preproc_iomode -model pqcrystals_dilithium.16 
Execute       preproc_iomode -model pqcrystals_dilithium.14 
Execute       preproc_iomode -model pqcrystals_dilithium.20 
Execute       preproc_iomode -model pqcrystals_dilithium.12 
Execute       preproc_iomode -model pqcrystals_dilithium.22 
Execute       preproc_iomode -model pqcrystals_dilithium.19 
Execute       preproc_iomode -model pqcrystals_dilithium.13 
Execute       preproc_iomode -model rej_uniform 
Execute       preproc_iomode -model shake128_absorb 
Execute       preproc_iomode -model shake256 
Execute       preproc_iomode -model KeccakF1600_StatePer 
Execute       preproc_iomode -model KeccakF1600_StatePer.1 
Execute       preproc_iomode -model load64.3 
Execute       preproc_iomode -model pqcrystals_dilithium.2 
Execute       preproc_iomode -model pqcrystals_dilithium.10 
Execute       preproc_iomode -model pqcrystals_dilithium.11 
Execute       get_model_list pqcrystals_dilithium2_ref -filter all-wo-channel 
INFO-FLOW: Model list for configure: pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref
INFO-FLOW: Configuring Module : pqcrystals_dilithium.11 ...
Execute       set_default_model pqcrystals_dilithium.11 
Execute       apply_spec_resource_limit pqcrystals_dilithium.11 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.10 ...
Execute       set_default_model pqcrystals_dilithium.10 
Execute       apply_spec_resource_limit pqcrystals_dilithium.10 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.2 ...
Execute       set_default_model pqcrystals_dilithium.2 
Execute       apply_spec_resource_limit pqcrystals_dilithium.2 
INFO-FLOW: Configuring Module : load64.3 ...
Execute       set_default_model load64.3 
Execute       apply_spec_resource_limit load64.3 
INFO-FLOW: Configuring Module : KeccakF1600_StatePer.1 ...
Execute       set_default_model KeccakF1600_StatePer.1 
Execute       apply_spec_resource_limit KeccakF1600_StatePer.1 
INFO-FLOW: Configuring Module : KeccakF1600_StatePer ...
Execute       set_default_model KeccakF1600_StatePer 
Execute       apply_spec_resource_limit KeccakF1600_StatePer 
INFO-FLOW: Configuring Module : shake256 ...
Execute       set_default_model shake256 
Execute       apply_spec_resource_limit shake256 
INFO-FLOW: Configuring Module : shake128_absorb ...
Execute       set_default_model shake128_absorb 
Execute       apply_spec_resource_limit shake128_absorb 
INFO-FLOW: Configuring Module : rej_uniform ...
Execute       set_default_model rej_uniform 
Execute       apply_spec_resource_limit rej_uniform 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.13 ...
Execute       set_default_model pqcrystals_dilithium.13 
Execute       apply_spec_resource_limit pqcrystals_dilithium.13 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.19 ...
Execute       set_default_model pqcrystals_dilithium.19 
Execute       apply_spec_resource_limit pqcrystals_dilithium.19 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.22 ...
Execute       set_default_model pqcrystals_dilithium.22 
Execute       apply_spec_resource_limit pqcrystals_dilithium.22 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.12 ...
Execute       set_default_model pqcrystals_dilithium.12 
Execute       apply_spec_resource_limit pqcrystals_dilithium.12 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.20 ...
Execute       set_default_model pqcrystals_dilithium.20 
Execute       apply_spec_resource_limit pqcrystals_dilithium.20 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.14 ...
Execute       set_default_model pqcrystals_dilithium.14 
Execute       apply_spec_resource_limit pqcrystals_dilithium.14 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.16 ...
Execute       set_default_model pqcrystals_dilithium.16 
Execute       apply_spec_resource_limit pqcrystals_dilithium.16 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.9 ...
Execute       set_default_model pqcrystals_dilithium.9 
Execute       apply_spec_resource_limit pqcrystals_dilithium.9 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.3 ...
Execute       set_default_model pqcrystals_dilithium.3 
Execute       apply_spec_resource_limit pqcrystals_dilithium.3 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.21 ...
Execute       set_default_model pqcrystals_dilithium.21 
Execute       apply_spec_resource_limit pqcrystals_dilithium.21 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.6 ...
Execute       set_default_model pqcrystals_dilithium.6 
Execute       apply_spec_resource_limit pqcrystals_dilithium.6 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.8 ...
Execute       set_default_model pqcrystals_dilithium.8 
Execute       apply_spec_resource_limit pqcrystals_dilithium.8 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.5 ...
Execute       set_default_model pqcrystals_dilithium.5 
Execute       apply_spec_resource_limit pqcrystals_dilithium.5 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.15 ...
Execute       set_default_model pqcrystals_dilithium.15 
Execute       apply_spec_resource_limit pqcrystals_dilithium.15 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.18 ...
Execute       set_default_model pqcrystals_dilithium.18 
Execute       apply_spec_resource_limit pqcrystals_dilithium.18 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.4 ...
Execute       set_default_model pqcrystals_dilithium.4 
Execute       apply_spec_resource_limit pqcrystals_dilithium.4 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.7 ...
Execute       set_default_model pqcrystals_dilithium.7 
Execute       apply_spec_resource_limit pqcrystals_dilithium.7 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.23 ...
Execute       set_default_model pqcrystals_dilithium.23 
Execute       apply_spec_resource_limit pqcrystals_dilithium.23 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.17 ...
Execute       set_default_model pqcrystals_dilithium.17 
Execute       apply_spec_resource_limit pqcrystals_dilithium.17 
INFO-FLOW: Configuring Module : pqcrystals_dilithium.1.1 ...
Execute       set_default_model pqcrystals_dilithium.1.1 
Execute       apply_spec_resource_limit pqcrystals_dilithium.1.1 
INFO-FLOW: Configuring Module : pqcrystals_dilithium2_ref ...
Execute       set_default_model pqcrystals_dilithium2_ref 
Execute       apply_spec_resource_limit pqcrystals_dilithium2_ref 
INFO-FLOW: Model list for preprocess: pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.11 ...
Execute       set_default_model pqcrystals_dilithium.11 
Execute       cdfg_preprocess -model pqcrystals_dilithium.11 
Execute       rtl_gen_preprocess pqcrystals_dilithium.11 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.10 ...
Execute       set_default_model pqcrystals_dilithium.10 
Execute       cdfg_preprocess -model pqcrystals_dilithium.10 
Execute       rtl_gen_preprocess pqcrystals_dilithium.10 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.2 ...
Execute       set_default_model pqcrystals_dilithium.2 
Execute       cdfg_preprocess -model pqcrystals_dilithium.2 
Execute       rtl_gen_preprocess pqcrystals_dilithium.2 
INFO-FLOW: Preprocessing Module: load64.3 ...
Execute       set_default_model load64.3 
Execute       cdfg_preprocess -model load64.3 
Execute       rtl_gen_preprocess load64.3 
INFO-FLOW: Preprocessing Module: KeccakF1600_StatePer.1 ...
Execute       set_default_model KeccakF1600_StatePer.1 
Execute       cdfg_preprocess -model KeccakF1600_StatePer.1 
Execute       rtl_gen_preprocess KeccakF1600_StatePer.1 
INFO-FLOW: Preprocessing Module: KeccakF1600_StatePer ...
Execute       set_default_model KeccakF1600_StatePer 
Execute       cdfg_preprocess -model KeccakF1600_StatePer 
Execute       rtl_gen_preprocess KeccakF1600_StatePer 
INFO-FLOW: Preprocessing Module: shake256 ...
Execute       set_default_model shake256 
Execute       cdfg_preprocess -model shake256 
Execute       rtl_gen_preprocess shake256 
INFO-FLOW: Preprocessing Module: shake128_absorb ...
Execute       set_default_model shake128_absorb 
Execute       cdfg_preprocess -model shake128_absorb 
Execute       rtl_gen_preprocess shake128_absorb 
INFO-FLOW: Preprocessing Module: rej_uniform ...
Execute       set_default_model rej_uniform 
Execute       cdfg_preprocess -model rej_uniform 
Execute       rtl_gen_preprocess rej_uniform 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.13 ...
Execute       set_default_model pqcrystals_dilithium.13 
Execute       cdfg_preprocess -model pqcrystals_dilithium.13 
Execute       rtl_gen_preprocess pqcrystals_dilithium.13 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.19 ...
Execute       set_default_model pqcrystals_dilithium.19 
Execute       cdfg_preprocess -model pqcrystals_dilithium.19 
Execute       rtl_gen_preprocess pqcrystals_dilithium.19 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.22 ...
Execute       set_default_model pqcrystals_dilithium.22 
Execute       cdfg_preprocess -model pqcrystals_dilithium.22 
Execute       rtl_gen_preprocess pqcrystals_dilithium.22 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.12 ...
Execute       set_default_model pqcrystals_dilithium.12 
Execute       cdfg_preprocess -model pqcrystals_dilithium.12 
Execute       rtl_gen_preprocess pqcrystals_dilithium.12 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.20 ...
Execute       set_default_model pqcrystals_dilithium.20 
Execute       cdfg_preprocess -model pqcrystals_dilithium.20 
Execute       rtl_gen_preprocess pqcrystals_dilithium.20 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.14 ...
Execute       set_default_model pqcrystals_dilithium.14 
Execute       cdfg_preprocess -model pqcrystals_dilithium.14 
Command       cdfg_preprocess done; 0.364 sec.
Execute       rtl_gen_preprocess pqcrystals_dilithium.14 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.16 ...
Execute       set_default_model pqcrystals_dilithium.16 
Execute       cdfg_preprocess -model pqcrystals_dilithium.16 
Command       cdfg_preprocess done; 0.41 sec.
Execute       rtl_gen_preprocess pqcrystals_dilithium.16 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.9 ...
Execute       set_default_model pqcrystals_dilithium.9 
Execute       cdfg_preprocess -model pqcrystals_dilithium.9 
Execute       rtl_gen_preprocess pqcrystals_dilithium.9 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.3 ...
Execute       set_default_model pqcrystals_dilithium.3 
Execute       cdfg_preprocess -model pqcrystals_dilithium.3 
Execute       rtl_gen_preprocess pqcrystals_dilithium.3 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.21 ...
Execute       set_default_model pqcrystals_dilithium.21 
Execute       cdfg_preprocess -model pqcrystals_dilithium.21 
Execute       rtl_gen_preprocess pqcrystals_dilithium.21 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.6 ...
Execute       set_default_model pqcrystals_dilithium.6 
Execute       cdfg_preprocess -model pqcrystals_dilithium.6 
Execute       rtl_gen_preprocess pqcrystals_dilithium.6 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.8 ...
Execute       set_default_model pqcrystals_dilithium.8 
Execute       cdfg_preprocess -model pqcrystals_dilithium.8 
Execute       rtl_gen_preprocess pqcrystals_dilithium.8 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.5 ...
Execute       set_default_model pqcrystals_dilithium.5 
Execute       cdfg_preprocess -model pqcrystals_dilithium.5 
Execute       rtl_gen_preprocess pqcrystals_dilithium.5 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.15 ...
Execute       set_default_model pqcrystals_dilithium.15 
Execute       cdfg_preprocess -model pqcrystals_dilithium.15 
Execute       rtl_gen_preprocess pqcrystals_dilithium.15 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.18 ...
Execute       set_default_model pqcrystals_dilithium.18 
Execute       cdfg_preprocess -model pqcrystals_dilithium.18 
Execute       rtl_gen_preprocess pqcrystals_dilithium.18 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.4 ...
Execute       set_default_model pqcrystals_dilithium.4 
Execute       cdfg_preprocess -model pqcrystals_dilithium.4 
Execute       rtl_gen_preprocess pqcrystals_dilithium.4 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.7 ...
Execute       set_default_model pqcrystals_dilithium.7 
Execute       cdfg_preprocess -model pqcrystals_dilithium.7 
Execute       rtl_gen_preprocess pqcrystals_dilithium.7 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.23 ...
Execute       set_default_model pqcrystals_dilithium.23 
Execute       cdfg_preprocess -model pqcrystals_dilithium.23 
Execute       rtl_gen_preprocess pqcrystals_dilithium.23 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.17 ...
Execute       set_default_model pqcrystals_dilithium.17 
Execute       cdfg_preprocess -model pqcrystals_dilithium.17 
Execute       rtl_gen_preprocess pqcrystals_dilithium.17 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium.1.1 ...
Execute       set_default_model pqcrystals_dilithium.1.1 
Execute       cdfg_preprocess -model pqcrystals_dilithium.1.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium.1.1 
INFO-FLOW: Preprocessing Module: pqcrystals_dilithium2_ref ...
Execute       set_default_model pqcrystals_dilithium2_ref 
Execute       cdfg_preprocess -model pqcrystals_dilithium2_ref 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref 
INFO-FLOW: Model list for synthesis: pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.11 
Execute       schedule -model pqcrystals_dilithium.11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.215 sec.
INFO: [HLS 200-111]  Elapsed time: 324.129 seconds; current allocated memory: 447.475 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_11.verbose.sched.rpt 
Command       syn_report done; 0.354 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_11.sched.adb -f 
Command       db_write done; 0.359 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.11.
Execute       set_default_model pqcrystals_dilithium.11 
Execute       bind -model pqcrystals_dilithium.11 
BIND OPTION: model=pqcrystals_dilithium.11
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.239 sec.
INFO: [HLS 200-111]  Elapsed time: 1.136 seconds; current allocated memory: 447.803 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_11.verbose.bind.rpt 
Command       syn_report done; 0.558 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_11.bind.adb -f 
Command       db_write done; 0.402 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.10 
Execute       schedule -model pqcrystals_dilithium.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.374 sec.
INFO: [HLS 200-111]  Elapsed time: 1.737 seconds; current allocated memory: 448.264 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_10.verbose.sched.rpt 
Command       syn_report done; 0.681 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_10.sched.adb -f 
Command       db_write done; 0.647 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.10.
Execute       set_default_model pqcrystals_dilithium.10 
Execute       bind -model pqcrystals_dilithium.10 
BIND OPTION: model=pqcrystals_dilithium.10
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 1.793 seconds; current allocated memory: 448.851 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_10.verbose.bind.rpt 
Command       syn_report done; 0.92 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_10.bind.adb -f 
Command       db_write done; 0.671 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.2 
Execute       schedule -model pqcrystals_dilithium.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.226 sec.
INFO: [HLS 200-111]  Elapsed time: 2.159 seconds; current allocated memory: 449.145 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_2.verbose.sched.rpt 
Command       syn_report done; 0.35 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_2.sched.adb -f 
Command       db_write done; 0.314 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.2.
Execute       set_default_model pqcrystals_dilithium.2 
Execute       bind -model pqcrystals_dilithium.2 
BIND OPTION: model=pqcrystals_dilithium.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.409 sec.
INFO: [HLS 200-111]  Elapsed time: 1.257 seconds; current allocated memory: 449.430 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_2.verbose.bind.rpt 
Command       syn_report done; 0.659 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_2.bind.adb -f 
Command       db_write done; 0.325 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load64.3 
Execute       schedule -model load64.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.155 sec.
INFO: [HLS 200-111]  Elapsed time: 1.479 seconds; current allocated memory: 449.620 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/load64_3.verbose.sched.rpt 
Command       syn_report done; 0.192 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/load64_3.sched.adb -f 
Command       db_write done; 0.163 sec.
INFO-FLOW: Finish scheduling load64.3.
Execute       set_default_model load64.3 
Execute       bind -model load64.3 
BIND OPTION: model=load64.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.255 sec.
INFO: [HLS 200-111]  Elapsed time: 0.836 seconds; current allocated memory: 449.750 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/load64_3.verbose.bind.rpt 
Command       syn_report done; 0.29 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/load64_3.bind.adb -f 
Command       db_write done; 0.151 sec.
INFO-FLOW: Finish binding load64.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KeccakF1600_StatePer.1 
Execute       schedule -model KeccakF1600_StatePer.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KeccakF1600_StatePermute_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.99 sec.
INFO: [HLS 200-111]  Elapsed time: 2.806 seconds; current allocated memory: 450.982 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer_1.verbose.sched.rpt 
Command       syn_report done; 1.927 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer_1.sched.adb -f 
Command       db_write done; 1.735 sec.
INFO-FLOW: Finish scheduling KeccakF1600_StatePer.1.
Execute       set_default_model KeccakF1600_StatePer.1 
Execute       bind -model KeccakF1600_StatePer.1 
BIND OPTION: model=KeccakF1600_StatePer.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.53 sec.
INFO: [HLS 200-111]  Elapsed time: 4.424 seconds; current allocated memory: 452.631 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer_1.verbose.bind.rpt 
Command       syn_report done; 2.402 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer_1.bind.adb -f 
Command       db_write done; 1.854 sec.
INFO-FLOW: Finish binding KeccakF1600_StatePer.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KeccakF1600_StatePer 
Execute       schedule -model KeccakF1600_StatePer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KeccakF1600_StatePermute_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.218 sec.
INFO: [HLS 200-111]  Elapsed time: 6.798 seconds; current allocated memory: 454.135 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer.verbose.sched.rpt 
Command       syn_report done; 1.954 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer.sched.adb -f 
Command       db_write done; 1.743 sec.
INFO-FLOW: Finish scheduling KeccakF1600_StatePer.
Execute       set_default_model KeccakF1600_StatePer 
Execute       bind -model KeccakF1600_StatePer 
BIND OPTION: model=KeccakF1600_StatePer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.468 sec.
INFO: [HLS 200-111]  Elapsed time: 4.373 seconds; current allocated memory: 455.784 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer.verbose.bind.rpt 
Command       syn_report done; 2.515 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer.bind.adb -f 
Command       db_write done; 1.914 sec.
INFO-FLOW: Finish binding KeccakF1600_StatePer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake256 
Execute       schedule -model shake256 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.274 sec.
INFO: [HLS 200-111]  Elapsed time: 5.033 seconds; current allocated memory: 456.451 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake256.verbose.sched.rpt 
Command       syn_report done; 0.597 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake256.sched.adb -f 
Command       db_write done; 0.476 sec.
INFO-FLOW: Finish scheduling shake256.
Execute       set_default_model shake256 
Execute       bind -model shake256 
BIND OPTION: model=shake256
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.429 sec.
INFO: [HLS 200-111]  Elapsed time: 1.719 seconds; current allocated memory: 456.909 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake256.verbose.bind.rpt 
Command       syn_report done; 1.141 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake256.bind.adb -f 
Command       db_write done; 0.564 sec.
INFO-FLOW: Finish binding shake256.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake128_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake128_absorb 
Execute       schedule -model shake128_absorb 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.167 sec.
INFO: [HLS 200-111]  Elapsed time: 2.273 seconds; current allocated memory: 457.336 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake128_absorb.verbose.sched.rpt 
Command       syn_report done; 0.286 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake128_absorb.sched.adb -f 
Command       db_write done; 0.214 sec.
INFO-FLOW: Finish scheduling shake128_absorb.
Execute       set_default_model shake128_absorb 
Execute       bind -model shake128_absorb 
BIND OPTION: model=shake128_absorb
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.239 sec.
INFO: [HLS 200-111]  Elapsed time: 0.949 seconds; current allocated memory: 457.537 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake128_absorb.verbose.bind.rpt 
Command       syn_report done; 0.291 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake128_absorb.bind.adb -f 
Command       db_write done; 0.223 sec.
INFO-FLOW: Finish binding shake128_absorb.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rej_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rej_uniform 
Execute       schedule -model rej_uniform 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.167 sec.
INFO: [HLS 200-111]  Elapsed time: 1.022 seconds; current allocated memory: 457.665 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rej_uniform.verbose.sched.rpt 
Command       syn_report done; 0.179 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rej_uniform.sched.adb -f 
Command       db_write done; 0.175 sec.
INFO-FLOW: Finish scheduling rej_uniform.
Execute       set_default_model rej_uniform 
Execute       bind -model rej_uniform 
BIND OPTION: model=rej_uniform
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.246 sec.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 457.838 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rej_uniform.verbose.bind.rpt 
Command       syn_report done; 0.213 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rej_uniform.bind.adb -f 
Command       db_write done; 0.209 sec.
INFO-FLOW: Finish binding rej_uniform.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.13 
Execute       schedule -model pqcrystals_dilithium.13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.374 sec.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 458.510 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_13.verbose.sched.rpt 
Command       syn_report done; 0.961 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_13.sched.adb -f 
Command       db_write done; 0.819 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.13.
Execute       set_default_model pqcrystals_dilithium.13 
Execute       bind -model pqcrystals_dilithium.13 
BIND OPTION: model=pqcrystals_dilithium.13
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.169 sec.
INFO: [HLS 200-111]  Elapsed time: 3.174 seconds; current allocated memory: 459.544 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_13.verbose.bind.rpt 
Command       syn_report done; 1.649 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_13.bind.adb -f 
Command       db_write done; 0.881 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.19 
Execute       schedule -model pqcrystals_dilithium.19 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.289 sec.
INFO: [HLS 200-111]  Elapsed time: 3.181 seconds; current allocated memory: 460.153 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_19.verbose.sched.rpt 
Command       syn_report done; 0.291 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_19.sched.adb -f 
Command       db_write done; 0.345 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.19.
Execute       set_default_model pqcrystals_dilithium.19 
Execute       bind -model pqcrystals_dilithium.19 
BIND OPTION: model=pqcrystals_dilithium.19
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.309 sec.
INFO: [HLS 200-111]  Elapsed time: 1.155 seconds; current allocated memory: 460.397 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_19.verbose.bind.rpt 
Command       syn_report done; 0.399 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_19.bind.adb -f 
Command       db_write done; 0.285 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.22 
Execute       schedule -model pqcrystals_dilithium.22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.256 sec.
INFO: [HLS 200-111]  Elapsed time: 1.289 seconds; current allocated memory: 460.781 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_22.verbose.sched.rpt 
Command       syn_report done; 0.518 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_22.sched.adb -f 
Command       db_write done; 0.526 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.22.
Execute       set_default_model pqcrystals_dilithium.22 
Execute       bind -model pqcrystals_dilithium.22 
BIND OPTION: model=pqcrystals_dilithium.22
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.289 sec.
INFO: [HLS 200-111]  Elapsed time: 1.581 seconds; current allocated memory: 461.167 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_22.verbose.bind.rpt 
Command       syn_report done; 0.589 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_22.bind.adb -f 
Command       db_write done; 0.465 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.12 
Execute       schedule -model pqcrystals_dilithium.12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.321 sec.
INFO: [HLS 200-111]  Elapsed time: 1.737 seconds; current allocated memory: 461.657 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_12.verbose.sched.rpt 
Command       syn_report done; 0.599 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_12.sched.adb -f 
Command       db_write done; 0.649 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.12.
Execute       set_default_model pqcrystals_dilithium.12 
Execute       bind -model pqcrystals_dilithium.12 
BIND OPTION: model=pqcrystals_dilithium.12
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.875 sec.
INFO: [HLS 200-111]  Elapsed time: 2.341 seconds; current allocated memory: 462.262 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_12.verbose.bind.rpt 
Command       syn_report done; 1.313 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_12.bind.adb -f 
Command       db_write done; 0.623 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.20 
Execute       schedule -model pqcrystals_dilithium.20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pqcrystals_dilithium.20'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.261 sec.
INFO: [HLS 200-111]  Elapsed time: 2.609 seconds; current allocated memory: 462.605 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_20.verbose.sched.rpt 
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_20.sched.adb -f 
Command       db_write done; 0.107 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.20.
Execute       set_default_model pqcrystals_dilithium.20 
Execute       bind -model pqcrystals_dilithium.20 
BIND OPTION: model=pqcrystals_dilithium.20
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.272 sec.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 462.658 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_20.verbose.bind.rpt 
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_20.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium.20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.14 
Execute       schedule -model pqcrystals_dilithium.14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pqcrystals_dilithium.14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_coeffs_load_5', dilithium2/poly.c:181) on array 'a_coeffs' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_coeffs'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 128, Depth = 134.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 44.674 sec.
INFO: [HLS 200-111]  Elapsed time: 45.165 seconds; current allocated memory: 472.917 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_14.verbose.sched.rpt 
Command       syn_report done; 17.264 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_14.sched.adb -f 
Command       db_write done; 14.859 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.14.
Execute       set_default_model pqcrystals_dilithium.14 
Execute       bind -model pqcrystals_dilithium.14 
BIND OPTION: model=pqcrystals_dilithium.14
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 6.041 sec.
INFO: [HLS 200-111]  Elapsed time: 38.439 seconds; current allocated memory: 484.127 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_14.verbose.bind.rpt 
Command       syn_report done; 17.876 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_14.bind.adb -f 
Command       db_write done; 15.27 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.16 
Execute       schedule -model pqcrystals_dilithium.16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pqcrystals_dilithium.16'.
WARNING: [SCHED 204-68] The II Violation in module 'pqcrystals_dilithium_16' (Function: pqcrystals_dilithium.16): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('c_coeffs_addr_write_ln88', dilithium2/poly.c:88) of variable 'add_ln88', dilithium2/poly.c:88 on array 'c_coeffs' and 'load' operation ('c_coeffs_load', dilithium2/poly.c:88) on array 'c_coeffs'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('c_coeffs_load_4', dilithium2/poly.c:88) on array 'c_coeffs' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'c_coeffs'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 256.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 92.437 sec.
INFO: [HLS 200-111]  Elapsed time: 126.039 seconds; current allocated memory: 490.150 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_16.verbose.sched.rpt 
Command       syn_report done; 9.948 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_16.sched.adb -f 
Command       db_write done; 7.806 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.16.
Execute       set_default_model pqcrystals_dilithium.16 
Execute       bind -model pqcrystals_dilithium.16 
BIND OPTION: model=pqcrystals_dilithium.16
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.303 sec.
INFO: [HLS 200-111]  Elapsed time: 20.381 seconds; current allocated memory: 496.537 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_16.verbose.bind.rpt 
Command       syn_report done; 10.221 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_16.bind.adb -f 
Command       db_write done; 8.097 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.9 
Execute       schedule -model pqcrystals_dilithium.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery_label1'.
WARNING: [SCHED 204-68] The II Violation in module 'pqcrystals_dilithium_9' (Loop: pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery_label1): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('_ln139', dilithium2/polyvec.c:139->dilithium2/polyvec.c:29) to 'pqcrystals_dilithium.16' and 'call' operation ('_ln138', dilithium2/polyvec.c:138->dilithium2/polyvec.c:29) to 'pqcrystals_dilithium.14'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.682 sec.
INFO: [HLS 200-111]  Elapsed time: 19.529 seconds; current allocated memory: 497.558 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_9.verbose.sched.rpt 
Command       syn_report done; 1.404 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_9.sched.adb -f 
Command       db_write done; 1.512 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.9.
Execute       set_default_model pqcrystals_dilithium.9 
Execute       bind -model pqcrystals_dilithium.9 
BIND OPTION: model=pqcrystals_dilithium.9
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.982 sec.
INFO: [HLS 200-111]  Elapsed time: 6.23 seconds; current allocated memory: 500.241 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_9.verbose.bind.rpt 
Command       syn_report done; 2.78 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_9.bind.adb -f 
Command       db_write done; 1.378 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.3 
Execute       schedule -model pqcrystals_dilithium.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_pqcrystals_dilithium2_ref_poly_reduce_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pqcrystals_dilithium_3' consists of the following:
	'mul' operation of DSP[31] ('mul_ln37', dilithium2/reduce.c:37->dilithium2/poly.c:33->dilithium2/polyvec.c:188) [30]  (2.82 ns)
	'add' operation of DSP[31] ('t', dilithium2/reduce.c:37->dilithium2/poly.c:33->dilithium2/polyvec.c:188) [31]  (3.53 ns)
	'store' operation ('v_vec_coeffs_addr_write_ln33', dilithium2/poly.c:33->dilithium2/polyvec.c:188) of variable 't', dilithium2/reduce.c:37->dilithium2/poly.c:33->dilithium2/polyvec.c:188 on array 'v_vec_coeffs' [32]  (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.623 sec.
INFO: [HLS 200-111]  Elapsed time: 5.356 seconds; current allocated memory: 500.848 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_3.verbose.sched.rpt 
Command       syn_report done; 0.148 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_3.sched.adb -f 
Command       db_write done; 0.134 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.3.
Execute       set_default_model pqcrystals_dilithium.3 
Execute       bind -model pqcrystals_dilithium.3 
BIND OPTION: model=pqcrystals_dilithium.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.269 sec.
INFO: [HLS 200-111]  Elapsed time: 0.873 seconds; current allocated memory: 500.979 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_3.verbose.bind.rpt 
Command       syn_report done; 0.156 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_3.bind.adb -f 
Command       db_write done; 0.128 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.21 
Execute       schedule -model pqcrystals_dilithium.21 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'pqcrystals_dilithium2_ref_invntt_tomont_label16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.503 sec.
INFO: [HLS 200-111]  Elapsed time: 1.376 seconds; current allocated memory: 501.292 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_21.verbose.sched.rpt 
Command       syn_report done; 0.397 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_21.sched.adb -f 
Command       db_write done; 0.362 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.21.
Execute       set_default_model pqcrystals_dilithium.21 
Execute       bind -model pqcrystals_dilithium.21 
BIND OPTION: model=pqcrystals_dilithium.21
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.324 sec.
INFO: [HLS 200-111]  Elapsed time: 1.524 seconds; current allocated memory: 501.618 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_21.verbose.bind.rpt 
Command       syn_report done; 0.485 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_21.bind.adb -f 
Command       db_write done; 0.399 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.6 
Execute       schedule -model pqcrystals_dilithium.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.114 sec.
INFO: [HLS 200-111]  Elapsed time: 1.477 seconds; current allocated memory: 501.700 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_6.verbose.sched.rpt 
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_6.sched.adb -f 
INFO-FLOW: Finish scheduling pqcrystals_dilithium.6.
Execute       set_default_model pqcrystals_dilithium.6 
Execute       bind -model pqcrystals_dilithium.6 
BIND OPTION: model=pqcrystals_dilithium.6
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.322 sec.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 501.755 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_6.verbose.bind.rpt 
Command       syn_report done; 0.283 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_6.bind.adb -f 
INFO-FLOW: Finish binding pqcrystals_dilithium.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.8 
Execute       schedule -model pqcrystals_dilithium.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_pqcrystals_dilithium2_ref_poly_caddq_label3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 1.272 seconds; current allocated memory: 501.854 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_8.verbose.sched.rpt 
Command       syn_report done; 0.134 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_8.sched.adb -f 
Command       db_write done; 0.116 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.8.
Execute       set_default_model pqcrystals_dilithium.8 
Execute       bind -model pqcrystals_dilithium.8 
BIND OPTION: model=pqcrystals_dilithium.8
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.284 sec.
INFO: [HLS 200-111]  Elapsed time: 0.869 seconds; current allocated memory: 501.977 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_8.verbose.bind.rpt 
Command       syn_report done; 0.186 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_8.bind.adb -f 
Command       db_write done; 0.148 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.5 
Execute       schedule -model pqcrystals_dilithium.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.215 sec.
INFO: [HLS 200-111]  Elapsed time: 1.069 seconds; current allocated memory: 502.224 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_5.verbose.sched.rpt 
Command       syn_report done; 0.289 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_5.sched.adb -f 
Command       db_write done; 0.368 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.5.
Execute       set_default_model pqcrystals_dilithium.5 
Execute       bind -model pqcrystals_dilithium.5 
BIND OPTION: model=pqcrystals_dilithium.5
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.322 sec.
INFO: [HLS 200-111]  Elapsed time: 1.432 seconds; current allocated memory: 502.459 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_5.verbose.bind.rpt 
Command       syn_report done; 0.346 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_5.bind.adb -f 
Command       db_write done; 0.286 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.15 
Execute       schedule -model pqcrystals_dilithium.15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 1.503 seconds; current allocated memory: 503.096 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_15.verbose.sched.rpt 
Command       syn_report done; 0.882 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_15.sched.adb -f 
Command       db_write done; 0.893 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.15.
Execute       set_default_model pqcrystals_dilithium.15 
Execute       bind -model pqcrystals_dilithium.15 
BIND OPTION: model=pqcrystals_dilithium.15
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.761 sec.
INFO: [HLS 200-111]  Elapsed time: 2.881 seconds; current allocated memory: 503.869 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_15.verbose.bind.rpt 
Command       syn_report done; 1.5 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_15.bind.adb -f 
Command       db_write done; 0.833 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.18 
Execute       schedule -model pqcrystals_dilithium.18 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.275 sec.
INFO: [HLS 200-111]  Elapsed time: 3.255 seconds; current allocated memory: 504.330 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_18.verbose.sched.rpt 
Command       syn_report done; 0.298 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_18.sched.adb -f 
Command       db_write done; 0.27 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.18.
Execute       set_default_model pqcrystals_dilithium.18 
Execute       bind -model pqcrystals_dilithium.18 
BIND OPTION: model=pqcrystals_dilithium.18
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.292 sec.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 504.558 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_18.verbose.bind.rpt 
Command       syn_report done; 0.323 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_18.bind.adb -f 
Command       db_write done; 0.291 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.4 
Execute       schedule -model pqcrystals_dilithium.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.323 sec.
INFO: [HLS 200-111]  Elapsed time: 1.485 seconds; current allocated memory: 504.729 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_4.verbose.sched.rpt 
Command       syn_report done; 0.175 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_4.sched.adb -f 
Command       db_write done; 0.157 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.4.
Execute       set_default_model pqcrystals_dilithium.4 
Execute       bind -model pqcrystals_dilithium.4 
BIND OPTION: model=pqcrystals_dilithium.4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.322 sec.
INFO: [HLS 200-111]  Elapsed time: 0.989 seconds; current allocated memory: 504.879 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_4.verbose.bind.rpt 
Command       syn_report done; 0.212 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_4.bind.adb -f 
Command       db_write done; 0.164 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.7 
Execute       schedule -model pqcrystals_dilithium.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.154 sec.
INFO: [HLS 200-111]  Elapsed time: 1.031 seconds; current allocated memory: 504.983 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_7.verbose.sched.rpt 
Command       syn_report done; 0.109 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_7.sched.adb -f 
Command       db_write done; 0.133 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.7.
Execute       set_default_model pqcrystals_dilithium.7 
Execute       bind -model pqcrystals_dilithium.7 
BIND OPTION: model=pqcrystals_dilithium.7
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.315 sec.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 505.109 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_7.verbose.bind.rpt 
Command       syn_report done; 0.153 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_7.bind.adb -f 
Command       db_write done; 0.124 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.23 
Execute       schedule -model pqcrystals_dilithium.23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.328 sec.
INFO: [HLS 200-111]  Elapsed time: 1.181 seconds; current allocated memory: 505.425 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_23.verbose.sched.rpt 
Command       syn_report done; 0.384 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_23.sched.adb -f 
Command       db_write done; 0.361 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.23.
Execute       set_default_model pqcrystals_dilithium.23 
Execute       bind -model pqcrystals_dilithium.23 
BIND OPTION: model=pqcrystals_dilithium.23
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.335 sec.
INFO: [HLS 200-111]  Elapsed time: 1.443 seconds; current allocated memory: 505.770 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_23.verbose.bind.rpt 
Command       syn_report done; 0.507 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_23.bind.adb -f 
Command       db_write done; 0.43 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.17 
Execute       schedule -model pqcrystals_dilithium.17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.207 sec.
INFO: [HLS 200-111]  Elapsed time: 1.728 seconds; current allocated memory: 505.951 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_17.verbose.sched.rpt 
Command       syn_report done; 0.231 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_17.sched.adb -f 
Command       db_write done; 0.243 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.17.
Execute       set_default_model pqcrystals_dilithium.17 
Execute       bind -model pqcrystals_dilithium.17 
BIND OPTION: model=pqcrystals_dilithium.17
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.377 sec.
INFO: [HLS 200-111]  Elapsed time: 1.205 seconds; current allocated memory: 506.199 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_17.verbose.bind.rpt 
Command       syn_report done; 0.458 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_17.bind.adb -f 
Command       db_write done; 0.237 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium.1.1 
Execute       schedule -model pqcrystals_dilithium.1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'L_pqcrystals_dilithium2_ref_poly_add_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'pqcrystals_dilithium2_ref_polyvecl_reduce_label14_pqcrystals_dilithium2_ref_poly_reduce_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'L_pqcrystals_dilithium2_ref_poly_add_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (9.122ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pqcrystals_dilithium_1_1' consists of the following:
	'mul' operation of DSP[854] ('mul_ln37', dilithium2/reduce.c:37->dilithium2/poly.c:33->dilithium2/polyvec.c:54->dilithium2/sign.c:156) [853]  (2.82 ns)
	'add' operation of DSP[854] ('t', dilithium2/reduce.c:37->dilithium2/poly.c:33->dilithium2/polyvec.c:54->dilithium2/sign.c:156) [854]  (3.53 ns)
	'store' operation ('z_vec_coeffs_addr_6_write_ln33', dilithium2/poly.c:33->dilithium2/polyvec.c:54->dilithium2/sign.c:156) of variable 't', dilithium2/reduce.c:37->dilithium2/poly.c:33->dilithium2/polyvec.c:54->dilithium2/sign.c:156 on array 'v.vec.coeffs', dilithium2/sign.c:90 [855]  (2.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.732 sec.
INFO: [HLS 200-111]  Elapsed time: 3.952 seconds; current allocated memory: 508.812 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_1_1.verbose.sched.rpt 
Command       syn_report done; 3.891 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_1_1.sched.adb -f 
Command       db_write done; 3.061 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium.1.1.
Execute       set_default_model pqcrystals_dilithium.1.1 
Execute       bind -model pqcrystals_dilithium.1.1 
BIND OPTION: model=pqcrystals_dilithium.1.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 18.442 sec.
INFO: [HLS 200-111]  Elapsed time: 25.748 seconds; current allocated memory: 517.759 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_1_1.verbose.bind.rpt 
Command       syn_report done; 10.056 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_1_1.bind.adb -f 
Command       db_write done; 3.203 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium.1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pqcrystals_dilithium2_ref 
Execute       schedule -model pqcrystals_dilithium2_ref 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.158 sec.
INFO: [HLS 200-111]  Elapsed time: 14.025 seconds; current allocated memory: 520.164 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.verbose.sched.rpt 
Command       syn_report done; 0.185 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.sched.adb -f 
Command       db_write done; 0.157 sec.
INFO-FLOW: Finish scheduling pqcrystals_dilithium2_ref.
Execute       set_default_model pqcrystals_dilithium2_ref 
Execute       bind -model pqcrystals_dilithium2_ref 
BIND OPTION: model=pqcrystals_dilithium2_ref
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.743 sec.
INFO: [HLS 200-111]  Elapsed time: 3.46 seconds; current allocated memory: 521.030 MB.
Execute       syn_report -verbosereport -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.verbose.bind.rpt 
Command       syn_report done; 7.384 sec.
Execute       db_write -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.bind.adb -f 
Command       db_write done; 0.138 sec.
INFO-FLOW: Finish binding pqcrystals_dilithium2_ref.
Execute       get_model_list pqcrystals_dilithium2_ref -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess pqcrystals_dilithium.11 
Execute       rtl_gen_preprocess pqcrystals_dilithium.10 
Execute       rtl_gen_preprocess pqcrystals_dilithium.2 
Execute       rtl_gen_preprocess load64.3 
Execute       rtl_gen_preprocess KeccakF1600_StatePer.1 
Execute       rtl_gen_preprocess KeccakF1600_StatePer 
Execute       rtl_gen_preprocess shake256 
Execute       rtl_gen_preprocess shake128_absorb 
Execute       rtl_gen_preprocess rej_uniform 
Execute       rtl_gen_preprocess pqcrystals_dilithium.13 
Execute       rtl_gen_preprocess pqcrystals_dilithium.19 
Execute       rtl_gen_preprocess pqcrystals_dilithium.22 
Execute       rtl_gen_preprocess pqcrystals_dilithium.12 
Execute       rtl_gen_preprocess pqcrystals_dilithium.20 
Execute       rtl_gen_preprocess pqcrystals_dilithium.14 
Execute       rtl_gen_preprocess pqcrystals_dilithium.16 
Execute       rtl_gen_preprocess pqcrystals_dilithium.9 
Execute       rtl_gen_preprocess pqcrystals_dilithium.3 
Execute       rtl_gen_preprocess pqcrystals_dilithium.21 
Execute       rtl_gen_preprocess pqcrystals_dilithium.6 
Execute       rtl_gen_preprocess pqcrystals_dilithium.8 
Execute       rtl_gen_preprocess pqcrystals_dilithium.5 
Execute       rtl_gen_preprocess pqcrystals_dilithium.15 
Execute       rtl_gen_preprocess pqcrystals_dilithium.18 
Execute       rtl_gen_preprocess pqcrystals_dilithium.4 
Execute       rtl_gen_preprocess pqcrystals_dilithium.7 
Execute       rtl_gen_preprocess pqcrystals_dilithium.23 
Execute       rtl_gen_preprocess pqcrystals_dilithium.17 
Execute       rtl_gen_preprocess pqcrystals_dilithium.1.1 
Execute       rtl_gen_preprocess pqcrystals_dilithium2_ref 
INFO-FLOW: Model list for RTL generation: pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.11 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_11'.
Command       create_rtl_model done; 0.113 sec.
INFO: [HLS 200-111]  Elapsed time: 8.266 seconds; current allocated memory: 523.842 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.11 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_11 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.11 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_11 
Execute       gen_rtl pqcrystals_dilithium.11 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_11 
Execute       syn_report -csynth -model pqcrystals_dilithium.11 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_11_csynth.rpt 
Execute       syn_report -rtlxml -model pqcrystals_dilithium.11 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_11_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.11 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_11.verbose.rpt 
Command       syn_report done; 0.535 sec.
Execute       db_write -model pqcrystals_dilithium.11 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_11.adb 
Command       db_write done; 0.561 sec.
Execute       gen_tb_info pqcrystals_dilithium.11 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.10 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_10'.
Command       create_rtl_model done; 0.156 sec.
INFO: [HLS 200-111]  Elapsed time: 2.752 seconds; current allocated memory: 525.010 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.10 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_10 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.10 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_10 
Execute       gen_rtl pqcrystals_dilithium.10 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_10 
Execute       syn_report -csynth -model pqcrystals_dilithium.10 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_10_csynth.rpt 
Command       syn_report done; 0.164 sec.
Execute       syn_report -rtlxml -model pqcrystals_dilithium.10 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_10_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.10 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_10.verbose.rpt 
Command       syn_report done; 1.037 sec.
Execute       db_write -model pqcrystals_dilithium.10 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_10.adb 
Command       db_write done; 0.84 sec.
Execute       gen_tb_info pqcrystals_dilithium.10 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.2 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_2'.
Command       create_rtl_model done; 0.178 sec.
INFO: [HLS 200-111]  Elapsed time: 4.375 seconds; current allocated memory: 525.882 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_2 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.2 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_2 
Execute       gen_rtl pqcrystals_dilithium.2 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_2 
Execute       syn_report -csynth -model pqcrystals_dilithium.2 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_2_csynth.rpt 
Command       syn_report done; 0.148 sec.
Execute       syn_report -rtlxml -model pqcrystals_dilithium.2 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_2_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.2 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_2.verbose.rpt 
Command       syn_report done; 0.755 sec.
Execute       db_write -model pqcrystals_dilithium.2 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_2.adb 
Command       db_write done; 0.489 sec.
Execute       gen_tb_info pqcrystals_dilithium.2 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load64.3 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/load64_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load64_3'.
INFO: [HLS 200-111]  Elapsed time: 2.74 seconds; current allocated memory: 526.278 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl load64.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/load64_3 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl load64.3 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/load64_3 
Execute       gen_rtl load64.3 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/load64_3 
Execute       syn_report -csynth -model load64.3 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/load64_3_csynth.rpt 
Execute       syn_report -rtlxml -model load64.3 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/load64_3_csynth.xml 
Execute       syn_report -verbosereport -model load64.3 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/load64_3.verbose.rpt 
Command       syn_report done; 0.222 sec.
Execute       db_write -model load64.3 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/load64_3.adb 
Command       db_write done; 0.291 sec.
Execute       gen_tb_info load64.3 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/load64_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KeccakF1600_StatePer.1 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'KeccakF1600_StatePer_1_KeccakF_RoundConstan' to 'KeccakF1600_Statebkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePer_1'.
Command       create_rtl_model done; 0.663 sec.
INFO: [HLS 200-111]  Elapsed time: 2.174 seconds; current allocated memory: 529.333 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl KeccakF1600_StatePer.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/KeccakF1600_StatePer_1 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl KeccakF1600_StatePer.1 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/KeccakF1600_StatePer_1 
Execute       gen_rtl KeccakF1600_StatePer.1 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/KeccakF1600_StatePer_1 
Execute       syn_report -csynth -model KeccakF1600_StatePer.1 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/KeccakF1600_StatePer_1_csynth.rpt 
Command       syn_report done; 0.424 sec.
Execute       syn_report -rtlxml -model KeccakF1600_StatePer.1 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/KeccakF1600_StatePer_1_csynth.xml 
Command       syn_report done; 0.327 sec.
Execute       syn_report -verbosereport -model KeccakF1600_StatePer.1 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer_1.verbose.rpt 
Command       syn_report done; 2.679 sec.
Execute       db_write -model KeccakF1600_StatePer.1 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer_1.adb 
Command       db_write done; 2.464 sec.
Execute       gen_tb_info KeccakF1600_StatePer.1 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KeccakF1600_StatePer -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'KeccakF1600_StatePer_KeccakF_RoundConstan' to 'KeccakF1600_Statecud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePer'.
Command       create_rtl_model done; 0.647 sec.
INFO: [HLS 200-111]  Elapsed time: 11.23 seconds; current allocated memory: 533.474 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl KeccakF1600_StatePer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/KeccakF1600_StatePer -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl KeccakF1600_StatePer -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/KeccakF1600_StatePer 
Execute       gen_rtl KeccakF1600_StatePer -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/KeccakF1600_StatePer 
Execute       syn_report -csynth -model KeccakF1600_StatePer -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/KeccakF1600_StatePer_csynth.rpt 
Command       syn_report done; 0.427 sec.
Execute       syn_report -rtlxml -model KeccakF1600_StatePer -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/KeccakF1600_StatePer_csynth.xml 
Command       syn_report done; 0.209 sec.
Execute       syn_report -verbosereport -model KeccakF1600_StatePer -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer.verbose.rpt 
Command       syn_report done; 2.822 sec.
Execute       db_write -model KeccakF1600_StatePer -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer.adb 
Command       db_write done; 2.556 sec.
Execute       gen_tb_info KeccakF1600_StatePer -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake256 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake256.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake256'.
Command       create_rtl_model done; 0.154 sec.
INFO: [HLS 200-111]  Elapsed time: 10.532 seconds; current allocated memory: 535.431 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake256 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/shake256 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl shake256 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/shake256 
Execute       gen_rtl shake256 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/shake256 
Execute       syn_report -csynth -model shake256 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/shake256_csynth.rpt 
Command       syn_report done; 0.105 sec.
Execute       syn_report -rtlxml -model shake256 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/shake256_csynth.xml 
Execute       syn_report -verbosereport -model shake256 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake256.verbose.rpt 
Command       syn_report done; 1.301 sec.
Execute       db_write -model shake256 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake256.adb 
Command       db_write done; 0.938 sec.
Execute       gen_tb_info shake256 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake256 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake128_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake128_absorb -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake128_absorb.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake128_absorb'.
INFO: [HLS 200-111]  Elapsed time: 4.118 seconds; current allocated memory: 536.126 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake128_absorb -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/shake128_absorb -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl shake128_absorb -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/shake128_absorb 
Execute       gen_rtl shake128_absorb -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/shake128_absorb 
Execute       syn_report -csynth -model shake128_absorb -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/shake128_absorb_csynth.rpt 
Execute       syn_report -rtlxml -model shake128_absorb -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/shake128_absorb_csynth.xml 
Execute       syn_report -verbosereport -model shake128_absorb -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake128_absorb.verbose.rpt 
Command       syn_report done; 0.291 sec.
Execute       db_write -model shake128_absorb -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake128_absorb.adb 
Command       db_write done; 0.733 sec.
Execute       gen_tb_info shake128_absorb -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake128_absorb 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rej_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rej_uniform -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rej_uniform.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rej_uniform'.
INFO: [HLS 200-111]  Elapsed time: 2.114 seconds; current allocated memory: 536.484 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl rej_uniform -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/rej_uniform -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl rej_uniform -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/rej_uniform 
Execute       gen_rtl rej_uniform -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/rej_uniform 
Execute       syn_report -csynth -model rej_uniform -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/rej_uniform_csynth.rpt 
Execute       syn_report -rtlxml -model rej_uniform -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/rej_uniform_csynth.xml 
Execute       syn_report -verbosereport -model rej_uniform -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rej_uniform.verbose.rpt 
Command       syn_report done; 0.225 sec.
Execute       db_write -model rej_uniform -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rej_uniform.adb 
Command       db_write done; 0.765 sec.
Execute       gen_tb_info rej_uniform -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rej_uniform 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.13 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_13.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_13_buf' to 'pqcrystals_dilithdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_13_state_s' to 'pqcrystals_dilitheOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium2_ref_urem_9s_3ns_9_13_seq_1' to 'pqcrystals_dilithfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pqcrystals_dilithfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_13'.
Command       create_rtl_model done; 0.626 sec.
INFO: [HLS 200-111]  Elapsed time: 2.583 seconds; current allocated memory: 537.963 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.13 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_13 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.13 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_13 
Execute       gen_rtl pqcrystals_dilithium.13 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_13 
Execute       syn_report -csynth -model pqcrystals_dilithium.13 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_13_csynth.rpt 
Command       syn_report done; 0.187 sec.
Execute       syn_report -rtlxml -model pqcrystals_dilithium.13 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_13_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.13 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_13.verbose.rpt 
Command       syn_report done; 1.816 sec.
Execute       db_write -model pqcrystals_dilithium.13 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_13.adb 
Command       db_write done; 1.507 sec.
Execute       gen_tb_info pqcrystals_dilithium.13 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.19 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_19.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_19_zetas' to 'pqcrystals_dilithg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_19'.
Command       create_rtl_model done; 0.303 sec.
INFO: [HLS 200-111]  Elapsed time: 6.242 seconds; current allocated memory: 538.895 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.19 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_19 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.19 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_19 
Execute       gen_rtl pqcrystals_dilithium.19 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_19 
Execute       syn_report -csynth -model pqcrystals_dilithium.19 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_19_csynth.rpt 
Execute       syn_report -rtlxml -model pqcrystals_dilithium.19 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_19_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.19 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_19.verbose.rpt 
Command       syn_report done; 0.391 sec.
Execute       db_write -model pqcrystals_dilithium.19 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_19.adb 
Command       db_write done; 0.932 sec.
Execute       gen_tb_info pqcrystals_dilithium.19 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.22 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_22.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_22_t' to 'pqcrystals_dilithhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_22'.
Command       create_rtl_model done; 0.182 sec.
INFO: [HLS 200-111]  Elapsed time: 2.794 seconds; current allocated memory: 539.650 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.22 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_22 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.22 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_22 
Execute       gen_rtl pqcrystals_dilithium.22 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_22 
Execute       syn_report -csynth -model pqcrystals_dilithium.22 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_22_csynth.rpt 
Execute       syn_report -rtlxml -model pqcrystals_dilithium.22 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_22_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.22 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_22.verbose.rpt 
Command       syn_report done; 0.638 sec.
Execute       db_write -model pqcrystals_dilithium.22 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_22.adb 
Command       db_write done; 1.192 sec.
Execute       gen_tb_info pqcrystals_dilithium.22 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.12 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_12.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_12_buf' to 'pqcrystals_dilithibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_12_state_s' to 'pqcrystals_dilithjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_12'.
Command       create_rtl_model done; 0.345 sec.
INFO: [HLS 200-111]  Elapsed time: 3.768 seconds; current allocated memory: 540.817 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.12 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_12 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.12 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_12 
Execute       gen_rtl pqcrystals_dilithium.12 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_12 
Execute       syn_report -csynth -model pqcrystals_dilithium.12 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_12_csynth.rpt 
Command       syn_report done; 0.125 sec.
Execute       syn_report -rtlxml -model pqcrystals_dilithium.12 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_12_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.12 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_12.verbose.rpt 
Command       syn_report done; 1.42 sec.
Execute       db_write -model pqcrystals_dilithium.12 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_12.adb 
Command       db_write done; 1.283 sec.
Execute       gen_tb_info pqcrystals_dilithium.12 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.20 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_20.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_20'.
INFO: [HLS 200-111]  Elapsed time: 4.881 seconds; current allocated memory: 541.346 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.20 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_20 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.20 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_20 
Execute       gen_rtl pqcrystals_dilithium.20 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_20 
Execute       syn_report -csynth -model pqcrystals_dilithium.20 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_20_csynth.rpt 
Execute       syn_report -rtlxml -model pqcrystals_dilithium.20 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_20_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.20 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_20.verbose.rpt 
Execute       db_write -model pqcrystals_dilithium.20 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_20.adb 
Command       db_write done; 0.618 sec.
Execute       gen_tb_info pqcrystals_dilithium.20 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.14 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_14'.
Command       create_rtl_model done; 5.834 sec.
INFO: [HLS 200-111]  Elapsed time: 7.348 seconds; current allocated memory: 563.548 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.14 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_14 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Command       gen_rtl done; 0.326 sec.
Execute       gen_rtl pqcrystals_dilithium.14 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_14 
Command       gen_rtl done; 0.176 sec.
Execute       gen_rtl pqcrystals_dilithium.14 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_14 
Command       gen_rtl done; 0.204 sec.
Execute       syn_report -csynth -model pqcrystals_dilithium.14 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_14_csynth.rpt 
Command       syn_report done; 2.238 sec.
Execute       syn_report -rtlxml -model pqcrystals_dilithium.14 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_14_csynth.xml 
Command       syn_report done; 1.032 sec.
Execute       syn_report -verbosereport -model pqcrystals_dilithium.14 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_14.verbose.rpt 
Command       syn_report done; 19.485 sec.
Execute       db_write -model pqcrystals_dilithium.14 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_14.adb 
Command       db_write done; 21.637 sec.
Execute       gen_tb_info pqcrystals_dilithium.14 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.16 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_16'.
Command       create_rtl_model done; 3.832 sec.
INFO: [HLS 200-111]  Elapsed time: 79.171 seconds; current allocated memory: 578.270 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.16 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_16 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Command       gen_rtl done; 0.136 sec.
Execute       gen_rtl pqcrystals_dilithium.16 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_16 
Execute       gen_rtl pqcrystals_dilithium.16 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_16 
Execute       syn_report -csynth -model pqcrystals_dilithium.16 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_16_csynth.rpt 
Command       syn_report done; 1.196 sec.
Execute       syn_report -rtlxml -model pqcrystals_dilithium.16 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_16_csynth.xml 
Command       syn_report done; 0.447 sec.
Execute       syn_report -verbosereport -model pqcrystals_dilithium.16 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_16.verbose.rpt 
Command       syn_report done; 10.639 sec.
Execute       db_write -model pqcrystals_dilithium.16 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_16.adb 
Command       db_write done; 10.299 sec.
Execute       gen_tb_info pqcrystals_dilithium.16 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.9 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_9.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_9_t_coeffs' to 'pqcrystals_dilithkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_9'.
Command       create_rtl_model done; 4.283 sec.
INFO: [HLS 200-111]  Elapsed time: 43.455 seconds; current allocated memory: 587.549 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_9 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Command       gen_rtl done; 0.185 sec.
Execute       gen_rtl pqcrystals_dilithium.9 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_9 
Command       gen_rtl done; 0.146 sec.
Execute       gen_rtl pqcrystals_dilithium.9 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_9 
Execute       syn_report -csynth -model pqcrystals_dilithium.9 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_9_csynth.rpt 
Command       syn_report done; 0.115 sec.
Execute       syn_report -rtlxml -model pqcrystals_dilithium.9 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_9_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.9 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_9.verbose.rpt 
Command       syn_report done; 2.93 sec.
Execute       db_write -model pqcrystals_dilithium.9 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_9.adb 
Command       db_write done; 3.051 sec.
Execute       gen_tb_info pqcrystals_dilithium.9 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.3 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium2_ref_mac_muladd_9s_24s_32ns_32_1_1' to 'pqcrystals_dilithlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pqcrystals_dilithlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_3'.
Command       create_rtl_model done; 0.225 sec.
INFO: [HLS 200-111]  Elapsed time: 8.044 seconds; current allocated memory: 587.877 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_3 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.3 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_3 
Execute       gen_rtl pqcrystals_dilithium.3 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_3 
Execute       syn_report -csynth -model pqcrystals_dilithium.3 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_3_csynth.rpt 
Execute       syn_report -rtlxml -model pqcrystals_dilithium.3 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_3_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.3 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_3.verbose.rpt 
Command       syn_report done; 0.181 sec.
Execute       db_write -model pqcrystals_dilithium.3 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_3.adb 
Command       db_write done; 1.802 sec.
Execute       gen_tb_info pqcrystals_dilithium.3 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.21 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_21.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_21_zetas' to 'pqcrystals_dilithmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_21'.
Command       create_rtl_model done; 0.197 sec.
INFO: [HLS 200-111]  Elapsed time: 3.182 seconds; current allocated memory: 588.565 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.21 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_21 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.21 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_21 
Execute       gen_rtl pqcrystals_dilithium.21 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_21 
Execute       syn_report -csynth -model pqcrystals_dilithium.21 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_21_csynth.rpt 
Command       syn_report done; 0.114 sec.
Execute       syn_report -rtlxml -model pqcrystals_dilithium.21 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_21_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.21 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_21.verbose.rpt 
Command       syn_report done; 0.681 sec.
Execute       db_write -model pqcrystals_dilithium.21 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_21.adb 
Command       db_write done; 2.199 sec.
Execute       gen_tb_info pqcrystals_dilithium.21 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.6 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_6'.
INFO: [HLS 200-111]  Elapsed time: 4.52 seconds; current allocated memory: 588.881 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_6 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.6 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_6 
Execute       gen_rtl pqcrystals_dilithium.6 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_6 
Execute       syn_report -csynth -model pqcrystals_dilithium.6 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_6_csynth.rpt 
Execute       syn_report -rtlxml -model pqcrystals_dilithium.6 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_6_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.6 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_6.verbose.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -model pqcrystals_dilithium.6 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_6.adb 
Command       db_write done; 1.721 sec.
Execute       gen_tb_info pqcrystals_dilithium.6 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.8 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_8'.
INFO: [HLS 200-111]  Elapsed time: 2.786 seconds; current allocated memory: 589.187 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.8 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_8 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.8 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_8 
Execute       gen_rtl pqcrystals_dilithium.8 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_8 
Execute       syn_report -csynth -model pqcrystals_dilithium.8 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_8_csynth.rpt 
Execute       syn_report -rtlxml -model pqcrystals_dilithium.8 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_8_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.8 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_8.verbose.rpt 
Command       syn_report done; 0.184 sec.
Execute       db_write -model pqcrystals_dilithium.8 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_8.adb 
Command       db_write done; 1.846 sec.
Execute       gen_tb_info pqcrystals_dilithium.8 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.5 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_5'.
Command       create_rtl_model done; 0.102 sec.
INFO: [HLS 200-111]  Elapsed time: 3.121 seconds; current allocated memory: 589.665 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_5 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.5 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_5 
Execute       gen_rtl pqcrystals_dilithium.5 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_5 
Execute       syn_report -csynth -model pqcrystals_dilithium.5 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_5_csynth.rpt 
Command       syn_report done; 0.174 sec.
Execute       syn_report -rtlxml -model pqcrystals_dilithium.5 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_5_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.5 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_5.verbose.rpt 
Command       syn_report done; 0.397 sec.
Execute       db_write -model pqcrystals_dilithium.5 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_5.adb 
Command       db_write done; 1.994 sec.
Execute       gen_tb_info pqcrystals_dilithium.5 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.15 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_15.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_15_buf' to 'pqcrystals_dilithncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_15_state_s' to 'pqcrystals_dilithocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_15'.
Command       create_rtl_model done; 0.417 sec.
INFO: [HLS 200-111]  Elapsed time: 4.394 seconds; current allocated memory: 591.009 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.15 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_15 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.15 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_15 
Execute       gen_rtl pqcrystals_dilithium.15 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_15 
Execute       syn_report -csynth -model pqcrystals_dilithium.15 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_15_csynth.rpt 
Command       syn_report done; 0.161 sec.
Execute       syn_report -rtlxml -model pqcrystals_dilithium.15 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_15_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.15 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_15.verbose.rpt 
Command       syn_report done; 1.726 sec.
Execute       db_write -model pqcrystals_dilithium.15 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_15.adb 
Command       db_write done; 2.598 sec.
Execute       gen_tb_info pqcrystals_dilithium.15 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.18 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_18.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_18_zetas' to 'pqcrystals_dilithpcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_18'.
Command       create_rtl_model done; 0.404 sec.
INFO: [HLS 200-111]  Elapsed time: 7.295 seconds; current allocated memory: 591.913 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.18 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_18 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.18 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_18 
Execute       gen_rtl pqcrystals_dilithium.18 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_18 
Execute       syn_report -csynth -model pqcrystals_dilithium.18 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_18_csynth.rpt 
Execute       syn_report -rtlxml -model pqcrystals_dilithium.18 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_18_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.18 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_18.verbose.rpt 
Command       syn_report done; 0.375 sec.
Execute       db_write -model pqcrystals_dilithium.18 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_18.adb 
Command       db_write done; 1.997 sec.
Execute       gen_tb_info pqcrystals_dilithium.18 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.4 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_4'.
INFO: [HLS 200-111]  Elapsed time: 3.889 seconds; current allocated memory: 592.405 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_4 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.4 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_4 
Execute       gen_rtl pqcrystals_dilithium.4 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_4 
Execute       syn_report -csynth -model pqcrystals_dilithium.4 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_4_csynth.rpt 
Execute       syn_report -rtlxml -model pqcrystals_dilithium.4 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_4_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.4 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_4.verbose.rpt 
Command       syn_report done; 0.26 sec.
Execute       db_write -model pqcrystals_dilithium.4 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_4.adb 
Command       db_write done; 1.94 sec.
Execute       gen_tb_info pqcrystals_dilithium.4 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.7 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_7'.
INFO: [HLS 200-111]  Elapsed time: 3.407 seconds; current allocated memory: 592.688 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.7 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_7 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.7 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_7 
Execute       gen_rtl pqcrystals_dilithium.7 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_7 
Execute       syn_report -csynth -model pqcrystals_dilithium.7 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_7_csynth.rpt 
Execute       syn_report -rtlxml -model pqcrystals_dilithium.7 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_7_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.7 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_7.verbose.rpt 
Command       syn_report done; 0.175 sec.
Execute       db_write -model pqcrystals_dilithium.7 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_7.adb 
Command       db_write done; 1.896 sec.
Execute       gen_tb_info pqcrystals_dilithium.7 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.23 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_23.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_23'.
Command       create_rtl_model done; 0.162 sec.
INFO: [HLS 200-111]  Elapsed time: 3.269 seconds; current allocated memory: 593.391 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.23 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_23 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.23 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_23 
Execute       gen_rtl pqcrystals_dilithium.23 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_23 
Execute       syn_report -csynth -model pqcrystals_dilithium.23 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_23_csynth.rpt 
Command       syn_report done; 0.116 sec.
Execute       syn_report -rtlxml -model pqcrystals_dilithium.23 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_23_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.23 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_23.verbose.rpt 
Command       syn_report done; 0.66 sec.
Execute       db_write -model pqcrystals_dilithium.23 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_23.adb 
Command       db_write done; 2.15 sec.
Execute       gen_tb_info pqcrystals_dilithium.23 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.17 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_17.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_17'.
Command       create_rtl_model done; 0.113 sec.
INFO: [HLS 200-111]  Elapsed time: 4.696 seconds; current allocated memory: 593.900 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.17 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_17 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.17 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_17 
Execute       gen_rtl pqcrystals_dilithium.17 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_17 
Execute       syn_report -csynth -model pqcrystals_dilithium.17 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_17_csynth.rpt 
Command       syn_report done; 0.104 sec.
Execute       syn_report -rtlxml -model pqcrystals_dilithium.17 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_17_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium.17 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_17.verbose.rpt 
Command       syn_report done; 0.545 sec.
Execute       db_write -model pqcrystals_dilithium.17 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_17.adb 
Command       db_write done; 1.939 sec.
Execute       gen_tb_info pqcrystals_dilithium.17 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium.1.1 -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_1_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_1_1_t_6' to 'pqcrystals_dilithqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_1_1_seedbuf' to 'pqcrystals_dilithrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_1_1_mat_vec_coeffs' to 'pqcrystals_dilithsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_1_1_s1_vec_coeffs' to 'pqcrystals_dilithtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_1_1_y_vec_coeffs' to 'pqcrystals_dilithudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_1_1_z_vec_coeffs' to 'pqcrystals_dilithvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_1_1_t0_vec_coeffs' to 'pqcrystals_dilithwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_1_1_s2_vec_coeffs' to 'pqcrystals_dilithxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_1_1_w1_vec_coeffs' to 'pqcrystals_dilithyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_1_1_w0_vec_coeffs' to 'pqcrystals_dilithzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_1_1_h_vec_coeffs' to 'pqcrystals_dilithAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_1_1_cp_coeffs' to 'pqcrystals_dilithBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium_1_1_state_s' to 'pqcrystals_dilithCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium2_ref_mac_muladd_15ns_25s_25ns_32_1_1' to 'pqcrystals_dilithDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pqcrystals_dilithium2_ref_mac_muladd_19s_8s_32ns_32_1_1' to 'pqcrystals_dilithEe0' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'pqcrystals_dilithDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pqcrystals_dilithEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pqcrystals_dilithlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium_1_1'.
Command       create_rtl_model done; 2.85 sec.
INFO: [HLS 200-111]  Elapsed time: 6.759 seconds; current allocated memory: 599.906 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium.1.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium_1_1 -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium.1.1 -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium_1_1 
Execute       gen_rtl pqcrystals_dilithium.1.1 -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium_1_1 
Execute       syn_report -csynth -model pqcrystals_dilithium.1.1 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_1_1_csynth.rpt 
Command       syn_report done; 0.921 sec.
Execute       syn_report -rtlxml -model pqcrystals_dilithium.1.1 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium_1_1_csynth.xml 
Command       syn_report done; 0.361 sec.
Execute       syn_report -verbosereport -model pqcrystals_dilithium.1.1 -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_1_1.verbose.rpt 
Command       syn_report done; 10.215 sec.
Execute       db_write -model pqcrystals_dilithium.1.1 -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_1_1.adb 
Command       db_write done; 5.689 sec.
Execute       gen_tb_info pqcrystals_dilithium.1.1 -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pqcrystals_dilithium2_ref -vendor xilinx -mg_file C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_dilithium2_ref/sm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_dilithium2_ref/smlen' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_dilithium2_ref/m' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_dilithium2_ref/mlen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_dilithium2_ref/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pqcrystals_dilithium2_ref' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref'.
Command       create_rtl_model done; 0.568 sec.
INFO: [HLS 200-111]  Elapsed time: 24.789 seconds; current allocated memory: 603.557 MB.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       gen_rtl pqcrystals_dilithium2_ref -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/systemc/pqcrystals_dilithium2_ref -synmodules pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium2_ref -istop -style xilinx -f -lang vhdl -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/vhdl/pqcrystals_dilithium2_ref 
Execute       gen_rtl pqcrystals_dilithium2_ref -istop -style xilinx -f -lang vlog -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/verilog/pqcrystals_dilithium2_ref 
Execute       syn_report -csynth -model pqcrystals_dilithium2_ref -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium2_ref_csynth.rpt 
Execute       syn_report -rtlxml -model pqcrystals_dilithium2_ref -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/syn/report/pqcrystals_dilithium2_ref_csynth.xml 
Execute       syn_report -verbosereport -model pqcrystals_dilithium2_ref -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.verbose.rpt 
Command       syn_report done; 6.859 sec.
Execute       db_write -model pqcrystals_dilithium2_ref -f -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.adb 
Command       db_write done; 2.101 sec.
Execute       gen_tb_info pqcrystals_dilithium2_ref -p C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref 
Execute       export_constraint_db -f -tool general -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.constraint.tcl 
Execute       syn_report -designview -model pqcrystals_dilithium2_ref -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.design.xml 
Command       syn_report done; 5.661 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model pqcrystals_dilithium2_ref -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model pqcrystals_dilithium2_ref -o C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks pqcrystals_dilithium2_ref 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain pqcrystals_dilithium2_ref 
INFO-FLOW: Model list for RTL component generation: pqcrystals_dilithium.11 pqcrystals_dilithium.10 pqcrystals_dilithium.2 load64.3 KeccakF1600_StatePer.1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium.13 pqcrystals_dilithium.19 pqcrystals_dilithium.22 pqcrystals_dilithium.12 pqcrystals_dilithium.20 pqcrystals_dilithium.14 pqcrystals_dilithium.16 pqcrystals_dilithium.9 pqcrystals_dilithium.3 pqcrystals_dilithium.21 pqcrystals_dilithium.6 pqcrystals_dilithium.8 pqcrystals_dilithium.5 pqcrystals_dilithium.15 pqcrystals_dilithium.18 pqcrystals_dilithium.4 pqcrystals_dilithium.7 pqcrystals_dilithium.23 pqcrystals_dilithium.17 pqcrystals_dilithium.1.1 pqcrystals_dilithium2_ref
INFO-FLOW: Handling components in module [pqcrystals_dilithium_11] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_11.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium_10] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_10.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium_2] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_2.compgen.tcl 
INFO-FLOW: Handling components in module [load64_3] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/load64_3.compgen.tcl 
INFO-FLOW: Handling components in module [KeccakF1600_StatePer_1] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer_1.compgen.tcl 
INFO-FLOW: Found component KeccakF1600_Statebkb.
INFO-FLOW: Append model KeccakF1600_Statebkb
INFO-FLOW: Handling components in module [KeccakF1600_StatePer] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer.compgen.tcl 
INFO-FLOW: Handling components in module [shake256] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake256.compgen.tcl 
INFO-FLOW: Found component shake256_state_0_s.
INFO-FLOW: Append model shake256_state_0_s
INFO-FLOW: Handling components in module [shake128_absorb] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake128_absorb.compgen.tcl 
INFO-FLOW: Found component shake128_absorb_t.
INFO-FLOW: Append model shake128_absorb_t
INFO-FLOW: Handling components in module [rej_uniform] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rej_uniform.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium_13] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_13.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithfYi.
INFO-FLOW: Append model pqcrystals_dilithfYi
INFO-FLOW: Found component pqcrystals_dilithdEe.
INFO-FLOW: Append model pqcrystals_dilithdEe
INFO-FLOW: Handling components in module [pqcrystals_dilithium_19] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_19.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithg8j.
INFO-FLOW: Append model pqcrystals_dilithg8j
INFO-FLOW: Handling components in module [pqcrystals_dilithium_22] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_22.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium_12] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_12.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithibs.
INFO-FLOW: Append model pqcrystals_dilithibs
INFO-FLOW: Handling components in module [pqcrystals_dilithium_20] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_20.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium_14] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_14.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium_16] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_16.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium_9] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_9.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithkbM.
INFO-FLOW: Append model pqcrystals_dilithkbM
INFO-FLOW: Handling components in module [pqcrystals_dilithium_3] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_3.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithlbW.
INFO-FLOW: Append model pqcrystals_dilithlbW
INFO-FLOW: Handling components in module [pqcrystals_dilithium_21] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_21.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium_6] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_6.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium_8] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_8.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium_5] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_5.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium_15] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_15.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithncg.
INFO-FLOW: Append model pqcrystals_dilithncg
INFO-FLOW: Handling components in module [pqcrystals_dilithium_18] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_18.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium_4] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_4.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium_7] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_7.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium_23] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_23.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium_17] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_17.compgen.tcl 
INFO-FLOW: Handling components in module [pqcrystals_dilithium_1_1] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_1_1.compgen.tcl 
INFO-FLOW: Found component pqcrystals_dilithDeQ.
INFO-FLOW: Append model pqcrystals_dilithDeQ
INFO-FLOW: Found component pqcrystals_dilithEe0.
INFO-FLOW: Append model pqcrystals_dilithEe0
INFO-FLOW: Found component pqcrystals_dilithqcK.
INFO-FLOW: Append model pqcrystals_dilithqcK
INFO-FLOW: Found component pqcrystals_dilithrcU.
INFO-FLOW: Append model pqcrystals_dilithrcU
INFO-FLOW: Found component pqcrystals_dilithsc4.
INFO-FLOW: Append model pqcrystals_dilithsc4
INFO-FLOW: Found component pqcrystals_dilithtde.
INFO-FLOW: Append model pqcrystals_dilithtde
INFO-FLOW: Found component pqcrystals_dilithudo.
INFO-FLOW: Append model pqcrystals_dilithudo
INFO-FLOW: Found component pqcrystals_dilithvdy.
INFO-FLOW: Append model pqcrystals_dilithvdy
INFO-FLOW: Found component pqcrystals_dilithBew.
INFO-FLOW: Append model pqcrystals_dilithBew
INFO-FLOW: Handling components in module [pqcrystals_dilithium2_ref] ... 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.compgen.tcl 
INFO-FLOW: Append model pqcrystals_dilithium_11
INFO-FLOW: Append model pqcrystals_dilithium_10
INFO-FLOW: Append model pqcrystals_dilithium_2
INFO-FLOW: Append model load64_3
INFO-FLOW: Append model KeccakF1600_StatePer_1
INFO-FLOW: Append model KeccakF1600_StatePer
INFO-FLOW: Append model shake256
INFO-FLOW: Append model shake128_absorb
INFO-FLOW: Append model rej_uniform
INFO-FLOW: Append model pqcrystals_dilithium_13
INFO-FLOW: Append model pqcrystals_dilithium_19
INFO-FLOW: Append model pqcrystals_dilithium_22
INFO-FLOW: Append model pqcrystals_dilithium_12
INFO-FLOW: Append model pqcrystals_dilithium_20
INFO-FLOW: Append model pqcrystals_dilithium_14
INFO-FLOW: Append model pqcrystals_dilithium_16
INFO-FLOW: Append model pqcrystals_dilithium_9
INFO-FLOW: Append model pqcrystals_dilithium_3
INFO-FLOW: Append model pqcrystals_dilithium_21
INFO-FLOW: Append model pqcrystals_dilithium_6
INFO-FLOW: Append model pqcrystals_dilithium_8
INFO-FLOW: Append model pqcrystals_dilithium_5
INFO-FLOW: Append model pqcrystals_dilithium_15
INFO-FLOW: Append model pqcrystals_dilithium_18
INFO-FLOW: Append model pqcrystals_dilithium_4
INFO-FLOW: Append model pqcrystals_dilithium_7
INFO-FLOW: Append model pqcrystals_dilithium_23
INFO-FLOW: Append model pqcrystals_dilithium_17
INFO-FLOW: Append model pqcrystals_dilithium_1_1
INFO-FLOW: Append model pqcrystals_dilithium2_ref
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: KeccakF1600_Statebkb shake256_state_0_s shake128_absorb_t pqcrystals_dilithfYi pqcrystals_dilithdEe pqcrystals_dilithg8j pqcrystals_dilithibs pqcrystals_dilithkbM pqcrystals_dilithlbW pqcrystals_dilithncg pqcrystals_dilithDeQ pqcrystals_dilithEe0 pqcrystals_dilithqcK pqcrystals_dilithrcU pqcrystals_dilithsc4 pqcrystals_dilithtde pqcrystals_dilithudo pqcrystals_dilithvdy pqcrystals_dilithBew pqcrystals_dilithium_11 pqcrystals_dilithium_10 pqcrystals_dilithium_2 load64_3 KeccakF1600_StatePer_1 KeccakF1600_StatePer shake256 shake128_absorb rej_uniform pqcrystals_dilithium_13 pqcrystals_dilithium_19 pqcrystals_dilithium_22 pqcrystals_dilithium_12 pqcrystals_dilithium_20 pqcrystals_dilithium_14 pqcrystals_dilithium_16 pqcrystals_dilithium_9 pqcrystals_dilithium_3 pqcrystals_dilithium_21 pqcrystals_dilithium_6 pqcrystals_dilithium_8 pqcrystals_dilithium_5 pqcrystals_dilithium_15 pqcrystals_dilithium_18 pqcrystals_dilithium_4 pqcrystals_dilithium_7 pqcrystals_dilithium_23 pqcrystals_dilithium_17 pqcrystals_dilithium_1_1 pqcrystals_dilithium2_ref
INFO-FLOW: To file: write model KeccakF1600_Statebkb
INFO-FLOW: To file: write model shake256_state_0_s
INFO-FLOW: To file: write model shake128_absorb_t
INFO-FLOW: To file: write model pqcrystals_dilithfYi
INFO-FLOW: To file: write model pqcrystals_dilithdEe
INFO-FLOW: To file: write model pqcrystals_dilithg8j
INFO-FLOW: To file: write model pqcrystals_dilithibs
INFO-FLOW: To file: write model pqcrystals_dilithkbM
INFO-FLOW: To file: write model pqcrystals_dilithlbW
INFO-FLOW: To file: write model pqcrystals_dilithncg
INFO-FLOW: To file: write model pqcrystals_dilithDeQ
INFO-FLOW: To file: write model pqcrystals_dilithEe0
INFO-FLOW: To file: write model pqcrystals_dilithqcK
INFO-FLOW: To file: write model pqcrystals_dilithrcU
INFO-FLOW: To file: write model pqcrystals_dilithsc4
INFO-FLOW: To file: write model pqcrystals_dilithtde
INFO-FLOW: To file: write model pqcrystals_dilithudo
INFO-FLOW: To file: write model pqcrystals_dilithvdy
INFO-FLOW: To file: write model pqcrystals_dilithBew
INFO-FLOW: To file: write model pqcrystals_dilithium_11
INFO-FLOW: To file: write model pqcrystals_dilithium_10
INFO-FLOW: To file: write model pqcrystals_dilithium_2
INFO-FLOW: To file: write model load64_3
INFO-FLOW: To file: write model KeccakF1600_StatePer_1
INFO-FLOW: To file: write model KeccakF1600_StatePer
INFO-FLOW: To file: write model shake256
INFO-FLOW: To file: write model shake128_absorb
INFO-FLOW: To file: write model rej_uniform
INFO-FLOW: To file: write model pqcrystals_dilithium_13
INFO-FLOW: To file: write model pqcrystals_dilithium_19
INFO-FLOW: To file: write model pqcrystals_dilithium_22
INFO-FLOW: To file: write model pqcrystals_dilithium_12
INFO-FLOW: To file: write model pqcrystals_dilithium_20
INFO-FLOW: To file: write model pqcrystals_dilithium_14
INFO-FLOW: To file: write model pqcrystals_dilithium_16
INFO-FLOW: To file: write model pqcrystals_dilithium_9
INFO-FLOW: To file: write model pqcrystals_dilithium_3
INFO-FLOW: To file: write model pqcrystals_dilithium_21
INFO-FLOW: To file: write model pqcrystals_dilithium_6
INFO-FLOW: To file: write model pqcrystals_dilithium_8
INFO-FLOW: To file: write model pqcrystals_dilithium_5
INFO-FLOW: To file: write model pqcrystals_dilithium_15
INFO-FLOW: To file: write model pqcrystals_dilithium_18
INFO-FLOW: To file: write model pqcrystals_dilithium_4
INFO-FLOW: To file: write model pqcrystals_dilithium_7
INFO-FLOW: To file: write model pqcrystals_dilithium_23
INFO-FLOW: To file: write model pqcrystals_dilithium_17
INFO-FLOW: To file: write model pqcrystals_dilithium_1_1
INFO-FLOW: To file: write model pqcrystals_dilithium2_ref
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model pqcrystals_dilithium2_ref -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 109.63 MHz
Command       syn_report done; 0.138 sec.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.322 sec.
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.469 sec.
Command       ap_source done; 0.471 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command       ap_part_info done; 0.102 sec.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_11.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_10.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_2.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/load64_3.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer_1.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command         ap_part_info done; 0.149 sec.
INFO: [RTMG 210-279] Implementing memory 'KeccakF1600_Statebkb_rom' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command         ap_part_info done; 0.118 sec.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command       ap_source done; 0.674 sec.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake256.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'shake256_state_0_s_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command       ap_source done; 0.239 sec.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake128_absorb.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'shake128_absorb_t_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command       ap_source done; 0.243 sec.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rej_uniform.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_13.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'pqcrystals_dilithfYi_div'
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithdEe_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command         ap_part_info done; 0.102 sec.
Command       ap_source done; 0.566 sec.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_19.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pqcrystals_dilithg8j_rom' using auto ROMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command       ap_source done; 0.503 sec.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_22.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_12.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithibs_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command       ap_source done; 0.243 sec.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_20.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_14.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_16.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_9.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithkbM_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command       ap_source done; 0.255 sec.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_3.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Command       ap_source done; 0.31 sec.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_21.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_6.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_8.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_5.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_15.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithncg_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command         ap_part_info done; 0.109 sec.
Command       ap_source done; 0.336 sec.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_18.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_4.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_7.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_23.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_17.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_1_1.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Command         ap_part_info done; 0.167 sec.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithqcK_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command         ap_part_info done; 0.11 sec.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithrcU_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command         ap_part_info done; 0.105 sec.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithsc4_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command         ap_part_info done; 0.113 sec.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithtde_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command         ap_part_info done; 0.127 sec.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithudo_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithvdy_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command         ap_part_info done; 0.109 sec.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithBew_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command         ap_part_info done; 0.101 sec.
Command       ap_source done; 2.596 sec.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.34 sec.
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.519 sec.
Command       ap_source done; 0.52 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=pqcrystals_dilithium2_ref xml_exists=0
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_11.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_10.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_2.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/load64_3.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer_1.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake256.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake128_absorb.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rej_uniform.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_13.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_19.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_22.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_12.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_20.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_14.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_16.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_9.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_3.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_21.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_6.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_8.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_5.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_15.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_18.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_4.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_7.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_23.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_17.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_1_1.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_11.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_10.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_2.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/load64_3.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer_1.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake256.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake128_absorb.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rej_uniform.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_13.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_19.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_22.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_12.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_20.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_14.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_16.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_9.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_3.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_21.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_6.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_8.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_5.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_15.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_18.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_4.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_7.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_23.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_17.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_1_1.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.compgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute         source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute         source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command         ap_part_info done; 0.104 sec.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command         ap_part_info done; 0.143 sec.
Execute         ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command       ap_source done; 1.285 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command       ap_part_info done; 0.101 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_11.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_10.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_2.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/load64_3.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer_1.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake256.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake128_absorb.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rej_uniform.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_13.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_19.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_22.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_12.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_20.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_14.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_16.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_9.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_3.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_21.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_6.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_8.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_5.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_15.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_18.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_4.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_7.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_23.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_17.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_1_1.compgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.compgen.tcl 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.constraint.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=49 #gSsdmPorts=14
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.compgen.dataonly.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.constraint.tcl 
Execute       sc_get_clocks pqcrystals_dilithium2_ref 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command       ap_part_info done; 0.171 sec.
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_11.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_10.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_2.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/load64_3.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer_1.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/KeccakF1600_StatePer.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake256.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/shake128_absorb.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/rej_uniform.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_13.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_19.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_22.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_12.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_20.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_14.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_16.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_9.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_3.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_21.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_6.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_8.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_5.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_15.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_18.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_4.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_7.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_23.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_17.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium_1_1.tbgen.tcl 
Execute       source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:12:23 ; elapsed = 00:17:23 . Memory (MB): peak = 847.203 ; gain = 758.453
INFO: [VHDL 208-304] Generating VHDL RTL for pqcrystals_dilithium2_ref.
INFO: [VLOG 209-307] Generating Verilog RTL for pqcrystals_dilithium2_ref.
Command     autosyn done; 722.25 sec.
Command   csynth_design done; 1030.74 sec.
Command ap_source done; 1041.32 sec.
Execute cleanup_all 
Command cleanup_all done; 0.637 sec.
INFO-FLOW: Workspace C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency opened at Thu Apr 13 22:52:49 +0530 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.34 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.491 sec.
Command     ap_source done; 0.492 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7a200t-fbg676-2 
Execute       ap_part_info -name xc7a200t-fbg676-2 -data single -quiet 
Command       ap_part_info done; 3.261 sec.
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a200t:-fbg676:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7a200t-fbg676-2 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data resources 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 33650} {LUT 134600} {FF 269200} {DSP48E 740} {BRAM 730} {URAM 0} 
Execute         ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.324 sec.
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
Execute       ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute       get_default_platform 
Command     set_part done; 4.119 sec.
Execute     ap_part_info -data single -name xc7a200t-fbg676-2 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data resources 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Command     ap_part_info done; 0.101 sec.
Execute     config_chip_info -quiet -resource {SLICE 33650} {LUT 134600} {FF 269200} {DSP48E 740} {BRAM 730} {URAM 0} 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Command   open_solution done; 5.235 sec.
Execute   cosim_design 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.342 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.493 sec.
Command     ap_source done; 0.499 sec.
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7a200t-fbg676-2 -data names -quiet 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info -quiet 
Command     ap_part_info done; 0.252 sec.
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/PQCgenKAT_sign.c 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/aes.c 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/aes.h 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/aes256ctr.c 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/aes256ctr.h 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/api.h 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/config.h 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/fips202.c 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/fips202.h 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/ntt.c 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/ntt.h 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/packing.c 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/packing.h 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/params.h 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/poly.c 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/poly.h 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/polyvec.c 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/polyvec.h 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/randombytes.h 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/reduce.c 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/reduce.h 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/rng.c 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/rng.h 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/rounding.c 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/rounding.h 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/sign.c 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/sign.h 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/symmetric-aes.c 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/symmetric-shake.c 
Execute     is_encrypted C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/symmetric.h 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: TB processing: C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/PQCgenKAT_sign.c C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/PQCgenKAT_sign.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/PQCgenKAT_sign.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/PQCgenKAT_sign.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.268 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/PQCgenKAT_sign.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/PQCgenKAT_sign.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.478 sec.
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Command     ap_part_info done; 0.115 sec.
INFO-FLOW: TB processing: C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/aes.c C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/aes.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/aes.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/aes.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.269 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/aes.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/aes.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.194 sec.
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: TB processing: C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/aes256ctr.c C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/aes256ctr.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/aes256ctr.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/aes256ctr.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.176 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/aes256ctr.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/aes256ctr.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.186 sec.
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: TB processing: C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/fips202.c C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/fips202.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/fips202.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/fips202.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.181 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/fips202.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/fips202.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.222 sec.
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Command     ap_part_info done; 0.108 sec.
INFO-FLOW: TB processing: C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/ntt.c C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/ntt.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/ntt.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/ntt.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.162 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/ntt.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/ntt.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.154 sec.
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: TB processing: C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/packing.c C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/packing.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/packing.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/packing.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.194 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/packing.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/packing.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.227 sec.
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: TB processing: C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/poly.c C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/poly.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/poly.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/poly.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.174 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/poly.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/poly.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.187 sec.
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: TB processing: C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/polyvec.c C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/polyvec.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/polyvec.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/polyvec.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.143 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/polyvec.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/polyvec.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.152 sec.
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: TB processing: C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/reduce.c C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/reduce.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/reduce.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/reduce.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.156 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/reduce.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/reduce.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.14 sec.
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Command     ap_part_info done; 0.111 sec.
INFO-FLOW: TB processing: C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/rng.c C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/rng.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/rng.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/rng.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.256 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/rng.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/rng.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.254 sec.
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Command     ap_part_info done; 0.115 sec.
INFO-FLOW: TB processing: C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/rounding.c C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/rounding.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/rounding.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/rounding.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.187 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/rounding.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/rounding.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.259 sec.
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Command     ap_part_info done; 0.297 sec.
INFO-FLOW: TB processing: C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/sign.c C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/sign.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/sign.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/sign.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.215 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/sign.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/sign.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.345 sec.
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Command     ap_part_info done; 0.108 sec.
INFO-FLOW: TB processing: C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/symmetric-aes.c C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/symmetric-aes.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/symmetric-aes.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/symmetric-aes.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.139 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/symmetric-aes.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/symmetric-aes.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.156 sec.
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
INFO-FLOW: TB processing: C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/dilithium2/symmetric-shake.c C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/symmetric-shake.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/symmetric-shake.c_pre.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/symmetric-shake.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.152 sec.
Execute     tidy_31 xilinx-tb31-process C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/symmetric-shake.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/./sim/autowrap/testbench/symmetric-shake.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.152 sec.
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 9.679 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7a200t-fbg676-2 -data info 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.rtl_wrap.cfg.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
Execute     source C:/Users/Hp/Desktop/IITG/MTech_Course_2_Sem/C_BASED_VLSI/AssignmentPhase_2_Latency/Phase2/Latency/.autopilot/db/pqcrystals_dilithium2_ref.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 877.619 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 1168.88 sec.
Command ap_source done; 1174.14 sec.
Execute cleanup_all 
