-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "03/21/2026 23:46:01"

-- 
-- Device: Altera EP2AGX45DF29C6 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ARRIAII;
LIBRARY IEEE;
USE ARRIAII.ARRIAII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Adder IS
    PORT (
	A : IN std_logic_vector(63 DOWNTO 0);
	B : IN std_logic_vector(63 DOWNTO 0);
	Cin : IN std_logic;
	S : OUT std_logic_vector(63 DOWNTO 0);
	Cout : OUT std_logic;
	Ovfl : OUT std_logic
	);
END Adder;

-- Design Ports Information
-- S[0]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[2]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[5]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[6]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[7]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[8]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[9]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[10]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[11]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[12]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[13]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[14]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[15]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[16]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[17]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[18]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[19]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[20]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[21]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[22]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[23]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[24]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[25]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[26]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[27]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[28]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[29]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[30]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[31]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[32]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[33]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[34]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[35]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[36]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[37]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[38]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[39]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[40]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[41]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[42]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[43]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[44]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[45]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[46]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[47]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[48]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[49]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[50]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[51]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[52]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[53]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[54]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[55]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[56]	=>  Location: PIN_AC6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[57]	=>  Location: PIN_AD6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[58]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[59]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[60]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[61]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[62]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- S[63]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Cout	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ovfl	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[0]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Cin	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[3]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[4]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[4]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[5]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[5]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[6]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[6]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[7]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[7]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[8]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[8]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[9]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[9]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[10]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[10]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[11]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[11]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[12]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[12]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[13]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[13]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[14]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[14]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[15]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[15]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[16]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[16]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[17]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[17]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[18]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[18]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[19]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[19]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[20]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[20]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[21]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[21]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[22]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[22]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[23]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[23]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[24]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[24]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[25]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[25]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[26]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[26]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[27]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[27]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[28]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[28]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[29]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[29]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[30]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[30]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[31]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[31]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[32]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[32]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[33]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[33]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[34]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[34]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[35]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[35]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[36]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[36]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[37]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[37]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[38]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[38]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[39]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[39]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[40]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[40]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[41]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[41]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[42]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[42]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[43]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[43]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[44]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[44]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[45]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[45]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[46]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[46]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[47]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[47]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[48]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[48]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[49]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[49]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[50]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[50]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[51]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[51]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[52]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[52]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[53]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[53]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[54]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[54]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[55]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[55]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[56]	=>  Location: PIN_AF1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[56]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[57]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[57]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[58]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[58]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[59]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[59]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[60]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[60]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[61]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[61]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[62]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[62]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[63]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[63]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Adder IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_A : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_B : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_Cin : std_logic;
SIGNAL ww_S : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_Cout : std_logic;
SIGNAL ww_Ovfl : std_logic;
SIGNAL \S[0]~output_o\ : std_logic;
SIGNAL \S[1]~output_o\ : std_logic;
SIGNAL \S[2]~output_o\ : std_logic;
SIGNAL \S[3]~output_o\ : std_logic;
SIGNAL \S[4]~output_o\ : std_logic;
SIGNAL \S[5]~output_o\ : std_logic;
SIGNAL \S[6]~output_o\ : std_logic;
SIGNAL \S[7]~output_o\ : std_logic;
SIGNAL \S[8]~output_o\ : std_logic;
SIGNAL \S[9]~output_o\ : std_logic;
SIGNAL \S[10]~output_o\ : std_logic;
SIGNAL \S[11]~output_o\ : std_logic;
SIGNAL \S[12]~output_o\ : std_logic;
SIGNAL \S[13]~output_o\ : std_logic;
SIGNAL \S[14]~output_o\ : std_logic;
SIGNAL \S[15]~output_o\ : std_logic;
SIGNAL \S[16]~output_o\ : std_logic;
SIGNAL \S[17]~output_o\ : std_logic;
SIGNAL \S[18]~output_o\ : std_logic;
SIGNAL \S[19]~output_o\ : std_logic;
SIGNAL \S[20]~output_o\ : std_logic;
SIGNAL \S[21]~output_o\ : std_logic;
SIGNAL \S[22]~output_o\ : std_logic;
SIGNAL \S[23]~output_o\ : std_logic;
SIGNAL \S[24]~output_o\ : std_logic;
SIGNAL \S[25]~output_o\ : std_logic;
SIGNAL \S[26]~output_o\ : std_logic;
SIGNAL \S[27]~output_o\ : std_logic;
SIGNAL \S[28]~output_o\ : std_logic;
SIGNAL \S[29]~output_o\ : std_logic;
SIGNAL \S[30]~output_o\ : std_logic;
SIGNAL \S[31]~output_o\ : std_logic;
SIGNAL \S[32]~output_o\ : std_logic;
SIGNAL \S[33]~output_o\ : std_logic;
SIGNAL \S[34]~output_o\ : std_logic;
SIGNAL \S[35]~output_o\ : std_logic;
SIGNAL \S[36]~output_o\ : std_logic;
SIGNAL \S[37]~output_o\ : std_logic;
SIGNAL \S[38]~output_o\ : std_logic;
SIGNAL \S[39]~output_o\ : std_logic;
SIGNAL \S[40]~output_o\ : std_logic;
SIGNAL \S[41]~output_o\ : std_logic;
SIGNAL \S[42]~output_o\ : std_logic;
SIGNAL \S[43]~output_o\ : std_logic;
SIGNAL \S[44]~output_o\ : std_logic;
SIGNAL \S[45]~output_o\ : std_logic;
SIGNAL \S[46]~output_o\ : std_logic;
SIGNAL \S[47]~output_o\ : std_logic;
SIGNAL \S[48]~output_o\ : std_logic;
SIGNAL \S[49]~output_o\ : std_logic;
SIGNAL \S[50]~output_o\ : std_logic;
SIGNAL \S[51]~output_o\ : std_logic;
SIGNAL \S[52]~output_o\ : std_logic;
SIGNAL \S[53]~output_o\ : std_logic;
SIGNAL \S[54]~output_o\ : std_logic;
SIGNAL \S[55]~output_o\ : std_logic;
SIGNAL \S[56]~output_o\ : std_logic;
SIGNAL \S[57]~output_o\ : std_logic;
SIGNAL \S[58]~output_o\ : std_logic;
SIGNAL \S[59]~output_o\ : std_logic;
SIGNAL \S[60]~output_o\ : std_logic;
SIGNAL \S[61]~output_o\ : std_logic;
SIGNAL \S[62]~output_o\ : std_logic;
SIGNAL \S[63]~output_o\ : std_logic;
SIGNAL \Cout~output_o\ : std_logic;
SIGNAL \Ovfl~output_o\ : std_logic;
SIGNAL \B[0]~input_o\ : std_logic;
SIGNAL \Cin~input_o\ : std_logic;
SIGNAL \A[0]~input_o\ : std_logic;
SIGNAL \S~0_combout\ : std_logic;
SIGNAL \B[1]~input_o\ : std_logic;
SIGNAL \A[1]~input_o\ : std_logic;
SIGNAL \S~1_combout\ : std_logic;
SIGNAL \c_int~1_combout\ : std_logic;
SIGNAL \B[2]~input_o\ : std_logic;
SIGNAL \A[2]~input_o\ : std_logic;
SIGNAL \c_int~0_combout\ : std_logic;
SIGNAL \S~2_combout\ : std_logic;
SIGNAL \c_int~2_combout\ : std_logic;
SIGNAL \A[3]~input_o\ : std_logic;
SIGNAL \gen_blocks:0:c_int[3]~0_combout\ : std_logic;
SIGNAL \gen_blocks:0:c_int[3]~1_combout\ : std_logic;
SIGNAL \B[3]~input_o\ : std_logic;
SIGNAL \S~3_combout\ : std_logic;
SIGNAL \G[0]~0_combout\ : std_logic;
SIGNAL \G[0]~34_combout\ : std_logic;
SIGNAL \C~0_combout\ : std_logic;
SIGNAL \B[4]~input_o\ : std_logic;
SIGNAL \A[4]~input_o\ : std_logic;
SIGNAL \S~4_combout\ : std_logic;
SIGNAL \A[5]~input_o\ : std_logic;
SIGNAL \B[5]~input_o\ : std_logic;
SIGNAL \S~63_combout\ : std_logic;
SIGNAL \A[6]~input_o\ : std_logic;
SIGNAL \c_int~4_combout\ : std_logic;
SIGNAL \B[6]~input_o\ : std_logic;
SIGNAL \c_int~3_combout\ : std_logic;
SIGNAL \S~5_combout\ : std_logic;
SIGNAL \B[7]~input_o\ : std_logic;
SIGNAL \gen_blocks:1:c_int[3]~1_combout\ : std_logic;
SIGNAL \A[7]~input_o\ : std_logic;
SIGNAL \c_int~5_combout\ : std_logic;
SIGNAL \gen_blocks:1:c_int[3]~0_combout\ : std_logic;
SIGNAL \S~6_combout\ : std_logic;
SIGNAL \B[8]~input_o\ : std_logic;
SIGNAL \G[1]~1_combout\ : std_logic;
SIGNAL \G~2_combout\ : std_logic;
SIGNAL \G[1]~3_combout\ : std_logic;
SIGNAL \C~1_combout\ : std_logic;
SIGNAL \C~2_combout\ : std_logic;
SIGNAL \A[8]~input_o\ : std_logic;
SIGNAL \S~7_combout\ : std_logic;
SIGNAL \B[9]~input_o\ : std_logic;
SIGNAL \A[9]~input_o\ : std_logic;
SIGNAL \S~62_combout\ : std_logic;
SIGNAL \A[10]~input_o\ : std_logic;
SIGNAL \c_int~6_combout\ : std_logic;
SIGNAL \B[10]~input_o\ : std_logic;
SIGNAL \c_int~7_combout\ : std_logic;
SIGNAL \S~8_combout\ : std_logic;
SIGNAL \B[11]~input_o\ : std_logic;
SIGNAL \gen_blocks:2:c_int[3]~0_combout\ : std_logic;
SIGNAL \gen_blocks:2:c_int[3]~1_combout\ : std_logic;
SIGNAL \c_int~8_combout\ : std_logic;
SIGNAL \A[11]~input_o\ : std_logic;
SIGNAL \S~9_combout\ : std_logic;
SIGNAL \G~4_combout\ : std_logic;
SIGNAL \C~3_combout\ : std_logic;
SIGNAL \C~4_combout\ : std_logic;
SIGNAL \G~5_combout\ : std_logic;
SIGNAL \G~6_combout\ : std_logic;
SIGNAL \C~6_combout\ : std_logic;
SIGNAL \C~5_combout\ : std_logic;
SIGNAL \C~7_combout\ : std_logic;
SIGNAL \A[12]~input_o\ : std_logic;
SIGNAL \B[12]~input_o\ : std_logic;
SIGNAL \gen_blocks:3:p_bit[0]~combout\ : std_logic;
SIGNAL \S~10_combout\ : std_logic;
SIGNAL \B[13]~input_o\ : std_logic;
SIGNAL \A[13]~input_o\ : std_logic;
SIGNAL \S~61_combout\ : std_logic;
SIGNAL \gen_blocks:3:c_int[3]~0_combout\ : std_logic;
SIGNAL \gen_blocks:3:p_bit[1]~combout\ : std_logic;
SIGNAL \c_int~10_combout\ : std_logic;
SIGNAL \A[14]~input_o\ : std_logic;
SIGNAL \B[14]~input_o\ : std_logic;
SIGNAL \c_int~9_combout\ : std_logic;
SIGNAL \S~11_combout\ : std_logic;
SIGNAL \B[15]~input_o\ : std_logic;
SIGNAL \A[15]~input_o\ : std_logic;
SIGNAL \c_int~11_combout\ : std_logic;
SIGNAL \gen_blocks:3:c_int[3]~2_combout\ : std_logic;
SIGNAL \gen_blocks:3:c_int[3]~1_combout\ : std_logic;
SIGNAL \S~12_combout\ : std_logic;
SIGNAL \C~8_combout\ : std_logic;
SIGNAL \C~9_combout\ : std_logic;
SIGNAL \G~7_combout\ : std_logic;
SIGNAL \G[3]~8_combout\ : std_logic;
SIGNAL \A[16]~input_o\ : std_logic;
SIGNAL \B[16]~input_o\ : std_logic;
SIGNAL \gen_blocks:4:p_bit[0]~combout\ : std_logic;
SIGNAL \S~13_combout\ : std_logic;
SIGNAL \A[17]~input_o\ : std_logic;
SIGNAL \B[17]~input_o\ : std_logic;
SIGNAL \S~60_combout\ : std_logic;
SIGNAL \B[18]~input_o\ : std_logic;
SIGNAL \gen_blocks:4:p_bit[1]~combout\ : std_logic;
SIGNAL \c_int~13_combout\ : std_logic;
SIGNAL \c_int~12_combout\ : std_logic;
SIGNAL \A[18]~input_o\ : std_logic;
SIGNAL \S~14_combout\ : std_logic;
SIGNAL \A[19]~input_o\ : std_logic;
SIGNAL \B[19]~input_o\ : std_logic;
SIGNAL \gen_blocks:4:c_int[3]~0_combout\ : std_logic;
SIGNAL \gen_blocks:4:c_int[3]~1_combout\ : std_logic;
SIGNAL \c_int~14_combout\ : std_logic;
SIGNAL \S~15_combout\ : std_logic;
SIGNAL \C~10_combout\ : std_logic;
SIGNAL \C~11_combout\ : std_logic;
SIGNAL \A[20]~input_o\ : std_logic;
SIGNAL \B[20]~input_o\ : std_logic;
SIGNAL \gen_blocks:5:p_bit[0]~combout\ : std_logic;
SIGNAL \G~9_combout\ : std_logic;
SIGNAL \G[4]~10_combout\ : std_logic;
SIGNAL \S~16_combout\ : std_logic;
SIGNAL \B[21]~input_o\ : std_logic;
SIGNAL \A[21]~input_o\ : std_logic;
SIGNAL \S~59_combout\ : std_logic;
SIGNAL \B[22]~input_o\ : std_logic;
SIGNAL \gen_blocks:5:c_int[2]~0_combout\ : std_logic;
SIGNAL \A[22]~input_o\ : std_logic;
SIGNAL \S~17_combout\ : std_logic;
SIGNAL \B[23]~input_o\ : std_logic;
SIGNAL \c_int~15_combout\ : std_logic;
SIGNAL \gen_blocks:5:p_bit[1]~combout\ : std_logic;
SIGNAL \gen_blocks:5:c_int[3]~1_combout\ : std_logic;
SIGNAL \A[23]~input_o\ : std_logic;
SIGNAL \gen_blocks:5:c_int[3]~0_combout\ : std_logic;
SIGNAL \S~18_combout\ : std_logic;
SIGNAL \B[24]~input_o\ : std_logic;
SIGNAL \A[24]~input_o\ : std_logic;
SIGNAL \gen_blocks:6:p_bit[0]~combout\ : std_logic;
SIGNAL \G~11_combout\ : std_logic;
SIGNAL \C~12_combout\ : std_logic;
SIGNAL \G[5]~12_combout\ : std_logic;
SIGNAL \C~13_combout\ : std_logic;
SIGNAL \S~19_combout\ : std_logic;
SIGNAL \A[25]~input_o\ : std_logic;
SIGNAL \B[25]~input_o\ : std_logic;
SIGNAL \S~58_combout\ : std_logic;
SIGNAL \A[26]~input_o\ : std_logic;
SIGNAL \B[26]~input_o\ : std_logic;
SIGNAL \c_int~16_combout\ : std_logic;
SIGNAL \gen_blocks:6:p_bit[1]~combout\ : std_logic;
SIGNAL \c_int~17_combout\ : std_logic;
SIGNAL \S~20_combout\ : std_logic;
SIGNAL \A[27]~input_o\ : std_logic;
SIGNAL \B[27]~input_o\ : std_logic;
SIGNAL \c_int~18_combout\ : std_logic;
SIGNAL \gen_blocks:6:c_int[3]~1_combout\ : std_logic;
SIGNAL \gen_blocks:6:c_int[3]~0_combout\ : std_logic;
SIGNAL \S~21_combout\ : std_logic;
SIGNAL \A[28]~input_o\ : std_logic;
SIGNAL \B[28]~input_o\ : std_logic;
SIGNAL \gen_blocks:7:p_bit[0]~combout\ : std_logic;
SIGNAL \C~14_combout\ : std_logic;
SIGNAL \G~13_combout\ : std_logic;
SIGNAL \G[6]~14_combout\ : std_logic;
SIGNAL \S~22_combout\ : std_logic;
SIGNAL \B[29]~input_o\ : std_logic;
SIGNAL \C~15_combout\ : std_logic;
SIGNAL \A[29]~input_o\ : std_logic;
SIGNAL \S~57_combout\ : std_logic;
SIGNAL \A[30]~input_o\ : std_logic;
SIGNAL \c_int~19_combout\ : std_logic;
SIGNAL \gen_blocks:7:p_bit[1]~combout\ : std_logic;
SIGNAL \c_int~20_combout\ : std_logic;
SIGNAL \B[30]~input_o\ : std_logic;
SIGNAL \S~23_combout\ : std_logic;
SIGNAL \B[31]~input_o\ : std_logic;
SIGNAL \gen_blocks:7:c_int[3]~1_combout\ : std_logic;
SIGNAL \A[31]~input_o\ : std_logic;
SIGNAL \gen_blocks:7:c_int[3]~0_combout\ : std_logic;
SIGNAL \c_int~21_combout\ : std_logic;
SIGNAL \S~24_combout\ : std_logic;
SIGNAL \G~15_combout\ : std_logic;
SIGNAL \C~16_combout\ : std_logic;
SIGNAL \G[7]~16_combout\ : std_logic;
SIGNAL \A[32]~input_o\ : std_logic;
SIGNAL \B[32]~input_o\ : std_logic;
SIGNAL \gen_blocks:8:p_bit[0]~combout\ : std_logic;
SIGNAL \C~17_combout\ : std_logic;
SIGNAL \S~25_combout\ : std_logic;
SIGNAL \B[33]~input_o\ : std_logic;
SIGNAL \A[33]~input_o\ : std_logic;
SIGNAL \S~56_combout\ : std_logic;
SIGNAL \c_int~22_combout\ : std_logic;
SIGNAL \gen_blocks:8:c_int[3]~0_combout\ : std_logic;
SIGNAL \gen_blocks:8:p_bit[1]~combout\ : std_logic;
SIGNAL \c_int~23_combout\ : std_logic;
SIGNAL \B[34]~input_o\ : std_logic;
SIGNAL \A[34]~input_o\ : std_logic;
SIGNAL \S~26_combout\ : std_logic;
SIGNAL \gen_blocks:8:c_int[3]~2_combout\ : std_logic;
SIGNAL \c_int~24_combout\ : std_logic;
SIGNAL \B[35]~input_o\ : std_logic;
SIGNAL \gen_blocks:8:c_int[3]~1_combout\ : std_logic;
SIGNAL \A[35]~input_o\ : std_logic;
SIGNAL \S~27_combout\ : std_logic;
SIGNAL \G~17_combout\ : std_logic;
SIGNAL \C~18_combout\ : std_logic;
SIGNAL \G[8]~18_combout\ : std_logic;
SIGNAL \C~19_combout\ : std_logic;
SIGNAL \A[36]~input_o\ : std_logic;
SIGNAL \B[36]~input_o\ : std_logic;
SIGNAL \gen_blocks:9:p_bit[0]~combout\ : std_logic;
SIGNAL \S~28_combout\ : std_logic;
SIGNAL \B[37]~input_o\ : std_logic;
SIGNAL \A[37]~input_o\ : std_logic;
SIGNAL \S~55_combout\ : std_logic;
SIGNAL \gen_blocks:9:p_bit[1]~combout\ : std_logic;
SIGNAL \c_int~26_combout\ : std_logic;
SIGNAL \B[38]~input_o\ : std_logic;
SIGNAL \A[38]~input_o\ : std_logic;
SIGNAL \c_int~25_combout\ : std_logic;
SIGNAL \S~29_combout\ : std_logic;
SIGNAL \A[39]~input_o\ : std_logic;
SIGNAL \B[39]~input_o\ : std_logic;
SIGNAL \gen_blocks:9:c_int[3]~0_combout\ : std_logic;
SIGNAL \c_int~27_combout\ : std_logic;
SIGNAL \gen_blocks:9:c_int[3]~1_combout\ : std_logic;
SIGNAL \S~30_combout\ : std_logic;
SIGNAL \B[40]~input_o\ : std_logic;
SIGNAL \A[40]~input_o\ : std_logic;
SIGNAL \gen_blocks:10:p_bit[0]~combout\ : std_logic;
SIGNAL \C~20_combout\ : std_logic;
SIGNAL \C~21_combout\ : std_logic;
SIGNAL \G~19_combout\ : std_logic;
SIGNAL \G[9]~20_combout\ : std_logic;
SIGNAL \S~31_combout\ : std_logic;
SIGNAL \A[41]~input_o\ : std_logic;
SIGNAL \B[41]~input_o\ : std_logic;
SIGNAL \S~54_combout\ : std_logic;
SIGNAL \gen_blocks:10:c_int[2]~0_combout\ : std_logic;
SIGNAL \A[42]~input_o\ : std_logic;
SIGNAL \B[42]~input_o\ : std_logic;
SIGNAL \S~32_combout\ : std_logic;
SIGNAL \gen_blocks:10:c_int[3]~0_combout\ : std_logic;
SIGNAL \A[43]~input_o\ : std_logic;
SIGNAL \B[43]~input_o\ : std_logic;
SIGNAL \gen_blocks:10:p_bit[1]~combout\ : std_logic;
SIGNAL \gen_blocks:10:c_int[3]~1_combout\ : std_logic;
SIGNAL \c_int~28_combout\ : std_logic;
SIGNAL \S~33_combout\ : std_logic;
SIGNAL \G~21_combout\ : std_logic;
SIGNAL \C~22_combout\ : std_logic;
SIGNAL \G[10]~22_combout\ : std_logic;
SIGNAL \C~23_combout\ : std_logic;
SIGNAL \B[44]~input_o\ : std_logic;
SIGNAL \A[44]~input_o\ : std_logic;
SIGNAL \gen_blocks:11:p_bit[0]~combout\ : std_logic;
SIGNAL \S~34_combout\ : std_logic;
SIGNAL \B[45]~input_o\ : std_logic;
SIGNAL \A[45]~input_o\ : std_logic;
SIGNAL \S~53_combout\ : std_logic;
SIGNAL \B[46]~input_o\ : std_logic;
SIGNAL \A[46]~input_o\ : std_logic;
SIGNAL \c_int~29_combout\ : std_logic;
SIGNAL \gen_blocks:11:p_bit[1]~combout\ : std_logic;
SIGNAL \c_int~30_combout\ : std_logic;
SIGNAL \S~35_combout\ : std_logic;
SIGNAL \A[47]~input_o\ : std_logic;
SIGNAL \B[47]~input_o\ : std_logic;
SIGNAL \gen_blocks:11:c_int[3]~0_combout\ : std_logic;
SIGNAL \gen_blocks:11:c_int[3]~1_combout\ : std_logic;
SIGNAL \c_int~31_combout\ : std_logic;
SIGNAL \S~36_combout\ : std_logic;
SIGNAL \B[48]~input_o\ : std_logic;
SIGNAL \A[48]~input_o\ : std_logic;
SIGNAL \G~23_combout\ : std_logic;
SIGNAL \C~24_combout\ : std_logic;
SIGNAL \G[11]~24_combout\ : std_logic;
SIGNAL \S~37_combout\ : std_logic;
SIGNAL \A[49]~input_o\ : std_logic;
SIGNAL \B[49]~input_o\ : std_logic;
SIGNAL \C~25_combout\ : std_logic;
SIGNAL \S~52_combout\ : std_logic;
SIGNAL \B[50]~input_o\ : std_logic;
SIGNAL \A[50]~input_o\ : std_logic;
SIGNAL \gen_blocks:12:p_bit[2]~combout\ : std_logic;
SIGNAL \S~51_combout\ : std_logic;
SIGNAL \B[51]~input_o\ : std_logic;
SIGNAL \A[51]~input_o\ : std_logic;
SIGNAL \gen_blocks:12:p_bit[3]~combout\ : std_logic;
SIGNAL \c_int~35_combout\ : std_logic;
SIGNAL \c_int~32_combout\ : std_logic;
SIGNAL \c_int~33_combout\ : std_logic;
SIGNAL \c_int~34_combout\ : std_logic;
SIGNAL \S~38_combout\ : std_logic;
SIGNAL \B[52]~input_o\ : std_logic;
SIGNAL \C~26_combout\ : std_logic;
SIGNAL \A[52]~input_o\ : std_logic;
SIGNAL \G~25_combout\ : std_logic;
SIGNAL \G[12]~26_combout\ : std_logic;
SIGNAL \S~39_combout\ : std_logic;
SIGNAL \B[53]~input_o\ : std_logic;
SIGNAL \A[53]~input_o\ : std_logic;
SIGNAL \S~50_combout\ : std_logic;
SIGNAL \B[54]~input_o\ : std_logic;
SIGNAL \A[54]~input_o\ : std_logic;
SIGNAL \gen_blocks:13:p_bit[2]~combout\ : std_logic;
SIGNAL \c_int~36_combout\ : std_logic;
SIGNAL \c_int~37_combout\ : std_logic;
SIGNAL \S~49_combout\ : std_logic;
SIGNAL \c_int~39_combout\ : std_logic;
SIGNAL \B[55]~input_o\ : std_logic;
SIGNAL \c_int~38_combout\ : std_logic;
SIGNAL \A[55]~input_o\ : std_logic;
SIGNAL \S~40_combout\ : std_logic;
SIGNAL \B[56]~input_o\ : std_logic;
SIGNAL \A[56]~input_o\ : std_logic;
SIGNAL \C~27_combout\ : std_logic;
SIGNAL \G[13]~28_combout\ : std_logic;
SIGNAL \G~27_combout\ : std_logic;
SIGNAL \G[13]~29_combout\ : std_logic;
SIGNAL \S~41_combout\ : std_logic;
SIGNAL \A[57]~input_o\ : std_logic;
SIGNAL \B[57]~input_o\ : std_logic;
SIGNAL \S~48_combout\ : std_logic;
SIGNAL \A[58]~input_o\ : std_logic;
SIGNAL \B[58]~input_o\ : std_logic;
SIGNAL \c_int~40_combout\ : std_logic;
SIGNAL \c_int~41_combout\ : std_logic;
SIGNAL \c_int~42_combout\ : std_logic;
SIGNAL \S~42_combout\ : std_logic;
SIGNAL \c_int~44_combout\ : std_logic;
SIGNAL \c_int~43_combout\ : std_logic;
SIGNAL \A[59]~input_o\ : std_logic;
SIGNAL \B[59]~input_o\ : std_logic;
SIGNAL \gen_blocks:14:p_bit[3]~combout\ : std_logic;
SIGNAL \S~43_combout\ : std_logic;
SIGNAL \B[60]~input_o\ : std_logic;
SIGNAL \A[60]~input_o\ : std_logic;
SIGNAL \G[14]~31_combout\ : std_logic;
SIGNAL \G~30_combout\ : std_logic;
SIGNAL \G[14]~32_combout\ : std_logic;
SIGNAL \C~28_combout\ : std_logic;
SIGNAL \S~44_combout\ : std_logic;
SIGNAL \A[61]~input_o\ : std_logic;
SIGNAL \B[61]~input_o\ : std_logic;
SIGNAL \S~47_combout\ : std_logic;
SIGNAL \A[62]~input_o\ : std_logic;
SIGNAL \c_int~46_combout\ : std_logic;
SIGNAL \c_int~45_combout\ : std_logic;
SIGNAL \B[62]~input_o\ : std_logic;
SIGNAL \S~45_combout\ : std_logic;
SIGNAL \c_int~48_combout\ : std_logic;
SIGNAL \B[63]~input_o\ : std_logic;
SIGNAL \A[63]~input_o\ : std_logic;
SIGNAL \c_int~49_combout\ : std_logic;
SIGNAL \c_int~47_combout\ : std_logic;
SIGNAL \S~46_combout\ : std_logic;
SIGNAL \G~33_combout\ : std_logic;
SIGNAL \C~30_combout\ : std_logic;
SIGNAL \C~29_combout\ : std_logic;
SIGNAL \Ovfl~0_combout\ : std_logic;
SIGNAL C : std_logic_vector(16 DOWNTO 0);
SIGNAL \ALT_INV_c_int~30_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~29_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:11:p_bit[1]~combout\ : std_logic;
SIGNAL \ALT_INV_G[10]~22_combout\ : std_logic;
SIGNAL \ALT_INV_G~21_combout\ : std_logic;
SIGNAL \ALT_INV_C~23_combout\ : std_logic;
SIGNAL \ALT_INV_C~22_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:11:p_bit[0]~combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:10:c_int[3]~1_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:10:c_int[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~28_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:10:p_bit[1]~combout\ : std_logic;
SIGNAL \ALT_INV_G[9]~20_combout\ : std_logic;
SIGNAL \ALT_INV_G~19_combout\ : std_logic;
SIGNAL \ALT_INV_C~21_combout\ : std_logic;
SIGNAL \ALT_INV_C~20_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:10:p_bit[0]~combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:9:c_int[3]~1_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:9:c_int[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~27_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~26_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~25_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:9:p_bit[1]~combout\ : std_logic;
SIGNAL \ALT_INV_G[8]~18_combout\ : std_logic;
SIGNAL \ALT_INV_G~17_combout\ : std_logic;
SIGNAL \ALT_INV_C~19_combout\ : std_logic;
SIGNAL \ALT_INV_C~18_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:9:p_bit[0]~combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:8:c_int[3]~2_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:8:c_int[3]~1_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~24_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~23_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:8:c_int[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~22_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:8:p_bit[1]~combout\ : std_logic;
SIGNAL \ALT_INV_G[7]~16_combout\ : std_logic;
SIGNAL \ALT_INV_G~15_combout\ : std_logic;
SIGNAL \ALT_INV_C~17_combout\ : std_logic;
SIGNAL \ALT_INV_C~16_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:8:p_bit[0]~combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:7:c_int[3]~1_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:7:c_int[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~21_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~20_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~19_combout\ : std_logic;
SIGNAL \ALT_INV_C~15_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:7:p_bit[1]~combout\ : std_logic;
SIGNAL ALT_INV_C : std_logic_vector(12 DOWNTO 7);
SIGNAL \ALT_INV_G[6]~14_combout\ : std_logic;
SIGNAL \ALT_INV_G~13_combout\ : std_logic;
SIGNAL \ALT_INV_C~14_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:7:p_bit[0]~combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:6:c_int[3]~1_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:6:c_int[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~18_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~17_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~16_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:6:p_bit[1]~combout\ : std_logic;
SIGNAL \ALT_INV_G[5]~12_combout\ : std_logic;
SIGNAL \ALT_INV_G~11_combout\ : std_logic;
SIGNAL \ALT_INV_C~13_combout\ : std_logic;
SIGNAL \ALT_INV_C~12_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:6:p_bit[0]~combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:5:c_int[3]~1_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:5:c_int[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~15_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:5:p_bit[1]~combout\ : std_logic;
SIGNAL \ALT_INV_G[4]~10_combout\ : std_logic;
SIGNAL \ALT_INV_G~9_combout\ : std_logic;
SIGNAL \ALT_INV_C~11_combout\ : std_logic;
SIGNAL \ALT_INV_C~10_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:5:p_bit[0]~combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:4:c_int[3]~1_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:4:c_int[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~14_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~13_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~12_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:4:p_bit[1]~combout\ : std_logic;
SIGNAL \ALT_INV_G[3]~8_combout\ : std_logic;
SIGNAL \ALT_INV_G~7_combout\ : std_logic;
SIGNAL \ALT_INV_C~9_combout\ : std_logic;
SIGNAL \ALT_INV_C~8_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:4:p_bit[0]~combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:3:c_int[3]~2_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:3:c_int[3]~1_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~11_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~10_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:3:c_int[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~9_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:3:p_bit[1]~combout\ : std_logic;
SIGNAL \ALT_INV_C~7_combout\ : std_logic;
SIGNAL \ALT_INV_C~6_combout\ : std_logic;
SIGNAL \ALT_INV_G~6_combout\ : std_logic;
SIGNAL \ALT_INV_G~5_combout\ : std_logic;
SIGNAL \ALT_INV_C~5_combout\ : std_logic;
SIGNAL \ALT_INV_C~4_combout\ : std_logic;
SIGNAL \ALT_INV_C~3_combout\ : std_logic;
SIGNAL \ALT_INV_G~4_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:3:p_bit[0]~combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:2:c_int[3]~1_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:2:c_int[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~8_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~7_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~6_combout\ : std_logic;
SIGNAL \ALT_INV_C~2_combout\ : std_logic;
SIGNAL \ALT_INV_C~1_combout\ : std_logic;
SIGNAL \ALT_INV_G[1]~3_combout\ : std_logic;
SIGNAL \ALT_INV_G~2_combout\ : std_logic;
SIGNAL \ALT_INV_G[1]~1_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:1:c_int[3]~1_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:1:c_int[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~5_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~4_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~3_combout\ : std_logic;
SIGNAL \ALT_INV_C~0_combout\ : std_logic;
SIGNAL \ALT_INV_G[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:0:c_int[3]~1_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:0:c_int[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~2_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~1_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~0_combout\ : std_logic;
SIGNAL \ALT_INV_B[63]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[63]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[62]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[62]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[61]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[61]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[60]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[60]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[59]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[59]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[58]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[58]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[57]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[57]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[56]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[56]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[55]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[55]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[54]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[54]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[53]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[53]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[52]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[52]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[51]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[51]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[50]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[50]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[49]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[49]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[48]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[48]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[47]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[47]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[46]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[46]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[45]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[45]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[44]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[44]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[43]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[43]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[42]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[42]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[41]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[41]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[40]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[40]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[39]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[39]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[38]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[38]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[37]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[37]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[36]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[36]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[35]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[35]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[34]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[34]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[33]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[33]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[32]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[32]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[31]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_Cin~input_o\ : std_logic;
SIGNAL \ALT_INV_B[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_G[0]~34_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:5:c_int[2]~0_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:10:c_int[2]~0_combout\ : std_logic;
SIGNAL \ALT_INV_C~30_combout\ : std_logic;
SIGNAL \ALT_INV_G~33_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~49_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~48_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~47_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~46_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~45_combout\ : std_logic;
SIGNAL \ALT_INV_G[14]~32_combout\ : std_logic;
SIGNAL \ALT_INV_G[14]~31_combout\ : std_logic;
SIGNAL \ALT_INV_G~30_combout\ : std_logic;
SIGNAL \ALT_INV_C~28_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~44_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~43_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:14:p_bit[3]~combout\ : std_logic;
SIGNAL \ALT_INV_c_int~42_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~41_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~40_combout\ : std_logic;
SIGNAL \ALT_INV_G[13]~29_combout\ : std_logic;
SIGNAL \ALT_INV_G[13]~28_combout\ : std_logic;
SIGNAL \ALT_INV_G~27_combout\ : std_logic;
SIGNAL \ALT_INV_C~27_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~39_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~38_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~37_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~36_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:13:p_bit[2]~combout\ : std_logic;
SIGNAL \ALT_INV_G[12]~26_combout\ : std_logic;
SIGNAL \ALT_INV_G~25_combout\ : std_logic;
SIGNAL \ALT_INV_C~26_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~35_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~34_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:12:p_bit[3]~combout\ : std_logic;
SIGNAL \ALT_INV_c_int~33_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~32_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:12:p_bit[2]~combout\ : std_logic;
SIGNAL \ALT_INV_C~25_combout\ : std_logic;
SIGNAL \ALT_INV_G[11]~24_combout\ : std_logic;
SIGNAL \ALT_INV_G~23_combout\ : std_logic;
SIGNAL \ALT_INV_C~24_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:11:c_int[3]~1_combout\ : std_logic;
SIGNAL \ALT_INV_gen_blocks:11:c_int[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_c_int~31_combout\ : std_logic;

BEGIN

ww_A <= A;
ww_B <= B;
ww_Cin <= Cin;
S <= ww_S;
Cout <= ww_Cout;
Ovfl <= ww_Ovfl;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ALT_INV_c_int~30_combout\ <= NOT \c_int~30_combout\;
\ALT_INV_c_int~29_combout\ <= NOT \c_int~29_combout\;
\ALT_INV_gen_blocks:11:p_bit[1]~combout\ <= NOT \gen_blocks:11:p_bit[1]~combout\;
\ALT_INV_G[10]~22_combout\ <= NOT \G[10]~22_combout\;
\ALT_INV_G~21_combout\ <= NOT \G~21_combout\;
\ALT_INV_C~23_combout\ <= NOT \C~23_combout\;
\ALT_INV_C~22_combout\ <= NOT \C~22_combout\;
\ALT_INV_gen_blocks:11:p_bit[0]~combout\ <= NOT \gen_blocks:11:p_bit[0]~combout\;
\ALT_INV_gen_blocks:10:c_int[3]~1_combout\ <= NOT \gen_blocks:10:c_int[3]~1_combout\;
\ALT_INV_gen_blocks:10:c_int[3]~0_combout\ <= NOT \gen_blocks:10:c_int[3]~0_combout\;
\ALT_INV_c_int~28_combout\ <= NOT \c_int~28_combout\;
\ALT_INV_gen_blocks:10:p_bit[1]~combout\ <= NOT \gen_blocks:10:p_bit[1]~combout\;
\ALT_INV_G[9]~20_combout\ <= NOT \G[9]~20_combout\;
\ALT_INV_G~19_combout\ <= NOT \G~19_combout\;
\ALT_INV_C~21_combout\ <= NOT \C~21_combout\;
\ALT_INV_C~20_combout\ <= NOT \C~20_combout\;
\ALT_INV_gen_blocks:10:p_bit[0]~combout\ <= NOT \gen_blocks:10:p_bit[0]~combout\;
\ALT_INV_gen_blocks:9:c_int[3]~1_combout\ <= NOT \gen_blocks:9:c_int[3]~1_combout\;
\ALT_INV_gen_blocks:9:c_int[3]~0_combout\ <= NOT \gen_blocks:9:c_int[3]~0_combout\;
\ALT_INV_c_int~27_combout\ <= NOT \c_int~27_combout\;
\ALT_INV_c_int~26_combout\ <= NOT \c_int~26_combout\;
\ALT_INV_c_int~25_combout\ <= NOT \c_int~25_combout\;
\ALT_INV_gen_blocks:9:p_bit[1]~combout\ <= NOT \gen_blocks:9:p_bit[1]~combout\;
\ALT_INV_G[8]~18_combout\ <= NOT \G[8]~18_combout\;
\ALT_INV_G~17_combout\ <= NOT \G~17_combout\;
\ALT_INV_C~19_combout\ <= NOT \C~19_combout\;
\ALT_INV_C~18_combout\ <= NOT \C~18_combout\;
\ALT_INV_gen_blocks:9:p_bit[0]~combout\ <= NOT \gen_blocks:9:p_bit[0]~combout\;
\ALT_INV_gen_blocks:8:c_int[3]~2_combout\ <= NOT \gen_blocks:8:c_int[3]~2_combout\;
\ALT_INV_gen_blocks:8:c_int[3]~1_combout\ <= NOT \gen_blocks:8:c_int[3]~1_combout\;
\ALT_INV_c_int~24_combout\ <= NOT \c_int~24_combout\;
\ALT_INV_c_int~23_combout\ <= NOT \c_int~23_combout\;
\ALT_INV_gen_blocks:8:c_int[3]~0_combout\ <= NOT \gen_blocks:8:c_int[3]~0_combout\;
\ALT_INV_c_int~22_combout\ <= NOT \c_int~22_combout\;
\ALT_INV_gen_blocks:8:p_bit[1]~combout\ <= NOT \gen_blocks:8:p_bit[1]~combout\;
\ALT_INV_G[7]~16_combout\ <= NOT \G[7]~16_combout\;
\ALT_INV_G~15_combout\ <= NOT \G~15_combout\;
\ALT_INV_C~17_combout\ <= NOT \C~17_combout\;
\ALT_INV_C~16_combout\ <= NOT \C~16_combout\;
\ALT_INV_gen_blocks:8:p_bit[0]~combout\ <= NOT \gen_blocks:8:p_bit[0]~combout\;
\ALT_INV_gen_blocks:7:c_int[3]~1_combout\ <= NOT \gen_blocks:7:c_int[3]~1_combout\;
\ALT_INV_gen_blocks:7:c_int[3]~0_combout\ <= NOT \gen_blocks:7:c_int[3]~0_combout\;
\ALT_INV_c_int~21_combout\ <= NOT \c_int~21_combout\;
\ALT_INV_c_int~20_combout\ <= NOT \c_int~20_combout\;
\ALT_INV_c_int~19_combout\ <= NOT \c_int~19_combout\;
\ALT_INV_C~15_combout\ <= NOT \C~15_combout\;
\ALT_INV_gen_blocks:7:p_bit[1]~combout\ <= NOT \gen_blocks:7:p_bit[1]~combout\;
ALT_INV_C(7) <= NOT C(7);
\ALT_INV_G[6]~14_combout\ <= NOT \G[6]~14_combout\;
\ALT_INV_G~13_combout\ <= NOT \G~13_combout\;
\ALT_INV_C~14_combout\ <= NOT \C~14_combout\;
\ALT_INV_gen_blocks:7:p_bit[0]~combout\ <= NOT \gen_blocks:7:p_bit[0]~combout\;
\ALT_INV_gen_blocks:6:c_int[3]~1_combout\ <= NOT \gen_blocks:6:c_int[3]~1_combout\;
\ALT_INV_gen_blocks:6:c_int[3]~0_combout\ <= NOT \gen_blocks:6:c_int[3]~0_combout\;
\ALT_INV_c_int~18_combout\ <= NOT \c_int~18_combout\;
\ALT_INV_c_int~17_combout\ <= NOT \c_int~17_combout\;
\ALT_INV_c_int~16_combout\ <= NOT \c_int~16_combout\;
\ALT_INV_gen_blocks:6:p_bit[1]~combout\ <= NOT \gen_blocks:6:p_bit[1]~combout\;
\ALT_INV_G[5]~12_combout\ <= NOT \G[5]~12_combout\;
\ALT_INV_G~11_combout\ <= NOT \G~11_combout\;
\ALT_INV_C~13_combout\ <= NOT \C~13_combout\;
\ALT_INV_C~12_combout\ <= NOT \C~12_combout\;
\ALT_INV_gen_blocks:6:p_bit[0]~combout\ <= NOT \gen_blocks:6:p_bit[0]~combout\;
\ALT_INV_gen_blocks:5:c_int[3]~1_combout\ <= NOT \gen_blocks:5:c_int[3]~1_combout\;
\ALT_INV_gen_blocks:5:c_int[3]~0_combout\ <= NOT \gen_blocks:5:c_int[3]~0_combout\;
\ALT_INV_c_int~15_combout\ <= NOT \c_int~15_combout\;
\ALT_INV_gen_blocks:5:p_bit[1]~combout\ <= NOT \gen_blocks:5:p_bit[1]~combout\;
\ALT_INV_G[4]~10_combout\ <= NOT \G[4]~10_combout\;
\ALT_INV_G~9_combout\ <= NOT \G~9_combout\;
\ALT_INV_C~11_combout\ <= NOT \C~11_combout\;
\ALT_INV_C~10_combout\ <= NOT \C~10_combout\;
\ALT_INV_gen_blocks:5:p_bit[0]~combout\ <= NOT \gen_blocks:5:p_bit[0]~combout\;
\ALT_INV_gen_blocks:4:c_int[3]~1_combout\ <= NOT \gen_blocks:4:c_int[3]~1_combout\;
\ALT_INV_gen_blocks:4:c_int[3]~0_combout\ <= NOT \gen_blocks:4:c_int[3]~0_combout\;
\ALT_INV_c_int~14_combout\ <= NOT \c_int~14_combout\;
\ALT_INV_c_int~13_combout\ <= NOT \c_int~13_combout\;
\ALT_INV_c_int~12_combout\ <= NOT \c_int~12_combout\;
\ALT_INV_gen_blocks:4:p_bit[1]~combout\ <= NOT \gen_blocks:4:p_bit[1]~combout\;
\ALT_INV_G[3]~8_combout\ <= NOT \G[3]~8_combout\;
\ALT_INV_G~7_combout\ <= NOT \G~7_combout\;
\ALT_INV_C~9_combout\ <= NOT \C~9_combout\;
\ALT_INV_C~8_combout\ <= NOT \C~8_combout\;
\ALT_INV_gen_blocks:4:p_bit[0]~combout\ <= NOT \gen_blocks:4:p_bit[0]~combout\;
\ALT_INV_gen_blocks:3:c_int[3]~2_combout\ <= NOT \gen_blocks:3:c_int[3]~2_combout\;
\ALT_INV_gen_blocks:3:c_int[3]~1_combout\ <= NOT \gen_blocks:3:c_int[3]~1_combout\;
\ALT_INV_c_int~11_combout\ <= NOT \c_int~11_combout\;
\ALT_INV_c_int~10_combout\ <= NOT \c_int~10_combout\;
\ALT_INV_gen_blocks:3:c_int[3]~0_combout\ <= NOT \gen_blocks:3:c_int[3]~0_combout\;
\ALT_INV_c_int~9_combout\ <= NOT \c_int~9_combout\;
\ALT_INV_gen_blocks:3:p_bit[1]~combout\ <= NOT \gen_blocks:3:p_bit[1]~combout\;
\ALT_INV_C~7_combout\ <= NOT \C~7_combout\;
\ALT_INV_C~6_combout\ <= NOT \C~6_combout\;
\ALT_INV_G~6_combout\ <= NOT \G~6_combout\;
\ALT_INV_G~5_combout\ <= NOT \G~5_combout\;
\ALT_INV_C~5_combout\ <= NOT \C~5_combout\;
\ALT_INV_C~4_combout\ <= NOT \C~4_combout\;
\ALT_INV_C~3_combout\ <= NOT \C~3_combout\;
\ALT_INV_G~4_combout\ <= NOT \G~4_combout\;
\ALT_INV_gen_blocks:3:p_bit[0]~combout\ <= NOT \gen_blocks:3:p_bit[0]~combout\;
\ALT_INV_gen_blocks:2:c_int[3]~1_combout\ <= NOT \gen_blocks:2:c_int[3]~1_combout\;
\ALT_INV_gen_blocks:2:c_int[3]~0_combout\ <= NOT \gen_blocks:2:c_int[3]~0_combout\;
\ALT_INV_c_int~8_combout\ <= NOT \c_int~8_combout\;
\ALT_INV_c_int~7_combout\ <= NOT \c_int~7_combout\;
\ALT_INV_c_int~6_combout\ <= NOT \c_int~6_combout\;
\ALT_INV_C~2_combout\ <= NOT \C~2_combout\;
\ALT_INV_C~1_combout\ <= NOT \C~1_combout\;
\ALT_INV_G[1]~3_combout\ <= NOT \G[1]~3_combout\;
\ALT_INV_G~2_combout\ <= NOT \G~2_combout\;
\ALT_INV_G[1]~1_combout\ <= NOT \G[1]~1_combout\;
\ALT_INV_gen_blocks:1:c_int[3]~1_combout\ <= NOT \gen_blocks:1:c_int[3]~1_combout\;
\ALT_INV_gen_blocks:1:c_int[3]~0_combout\ <= NOT \gen_blocks:1:c_int[3]~0_combout\;
\ALT_INV_c_int~5_combout\ <= NOT \c_int~5_combout\;
\ALT_INV_c_int~4_combout\ <= NOT \c_int~4_combout\;
\ALT_INV_c_int~3_combout\ <= NOT \c_int~3_combout\;
\ALT_INV_C~0_combout\ <= NOT \C~0_combout\;
\ALT_INV_G[0]~0_combout\ <= NOT \G[0]~0_combout\;
\ALT_INV_gen_blocks:0:c_int[3]~1_combout\ <= NOT \gen_blocks:0:c_int[3]~1_combout\;
\ALT_INV_gen_blocks:0:c_int[3]~0_combout\ <= NOT \gen_blocks:0:c_int[3]~0_combout\;
\ALT_INV_c_int~2_combout\ <= NOT \c_int~2_combout\;
\ALT_INV_c_int~1_combout\ <= NOT \c_int~1_combout\;
\ALT_INV_c_int~0_combout\ <= NOT \c_int~0_combout\;
\ALT_INV_B[63]~input_o\ <= NOT \B[63]~input_o\;
\ALT_INV_A[63]~input_o\ <= NOT \A[63]~input_o\;
\ALT_INV_B[62]~input_o\ <= NOT \B[62]~input_o\;
\ALT_INV_A[62]~input_o\ <= NOT \A[62]~input_o\;
\ALT_INV_B[61]~input_o\ <= NOT \B[61]~input_o\;
\ALT_INV_A[61]~input_o\ <= NOT \A[61]~input_o\;
\ALT_INV_B[60]~input_o\ <= NOT \B[60]~input_o\;
\ALT_INV_A[60]~input_o\ <= NOT \A[60]~input_o\;
\ALT_INV_B[59]~input_o\ <= NOT \B[59]~input_o\;
\ALT_INV_A[59]~input_o\ <= NOT \A[59]~input_o\;
\ALT_INV_B[58]~input_o\ <= NOT \B[58]~input_o\;
\ALT_INV_A[58]~input_o\ <= NOT \A[58]~input_o\;
\ALT_INV_B[57]~input_o\ <= NOT \B[57]~input_o\;
\ALT_INV_A[57]~input_o\ <= NOT \A[57]~input_o\;
\ALT_INV_B[56]~input_o\ <= NOT \B[56]~input_o\;
\ALT_INV_A[56]~input_o\ <= NOT \A[56]~input_o\;
\ALT_INV_B[55]~input_o\ <= NOT \B[55]~input_o\;
\ALT_INV_A[55]~input_o\ <= NOT \A[55]~input_o\;
\ALT_INV_B[54]~input_o\ <= NOT \B[54]~input_o\;
\ALT_INV_A[54]~input_o\ <= NOT \A[54]~input_o\;
\ALT_INV_B[53]~input_o\ <= NOT \B[53]~input_o\;
\ALT_INV_A[53]~input_o\ <= NOT \A[53]~input_o\;
\ALT_INV_B[52]~input_o\ <= NOT \B[52]~input_o\;
\ALT_INV_A[52]~input_o\ <= NOT \A[52]~input_o\;
\ALT_INV_B[51]~input_o\ <= NOT \B[51]~input_o\;
\ALT_INV_A[51]~input_o\ <= NOT \A[51]~input_o\;
\ALT_INV_B[50]~input_o\ <= NOT \B[50]~input_o\;
\ALT_INV_A[50]~input_o\ <= NOT \A[50]~input_o\;
\ALT_INV_B[49]~input_o\ <= NOT \B[49]~input_o\;
\ALT_INV_A[49]~input_o\ <= NOT \A[49]~input_o\;
\ALT_INV_B[48]~input_o\ <= NOT \B[48]~input_o\;
\ALT_INV_A[48]~input_o\ <= NOT \A[48]~input_o\;
\ALT_INV_B[47]~input_o\ <= NOT \B[47]~input_o\;
\ALT_INV_A[47]~input_o\ <= NOT \A[47]~input_o\;
\ALT_INV_B[46]~input_o\ <= NOT \B[46]~input_o\;
\ALT_INV_A[46]~input_o\ <= NOT \A[46]~input_o\;
\ALT_INV_B[45]~input_o\ <= NOT \B[45]~input_o\;
\ALT_INV_A[45]~input_o\ <= NOT \A[45]~input_o\;
\ALT_INV_B[44]~input_o\ <= NOT \B[44]~input_o\;
\ALT_INV_A[44]~input_o\ <= NOT \A[44]~input_o\;
\ALT_INV_B[43]~input_o\ <= NOT \B[43]~input_o\;
\ALT_INV_A[43]~input_o\ <= NOT \A[43]~input_o\;
\ALT_INV_B[42]~input_o\ <= NOT \B[42]~input_o\;
\ALT_INV_A[42]~input_o\ <= NOT \A[42]~input_o\;
\ALT_INV_B[41]~input_o\ <= NOT \B[41]~input_o\;
\ALT_INV_A[41]~input_o\ <= NOT \A[41]~input_o\;
\ALT_INV_B[40]~input_o\ <= NOT \B[40]~input_o\;
\ALT_INV_A[40]~input_o\ <= NOT \A[40]~input_o\;
\ALT_INV_B[39]~input_o\ <= NOT \B[39]~input_o\;
\ALT_INV_A[39]~input_o\ <= NOT \A[39]~input_o\;
\ALT_INV_B[38]~input_o\ <= NOT \B[38]~input_o\;
\ALT_INV_A[38]~input_o\ <= NOT \A[38]~input_o\;
\ALT_INV_B[37]~input_o\ <= NOT \B[37]~input_o\;
\ALT_INV_A[37]~input_o\ <= NOT \A[37]~input_o\;
\ALT_INV_B[36]~input_o\ <= NOT \B[36]~input_o\;
\ALT_INV_A[36]~input_o\ <= NOT \A[36]~input_o\;
\ALT_INV_B[35]~input_o\ <= NOT \B[35]~input_o\;
\ALT_INV_A[35]~input_o\ <= NOT \A[35]~input_o\;
\ALT_INV_B[34]~input_o\ <= NOT \B[34]~input_o\;
\ALT_INV_A[34]~input_o\ <= NOT \A[34]~input_o\;
\ALT_INV_B[33]~input_o\ <= NOT \B[33]~input_o\;
\ALT_INV_A[33]~input_o\ <= NOT \A[33]~input_o\;
\ALT_INV_B[32]~input_o\ <= NOT \B[32]~input_o\;
\ALT_INV_A[32]~input_o\ <= NOT \A[32]~input_o\;
\ALT_INV_B[31]~input_o\ <= NOT \B[31]~input_o\;
\ALT_INV_A[31]~input_o\ <= NOT \A[31]~input_o\;
\ALT_INV_B[30]~input_o\ <= NOT \B[30]~input_o\;
\ALT_INV_A[30]~input_o\ <= NOT \A[30]~input_o\;
\ALT_INV_B[29]~input_o\ <= NOT \B[29]~input_o\;
\ALT_INV_A[29]~input_o\ <= NOT \A[29]~input_o\;
\ALT_INV_B[28]~input_o\ <= NOT \B[28]~input_o\;
\ALT_INV_A[28]~input_o\ <= NOT \A[28]~input_o\;
\ALT_INV_B[27]~input_o\ <= NOT \B[27]~input_o\;
\ALT_INV_A[27]~input_o\ <= NOT \A[27]~input_o\;
\ALT_INV_B[26]~input_o\ <= NOT \B[26]~input_o\;
\ALT_INV_A[26]~input_o\ <= NOT \A[26]~input_o\;
\ALT_INV_B[25]~input_o\ <= NOT \B[25]~input_o\;
\ALT_INV_A[25]~input_o\ <= NOT \A[25]~input_o\;
\ALT_INV_B[24]~input_o\ <= NOT \B[24]~input_o\;
\ALT_INV_A[24]~input_o\ <= NOT \A[24]~input_o\;
\ALT_INV_B[23]~input_o\ <= NOT \B[23]~input_o\;
\ALT_INV_A[23]~input_o\ <= NOT \A[23]~input_o\;
\ALT_INV_B[22]~input_o\ <= NOT \B[22]~input_o\;
\ALT_INV_A[22]~input_o\ <= NOT \A[22]~input_o\;
\ALT_INV_B[21]~input_o\ <= NOT \B[21]~input_o\;
\ALT_INV_A[21]~input_o\ <= NOT \A[21]~input_o\;
\ALT_INV_B[20]~input_o\ <= NOT \B[20]~input_o\;
\ALT_INV_A[20]~input_o\ <= NOT \A[20]~input_o\;
\ALT_INV_B[19]~input_o\ <= NOT \B[19]~input_o\;
\ALT_INV_A[19]~input_o\ <= NOT \A[19]~input_o\;
\ALT_INV_B[18]~input_o\ <= NOT \B[18]~input_o\;
\ALT_INV_A[18]~input_o\ <= NOT \A[18]~input_o\;
\ALT_INV_B[17]~input_o\ <= NOT \B[17]~input_o\;
\ALT_INV_A[17]~input_o\ <= NOT \A[17]~input_o\;
\ALT_INV_B[16]~input_o\ <= NOT \B[16]~input_o\;
\ALT_INV_A[16]~input_o\ <= NOT \A[16]~input_o\;
\ALT_INV_B[15]~input_o\ <= NOT \B[15]~input_o\;
\ALT_INV_A[15]~input_o\ <= NOT \A[15]~input_o\;
\ALT_INV_B[14]~input_o\ <= NOT \B[14]~input_o\;
\ALT_INV_A[14]~input_o\ <= NOT \A[14]~input_o\;
\ALT_INV_B[13]~input_o\ <= NOT \B[13]~input_o\;
\ALT_INV_A[13]~input_o\ <= NOT \A[13]~input_o\;
\ALT_INV_B[12]~input_o\ <= NOT \B[12]~input_o\;
\ALT_INV_A[12]~input_o\ <= NOT \A[12]~input_o\;
\ALT_INV_B[11]~input_o\ <= NOT \B[11]~input_o\;
\ALT_INV_A[11]~input_o\ <= NOT \A[11]~input_o\;
\ALT_INV_B[10]~input_o\ <= NOT \B[10]~input_o\;
\ALT_INV_A[10]~input_o\ <= NOT \A[10]~input_o\;
\ALT_INV_B[9]~input_o\ <= NOT \B[9]~input_o\;
\ALT_INV_A[9]~input_o\ <= NOT \A[9]~input_o\;
\ALT_INV_B[8]~input_o\ <= NOT \B[8]~input_o\;
\ALT_INV_A[8]~input_o\ <= NOT \A[8]~input_o\;
\ALT_INV_B[7]~input_o\ <= NOT \B[7]~input_o\;
\ALT_INV_A[7]~input_o\ <= NOT \A[7]~input_o\;
\ALT_INV_B[6]~input_o\ <= NOT \B[6]~input_o\;
\ALT_INV_A[6]~input_o\ <= NOT \A[6]~input_o\;
\ALT_INV_B[5]~input_o\ <= NOT \B[5]~input_o\;
\ALT_INV_A[5]~input_o\ <= NOT \A[5]~input_o\;
\ALT_INV_B[4]~input_o\ <= NOT \B[4]~input_o\;
\ALT_INV_A[4]~input_o\ <= NOT \A[4]~input_o\;
\ALT_INV_B[3]~input_o\ <= NOT \B[3]~input_o\;
\ALT_INV_A[3]~input_o\ <= NOT \A[3]~input_o\;
\ALT_INV_B[2]~input_o\ <= NOT \B[2]~input_o\;
\ALT_INV_A[2]~input_o\ <= NOT \A[2]~input_o\;
\ALT_INV_B[1]~input_o\ <= NOT \B[1]~input_o\;
\ALT_INV_A[1]~input_o\ <= NOT \A[1]~input_o\;
\ALT_INV_Cin~input_o\ <= NOT \Cin~input_o\;
\ALT_INV_B[0]~input_o\ <= NOT \B[0]~input_o\;
\ALT_INV_A[0]~input_o\ <= NOT \A[0]~input_o\;
\ALT_INV_G[0]~34_combout\ <= NOT \G[0]~34_combout\;
\ALT_INV_gen_blocks:5:c_int[2]~0_combout\ <= NOT \gen_blocks:5:c_int[2]~0_combout\;
\ALT_INV_gen_blocks:10:c_int[2]~0_combout\ <= NOT \gen_blocks:10:c_int[2]~0_combout\;
\ALT_INV_C~30_combout\ <= NOT \C~30_combout\;
\ALT_INV_G~33_combout\ <= NOT \G~33_combout\;
\ALT_INV_c_int~49_combout\ <= NOT \c_int~49_combout\;
\ALT_INV_c_int~48_combout\ <= NOT \c_int~48_combout\;
\ALT_INV_c_int~47_combout\ <= NOT \c_int~47_combout\;
\ALT_INV_c_int~46_combout\ <= NOT \c_int~46_combout\;
\ALT_INV_c_int~45_combout\ <= NOT \c_int~45_combout\;
\ALT_INV_G[14]~32_combout\ <= NOT \G[14]~32_combout\;
\ALT_INV_G[14]~31_combout\ <= NOT \G[14]~31_combout\;
\ALT_INV_G~30_combout\ <= NOT \G~30_combout\;
\ALT_INV_C~28_combout\ <= NOT \C~28_combout\;
\ALT_INV_c_int~44_combout\ <= NOT \c_int~44_combout\;
\ALT_INV_c_int~43_combout\ <= NOT \c_int~43_combout\;
\ALT_INV_gen_blocks:14:p_bit[3]~combout\ <= NOT \gen_blocks:14:p_bit[3]~combout\;
\ALT_INV_c_int~42_combout\ <= NOT \c_int~42_combout\;
\ALT_INV_c_int~41_combout\ <= NOT \c_int~41_combout\;
\ALT_INV_c_int~40_combout\ <= NOT \c_int~40_combout\;
\ALT_INV_G[13]~29_combout\ <= NOT \G[13]~29_combout\;
\ALT_INV_G[13]~28_combout\ <= NOT \G[13]~28_combout\;
\ALT_INV_G~27_combout\ <= NOT \G~27_combout\;
\ALT_INV_C~27_combout\ <= NOT \C~27_combout\;
\ALT_INV_c_int~39_combout\ <= NOT \c_int~39_combout\;
\ALT_INV_c_int~38_combout\ <= NOT \c_int~38_combout\;
\ALT_INV_c_int~37_combout\ <= NOT \c_int~37_combout\;
\ALT_INV_c_int~36_combout\ <= NOT \c_int~36_combout\;
\ALT_INV_gen_blocks:13:p_bit[2]~combout\ <= NOT \gen_blocks:13:p_bit[2]~combout\;
\ALT_INV_G[12]~26_combout\ <= NOT \G[12]~26_combout\;
\ALT_INV_G~25_combout\ <= NOT \G~25_combout\;
\ALT_INV_C~26_combout\ <= NOT \C~26_combout\;
\ALT_INV_c_int~35_combout\ <= NOT \c_int~35_combout\;
\ALT_INV_c_int~34_combout\ <= NOT \c_int~34_combout\;
\ALT_INV_gen_blocks:12:p_bit[3]~combout\ <= NOT \gen_blocks:12:p_bit[3]~combout\;
\ALT_INV_c_int~33_combout\ <= NOT \c_int~33_combout\;
\ALT_INV_c_int~32_combout\ <= NOT \c_int~32_combout\;
\ALT_INV_gen_blocks:12:p_bit[2]~combout\ <= NOT \gen_blocks:12:p_bit[2]~combout\;
\ALT_INV_C~25_combout\ <= NOT \C~25_combout\;
ALT_INV_C(12) <= NOT C(12);
\ALT_INV_G[11]~24_combout\ <= NOT \G[11]~24_combout\;
\ALT_INV_G~23_combout\ <= NOT \G~23_combout\;
\ALT_INV_C~24_combout\ <= NOT \C~24_combout\;
\ALT_INV_gen_blocks:11:c_int[3]~1_combout\ <= NOT \gen_blocks:11:c_int[3]~1_combout\;
\ALT_INV_gen_blocks:11:c_int[3]~0_combout\ <= NOT \gen_blocks:11:c_int[3]~0_combout\;
\ALT_INV_c_int~31_combout\ <= NOT \c_int~31_combout\;

-- Location: IOOBUF_X25_Y56_N67
\S[0]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~0_combout\,
	devoe => ww_devoe,
	o => \S[0]~output_o\);

-- Location: IOOBUF_X23_Y56_N67
\S[1]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~1_combout\,
	devoe => ww_devoe,
	o => \S[1]~output_o\);

-- Location: IOOBUF_X19_Y56_N36
\S[2]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~2_combout\,
	devoe => ww_devoe,
	o => \S[2]~output_o\);

-- Location: IOOBUF_X23_Y56_N36
\S[3]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~3_combout\,
	devoe => ww_devoe,
	o => \S[3]~output_o\);

-- Location: IOOBUF_X59_Y36_N67
\S[4]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~4_combout\,
	devoe => ww_devoe,
	o => \S[4]~output_o\);

-- Location: IOOBUF_X59_Y36_N98
\S[5]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~63_combout\,
	devoe => ww_devoe,
	o => \S[5]~output_o\);

-- Location: IOOBUF_X59_Y36_N36
\S[6]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~5_combout\,
	devoe => ww_devoe,
	o => \S[6]~output_o\);

-- Location: IOOBUF_X59_Y48_N67
\S[7]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~6_combout\,
	devoe => ww_devoe,
	o => \S[7]~output_o\);

-- Location: IOOBUF_X59_Y48_N2
\S[8]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~7_combout\,
	devoe => ww_devoe,
	o => \S[8]~output_o\);

-- Location: IOOBUF_X59_Y37_N2
\S[9]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~62_combout\,
	devoe => ww_devoe,
	o => \S[9]~output_o\);

-- Location: IOOBUF_X59_Y46_N98
\S[10]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~8_combout\,
	devoe => ww_devoe,
	o => \S[10]~output_o\);

-- Location: IOOBUF_X59_Y48_N36
\S[11]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~9_combout\,
	devoe => ww_devoe,
	o => \S[11]~output_o\);

-- Location: IOOBUF_X35_Y56_N2
\S[12]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~10_combout\,
	devoe => ww_devoe,
	o => \S[12]~output_o\);

-- Location: IOOBUF_X35_Y56_N67
\S[13]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~61_combout\,
	devoe => ww_devoe,
	o => \S[13]~output_o\);

-- Location: IOOBUF_X42_Y56_N67
\S[14]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~11_combout\,
	devoe => ww_devoe,
	o => \S[14]~output_o\);

-- Location: IOOBUF_X38_Y56_N98
\S[15]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~12_combout\,
	devoe => ww_devoe,
	o => \S[15]~output_o\);

-- Location: IOOBUF_X51_Y56_N36
\S[16]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~13_combout\,
	devoe => ww_devoe,
	o => \S[16]~output_o\);

-- Location: IOOBUF_X53_Y56_N2
\S[17]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~60_combout\,
	devoe => ww_devoe,
	o => \S[17]~output_o\);

-- Location: IOOBUF_X56_Y56_N64
\S[18]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~14_combout\,
	devoe => ww_devoe,
	o => \S[18]~output_o\);

-- Location: IOOBUF_X59_Y49_N36
\S[19]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~15_combout\,
	devoe => ww_devoe,
	o => \S[19]~output_o\);

-- Location: IOOBUF_X59_Y49_N67
\S[20]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~16_combout\,
	devoe => ww_devoe,
	o => \S[20]~output_o\);

-- Location: IOOBUF_X59_Y51_N67
\S[21]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~59_combout\,
	devoe => ww_devoe,
	o => \S[21]~output_o\);

-- Location: IOOBUF_X51_Y56_N67
\S[22]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~17_combout\,
	devoe => ww_devoe,
	o => \S[22]~output_o\);

-- Location: IOOBUF_X59_Y51_N98
\S[23]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~18_combout\,
	devoe => ww_devoe,
	o => \S[23]~output_o\);

-- Location: IOOBUF_X40_Y56_N67
\S[24]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~19_combout\,
	devoe => ww_devoe,
	o => \S[24]~output_o\);

-- Location: IOOBUF_X38_Y56_N36
\S[25]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~58_combout\,
	devoe => ww_devoe,
	o => \S[25]~output_o\);

-- Location: IOOBUF_X42_Y56_N2
\S[26]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~20_combout\,
	devoe => ww_devoe,
	o => \S[26]~output_o\);

-- Location: IOOBUF_X46_Y56_N36
\S[27]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~21_combout\,
	devoe => ww_devoe,
	o => \S[27]~output_o\);

-- Location: IOOBUF_X40_Y56_N98
\S[28]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~22_combout\,
	devoe => ww_devoe,
	o => \S[28]~output_o\);

-- Location: IOOBUF_X49_Y56_N36
\S[29]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~57_combout\,
	devoe => ww_devoe,
	o => \S[29]~output_o\);

-- Location: IOOBUF_X44_Y56_N98
\S[30]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~23_combout\,
	devoe => ww_devoe,
	o => \S[30]~output_o\);

-- Location: IOOBUF_X40_Y56_N5
\S[31]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~24_combout\,
	devoe => ww_devoe,
	o => \S[31]~output_o\);

-- Location: IOOBUF_X59_Y34_N98
\S[32]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~25_combout\,
	devoe => ww_devoe,
	o => \S[32]~output_o\);

-- Location: IOOBUF_X59_Y33_N5
\S[33]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~56_combout\,
	devoe => ww_devoe,
	o => \S[33]~output_o\);

-- Location: IOOBUF_X59_Y31_N36
\S[34]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~26_combout\,
	devoe => ww_devoe,
	o => \S[34]~output_o\);

-- Location: IOOBUF_X59_Y31_N67
\S[35]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~27_combout\,
	devoe => ww_devoe,
	o => \S[35]~output_o\);

-- Location: IOOBUF_X59_Y21_N33
\S[36]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~28_combout\,
	devoe => ww_devoe,
	o => \S[36]~output_o\);

-- Location: IOOBUF_X59_Y26_N33
\S[37]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~55_combout\,
	devoe => ww_devoe,
	o => \S[37]~output_o\);

-- Location: IOOBUF_X59_Y21_N67
\S[38]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~29_combout\,
	devoe => ww_devoe,
	o => \S[38]~output_o\);

-- Location: IOOBUF_X59_Y28_N36
\S[39]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~30_combout\,
	devoe => ww_devoe,
	o => \S[39]~output_o\);

-- Location: IOOBUF_X59_Y21_N5
\S[40]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~31_combout\,
	devoe => ww_devoe,
	o => \S[40]~output_o\);

-- Location: IOOBUF_X59_Y18_N98
\S[41]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~54_combout\,
	devoe => ww_devoe,
	o => \S[41]~output_o\);

-- Location: IOOBUF_X59_Y21_N98
\S[42]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~32_combout\,
	devoe => ww_devoe,
	o => \S[42]~output_o\);

-- Location: IOOBUF_X59_Y23_N98
\S[43]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~33_combout\,
	devoe => ww_devoe,
	o => \S[43]~output_o\);

-- Location: IOOBUF_X59_Y22_N2
\S[44]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~34_combout\,
	devoe => ww_devoe,
	o => \S[44]~output_o\);

-- Location: IOOBUF_X59_Y19_N67
\S[45]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~53_combout\,
	devoe => ww_devoe,
	o => \S[45]~output_o\);

-- Location: IOOBUF_X59_Y16_N2
\S[46]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~35_combout\,
	devoe => ww_devoe,
	o => \S[46]~output_o\);

-- Location: IOOBUF_X59_Y18_N36
\S[47]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~36_combout\,
	devoe => ww_devoe,
	o => \S[47]~output_o\);

-- Location: IOOBUF_X59_Y10_N98
\S[48]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~37_combout\,
	devoe => ww_devoe,
	o => \S[48]~output_o\);

-- Location: IOOBUF_X59_Y15_N5
\S[49]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~52_combout\,
	devoe => ww_devoe,
	o => \S[49]~output_o\);

-- Location: IOOBUF_X59_Y10_N67
\S[50]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~51_combout\,
	devoe => ww_devoe,
	o => \S[50]~output_o\);

-- Location: IOOBUF_X59_Y12_N98
\S[51]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~38_combout\,
	devoe => ww_devoe,
	o => \S[51]~output_o\);

-- Location: IOOBUF_X59_Y9_N98
\S[52]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~39_combout\,
	devoe => ww_devoe,
	o => \S[52]~output_o\);

-- Location: IOOBUF_X59_Y9_N5
\S[53]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~50_combout\,
	devoe => ww_devoe,
	o => \S[53]~output_o\);

-- Location: IOOBUF_X59_Y12_N36
\S[54]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~49_combout\,
	devoe => ww_devoe,
	o => \S[54]~output_o\);

-- Location: IOOBUF_X50_Y0_N98
\S[55]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~40_combout\,
	devoe => ww_devoe,
	o => \S[55]~output_o\);

-- Location: IOOBUF_X54_Y0_N36
\S[56]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~41_combout\,
	devoe => ww_devoe,
	o => \S[56]~output_o\);

-- Location: IOOBUF_X54_Y0_N98
\S[57]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~48_combout\,
	devoe => ww_devoe,
	o => \S[57]~output_o\);

-- Location: IOOBUF_X50_Y0_N67
\S[58]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~42_combout\,
	devoe => ww_devoe,
	o => \S[58]~output_o\);

-- Location: IOOBUF_X50_Y0_N36
\S[59]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~43_combout\,
	devoe => ww_devoe,
	o => \S[59]~output_o\);

-- Location: IOOBUF_X59_Y7_N2
\S[60]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~44_combout\,
	devoe => ww_devoe,
	o => \S[60]~output_o\);

-- Location: IOOBUF_X55_Y0_N67
\S[61]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~47_combout\,
	devoe => ww_devoe,
	o => \S[61]~output_o\);

-- Location: IOOBUF_X59_Y6_N67
\S[62]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~45_combout\,
	devoe => ww_devoe,
	o => \S[62]~output_o\);

-- Location: IOOBUF_X59_Y4_N98
\S[63]~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \S~46_combout\,
	devoe => ww_devoe,
	o => \S[63]~output_o\);

-- Location: IOOBUF_X59_Y6_N98
\Cout~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \C~29_combout\,
	devoe => ww_devoe,
	o => \Cout~output_o\);

-- Location: IOOBUF_X56_Y0_N2
\Ovfl~output\ : arriaii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Ovfl~0_combout\,
	devoe => ww_devoe,
	o => \Ovfl~output_o\);

-- Location: IOIBUF_X21_Y56_N1
\B[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(0),
	o => \B[0]~input_o\);

-- Location: IOIBUF_X19_Y56_N94
\Cin~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Cin,
	o => \Cin~input_o\);

-- Location: IOIBUF_X23_Y56_N94
\A[0]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(0),
	o => \A[0]~input_o\);

-- Location: LABCELL_X22_Y55_N20
\S~0\ : arriaii_lcell_comb
-- Equation(s):
-- \S~0_combout\ = ( \Cin~input_o\ & ( \A[0]~input_o\ & ( \B[0]~input_o\ ) ) ) # ( !\Cin~input_o\ & ( \A[0]~input_o\ & ( !\B[0]~input_o\ ) ) ) # ( \Cin~input_o\ & ( !\A[0]~input_o\ & ( !\B[0]~input_o\ ) ) ) # ( !\Cin~input_o\ & ( !\A[0]~input_o\ & ( 
-- \B[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000011110000111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_Cin~input_o\,
	dataf => \ALT_INV_A[0]~input_o\,
	combout => \S~0_combout\);

-- Location: IOIBUF_X21_Y56_N63
\B[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(1),
	o => \B[1]~input_o\);

-- Location: IOIBUF_X25_Y56_N94
\A[1]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(1),
	o => \A[1]~input_o\);

-- Location: LABCELL_X22_Y55_N6
\S~1\ : arriaii_lcell_comb
-- Equation(s):
-- \S~1_combout\ = ( \B[0]~input_o\ & ( !\B[1]~input_o\ $ (!\A[1]~input_o\ $ (((\A[0]~input_o\) # (\Cin~input_o\)))) ) ) # ( !\B[0]~input_o\ & ( !\B[1]~input_o\ $ (!\A[1]~input_o\ $ (((\Cin~input_o\ & \A[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011100001011110001000011100011110111000010111100010000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Cin~input_o\,
	datab => \ALT_INV_A[0]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[1]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	combout => \S~1_combout\);

-- Location: LABCELL_X22_Y55_N8
\c_int~1\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~1_combout\ = ( \B[1]~input_o\ & ( (!\A[1]~input_o\ & (\Cin~input_o\ & (!\A[0]~input_o\ $ (!\B[0]~input_o\)))) ) ) # ( !\B[1]~input_o\ & ( (\A[1]~input_o\ & (\Cin~input_o\ & (!\A[0]~input_o\ $ (!\B[0]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000100000000010000010000000010000010000000001000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[1]~input_o\,
	datab => \ALT_INV_A[0]~input_o\,
	datac => \ALT_INV_Cin~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \c_int~1_combout\);

-- Location: IOIBUF_X21_Y56_N32
\B[2]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(2),
	o => \B[2]~input_o\);

-- Location: IOIBUF_X21_Y56_N94
\A[2]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(2),
	o => \A[2]~input_o\);

-- Location: LABCELL_X22_Y55_N10
\c_int~0\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~0_combout\ = ( \B[1]~input_o\ & ( ((\A[0]~input_o\ & \B[0]~input_o\)) # (\A[1]~input_o\) ) ) # ( !\B[1]~input_o\ & ( (\A[1]~input_o\ & (\A[0]~input_o\ & \B[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[1]~input_o\,
	datab => \ALT_INV_A[0]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \c_int~0_combout\);

-- Location: LABCELL_X22_Y55_N32
\S~2\ : arriaii_lcell_comb
-- Equation(s):
-- \S~2_combout\ = ( \c_int~0_combout\ & ( !\B[2]~input_o\ $ (\A[2]~input_o\) ) ) # ( !\c_int~0_combout\ & ( !\c_int~1_combout\ $ (!\B[2]~input_o\ $ (\A[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100111001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_c_int~1_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datad => \ALT_INV_A[2]~input_o\,
	dataf => \ALT_INV_c_int~0_combout\,
	combout => \S~2_combout\);

-- Location: LABCELL_X22_Y55_N18
\c_int~2\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~2_combout\ = ( \B[2]~input_o\ & ( ((\A[1]~input_o\ & \B[1]~input_o\)) # (\A[2]~input_o\) ) ) # ( !\B[2]~input_o\ & ( (\A[1]~input_o\ & (\B[1]~input_o\ & \A[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100010001111111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[1]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_A[2]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \c_int~2_combout\);

-- Location: IOIBUF_X19_Y56_N63
\A[3]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(3),
	o => \A[3]~input_o\);

-- Location: LABCELL_X22_Y55_N16
\gen_blocks:0:c_int[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:0:c_int[3]~0_combout\ = ( \B[2]~input_o\ & ( (!\A[2]~input_o\ & (!\A[1]~input_o\ $ (!\B[1]~input_o\))) ) ) # ( !\B[2]~input_o\ & ( (\A[2]~input_o\ & (!\A[1]~input_o\ $ (!\B[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001100000011000000110000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[1]~input_o\,
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[2]~input_o\,
	dataf => \ALT_INV_B[2]~input_o\,
	combout => \gen_blocks:0:c_int[3]~0_combout\);

-- Location: LABCELL_X22_Y55_N0
\gen_blocks:0:c_int[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:0:c_int[3]~1_combout\ = ( \A[0]~input_o\ & ( (\gen_blocks:0:c_int[3]~0_combout\ & ((\B[0]~input_o\) # (\Cin~input_o\))) ) ) # ( !\A[0]~input_o\ & ( (\gen_blocks:0:c_int[3]~0_combout\ & (\Cin~input_o\ & \B[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_gen_blocks:0:c_int[3]~0_combout\,
	datac => \ALT_INV_Cin~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	dataf => \ALT_INV_A[0]~input_o\,
	combout => \gen_blocks:0:c_int[3]~1_combout\);

-- Location: IOIBUF_X23_Y56_N1
\B[3]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(3),
	o => \B[3]~input_o\);

-- Location: LABCELL_X22_Y55_N2
\S~3\ : arriaii_lcell_comb
-- Equation(s):
-- \S~3_combout\ = ( \B[3]~input_o\ & ( !\A[3]~input_o\ $ (((\gen_blocks:0:c_int[3]~1_combout\) # (\c_int~2_combout\))) ) ) # ( !\B[3]~input_o\ & ( !\A[3]~input_o\ $ (((!\c_int~2_combout\ & !\gen_blocks:0:c_int[3]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101011110000010110101111000010100101000011111010010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_c_int~2_combout\,
	datac => \ALT_INV_A[3]~input_o\,
	datad => \ALT_INV_gen_blocks:0:c_int[3]~1_combout\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \S~3_combout\);

-- Location: LABCELL_X22_Y55_N24
\G[0]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \G[0]~0_combout\ = ( \B[0]~input_o\ & ( (!\B[1]~input_o\ & (\A[1]~input_o\ & \A[0]~input_o\)) # (\B[1]~input_o\ & ((\A[0]~input_o\) # (\A[1]~input_o\))) ) ) # ( !\B[0]~input_o\ & ( (\B[1]~input_o\ & \A[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110011111100000011000000110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[1]~input_o\,
	datac => \ALT_INV_A[1]~input_o\,
	datad => \ALT_INV_A[0]~input_o\,
	datae => \ALT_INV_B[0]~input_o\,
	combout => \G[0]~0_combout\);

-- Location: LABCELL_X22_Y55_N28
\G[0]~34\ : arriaii_lcell_comb
-- Equation(s):
-- \G[0]~34_combout\ = ( \A[2]~input_o\ & ( \B[3]~input_o\ & ( ((\A[3]~input_o\) # (\B[2]~input_o\)) # (\G[0]~0_combout\) ) ) ) # ( !\A[2]~input_o\ & ( \B[3]~input_o\ & ( ((\G[0]~0_combout\ & \B[2]~input_o\)) # (\A[3]~input_o\) ) ) ) # ( \A[2]~input_o\ & ( 
-- !\B[3]~input_o\ & ( (\A[3]~input_o\ & ((\B[2]~input_o\) # (\G[0]~0_combout\))) ) ) ) # ( !\A[2]~input_o\ & ( !\B[3]~input_o\ & ( (\G[0]~0_combout\ & (\B[2]~input_o\ & \A[3]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000111011100010001111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_G[0]~0_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datad => \ALT_INV_A[3]~input_o\,
	datae => \ALT_INV_A[2]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \G[0]~34_combout\);

-- Location: LABCELL_X22_Y55_N34
\C~0\ : arriaii_lcell_comb
-- Equation(s):
-- \C~0_combout\ = ( \B[3]~input_o\ & ( (\c_int~1_combout\ & (!\A[3]~input_o\ & (!\B[2]~input_o\ $ (!\A[2]~input_o\)))) ) ) # ( !\B[3]~input_o\ & ( (\c_int~1_combout\ & (\A[3]~input_o\ & (!\B[2]~input_o\ $ (!\A[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000100000000010000010000010000010000000001000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_c_int~1_combout\,
	datab => \ALT_INV_B[2]~input_o\,
	datac => \ALT_INV_A[3]~input_o\,
	datad => \ALT_INV_A[2]~input_o\,
	dataf => \ALT_INV_B[3]~input_o\,
	combout => \C~0_combout\);

-- Location: IOIBUF_X59_Y46_N63
\B[4]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(4),
	o => \B[4]~input_o\);

-- Location: IOIBUF_X59_Y37_N32
\A[4]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(4),
	o => \A[4]~input_o\);

-- Location: MLABCELL_X57_Y40_N2
\S~4\ : arriaii_lcell_comb
-- Equation(s):
-- \S~4_combout\ = ( \B[4]~input_o\ & ( \A[4]~input_o\ & ( (\C~0_combout\) # (\G[0]~34_combout\) ) ) ) # ( !\B[4]~input_o\ & ( \A[4]~input_o\ & ( (!\G[0]~34_combout\ & !\C~0_combout\) ) ) ) # ( \B[4]~input_o\ & ( !\A[4]~input_o\ & ( (!\G[0]~34_combout\ & 
-- !\C~0_combout\) ) ) ) # ( !\B[4]~input_o\ & ( !\A[4]~input_o\ & ( (\C~0_combout\) # (\G[0]~34_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111101010100000000010101010000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_G[0]~34_combout\,
	datad => \ALT_INV_C~0_combout\,
	datae => \ALT_INV_B[4]~input_o\,
	dataf => \ALT_INV_A[4]~input_o\,
	combout => \S~4_combout\);

-- Location: IOIBUF_X59_Y33_N94
\A[5]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(5),
	o => \A[5]~input_o\);

-- Location: IOIBUF_X59_Y39_N94
\B[5]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(5),
	o => \B[5]~input_o\);

-- Location: MLABCELL_X57_Y40_N18
\S~63\ : arriaii_lcell_comb
-- Equation(s):
-- \S~63_combout\ = ( \A[5]~input_o\ & ( \B[5]~input_o\ & ( (!\A[4]~input_o\ & (\B[4]~input_o\ & ((\C~0_combout\) # (\G[0]~34_combout\)))) # (\A[4]~input_o\ & (((\C~0_combout\) # (\B[4]~input_o\)) # (\G[0]~34_combout\))) ) ) ) # ( !\A[5]~input_o\ & ( 
-- \B[5]~input_o\ & ( (!\A[4]~input_o\ & ((!\B[4]~input_o\) # ((!\G[0]~34_combout\ & !\C~0_combout\)))) # (\A[4]~input_o\ & (!\G[0]~34_combout\ & (!\B[4]~input_o\ & !\C~0_combout\))) ) ) ) # ( \A[5]~input_o\ & ( !\B[5]~input_o\ & ( (!\A[4]~input_o\ & 
-- ((!\B[4]~input_o\) # ((!\G[0]~34_combout\ & !\C~0_combout\)))) # (\A[4]~input_o\ & (!\G[0]~34_combout\ & (!\B[4]~input_o\ & !\C~0_combout\))) ) ) ) # ( !\A[5]~input_o\ & ( !\B[5]~input_o\ & ( (!\A[4]~input_o\ & (\B[4]~input_o\ & ((\C~0_combout\) # 
-- (\G[0]~34_combout\)))) # (\A[4]~input_o\ & (((\C~0_combout\) # (\B[4]~input_o\)) # (\G[0]~34_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011101011111111010001010000011101000101000000001011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[4]~input_o\,
	datab => \ALT_INV_G[0]~34_combout\,
	datac => \ALT_INV_B[4]~input_o\,
	datad => \ALT_INV_C~0_combout\,
	datae => \ALT_INV_A[5]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \S~63_combout\);

-- Location: IOIBUF_X59_Y39_N63
\A[6]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(6),
	o => \A[6]~input_o\);

-- Location: MLABCELL_X57_Y40_N10
\c_int~4\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~4_combout\ = ( \A[5]~input_o\ & ( ((\A[4]~input_o\ & \B[4]~input_o\)) # (\B[5]~input_o\) ) ) # ( !\A[5]~input_o\ & ( (\A[4]~input_o\ & (\B[4]~input_o\ & \B[5]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000001011111111100000000000001010000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[4]~input_o\,
	datac => \ALT_INV_B[4]~input_o\,
	datad => \ALT_INV_B[5]~input_o\,
	datae => \ALT_INV_A[5]~input_o\,
	combout => \c_int~4_combout\);

-- Location: IOIBUF_X59_Y46_N32
\B[6]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(6),
	o => \B[6]~input_o\);

-- Location: MLABCELL_X57_Y40_N26
\c_int~3\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~3_combout\ = ( \A[5]~input_o\ & ( (!\B[5]~input_o\ & (!\B[4]~input_o\ $ (!\A[4]~input_o\))) ) ) # ( !\A[5]~input_o\ & ( (\B[5]~input_o\ & (!\B[4]~input_o\ $ (!\A[4]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100001000101000100000010001010001000010001010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[5]~input_o\,
	datab => \ALT_INV_B[4]~input_o\,
	datad => \ALT_INV_A[4]~input_o\,
	datae => \ALT_INV_A[5]~input_o\,
	combout => \c_int~3_combout\);

-- Location: MLABCELL_X57_Y40_N14
\S~5\ : arriaii_lcell_comb
-- Equation(s):
-- \S~5_combout\ = ( \c_int~3_combout\ & ( \G[0]~34_combout\ & ( !\A[6]~input_o\ $ (\B[6]~input_o\) ) ) ) # ( !\c_int~3_combout\ & ( \G[0]~34_combout\ & ( !\A[6]~input_o\ $ (!\c_int~4_combout\ $ (\B[6]~input_o\)) ) ) ) # ( \c_int~3_combout\ & ( 
-- !\G[0]~34_combout\ & ( !\A[6]~input_o\ $ (!\B[6]~input_o\ $ (((\C~0_combout\) # (\c_int~4_combout\)))) ) ) ) # ( !\c_int~3_combout\ & ( !\G[0]~34_combout\ & ( !\A[6]~input_o\ $ (!\c_int~4_combout\ $ (\B[6]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010011010010101101001011010011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[6]~input_o\,
	datab => \ALT_INV_c_int~4_combout\,
	datac => \ALT_INV_B[6]~input_o\,
	datad => \ALT_INV_C~0_combout\,
	datae => \ALT_INV_c_int~3_combout\,
	dataf => \ALT_INV_G[0]~34_combout\,
	combout => \S~5_combout\);

-- Location: IOIBUF_X59_Y37_N63
\B[7]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(7),
	o => \B[7]~input_o\);

-- Location: MLABCELL_X57_Y40_N22
\gen_blocks:1:c_int[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:1:c_int[3]~1_combout\ = ( \B[5]~input_o\ & ( (!\A[5]~input_o\ & (!\A[6]~input_o\ $ (!\B[6]~input_o\))) ) ) # ( !\B[5]~input_o\ & ( (\A[5]~input_o\ & (!\A[6]~input_o\ $ (!\B[6]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011001100110000000000110011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[6]~input_o\,
	datab => \ALT_INV_B[6]~input_o\,
	datad => \ALT_INV_A[5]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \gen_blocks:1:c_int[3]~1_combout\);

-- Location: IOIBUF_X59_Y36_N1
\A[7]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(7),
	o => \A[7]~input_o\);

-- Location: MLABCELL_X57_Y40_N36
\c_int~5\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~5_combout\ = ( \A[6]~input_o\ & ( ((\A[5]~input_o\ & \B[5]~input_o\)) # (\B[6]~input_o\) ) ) # ( !\A[6]~input_o\ & ( (\A[5]~input_o\ & (\B[5]~input_o\ & \B[6]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[5]~input_o\,
	datac => \ALT_INV_B[5]~input_o\,
	datad => \ALT_INV_B[6]~input_o\,
	dataf => \ALT_INV_A[6]~input_o\,
	combout => \c_int~5_combout\);

-- Location: MLABCELL_X57_Y40_N38
\gen_blocks:1:c_int[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:1:c_int[3]~0_combout\ = ( \C~0_combout\ & ( (!\A[4]~input_o\ & !\B[4]~input_o\) ) ) # ( !\C~0_combout\ & ( (!\A[4]~input_o\ & ((!\B[4]~input_o\) # (!\G[0]~34_combout\))) # (\A[4]~input_o\ & (!\B[4]~input_o\ & !\G[0]~34_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101010100000111110101010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[4]~input_o\,
	datac => \ALT_INV_B[4]~input_o\,
	datad => \ALT_INV_G[0]~34_combout\,
	dataf => \ALT_INV_C~0_combout\,
	combout => \gen_blocks:1:c_int[3]~0_combout\);

-- Location: MLABCELL_X57_Y40_N6
\S~6\ : arriaii_lcell_comb
-- Equation(s):
-- \S~6_combout\ = ( \c_int~5_combout\ & ( \gen_blocks:1:c_int[3]~0_combout\ & ( !\B[7]~input_o\ $ (\A[7]~input_o\) ) ) ) # ( !\c_int~5_combout\ & ( \gen_blocks:1:c_int[3]~0_combout\ & ( !\B[7]~input_o\ $ (!\A[7]~input_o\) ) ) ) # ( \c_int~5_combout\ & ( 
-- !\gen_blocks:1:c_int[3]~0_combout\ & ( !\B[7]~input_o\ $ (\A[7]~input_o\) ) ) ) # ( !\c_int~5_combout\ & ( !\gen_blocks:1:c_int[3]~0_combout\ & ( !\B[7]~input_o\ $ (!\gen_blocks:1:c_int[3]~1_combout\ $ (\A[7]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011110011000011001100110011110011001100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[7]~input_o\,
	datac => \ALT_INV_gen_blocks:1:c_int[3]~1_combout\,
	datad => \ALT_INV_A[7]~input_o\,
	datae => \ALT_INV_c_int~5_combout\,
	dataf => \ALT_INV_gen_blocks:1:c_int[3]~0_combout\,
	combout => \S~6_combout\);

-- Location: IOIBUF_X59_Y37_N94
\B[8]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(8),
	o => \B[8]~input_o\);

-- Location: MLABCELL_X57_Y40_N20
\G[1]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \G[1]~1_combout\ = ( \A[7]~input_o\ & ( (!\B[7]~input_o\ & (!\A[6]~input_o\ $ (!\B[6]~input_o\))) ) ) # ( !\A[7]~input_o\ & ( (\B[7]~input_o\ & (!\A[6]~input_o\ $ (!\B[6]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011001100110000000000110011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[6]~input_o\,
	datab => \ALT_INV_B[6]~input_o\,
	datad => \ALT_INV_B[7]~input_o\,
	dataf => \ALT_INV_A[7]~input_o\,
	combout => \G[1]~1_combout\);

-- Location: MLABCELL_X57_Y40_N28
\G~2\ : arriaii_lcell_comb
-- Equation(s):
-- \G~2_combout\ = ( \A[7]~input_o\ & ( ((\A[6]~input_o\ & \B[6]~input_o\)) # (\B[7]~input_o\) ) ) # ( !\A[7]~input_o\ & ( (\B[7]~input_o\ & (\A[6]~input_o\ & \B[6]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[7]~input_o\,
	datac => \ALT_INV_A[6]~input_o\,
	datad => \ALT_INV_B[6]~input_o\,
	dataf => \ALT_INV_A[7]~input_o\,
	combout => \G~2_combout\);

-- Location: MLABCELL_X57_Y40_N30
\G[1]~3\ : arriaii_lcell_comb
-- Equation(s):
-- \G[1]~3_combout\ = ( \B[5]~input_o\ & ( ((\A[4]~input_o\ & \B[4]~input_o\)) # (\A[5]~input_o\) ) ) # ( !\B[5]~input_o\ & ( (\A[4]~input_o\ & (\B[4]~input_o\ & \A[5]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[4]~input_o\,
	datac => \ALT_INV_B[4]~input_o\,
	datad => \ALT_INV_A[5]~input_o\,
	dataf => \ALT_INV_B[5]~input_o\,
	combout => \G[1]~3_combout\);

-- Location: MLABCELL_X57_Y40_N32
\C~1\ : arriaii_lcell_comb
-- Equation(s):
-- \C~1_combout\ = ( \G[0]~34_combout\ & ( (!\G~2_combout\ & ((!\G[1]~1_combout\) # ((!\c_int~3_combout\ & !\G[1]~3_combout\)))) ) ) # ( !\G[0]~34_combout\ & ( (!\G~2_combout\ & ((!\G[1]~1_combout\) # (!\G[1]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000011100000101000001110000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_G[1]~1_combout\,
	datab => \ALT_INV_c_int~3_combout\,
	datac => \ALT_INV_G~2_combout\,
	datad => \ALT_INV_G[1]~3_combout\,
	dataf => \ALT_INV_G[0]~34_combout\,
	combout => \C~1_combout\);

-- Location: MLABCELL_X57_Y40_N34
\C~2\ : arriaii_lcell_comb
-- Equation(s):
-- \C~2_combout\ = ( \C~0_combout\ & ( (\G[1]~1_combout\ & \c_int~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_G[1]~1_combout\,
	datab => \ALT_INV_c_int~3_combout\,
	dataf => \ALT_INV_C~0_combout\,
	combout => \C~2_combout\);

-- Location: IOIBUF_X59_Y48_N94
\A[8]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(8),
	o => \A[8]~input_o\);

-- Location: LABCELL_X58_Y40_N20
\S~7\ : arriaii_lcell_comb
-- Equation(s):
-- \S~7_combout\ = ( \A[8]~input_o\ & ( !\B[8]~input_o\ $ (((!\C~1_combout\) # (\C~2_combout\))) ) ) # ( !\A[8]~input_o\ & ( !\B[8]~input_o\ $ (((\C~1_combout\ & !\C~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111001100110000111100110000111100001100110011110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[8]~input_o\,
	datac => \ALT_INV_C~1_combout\,
	datad => \ALT_INV_C~2_combout\,
	dataf => \ALT_INV_A[8]~input_o\,
	combout => \S~7_combout\);

-- Location: IOIBUF_X59_Y46_N1
\B[9]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(9),
	o => \B[9]~input_o\);

-- Location: IOIBUF_X59_Y33_N32
\A[9]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(9),
	o => \A[9]~input_o\);

-- Location: LABCELL_X58_Y40_N36
\S~62\ : arriaii_lcell_comb
-- Equation(s):
-- \S~62_combout\ = ( \A[9]~input_o\ & ( \A[8]~input_o\ & ( !\B[9]~input_o\ $ (((!\C~1_combout\) # ((\C~2_combout\) # (\B[8]~input_o\)))) ) ) ) # ( !\A[9]~input_o\ & ( \A[8]~input_o\ & ( !\B[9]~input_o\ $ (((\C~1_combout\ & (!\B[8]~input_o\ & 
-- !\C~2_combout\)))) ) ) ) # ( \A[9]~input_o\ & ( !\A[8]~input_o\ & ( !\B[9]~input_o\ $ (((\B[8]~input_o\ & ((!\C~1_combout\) # (\C~2_combout\))))) ) ) ) # ( !\A[9]~input_o\ & ( !\A[8]~input_o\ & ( !\B[9]~input_o\ $ (((!\B[8]~input_o\) # ((\C~1_combout\ & 
-- !\C~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100100111100110001101100001110011100110011000110001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_C~1_combout\,
	datab => \ALT_INV_B[9]~input_o\,
	datac => \ALT_INV_B[8]~input_o\,
	datad => \ALT_INV_C~2_combout\,
	datae => \ALT_INV_A[9]~input_o\,
	dataf => \ALT_INV_A[8]~input_o\,
	combout => \S~62_combout\);

-- Location: IOIBUF_X59_Y34_N63
\A[10]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(10),
	o => \A[10]~input_o\);

-- Location: LABCELL_X58_Y40_N6
\c_int~6\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~6_combout\ = ( \C~1_combout\ & ( (\C~2_combout\ & (!\A[8]~input_o\ $ (!\B[8]~input_o\))) ) ) # ( !\C~1_combout\ & ( !\A[8]~input_o\ $ (!\B[8]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101000000101000010100000010100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[8]~input_o\,
	datac => \ALT_INV_C~2_combout\,
	datad => \ALT_INV_B[8]~input_o\,
	dataf => \ALT_INV_C~1_combout\,
	combout => \c_int~6_combout\);

-- Location: IOIBUF_X59_Y39_N1
\B[10]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(10),
	o => \B[10]~input_o\);

-- Location: LABCELL_X58_Y40_N4
\c_int~7\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~7_combout\ = ( \B[8]~input_o\ & ( (!\A[8]~input_o\ & (\B[9]~input_o\ & \A[9]~input_o\)) # (\A[8]~input_o\ & ((\A[9]~input_o\) # (\B[9]~input_o\))) ) ) # ( !\B[8]~input_o\ & ( (\B[9]~input_o\ & \A[9]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[8]~input_o\,
	datab => \ALT_INV_B[9]~input_o\,
	datac => \ALT_INV_A[9]~input_o\,
	dataf => \ALT_INV_B[8]~input_o\,
	combout => \c_int~7_combout\);

-- Location: LABCELL_X58_Y40_N30
\S~8\ : arriaii_lcell_comb
-- Equation(s):
-- \S~8_combout\ = ( \A[9]~input_o\ & ( \B[9]~input_o\ & ( !\A[10]~input_o\ $ (!\B[10]~input_o\ $ (\c_int~7_combout\)) ) ) ) # ( !\A[9]~input_o\ & ( \B[9]~input_o\ & ( !\A[10]~input_o\ $ (!\B[10]~input_o\ $ (((\c_int~7_combout\) # (\c_int~6_combout\)))) ) ) 
-- ) # ( \A[9]~input_o\ & ( !\B[9]~input_o\ & ( !\A[10]~input_o\ $ (!\B[10]~input_o\ $ (((\c_int~7_combout\) # (\c_int~6_combout\)))) ) ) ) # ( !\A[9]~input_o\ & ( !\B[9]~input_o\ & ( !\A[10]~input_o\ $ (!\B[10]~input_o\ $ (\c_int~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101011010011010010101101001101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[10]~input_o\,
	datab => \ALT_INV_c_int~6_combout\,
	datac => \ALT_INV_B[10]~input_o\,
	datad => \ALT_INV_c_int~7_combout\,
	datae => \ALT_INV_A[9]~input_o\,
	dataf => \ALT_INV_B[9]~input_o\,
	combout => \S~8_combout\);

-- Location: IOIBUF_X59_Y34_N1
\B[11]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(11),
	o => \B[11]~input_o\);

-- Location: LABCELL_X58_Y40_N16
\gen_blocks:2:c_int[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:2:c_int[3]~0_combout\ = ( \A[8]~input_o\ & ( (!\c_int~6_combout\ & !\B[8]~input_o\) ) ) # ( !\A[8]~input_o\ & ( !\c_int~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_c_int~6_combout\,
	datac => \ALT_INV_B[8]~input_o\,
	dataf => \ALT_INV_A[8]~input_o\,
	combout => \gen_blocks:2:c_int[3]~0_combout\);

-- Location: LABCELL_X58_Y40_N18
\gen_blocks:2:c_int[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:2:c_int[3]~1_combout\ = ( \B[9]~input_o\ & ( (!\A[9]~input_o\ & (!\A[10]~input_o\ $ (!\B[10]~input_o\))) ) ) # ( !\B[9]~input_o\ & ( (\A[9]~input_o\ & (!\A[10]~input_o\ $ (!\B[10]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101001011010000000000101101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[10]~input_o\,
	datac => \ALT_INV_B[10]~input_o\,
	datad => \ALT_INV_A[9]~input_o\,
	dataf => \ALT_INV_B[9]~input_o\,
	combout => \gen_blocks:2:c_int[3]~1_combout\);

-- Location: LABCELL_X58_Y40_N34
\c_int~8\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~8_combout\ = ( \B[9]~input_o\ & ( (!\A[10]~input_o\ & (\B[10]~input_o\ & \A[9]~input_o\)) # (\A[10]~input_o\ & ((\A[9]~input_o\) # (\B[10]~input_o\))) ) ) # ( !\B[9]~input_o\ & ( (\A[10]~input_o\ & \B[10]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001011101110001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[10]~input_o\,
	datab => \ALT_INV_B[10]~input_o\,
	datad => \ALT_INV_A[9]~input_o\,
	dataf => \ALT_INV_B[9]~input_o\,
	combout => \c_int~8_combout\);

-- Location: IOIBUF_X59_Y39_N32
\A[11]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(11),
	o => \A[11]~input_o\);

-- Location: LABCELL_X58_Y40_N0
\S~9\ : arriaii_lcell_comb
-- Equation(s):
-- \S~9_combout\ = ( \A[11]~input_o\ & ( !\B[11]~input_o\ $ ((((!\gen_blocks:2:c_int[3]~0_combout\ & \gen_blocks:2:c_int[3]~1_combout\)) # (\c_int~8_combout\))) ) ) # ( !\A[11]~input_o\ & ( !\B[11]~input_o\ $ (((!\c_int~8_combout\ & 
-- ((!\gen_blocks:2:c_int[3]~1_combout\) # (\gen_blocks:2:c_int[3]~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100110101010010110011010101010100110010101011010011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[11]~input_o\,
	datab => \ALT_INV_gen_blocks:2:c_int[3]~0_combout\,
	datac => \ALT_INV_gen_blocks:2:c_int[3]~1_combout\,
	datad => \ALT_INV_c_int~8_combout\,
	dataf => \ALT_INV_A[11]~input_o\,
	combout => \S~9_combout\);

-- Location: LABCELL_X58_Y40_N26
\G~4\ : arriaii_lcell_comb
-- Equation(s):
-- \G~4_combout\ = ( \A[9]~input_o\ & ( \A[11]~input_o\ & ( (!\B[9]~input_o\ & (!\B[11]~input_o\ & (!\A[10]~input_o\ $ (!\B[10]~input_o\)))) ) ) ) # ( !\A[9]~input_o\ & ( \A[11]~input_o\ & ( (\B[9]~input_o\ & (!\B[11]~input_o\ & (!\A[10]~input_o\ $ 
-- (!\B[10]~input_o\)))) ) ) ) # ( \A[9]~input_o\ & ( !\A[11]~input_o\ & ( (!\B[9]~input_o\ & (\B[11]~input_o\ & (!\A[10]~input_o\ $ (!\B[10]~input_o\)))) ) ) ) # ( !\A[9]~input_o\ & ( !\A[11]~input_o\ & ( (\B[9]~input_o\ & (\B[11]~input_o\ & 
-- (!\A[10]~input_o\ $ (!\B[10]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000110000000000110000000000110000000000110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[10]~input_o\,
	datab => \ALT_INV_B[10]~input_o\,
	datac => \ALT_INV_B[9]~input_o\,
	datad => \ALT_INV_B[11]~input_o\,
	datae => \ALT_INV_A[9]~input_o\,
	dataf => \ALT_INV_A[11]~input_o\,
	combout => \G~4_combout\);

-- Location: LABCELL_X58_Y40_N22
\C~3\ : arriaii_lcell_comb
-- Equation(s):
-- \C~3_combout\ = ( \G[1]~1_combout\ & ( (\G~4_combout\ & (\c_int~3_combout\ & (!\A[8]~input_o\ $ (!\B[8]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001100000000000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[8]~input_o\,
	datab => \ALT_INV_B[8]~input_o\,
	datac => \ALT_INV_G~4_combout\,
	datad => \ALT_INV_c_int~3_combout\,
	dataf => \ALT_INV_G[1]~1_combout\,
	combout => \C~3_combout\);

-- Location: MLABCELL_X42_Y52_N0
\C~4\ : arriaii_lcell_comb
-- Equation(s):
-- \C~4_combout\ = (\C~0_combout\ & \C~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_C~0_combout\,
	datad => \ALT_INV_C~3_combout\,
	combout => \C~4_combout\);

-- Location: LABCELL_X58_Y40_N2
\G~5\ : arriaii_lcell_comb
-- Equation(s):
-- \G~5_combout\ = ( \A[11]~input_o\ & ( (!\B[11]~input_o\ & (!\B[10]~input_o\ $ (!\A[10]~input_o\))) ) ) # ( !\A[11]~input_o\ & ( (\B[11]~input_o\ & (!\B[10]~input_o\ $ (!\A[10]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000000001010101000000000101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[11]~input_o\,
	datac => \ALT_INV_B[10]~input_o\,
	datad => \ALT_INV_A[10]~input_o\,
	dataf => \ALT_INV_A[11]~input_o\,
	combout => \G~5_combout\);

-- Location: LABCELL_X58_Y40_N32
\G~6\ : arriaii_lcell_comb
-- Equation(s):
-- \G~6_combout\ = ( \A[11]~input_o\ & ( ((\A[10]~input_o\ & \B[10]~input_o\)) # (\B[11]~input_o\) ) ) # ( !\A[11]~input_o\ & ( (\A[10]~input_o\ & (\B[10]~input_o\ & \B[11]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[10]~input_o\,
	datab => \ALT_INV_B[10]~input_o\,
	datac => \ALT_INV_B[11]~input_o\,
	dataf => \ALT_INV_A[11]~input_o\,
	combout => \G~6_combout\);

-- Location: LABCELL_X58_Y40_N14
\C~6\ : arriaii_lcell_comb
-- Equation(s):
-- \C~6_combout\ = ( \A[9]~input_o\ & ( \A[8]~input_o\ & ( (!\G~6_combout\ & ((!\G~5_combout\) # ((!\B[8]~input_o\ & !\B[9]~input_o\)))) ) ) ) # ( !\A[9]~input_o\ & ( \A[8]~input_o\ & ( (!\G~6_combout\ & ((!\B[8]~input_o\) # ((!\G~5_combout\) # 
-- (!\B[9]~input_o\)))) ) ) ) # ( \A[9]~input_o\ & ( !\A[8]~input_o\ & ( (!\G~6_combout\ & ((!\G~5_combout\) # (!\B[9]~input_o\))) ) ) ) # ( !\A[9]~input_o\ & ( !\A[8]~input_o\ & ( !\G~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111000000000011111110000000001110110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[8]~input_o\,
	datab => \ALT_INV_G~5_combout\,
	datac => \ALT_INV_B[9]~input_o\,
	datad => \ALT_INV_G~6_combout\,
	datae => \ALT_INV_A[9]~input_o\,
	dataf => \ALT_INV_A[8]~input_o\,
	combout => \C~6_combout\);

-- Location: LABCELL_X58_Y40_N10
\C~5\ : arriaii_lcell_comb
-- Equation(s):
-- \C~5_combout\ = ( \G~4_combout\ & ( \A[8]~input_o\ & ( (!\B[8]~input_o\ & (((\G[1]~1_combout\ & \G[1]~3_combout\)) # (\G~2_combout\))) ) ) ) # ( \G~4_combout\ & ( !\A[8]~input_o\ & ( (\B[8]~input_o\ & (((\G[1]~1_combout\ & \G[1]~3_combout\)) # 
-- (\G~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000111100000000000000000001000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_G[1]~1_combout\,
	datab => \ALT_INV_G[1]~3_combout\,
	datac => \ALT_INV_B[8]~input_o\,
	datad => \ALT_INV_G~2_combout\,
	datae => \ALT_INV_G~4_combout\,
	dataf => \ALT_INV_A[8]~input_o\,
	combout => \C~5_combout\);

-- Location: MLABCELL_X42_Y52_N4
\C~7\ : arriaii_lcell_comb
-- Equation(s):
-- \C~7_combout\ = ( !\C~5_combout\ & ( (\C~6_combout\ & ((!\G[0]~34_combout\) # (!\C~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000011110000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_G[0]~34_combout\,
	datac => \ALT_INV_C~6_combout\,
	datad => \ALT_INV_C~3_combout\,
	dataf => \ALT_INV_C~5_combout\,
	combout => \C~7_combout\);

-- Location: IOIBUF_X35_Y56_N94
\A[12]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(12),
	o => \A[12]~input_o\);

-- Location: IOIBUF_X36_Y56_N1
\B[12]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(12),
	o => \B[12]~input_o\);

-- Location: MLABCELL_X42_Y52_N2
\gen_blocks:3:p_bit[0]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:3:p_bit[0]~combout\ = ( \B[12]~input_o\ & ( !\A[12]~input_o\ ) ) # ( !\B[12]~input_o\ & ( \A[12]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[12]~input_o\,
	dataf => \ALT_INV_B[12]~input_o\,
	combout => \gen_blocks:3:p_bit[0]~combout\);

-- Location: MLABCELL_X42_Y52_N8
\S~10\ : arriaii_lcell_comb
-- Equation(s):
-- \S~10_combout\ = ( \gen_blocks:3:p_bit[0]~combout\ & ( (!\C~4_combout\ & \C~7_combout\) ) ) # ( !\gen_blocks:3:p_bit[0]~combout\ & ( (!\C~7_combout\) # (\C~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_C~4_combout\,
	datad => \ALT_INV_C~7_combout\,
	dataf => \ALT_INV_gen_blocks:3:p_bit[0]~combout\,
	combout => \S~10_combout\);

-- Location: IOIBUF_X38_Y56_N63
\B[13]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(13),
	o => \B[13]~input_o\);

-- Location: IOIBUF_X36_Y56_N94
\A[13]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(13),
	o => \A[13]~input_o\);

-- Location: MLABCELL_X42_Y52_N18
\S~61\ : arriaii_lcell_comb
-- Equation(s):
-- \S~61_combout\ = ( \C~4_combout\ & ( \A[12]~input_o\ & ( !\B[13]~input_o\ $ (\A[13]~input_o\) ) ) ) # ( !\C~4_combout\ & ( \A[12]~input_o\ & ( !\B[13]~input_o\ $ (!\A[13]~input_o\ $ (((!\C~7_combout\) # (\B[12]~input_o\)))) ) ) ) # ( \C~4_combout\ & ( 
-- !\A[12]~input_o\ & ( !\B[13]~input_o\ $ (!\B[12]~input_o\ $ (\A[13]~input_o\)) ) ) ) # ( !\C~4_combout\ & ( !\A[12]~input_o\ & ( !\B[13]~input_o\ $ (!\A[13]~input_o\ $ (((\B[12]~input_o\ & !\C~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010011010010110100110100101011010011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[13]~input_o\,
	datab => \ALT_INV_B[12]~input_o\,
	datac => \ALT_INV_A[13]~input_o\,
	datad => \ALT_INV_C~7_combout\,
	datae => \ALT_INV_C~4_combout\,
	dataf => \ALT_INV_A[12]~input_o\,
	combout => \S~61_combout\);

-- Location: MLABCELL_X42_Y52_N20
\gen_blocks:3:c_int[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:3:c_int[3]~0_combout\ = ( \C~0_combout\ & ( \C~5_combout\ & ( \gen_blocks:3:p_bit[0]~combout\ ) ) ) # ( !\C~0_combout\ & ( \C~5_combout\ & ( \gen_blocks:3:p_bit[0]~combout\ ) ) ) # ( \C~0_combout\ & ( !\C~5_combout\ & ( 
-- (\gen_blocks:3:p_bit[0]~combout\ & ((!\C~6_combout\) # (\C~3_combout\))) ) ) ) # ( !\C~0_combout\ & ( !\C~5_combout\ & ( (\gen_blocks:3:p_bit[0]~combout\ & ((!\C~6_combout\) # ((\G[0]~34_combout\ & \C~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100011001000100011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_C~6_combout\,
	datab => \ALT_INV_gen_blocks:3:p_bit[0]~combout\,
	datac => \ALT_INV_G[0]~34_combout\,
	datad => \ALT_INV_C~3_combout\,
	datae => \ALT_INV_C~0_combout\,
	dataf => \ALT_INV_C~5_combout\,
	combout => \gen_blocks:3:c_int[3]~0_combout\);

-- Location: MLABCELL_X42_Y52_N14
\gen_blocks:3:p_bit[1]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:3:p_bit[1]~combout\ = !\B[13]~input_o\ $ (!\A[13]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[13]~input_o\,
	datab => \ALT_INV_A[13]~input_o\,
	combout => \gen_blocks:3:p_bit[1]~combout\);

-- Location: MLABCELL_X42_Y52_N36
\c_int~10\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~10_combout\ = ( \gen_blocks:3:p_bit[1]~combout\ & ( \gen_blocks:3:c_int[3]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_gen_blocks:3:c_int[3]~0_combout\,
	dataf => \ALT_INV_gen_blocks:3:p_bit[1]~combout\,
	combout => \c_int~10_combout\);

-- Location: IOIBUF_X36_Y56_N63
\A[14]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(14),
	o => \A[14]~input_o\);

-- Location: IOIBUF_X35_Y56_N32
\B[14]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(14),
	o => \B[14]~input_o\);

-- Location: MLABCELL_X42_Y52_N38
\c_int~9\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~9_combout\ = (!\A[13]~input_o\ & (\A[12]~input_o\ & (\B[12]~input_o\ & \B[13]~input_o\))) # (\A[13]~input_o\ & (((\A[12]~input_o\ & \B[12]~input_o\)) # (\B[13]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110111000000010011011100000001001101110000000100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[12]~input_o\,
	datab => \ALT_INV_A[13]~input_o\,
	datac => \ALT_INV_B[12]~input_o\,
	datad => \ALT_INV_B[13]~input_o\,
	combout => \c_int~9_combout\);

-- Location: MLABCELL_X42_Y52_N6
\S~11\ : arriaii_lcell_comb
-- Equation(s):
-- \S~11_combout\ = ( \c_int~9_combout\ & ( !\A[14]~input_o\ $ (\B[14]~input_o\) ) ) # ( !\c_int~9_combout\ & ( !\c_int~10_combout\ $ (!\A[14]~input_o\ $ (\B[14]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_c_int~10_combout\,
	datac => \ALT_INV_A[14]~input_o\,
	datad => \ALT_INV_B[14]~input_o\,
	dataf => \ALT_INV_c_int~9_combout\,
	combout => \S~11_combout\);

-- Location: IOIBUF_X42_Y56_N32
\B[15]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(15),
	o => \B[15]~input_o\);

-- Location: IOIBUF_X36_Y56_N32
\A[15]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(15),
	o => \A[15]~input_o\);

-- Location: MLABCELL_X42_Y52_N12
\c_int~11\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~11_combout\ = ( \A[14]~input_o\ & ( ((\B[13]~input_o\ & \A[13]~input_o\)) # (\B[14]~input_o\) ) ) # ( !\A[14]~input_o\ & ( (\B[13]~input_o\ & (\A[13]~input_o\ & \B[14]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[13]~input_o\,
	datab => \ALT_INV_A[13]~input_o\,
	datac => \ALT_INV_B[14]~input_o\,
	dataf => \ALT_INV_A[14]~input_o\,
	combout => \c_int~11_combout\);

-- Location: MLABCELL_X42_Y52_N26
\gen_blocks:3:c_int[3]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:3:c_int[3]~2_combout\ = ( \A[14]~input_o\ & ( (\gen_blocks:3:p_bit[1]~combout\ & !\B[14]~input_o\) ) ) # ( !\A[14]~input_o\ & ( (\gen_blocks:3:p_bit[1]~combout\ & \B[14]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_gen_blocks:3:p_bit[1]~combout\,
	datad => \ALT_INV_B[14]~input_o\,
	dataf => \ALT_INV_A[14]~input_o\,
	combout => \gen_blocks:3:c_int[3]~2_combout\);

-- Location: MLABCELL_X42_Y52_N10
\gen_blocks:3:c_int[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:3:c_int[3]~1_combout\ = ( !\gen_blocks:3:c_int[3]~0_combout\ & ( (!\A[12]~input_o\) # (!\B[12]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[12]~input_o\,
	datac => \ALT_INV_B[12]~input_o\,
	dataf => \ALT_INV_gen_blocks:3:c_int[3]~0_combout\,
	combout => \gen_blocks:3:c_int[3]~1_combout\);

-- Location: MLABCELL_X42_Y52_N24
\S~12\ : arriaii_lcell_comb
-- Equation(s):
-- \S~12_combout\ = ( \gen_blocks:3:c_int[3]~1_combout\ & ( !\B[15]~input_o\ $ (!\A[15]~input_o\ $ (\c_int~11_combout\)) ) ) # ( !\gen_blocks:3:c_int[3]~1_combout\ & ( !\B[15]~input_o\ $ (!\A[15]~input_o\ $ (((\gen_blocks:3:c_int[3]~2_combout\) # 
-- (\c_int~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001011010011001100101101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[15]~input_o\,
	datab => \ALT_INV_A[15]~input_o\,
	datac => \ALT_INV_c_int~11_combout\,
	datad => \ALT_INV_gen_blocks:3:c_int[3]~2_combout\,
	dataf => \ALT_INV_gen_blocks:3:c_int[3]~1_combout\,
	combout => \S~12_combout\);

-- Location: MLABCELL_X42_Y52_N28
\C~8\ : arriaii_lcell_comb
-- Equation(s):
-- \C~8_combout\ = ( \A[14]~input_o\ & ( (!\B[14]~input_o\ & (!\B[15]~input_o\ $ (!\A[15]~input_o\))) ) ) # ( !\A[14]~input_o\ & ( (\B[14]~input_o\ & (!\B[15]~input_o\ $ (!\A[15]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011001100110000000000110011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[15]~input_o\,
	datab => \ALT_INV_A[15]~input_o\,
	datad => \ALT_INV_B[14]~input_o\,
	dataf => \ALT_INV_A[14]~input_o\,
	combout => \C~8_combout\);

-- Location: LABCELL_X53_Y52_N24
\C~9\ : arriaii_lcell_comb
-- Equation(s):
-- \C~9_combout\ = ( \C~8_combout\ & ( \c_int~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_c_int~10_combout\,
	dataf => \ALT_INV_C~8_combout\,
	combout => \C~9_combout\);

-- Location: MLABCELL_X42_Y52_N30
\G~7\ : arriaii_lcell_comb
-- Equation(s):
-- \G~7_combout\ = ( \A[14]~input_o\ & ( (!\B[15]~input_o\ & (\A[15]~input_o\ & \B[14]~input_o\)) # (\B[15]~input_o\ & ((\B[14]~input_o\) # (\A[15]~input_o\))) ) ) # ( !\A[14]~input_o\ & ( (\B[15]~input_o\ & \A[15]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[15]~input_o\,
	datac => \ALT_INV_A[15]~input_o\,
	datad => \ALT_INV_B[14]~input_o\,
	dataf => \ALT_INV_A[14]~input_o\,
	combout => \G~7_combout\);

-- Location: MLABCELL_X42_Y52_N34
\G[3]~8\ : arriaii_lcell_comb
-- Equation(s):
-- \G[3]~8_combout\ = ( \A[13]~input_o\ & ( \C~8_combout\ & ( (!\B[13]~input_o\ & (!\G~7_combout\ & ((!\B[12]~input_o\) # (!\A[12]~input_o\)))) ) ) ) # ( !\A[13]~input_o\ & ( \C~8_combout\ & ( (!\G~7_combout\ & ((!\B[13]~input_o\) # ((!\B[12]~input_o\) # 
-- (!\A[12]~input_o\)))) ) ) ) # ( \A[13]~input_o\ & ( !\C~8_combout\ & ( !\G~7_combout\ ) ) ) # ( !\A[13]~input_o\ & ( !\C~8_combout\ & ( !\G~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[13]~input_o\,
	datab => \ALT_INV_B[12]~input_o\,
	datac => \ALT_INV_G~7_combout\,
	datad => \ALT_INV_A[12]~input_o\,
	datae => \ALT_INV_A[13]~input_o\,
	dataf => \ALT_INV_C~8_combout\,
	combout => \G[3]~8_combout\);

-- Location: IOIBUF_X49_Y56_N1
\A[16]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(16),
	o => \A[16]~input_o\);

-- Location: IOIBUF_X56_Y56_N32
\B[16]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(16),
	o => \B[16]~input_o\);

-- Location: LABCELL_X53_Y52_N2
\gen_blocks:4:p_bit[0]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:4:p_bit[0]~combout\ = ( \B[16]~input_o\ & ( !\A[16]~input_o\ ) ) # ( !\B[16]~input_o\ & ( \A[16]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[16]~input_o\,
	dataf => \ALT_INV_B[16]~input_o\,
	combout => \gen_blocks:4:p_bit[0]~combout\);

-- Location: LABCELL_X53_Y52_N10
\S~13\ : arriaii_lcell_comb
-- Equation(s):
-- \S~13_combout\ = ( \gen_blocks:4:p_bit[0]~combout\ & ( (!\C~9_combout\ & \G[3]~8_combout\) ) ) # ( !\gen_blocks:4:p_bit[0]~combout\ & ( (!\G[3]~8_combout\) # (\C~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110111011101110100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_C~9_combout\,
	datab => \ALT_INV_G[3]~8_combout\,
	dataf => \ALT_INV_gen_blocks:4:p_bit[0]~combout\,
	combout => \S~13_combout\);

-- Location: IOIBUF_X53_Y56_N63
\A[17]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(17),
	o => \A[17]~input_o\);

-- Location: IOIBUF_X53_Y56_N94
\B[17]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(17),
	o => \B[17]~input_o\);

-- Location: LABCELL_X53_Y52_N36
\S~60\ : arriaii_lcell_comb
-- Equation(s):
-- \S~60_combout\ = ( \B[17]~input_o\ & ( \B[16]~input_o\ & ( !\A[17]~input_o\ $ ((((!\G[3]~8_combout\) # (\A[16]~input_o\)) # (\C~9_combout\))) ) ) ) # ( !\B[17]~input_o\ & ( \B[16]~input_o\ & ( !\A[17]~input_o\ $ (((!\C~9_combout\ & (!\A[16]~input_o\ & 
-- \G[3]~8_combout\)))) ) ) ) # ( \B[17]~input_o\ & ( !\B[16]~input_o\ & ( !\A[17]~input_o\ $ (((\A[16]~input_o\ & ((!\G[3]~8_combout\) # (\C~9_combout\))))) ) ) ) # ( !\B[17]~input_o\ & ( !\B[16]~input_o\ & ( !\A[17]~input_o\ $ (((!\A[16]~input_o\) # 
-- ((!\C~9_combout\ & \G[3]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000110110110000111100100111001100011011000011001110010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_C~9_combout\,
	datab => \ALT_INV_A[17]~input_o\,
	datac => \ALT_INV_A[16]~input_o\,
	datad => \ALT_INV_G[3]~8_combout\,
	datae => \ALT_INV_B[17]~input_o\,
	dataf => \ALT_INV_B[16]~input_o\,
	combout => \S~60_combout\);

-- Location: IOIBUF_X56_Y56_N1
\B[18]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(18),
	o => \B[18]~input_o\);

-- Location: LABCELL_X53_Y52_N0
\gen_blocks:4:p_bit[1]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:4:p_bit[1]~combout\ = !\A[17]~input_o\ $ (!\B[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[17]~input_o\,
	datac => \ALT_INV_B[17]~input_o\,
	combout => \gen_blocks:4:p_bit[1]~combout\);

-- Location: LABCELL_X53_Y52_N16
\c_int~13\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~13_combout\ = ( \gen_blocks:4:p_bit[1]~combout\ & ( \gen_blocks:4:p_bit[0]~combout\ & ( (!\G[3]~8_combout\) # ((\C~8_combout\ & (\gen_blocks:3:c_int[3]~0_combout\ & \gen_blocks:3:p_bit[1]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_C~8_combout\,
	datab => \ALT_INV_G[3]~8_combout\,
	datac => \ALT_INV_gen_blocks:3:c_int[3]~0_combout\,
	datad => \ALT_INV_gen_blocks:3:p_bit[1]~combout\,
	datae => \ALT_INV_gen_blocks:4:p_bit[1]~combout\,
	dataf => \ALT_INV_gen_blocks:4:p_bit[0]~combout\,
	combout => \c_int~13_combout\);

-- Location: LABCELL_X53_Y52_N32
\c_int~12\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~12_combout\ = ( \B[16]~input_o\ & ( (!\A[17]~input_o\ & (\A[16]~input_o\ & \B[17]~input_o\)) # (\A[17]~input_o\ & ((\B[17]~input_o\) # (\A[16]~input_o\))) ) ) # ( !\B[16]~input_o\ & ( (\A[17]~input_o\ & \B[17]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[17]~input_o\,
	datac => \ALT_INV_A[16]~input_o\,
	datad => \ALT_INV_B[17]~input_o\,
	dataf => \ALT_INV_B[16]~input_o\,
	combout => \c_int~12_combout\);

-- Location: IOIBUF_X56_Y56_N94
\A[18]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(18),
	o => \A[18]~input_o\);

-- Location: LABCELL_X53_Y52_N34
\S~14\ : arriaii_lcell_comb
-- Equation(s):
-- \S~14_combout\ = ( \A[18]~input_o\ & ( !\B[18]~input_o\ $ (((\c_int~12_combout\) # (\c_int~13_combout\))) ) ) # ( !\A[18]~input_o\ & ( !\B[18]~input_o\ $ (((!\c_int~13_combout\ & !\c_int~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010101010010110101010101010100101010101011010010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[18]~input_o\,
	datac => \ALT_INV_c_int~13_combout\,
	datad => \ALT_INV_c_int~12_combout\,
	dataf => \ALT_INV_A[18]~input_o\,
	combout => \S~14_combout\);

-- Location: IOIBUF_X53_Y56_N32
\A[19]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(19),
	o => \A[19]~input_o\);

-- Location: IOIBUF_X51_Y56_N94
\B[19]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(19),
	o => \B[19]~input_o\);

-- Location: LABCELL_X53_Y52_N8
\gen_blocks:4:c_int[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:4:c_int[3]~0_combout\ = ( \B[16]~input_o\ & ( (!\C~9_combout\ & (\G[3]~8_combout\ & !\A[16]~input_o\)) ) ) # ( !\B[16]~input_o\ & ( (!\A[16]~input_o\) # ((!\C~9_combout\ & \G[3]~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001011110010111100101111001000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_C~9_combout\,
	datab => \ALT_INV_G[3]~8_combout\,
	datac => \ALT_INV_A[16]~input_o\,
	dataf => \ALT_INV_B[16]~input_o\,
	combout => \gen_blocks:4:c_int[3]~0_combout\);

-- Location: LABCELL_X53_Y52_N22
\gen_blocks:4:c_int[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:4:c_int[3]~1_combout\ = (\gen_blocks:4:p_bit[1]~combout\ & (!\B[18]~input_o\ $ (!\A[18]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000011001100000000001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[18]~input_o\,
	datab => \ALT_INV_A[18]~input_o\,
	datad => \ALT_INV_gen_blocks:4:p_bit[1]~combout\,
	combout => \gen_blocks:4:c_int[3]~1_combout\);

-- Location: LABCELL_X53_Y52_N20
\c_int~14\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~14_combout\ = ( \A[17]~input_o\ & ( (!\B[18]~input_o\ & (\A[18]~input_o\ & \B[17]~input_o\)) # (\B[18]~input_o\ & ((\B[17]~input_o\) # (\A[18]~input_o\))) ) ) # ( !\A[17]~input_o\ & ( (\B[18]~input_o\ & \A[18]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[18]~input_o\,
	datab => \ALT_INV_A[18]~input_o\,
	datac => \ALT_INV_B[17]~input_o\,
	dataf => \ALT_INV_A[17]~input_o\,
	combout => \c_int~14_combout\);

-- Location: LABCELL_X53_Y52_N4
\S~15\ : arriaii_lcell_comb
-- Equation(s):
-- \S~15_combout\ = ( \c_int~14_combout\ & ( !\A[19]~input_o\ $ (\B[19]~input_o\) ) ) # ( !\c_int~14_combout\ & ( !\A[19]~input_o\ $ (!\B[19]~input_o\ $ (((!\gen_blocks:4:c_int[3]~0_combout\ & \gen_blocks:4:c_int[3]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010010110011001101001011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[19]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_gen_blocks:4:c_int[3]~0_combout\,
	datad => \ALT_INV_gen_blocks:4:c_int[3]~1_combout\,
	dataf => \ALT_INV_c_int~14_combout\,
	combout => \S~15_combout\);

-- Location: LABCELL_X53_Y52_N6
\C~10\ : arriaii_lcell_comb
-- Equation(s):
-- \C~10_combout\ = ( \B[18]~input_o\ & ( (!\A[18]~input_o\ & (!\A[19]~input_o\ $ (!\B[19]~input_o\))) ) ) # ( !\B[18]~input_o\ & ( (\A[18]~input_o\ & (!\A[19]~input_o\ $ (!\B[19]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001100000011000000110000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[19]~input_o\,
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_A[18]~input_o\,
	dataf => \ALT_INV_B[18]~input_o\,
	combout => \C~10_combout\);

-- Location: MLABCELL_X54_Y52_N24
\C~11\ : arriaii_lcell_comb
-- Equation(s):
-- \C~11_combout\ = ( \C~10_combout\ & ( \c_int~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_C~10_combout\,
	dataf => \ALT_INV_c_int~13_combout\,
	combout => \C~11_combout\);

-- Location: IOIBUF_X55_Y56_N1
\A[20]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(20),
	o => \A[20]~input_o\);

-- Location: IOIBUF_X59_Y51_N1
\B[20]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(20),
	o => \B[20]~input_o\);

-- Location: MLABCELL_X54_Y52_N0
\gen_blocks:5:p_bit[0]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:5:p_bit[0]~combout\ = !\A[20]~input_o\ $ (!\B[20]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[20]~input_o\,
	datab => \ALT_INV_B[20]~input_o\,
	combout => \gen_blocks:5:p_bit[0]~combout\);

-- Location: LABCELL_X53_Y52_N28
\G~9\ : arriaii_lcell_comb
-- Equation(s):
-- \G~9_combout\ = ( \A[19]~input_o\ & ( \A[18]~input_o\ & ( (\B[18]~input_o\) # (\B[19]~input_o\) ) ) ) # ( !\A[19]~input_o\ & ( \A[18]~input_o\ & ( (\B[19]~input_o\ & \B[18]~input_o\) ) ) ) # ( \A[19]~input_o\ & ( !\A[18]~input_o\ & ( \B[19]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000011000000110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[19]~input_o\,
	datac => \ALT_INV_B[18]~input_o\,
	datae => \ALT_INV_A[19]~input_o\,
	dataf => \ALT_INV_A[18]~input_o\,
	combout => \G~9_combout\);

-- Location: LABCELL_X53_Y52_N14
\G[4]~10\ : arriaii_lcell_comb
-- Equation(s):
-- \G[4]~10_combout\ = ( \A[16]~input_o\ & ( \B[16]~input_o\ & ( (!\G~9_combout\ & ((!\C~10_combout\) # ((!\B[17]~input_o\ & !\A[17]~input_o\)))) ) ) ) # ( !\A[16]~input_o\ & ( \B[16]~input_o\ & ( (!\G~9_combout\ & ((!\B[17]~input_o\) # ((!\C~10_combout\) # 
-- (!\A[17]~input_o\)))) ) ) ) # ( \A[16]~input_o\ & ( !\B[16]~input_o\ & ( (!\G~9_combout\ & ((!\B[17]~input_o\) # ((!\C~10_combout\) # (!\A[17]~input_o\)))) ) ) ) # ( !\A[16]~input_o\ & ( !\B[16]~input_o\ & ( (!\G~9_combout\ & ((!\B[17]~input_o\) # 
-- ((!\C~10_combout\) # (!\A[17]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111100000000011111110000000001110110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[17]~input_o\,
	datab => \ALT_INV_C~10_combout\,
	datac => \ALT_INV_A[17]~input_o\,
	datad => \ALT_INV_G~9_combout\,
	datae => \ALT_INV_A[16]~input_o\,
	dataf => \ALT_INV_B[16]~input_o\,
	combout => \G[4]~10_combout\);

-- Location: MLABCELL_X54_Y52_N28
\S~16\ : arriaii_lcell_comb
-- Equation(s):
-- \S~16_combout\ = ( \G[4]~10_combout\ & ( !\C~11_combout\ $ (!\gen_blocks:5:p_bit[0]~combout\) ) ) # ( !\G[4]~10_combout\ & ( !\gen_blocks:5:p_bit[0]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_C~11_combout\,
	datac => \ALT_INV_gen_blocks:5:p_bit[0]~combout\,
	dataf => \ALT_INV_G[4]~10_combout\,
	combout => \S~16_combout\);

-- Location: IOIBUF_X55_Y56_N63
\B[21]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(21),
	o => \B[21]~input_o\);

-- Location: IOIBUF_X55_Y56_N94
\A[21]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(21),
	o => \A[21]~input_o\);

-- Location: MLABCELL_X54_Y52_N18
\S~59\ : arriaii_lcell_comb
-- Equation(s):
-- \S~59_combout\ = ( \A[21]~input_o\ & ( \B[20]~input_o\ & ( !\B[21]~input_o\ $ ((((!\G[4]~10_combout\) # (\C~11_combout\)) # (\A[20]~input_o\))) ) ) ) # ( !\A[21]~input_o\ & ( \B[20]~input_o\ & ( !\B[21]~input_o\ $ (((!\A[20]~input_o\ & (\G[4]~10_combout\ 
-- & !\C~11_combout\)))) ) ) ) # ( \A[21]~input_o\ & ( !\B[20]~input_o\ & ( !\B[21]~input_o\ $ (((\A[20]~input_o\ & ((!\G[4]~10_combout\) # (\C~11_combout\))))) ) ) ) # ( !\A[21]~input_o\ & ( !\B[20]~input_o\ & ( !\B[21]~input_o\ $ (((!\A[20]~input_o\) # 
-- ((\G[4]~10_combout\ & !\C~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101101011010101101001010010111010010111100000010110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[20]~input_o\,
	datab => \ALT_INV_G[4]~10_combout\,
	datac => \ALT_INV_B[21]~input_o\,
	datad => \ALT_INV_C~11_combout\,
	datae => \ALT_INV_A[21]~input_o\,
	dataf => \ALT_INV_B[20]~input_o\,
	combout => \S~59_combout\);

-- Location: IOIBUF_X59_Y49_N94
\B[22]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(22),
	o => \B[22]~input_o\);

-- Location: MLABCELL_X54_Y52_N14
\gen_blocks:5:c_int[2]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:5:c_int[2]~0_combout\ = ( \A[21]~input_o\ & ( \B[20]~input_o\ & ( (!\A[20]~input_o\ & (\G[4]~10_combout\ & (!\B[21]~input_o\ & !\C~11_combout\))) ) ) ) # ( !\A[21]~input_o\ & ( \B[20]~input_o\ & ( (!\B[21]~input_o\) # ((!\A[20]~input_o\ & 
-- (\G[4]~10_combout\ & !\C~11_combout\))) ) ) ) # ( \A[21]~input_o\ & ( !\B[20]~input_o\ & ( (!\B[21]~input_o\ & ((!\A[20]~input_o\) # ((\G[4]~10_combout\ & !\C~11_combout\)))) ) ) ) # ( !\A[21]~input_o\ & ( !\B[20]~input_o\ & ( (!\A[20]~input_o\) # 
-- ((!\B[21]~input_o\) # ((\G[4]~10_combout\ & !\C~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111010101100001010000011110010111100000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[20]~input_o\,
	datab => \ALT_INV_G[4]~10_combout\,
	datac => \ALT_INV_B[21]~input_o\,
	datad => \ALT_INV_C~11_combout\,
	datae => \ALT_INV_A[21]~input_o\,
	dataf => \ALT_INV_B[20]~input_o\,
	combout => \gen_blocks:5:c_int[2]~0_combout\);

-- Location: IOIBUF_X59_Y51_N32
\A[22]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(22),
	o => \A[22]~input_o\);

-- Location: MLABCELL_X54_Y52_N30
\S~17\ : arriaii_lcell_comb
-- Equation(s):
-- \S~17_combout\ = ( \A[22]~input_o\ & ( !\B[22]~input_o\ $ (!\gen_blocks:5:c_int[2]~0_combout\) ) ) # ( !\A[22]~input_o\ & ( !\B[22]~input_o\ $ (\gen_blocks:5:c_int[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011110000111100001100111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[22]~input_o\,
	datac => \ALT_INV_gen_blocks:5:c_int[2]~0_combout\,
	dataf => \ALT_INV_A[22]~input_o\,
	combout => \S~17_combout\);

-- Location: IOIBUF_X59_Y49_N1
\B[23]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(23),
	o => \B[23]~input_o\);

-- Location: MLABCELL_X54_Y52_N32
\c_int~15\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~15_combout\ = ( \A[22]~input_o\ & ( ((\A[21]~input_o\ & \B[21]~input_o\)) # (\B[22]~input_o\) ) ) # ( !\A[22]~input_o\ & ( (\A[21]~input_o\ & (\B[21]~input_o\ & \B[22]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100010001111111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[21]~input_o\,
	datab => \ALT_INV_B[21]~input_o\,
	datad => \ALT_INV_B[22]~input_o\,
	dataf => \ALT_INV_A[22]~input_o\,
	combout => \c_int~15_combout\);

-- Location: MLABCELL_X54_Y52_N34
\gen_blocks:5:p_bit[1]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:5:p_bit[1]~combout\ = !\A[21]~input_o\ $ (!\B[21]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[21]~input_o\,
	datab => \ALT_INV_B[21]~input_o\,
	combout => \gen_blocks:5:p_bit[1]~combout\);

-- Location: MLABCELL_X54_Y52_N36
\gen_blocks:5:c_int[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:5:c_int[3]~1_combout\ = ( \A[22]~input_o\ & ( (!\B[22]~input_o\ & \gen_blocks:5:p_bit[1]~combout\) ) ) # ( !\A[22]~input_o\ & ( (\B[22]~input_o\ & \gen_blocks:5:p_bit[1]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[22]~input_o\,
	datad => \ALT_INV_gen_blocks:5:p_bit[1]~combout\,
	dataf => \ALT_INV_A[22]~input_o\,
	combout => \gen_blocks:5:c_int[3]~1_combout\);

-- Location: IOIBUF_X55_Y56_N32
\A[23]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(23),
	o => \A[23]~input_o\);

-- Location: MLABCELL_X54_Y52_N2
\gen_blocks:5:c_int[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:5:c_int[3]~0_combout\ = ( \C~11_combout\ & ( (!\A[20]~input_o\ & !\B[20]~input_o\) ) ) # ( !\C~11_combout\ & ( (!\A[20]~input_o\ & ((!\B[20]~input_o\) # (\G[4]~10_combout\))) # (\A[20]~input_o\ & (!\B[20]~input_o\ & \G[4]~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010001110100011101000111010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[20]~input_o\,
	datab => \ALT_INV_B[20]~input_o\,
	datac => \ALT_INV_G[4]~10_combout\,
	dataf => \ALT_INV_C~11_combout\,
	combout => \gen_blocks:5:c_int[3]~0_combout\);

-- Location: MLABCELL_X54_Y52_N38
\S~18\ : arriaii_lcell_comb
-- Equation(s):
-- \S~18_combout\ = ( \gen_blocks:5:c_int[3]~0_combout\ & ( !\B[23]~input_o\ $ (!\c_int~15_combout\ $ (\A[23]~input_o\)) ) ) # ( !\gen_blocks:5:c_int[3]~0_combout\ & ( !\B[23]~input_o\ $ (!\A[23]~input_o\ $ (((\gen_blocks:5:c_int[3]~1_combout\) # 
-- (\c_int~15_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010101011010101001010101100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[23]~input_o\,
	datab => \ALT_INV_c_int~15_combout\,
	datac => \ALT_INV_gen_blocks:5:c_int[3]~1_combout\,
	datad => \ALT_INV_A[23]~input_o\,
	dataf => \ALT_INV_gen_blocks:5:c_int[3]~0_combout\,
	combout => \S~18_combout\);

-- Location: IOIBUF_X38_Y56_N1
\B[24]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(24),
	o => \B[24]~input_o\);

-- Location: IOIBUF_X44_Y56_N63
\A[24]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(24),
	o => \A[24]~input_o\);

-- Location: MLABCELL_X46_Y52_N20
\gen_blocks:6:p_bit[0]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:6:p_bit[0]~combout\ = ( \A[24]~input_o\ & ( !\B[24]~input_o\ ) ) # ( !\A[24]~input_o\ & ( \B[24]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000000001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[24]~input_o\,
	datae => \ALT_INV_A[24]~input_o\,
	combout => \gen_blocks:6:p_bit[0]~combout\);

-- Location: MLABCELL_X54_Y52_N22
\G~11\ : arriaii_lcell_comb
-- Equation(s):
-- \G~11_combout\ = ( \A[22]~input_o\ & ( (!\B[23]~input_o\ & (\B[22]~input_o\ & \A[23]~input_o\)) # (\B[23]~input_o\ & ((\A[23]~input_o\) # (\B[22]~input_o\))) ) ) # ( !\A[22]~input_o\ & ( (\B[23]~input_o\ & \A[23]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[23]~input_o\,
	datab => \ALT_INV_B[22]~input_o\,
	datac => \ALT_INV_A[23]~input_o\,
	dataf => \ALT_INV_A[22]~input_o\,
	combout => \G~11_combout\);

-- Location: MLABCELL_X54_Y52_N20
\C~12\ : arriaii_lcell_comb
-- Equation(s):
-- \C~12_combout\ = ( \A[22]~input_o\ & ( (!\B[22]~input_o\ & (!\B[23]~input_o\ $ (!\A[23]~input_o\))) ) ) # ( !\A[22]~input_o\ & ( (\B[22]~input_o\ & (!\B[23]~input_o\ $ (!\A[23]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010000100010010001001000100100010000100010010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[23]~input_o\,
	datab => \ALT_INV_B[22]~input_o\,
	datad => \ALT_INV_A[23]~input_o\,
	dataf => \ALT_INV_A[22]~input_o\,
	combout => \C~12_combout\);

-- Location: MLABCELL_X54_Y52_N8
\G[5]~12\ : arriaii_lcell_comb
-- Equation(s):
-- \G[5]~12_combout\ = ( \B[21]~input_o\ & ( \C~12_combout\ & ( (!\A[21]~input_o\ & (!\G~11_combout\ & ((!\A[20]~input_o\) # (!\B[20]~input_o\)))) ) ) ) # ( !\B[21]~input_o\ & ( \C~12_combout\ & ( (!\G~11_combout\ & ((!\A[21]~input_o\) # ((!\A[20]~input_o\) 
-- # (!\B[20]~input_o\)))) ) ) ) # ( \B[21]~input_o\ & ( !\C~12_combout\ & ( !\G~11_combout\ ) ) ) # ( !\B[21]~input_o\ & ( !\C~12_combout\ & ( !\G~11_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110010001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[21]~input_o\,
	datab => \ALT_INV_G~11_combout\,
	datac => \ALT_INV_A[20]~input_o\,
	datad => \ALT_INV_B[20]~input_o\,
	datae => \ALT_INV_B[21]~input_o\,
	dataf => \ALT_INV_C~12_combout\,
	combout => \G[5]~12_combout\);

-- Location: MLABCELL_X54_Y52_N4
\C~13\ : arriaii_lcell_comb
-- Equation(s):
-- \C~13_combout\ = ( \gen_blocks:5:p_bit[1]~combout\ & ( \C~12_combout\ & ( (\gen_blocks:5:p_bit[0]~combout\ & ((!\G[4]~10_combout\) # ((\C~10_combout\ & \c_int~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100010001000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_gen_blocks:5:p_bit[0]~combout\,
	datab => \ALT_INV_G[4]~10_combout\,
	datac => \ALT_INV_C~10_combout\,
	datad => \ALT_INV_c_int~13_combout\,
	datae => \ALT_INV_gen_blocks:5:p_bit[1]~combout\,
	dataf => \ALT_INV_C~12_combout\,
	combout => \C~13_combout\);

-- Location: MLABCELL_X46_Y52_N26
\S~19\ : arriaii_lcell_comb
-- Equation(s):
-- \S~19_combout\ = ( \C~13_combout\ & ( !\gen_blocks:6:p_bit[0]~combout\ ) ) # ( !\C~13_combout\ & ( !\gen_blocks:6:p_bit[0]~combout\ $ (\G[5]~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101101001011010010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_gen_blocks:6:p_bit[0]~combout\,
	datac => \ALT_INV_G[5]~12_combout\,
	dataf => \ALT_INV_C~13_combout\,
	combout => \S~19_combout\);

-- Location: IOIBUF_X46_Y56_N94
\A[25]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(25),
	o => \A[25]~input_o\);

-- Location: IOIBUF_X42_Y56_N94
\B[25]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(25),
	o => \B[25]~input_o\);

-- Location: MLABCELL_X46_Y52_N38
\S~58\ : arriaii_lcell_comb
-- Equation(s):
-- \S~58_combout\ = ( \B[25]~input_o\ & ( \C~13_combout\ & ( !\A[25]~input_o\ $ (((\B[24]~input_o\) # (\A[24]~input_o\))) ) ) ) # ( !\B[25]~input_o\ & ( \C~13_combout\ & ( !\A[25]~input_o\ $ (((!\A[24]~input_o\ & !\B[24]~input_o\))) ) ) ) # ( \B[25]~input_o\ 
-- & ( !\C~13_combout\ & ( !\A[25]~input_o\ $ (((!\A[24]~input_o\ & (!\G[5]~12_combout\ & \B[24]~input_o\)) # (\A[24]~input_o\ & ((!\G[5]~12_combout\) # (\B[24]~input_o\))))) ) ) ) # ( !\B[25]~input_o\ & ( !\C~13_combout\ & ( !\A[25]~input_o\ $ 
-- (((!\A[24]~input_o\ & ((!\B[24]~input_o\) # (\G[5]~12_combout\))) # (\A[24]~input_o\ & (\G[5]~12_combout\ & !\B[24]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110110110010101100100100110101011111101000001010000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[24]~input_o\,
	datab => \ALT_INV_G[5]~12_combout\,
	datac => \ALT_INV_B[24]~input_o\,
	datad => \ALT_INV_A[25]~input_o\,
	datae => \ALT_INV_B[25]~input_o\,
	dataf => \ALT_INV_C~13_combout\,
	combout => \S~58_combout\);

-- Location: IOIBUF_X46_Y56_N1
\A[26]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(26),
	o => \A[26]~input_o\);

-- Location: IOIBUF_X49_Y56_N63
\B[26]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(26),
	o => \B[26]~input_o\);

-- Location: MLABCELL_X46_Y52_N34
\c_int~16\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~16_combout\ = ( \A[25]~input_o\ & ( ((\A[24]~input_o\ & \B[24]~input_o\)) # (\B[25]~input_o\) ) ) # ( !\A[25]~input_o\ & ( (\A[24]~input_o\ & (\B[25]~input_o\ & \B[24]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[24]~input_o\,
	datac => \ALT_INV_B[25]~input_o\,
	datad => \ALT_INV_B[24]~input_o\,
	dataf => \ALT_INV_A[25]~input_o\,
	combout => \c_int~16_combout\);

-- Location: MLABCELL_X46_Y52_N10
\gen_blocks:6:p_bit[1]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:6:p_bit[1]~combout\ = ( \A[25]~input_o\ & ( !\B[25]~input_o\ ) ) # ( !\A[25]~input_o\ & ( \B[25]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[25]~input_o\,
	dataf => \ALT_INV_A[25]~input_o\,
	combout => \gen_blocks:6:p_bit[1]~combout\);

-- Location: MLABCELL_X46_Y52_N32
\c_int~17\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~17_combout\ = ( \C~13_combout\ & ( (\gen_blocks:6:p_bit[1]~combout\ & \gen_blocks:6:p_bit[0]~combout\) ) ) # ( !\C~13_combout\ & ( (\gen_blocks:6:p_bit[1]~combout\ & (\gen_blocks:6:p_bit[0]~combout\ & !\G[5]~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_gen_blocks:6:p_bit[1]~combout\,
	datac => \ALT_INV_gen_blocks:6:p_bit[0]~combout\,
	datad => \ALT_INV_G[5]~12_combout\,
	dataf => \ALT_INV_C~13_combout\,
	combout => \c_int~17_combout\);

-- Location: MLABCELL_X46_Y52_N18
\S~20\ : arriaii_lcell_comb
-- Equation(s):
-- \S~20_combout\ = ( \c_int~17_combout\ & ( !\A[26]~input_o\ $ (\B[26]~input_o\) ) ) # ( !\c_int~17_combout\ & ( !\A[26]~input_o\ $ (!\B[26]~input_o\ $ (\c_int~16_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[26]~input_o\,
	datab => \ALT_INV_B[26]~input_o\,
	datac => \ALT_INV_c_int~16_combout\,
	dataf => \ALT_INV_c_int~17_combout\,
	combout => \S~20_combout\);

-- Location: IOIBUF_X44_Y56_N1
\A[27]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(27),
	o => \A[27]~input_o\);

-- Location: IOIBUF_X46_Y56_N63
\B[27]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(27),
	o => \B[27]~input_o\);

-- Location: MLABCELL_X46_Y52_N0
\c_int~18\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~18_combout\ = ( \A[25]~input_o\ & ( (!\B[26]~input_o\ & (\A[26]~input_o\ & \B[25]~input_o\)) # (\B[26]~input_o\ & ((\B[25]~input_o\) # (\A[26]~input_o\))) ) ) # ( !\A[25]~input_o\ & ( (\B[26]~input_o\ & \A[26]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[26]~input_o\,
	datac => \ALT_INV_A[26]~input_o\,
	datad => \ALT_INV_B[25]~input_o\,
	dataf => \ALT_INV_A[25]~input_o\,
	combout => \c_int~18_combout\);

-- Location: MLABCELL_X46_Y52_N8
\gen_blocks:6:c_int[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:6:c_int[3]~1_combout\ = ( \B[26]~input_o\ & ( (\gen_blocks:6:p_bit[1]~combout\ & !\A[26]~input_o\) ) ) # ( !\B[26]~input_o\ & ( (\gen_blocks:6:p_bit[1]~combout\ & \A[26]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_gen_blocks:6:p_bit[1]~combout\,
	datac => \ALT_INV_A[26]~input_o\,
	dataf => \ALT_INV_B[26]~input_o\,
	combout => \gen_blocks:6:c_int[3]~1_combout\);

-- Location: MLABCELL_X46_Y52_N2
\gen_blocks:6:c_int[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:6:c_int[3]~0_combout\ = ( \C~13_combout\ & ( (!\A[24]~input_o\ & !\B[24]~input_o\) ) ) # ( !\C~13_combout\ & ( (!\A[24]~input_o\ & ((!\B[24]~input_o\) # (\G[5]~12_combout\))) # (\A[24]~input_o\ & (\G[5]~12_combout\ & !\B[24]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100001010101011110000101010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[24]~input_o\,
	datac => \ALT_INV_G[5]~12_combout\,
	datad => \ALT_INV_B[24]~input_o\,
	dataf => \ALT_INV_C~13_combout\,
	combout => \gen_blocks:6:c_int[3]~0_combout\);

-- Location: MLABCELL_X46_Y52_N6
\S~21\ : arriaii_lcell_comb
-- Equation(s):
-- \S~21_combout\ = ( \gen_blocks:6:c_int[3]~0_combout\ & ( !\A[27]~input_o\ $ (!\B[27]~input_o\ $ (\c_int~18_combout\)) ) ) # ( !\gen_blocks:6:c_int[3]~0_combout\ & ( !\A[27]~input_o\ $ (!\B[27]~input_o\ $ (((\gen_blocks:6:c_int[3]~1_combout\) # 
-- (\c_int~18_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001011010011001100101101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[27]~input_o\,
	datab => \ALT_INV_B[27]~input_o\,
	datac => \ALT_INV_c_int~18_combout\,
	datad => \ALT_INV_gen_blocks:6:c_int[3]~1_combout\,
	dataf => \ALT_INV_gen_blocks:6:c_int[3]~0_combout\,
	combout => \S~21_combout\);

-- Location: IOIBUF_X48_Y56_N1
\A[28]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(28),
	o => \A[28]~input_o\);

-- Location: IOIBUF_X44_Y56_N32
\B[28]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(28),
	o => \B[28]~input_o\);

-- Location: LABCELL_X47_Y52_N20
\gen_blocks:7:p_bit[0]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:7:p_bit[0]~combout\ = !\A[28]~input_o\ $ (!\B[28]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[28]~input_o\,
	datab => \ALT_INV_B[28]~input_o\,
	combout => \gen_blocks:7:p_bit[0]~combout\);

-- Location: MLABCELL_X46_Y52_N4
\C~14\ : arriaii_lcell_comb
-- Equation(s):
-- \C~14_combout\ = ( \B[26]~input_o\ & ( (!\A[26]~input_o\ & (!\A[27]~input_o\ $ (!\B[27]~input_o\))) ) ) # ( !\B[26]~input_o\ & ( (\A[26]~input_o\ & (!\A[27]~input_o\ $ (!\B[27]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001100000011000000110000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[27]~input_o\,
	datab => \ALT_INV_B[27]~input_o\,
	datac => \ALT_INV_A[26]~input_o\,
	dataf => \ALT_INV_B[26]~input_o\,
	combout => \C~14_combout\);

-- Location: MLABCELL_X46_Y52_N16
\G~13\ : arriaii_lcell_comb
-- Equation(s):
-- \G~13_combout\ = ( \B[27]~input_o\ & ( ((\A[26]~input_o\ & \B[26]~input_o\)) # (\A[27]~input_o\) ) ) # ( !\B[27]~input_o\ & ( (\A[26]~input_o\ & (\B[26]~input_o\ & \A[27]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[26]~input_o\,
	datab => \ALT_INV_B[26]~input_o\,
	datac => \ALT_INV_A[27]~input_o\,
	dataf => \ALT_INV_B[27]~input_o\,
	combout => \G~13_combout\);

-- Location: MLABCELL_X46_Y52_N30
\G[6]~14\ : arriaii_lcell_comb
-- Equation(s):
-- \G[6]~14_combout\ = ( \C~14_combout\ & ( \A[25]~input_o\ & ( (!\G~13_combout\ & (!\B[25]~input_o\ & ((!\A[24]~input_o\) # (!\B[24]~input_o\)))) ) ) ) # ( !\C~14_combout\ & ( \A[25]~input_o\ & ( !\G~13_combout\ ) ) ) # ( \C~14_combout\ & ( !\A[25]~input_o\ 
-- & ( (!\G~13_combout\ & ((!\A[24]~input_o\) # ((!\B[25]~input_o\) # (!\B[24]~input_o\)))) ) ) ) # ( !\C~14_combout\ & ( !\A[25]~input_o\ & ( !\G~13_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100100011001100110011001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[24]~input_o\,
	datab => \ALT_INV_G~13_combout\,
	datac => \ALT_INV_B[25]~input_o\,
	datad => \ALT_INV_B[24]~input_o\,
	datae => \ALT_INV_C~14_combout\,
	dataf => \ALT_INV_A[25]~input_o\,
	combout => \G[6]~14_combout\);

-- Location: MLABCELL_X46_Y52_N12
\C[7]\ : arriaii_lcell_comb
-- Equation(s):
-- C(7) = ( \G[6]~14_combout\ & ( \C~13_combout\ & ( (!\C~14_combout\) # ((!\gen_blocks:6:p_bit[1]~combout\) # (!\gen_blocks:6:p_bit[0]~combout\)) ) ) ) # ( \G[6]~14_combout\ & ( !\C~13_combout\ & ( (!\C~14_combout\) # ((!\gen_blocks:6:p_bit[1]~combout\) # 
-- ((!\gen_blocks:6:p_bit[0]~combout\) # (\G[5]~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111101111111100000000000000001111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_C~14_combout\,
	datab => \ALT_INV_gen_blocks:6:p_bit[1]~combout\,
	datac => \ALT_INV_gen_blocks:6:p_bit[0]~combout\,
	datad => \ALT_INV_G[5]~12_combout\,
	datae => \ALT_INV_G[6]~14_combout\,
	dataf => \ALT_INV_C~13_combout\,
	combout => C(7));

-- Location: LABCELL_X47_Y52_N24
\S~22\ : arriaii_lcell_comb
-- Equation(s):
-- \S~22_combout\ = !\gen_blocks:7:p_bit[0]~combout\ $ (C(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101101001011010010110100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_gen_blocks:7:p_bit[0]~combout\,
	datac => ALT_INV_C(7),
	combout => \S~22_combout\);

-- Location: IOIBUF_X40_Y56_N32
\B[29]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(29),
	o => \B[29]~input_o\);

-- Location: LABCELL_X47_Y52_N14
\C~15\ : arriaii_lcell_comb
-- Equation(s):
-- \C~15_combout\ = ( \c_int~17_combout\ & ( \C~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_C~14_combout\,
	dataf => \ALT_INV_c_int~17_combout\,
	combout => \C~15_combout\);

-- Location: IOIBUF_X51_Y56_N1
\A[29]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(29),
	o => \A[29]~input_o\);

-- Location: LABCELL_X47_Y52_N36
\S~57\ : arriaii_lcell_comb
-- Equation(s):
-- \S~57_combout\ = ( \A[28]~input_o\ & ( \A[29]~input_o\ & ( !\B[29]~input_o\ $ ((((!\G[6]~14_combout\) # (\B[28]~input_o\)) # (\C~15_combout\))) ) ) ) # ( !\A[28]~input_o\ & ( \A[29]~input_o\ & ( !\B[29]~input_o\ $ (((\B[28]~input_o\ & 
-- ((!\G[6]~14_combout\) # (\C~15_combout\))))) ) ) ) # ( \A[28]~input_o\ & ( !\A[29]~input_o\ & ( !\B[29]~input_o\ $ (((!\C~15_combout\ & (\G[6]~14_combout\ & !\B[28]~input_o\)))) ) ) ) # ( !\A[28]~input_o\ & ( !\A[29]~input_o\ & ( !\B[29]~input_o\ $ 
-- (((!\B[28]~input_o\) # ((!\C~15_combout\ & \G[6]~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110100110101001101010101010101010010110010101100101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[29]~input_o\,
	datab => \ALT_INV_C~15_combout\,
	datac => \ALT_INV_G[6]~14_combout\,
	datad => \ALT_INV_B[28]~input_o\,
	datae => \ALT_INV_A[28]~input_o\,
	dataf => \ALT_INV_A[29]~input_o\,
	combout => \S~57_combout\);

-- Location: IOIBUF_X48_Y56_N94
\A[30]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(30),
	o => \A[30]~input_o\);

-- Location: LABCELL_X47_Y52_N12
\c_int~19\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~19_combout\ = ( \A[29]~input_o\ & ( ((\B[28]~input_o\ & \A[28]~input_o\)) # (\B[29]~input_o\) ) ) # ( !\A[29]~input_o\ & ( (\B[28]~input_o\ & (\B[29]~input_o\ & \A[28]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[28]~input_o\,
	datab => \ALT_INV_B[29]~input_o\,
	datac => \ALT_INV_A[28]~input_o\,
	dataf => \ALT_INV_A[29]~input_o\,
	combout => \c_int~19_combout\);

-- Location: LABCELL_X47_Y52_N10
\gen_blocks:7:p_bit[1]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:7:p_bit[1]~combout\ = ( \A[29]~input_o\ & ( !\B[29]~input_o\ ) ) # ( !\A[29]~input_o\ & ( \B[29]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[29]~input_o\,
	dataf => \ALT_INV_A[29]~input_o\,
	combout => \gen_blocks:7:p_bit[1]~combout\);

-- Location: LABCELL_X47_Y52_N26
\c_int~20\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~20_combout\ = ( \gen_blocks:7:p_bit[1]~combout\ & ( (\gen_blocks:7:p_bit[0]~combout\ & !C(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_gen_blocks:7:p_bit[0]~combout\,
	datad => ALT_INV_C(7),
	dataf => \ALT_INV_gen_blocks:7:p_bit[1]~combout\,
	combout => \c_int~20_combout\);

-- Location: IOIBUF_X48_Y56_N32
\B[30]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(30),
	o => \B[30]~input_o\);

-- Location: LABCELL_X47_Y52_N16
\S~23\ : arriaii_lcell_comb
-- Equation(s):
-- \S~23_combout\ = ( \B[30]~input_o\ & ( !\A[30]~input_o\ $ (((\c_int~20_combout\) # (\c_int~19_combout\))) ) ) # ( !\B[30]~input_o\ & ( !\A[30]~input_o\ $ (((!\c_int~19_combout\ & !\c_int~20_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011001100001111001100110011000011001100111100001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[30]~input_o\,
	datac => \ALT_INV_c_int~19_combout\,
	datad => \ALT_INV_c_int~20_combout\,
	dataf => \ALT_INV_B[30]~input_o\,
	combout => \S~23_combout\);

-- Location: IOIBUF_X48_Y56_N63
\B[31]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(31),
	o => \B[31]~input_o\);

-- Location: LABCELL_X47_Y52_N2
\gen_blocks:7:c_int[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:7:c_int[3]~1_combout\ = ( \gen_blocks:7:p_bit[1]~combout\ & ( !\B[30]~input_o\ $ (!\A[30]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[30]~input_o\,
	datab => \ALT_INV_A[30]~input_o\,
	dataf => \ALT_INV_gen_blocks:7:p_bit[1]~combout\,
	combout => \gen_blocks:7:c_int[3]~1_combout\);

-- Location: IOIBUF_X49_Y56_N94
\A[31]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(31),
	o => \A[31]~input_o\);

-- Location: LABCELL_X47_Y52_N22
\gen_blocks:7:c_int[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:7:c_int[3]~0_combout\ = (!\A[28]~input_o\ & (\B[28]~input_o\ & !C(7))) # (\A[28]~input_o\ & ((!C(7)) # (\B[28]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100010001011101110001000101110111000100010111011100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[28]~input_o\,
	datab => \ALT_INV_B[28]~input_o\,
	datad => ALT_INV_C(7),
	combout => \gen_blocks:7:c_int[3]~0_combout\);

-- Location: LABCELL_X47_Y52_N0
\c_int~21\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~21_combout\ = ( \A[29]~input_o\ & ( (!\A[30]~input_o\ & (\B[30]~input_o\ & \B[29]~input_o\)) # (\A[30]~input_o\ & ((\B[29]~input_o\) # (\B[30]~input_o\))) ) ) # ( !\A[29]~input_o\ & ( (\A[30]~input_o\ & \B[30]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[30]~input_o\,
	datac => \ALT_INV_B[30]~input_o\,
	datad => \ALT_INV_B[29]~input_o\,
	dataf => \ALT_INV_A[29]~input_o\,
	combout => \c_int~21_combout\);

-- Location: LABCELL_X47_Y52_N6
\S~24\ : arriaii_lcell_comb
-- Equation(s):
-- \S~24_combout\ = ( \c_int~21_combout\ & ( !\B[31]~input_o\ $ (\A[31]~input_o\) ) ) # ( !\c_int~21_combout\ & ( !\B[31]~input_o\ $ (!\A[31]~input_o\ $ (((\gen_blocks:7:c_int[3]~1_combout\ & \gen_blocks:7:c_int[3]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001101001010110100110100110100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[31]~input_o\,
	datab => \ALT_INV_gen_blocks:7:c_int[3]~1_combout\,
	datac => \ALT_INV_A[31]~input_o\,
	datad => \ALT_INV_gen_blocks:7:c_int[3]~0_combout\,
	dataf => \ALT_INV_c_int~21_combout\,
	combout => \S~24_combout\);

-- Location: LABCELL_X47_Y52_N18
\G~15\ : arriaii_lcell_comb
-- Equation(s):
-- \G~15_combout\ = ( \B[31]~input_o\ & ( ((\B[30]~input_o\ & \A[30]~input_o\)) # (\A[31]~input_o\) ) ) # ( !\B[31]~input_o\ & ( (\B[30]~input_o\ & (\A[30]~input_o\ & \A[31]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[30]~input_o\,
	datab => \ALT_INV_A[30]~input_o\,
	datac => \ALT_INV_A[31]~input_o\,
	dataf => \ALT_INV_B[31]~input_o\,
	combout => \G~15_combout\);

-- Location: LABCELL_X47_Y52_N4
\C~16\ : arriaii_lcell_comb
-- Equation(s):
-- \C~16_combout\ = ( \A[31]~input_o\ & ( (!\B[31]~input_o\ & (!\B[30]~input_o\ $ (!\A[30]~input_o\))) ) ) # ( !\A[31]~input_o\ & ( (\B[31]~input_o\ & (!\B[30]~input_o\ $ (!\A[30]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000000001010101000000000101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[31]~input_o\,
	datac => \ALT_INV_B[30]~input_o\,
	datad => \ALT_INV_A[30]~input_o\,
	dataf => \ALT_INV_A[31]~input_o\,
	combout => \C~16_combout\);

-- Location: LABCELL_X47_Y52_N28
\G[7]~16\ : arriaii_lcell_comb
-- Equation(s):
-- \G[7]~16_combout\ = ( \C~16_combout\ & ( \A[29]~input_o\ & ( (!\B[29]~input_o\ & (!\G~15_combout\ & ((!\A[28]~input_o\) # (!\B[28]~input_o\)))) ) ) ) # ( !\C~16_combout\ & ( \A[29]~input_o\ & ( !\G~15_combout\ ) ) ) # ( \C~16_combout\ & ( !\A[29]~input_o\ 
-- & ( (!\G~15_combout\ & ((!\A[28]~input_o\) # ((!\B[29]~input_o\) # (!\B[28]~input_o\)))) ) ) ) # ( !\C~16_combout\ & ( !\A[29]~input_o\ & ( !\G~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001110000011110000111100001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[28]~input_o\,
	datab => \ALT_INV_B[29]~input_o\,
	datac => \ALT_INV_G~15_combout\,
	datad => \ALT_INV_B[28]~input_o\,
	datae => \ALT_INV_C~16_combout\,
	dataf => \ALT_INV_A[29]~input_o\,
	combout => \G[7]~16_combout\);

-- Location: IOIBUF_X59_Y30_N32
\A[32]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(32),
	o => \A[32]~input_o\);

-- Location: IOIBUF_X59_Y31_N1
\B[32]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(32),
	o => \B[32]~input_o\);

-- Location: LABCELL_X58_Y30_N0
\gen_blocks:8:p_bit[0]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:8:p_bit[0]~combout\ = ( \B[32]~input_o\ & ( !\A[32]~input_o\ ) ) # ( !\B[32]~input_o\ & ( \A[32]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[32]~input_o\,
	dataf => \ALT_INV_B[32]~input_o\,
	combout => \gen_blocks:8:p_bit[0]~combout\);

-- Location: LABCELL_X47_Y52_N8
\C~17\ : arriaii_lcell_comb
-- Equation(s):
-- \C~17_combout\ = (\c_int~20_combout\ & \C~16_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_c_int~20_combout\,
	datac => \ALT_INV_C~16_combout\,
	combout => \C~17_combout\);

-- Location: LABCELL_X58_Y30_N2
\S~25\ : arriaii_lcell_comb
-- Equation(s):
-- \S~25_combout\ = ( \C~17_combout\ & ( !\gen_blocks:8:p_bit[0]~combout\ ) ) # ( !\C~17_combout\ & ( !\G[7]~16_combout\ $ (\gen_blocks:8:p_bit[0]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_G[7]~16_combout\,
	datad => \ALT_INV_gen_blocks:8:p_bit[0]~combout\,
	dataf => \ALT_INV_C~17_combout\,
	combout => \S~25_combout\);

-- Location: IOIBUF_X59_Y30_N63
\B[33]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(33),
	o => \B[33]~input_o\);

-- Location: IOIBUF_X59_Y31_N94
\A[33]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(33),
	o => \A[33]~input_o\);

-- Location: LABCELL_X58_Y30_N18
\S~56\ : arriaii_lcell_comb
-- Equation(s):
-- \S~56_combout\ = ( \A[33]~input_o\ & ( \C~17_combout\ & ( !\B[33]~input_o\ $ (((\A[32]~input_o\) # (\B[32]~input_o\))) ) ) ) # ( !\A[33]~input_o\ & ( \C~17_combout\ & ( !\B[33]~input_o\ $ (((!\B[32]~input_o\ & !\A[32]~input_o\))) ) ) ) # ( \A[33]~input_o\ 
-- & ( !\C~17_combout\ & ( !\B[33]~input_o\ $ (((!\G[7]~16_combout\ & ((\A[32]~input_o\) # (\B[32]~input_o\))) # (\G[7]~16_combout\ & (\B[32]~input_o\ & \A[32]~input_o\)))) ) ) ) # ( !\A[33]~input_o\ & ( !\C~17_combout\ & ( !\B[33]~input_o\ $ 
-- (((!\G[7]~16_combout\ & (!\B[32]~input_o\ & !\A[32]~input_o\)) # (\G[7]~16_combout\ & ((!\B[32]~input_o\) # (!\A[32]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100110011010101001100110010101011010101010101010010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[33]~input_o\,
	datab => \ALT_INV_G[7]~16_combout\,
	datac => \ALT_INV_B[32]~input_o\,
	datad => \ALT_INV_A[32]~input_o\,
	datae => \ALT_INV_A[33]~input_o\,
	dataf => \ALT_INV_C~17_combout\,
	combout => \S~56_combout\);

-- Location: LABCELL_X58_Y30_N10
\c_int~22\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~22_combout\ = ( \B[32]~input_o\ & ( (!\A[32]~input_o\ & (\A[33]~input_o\ & \B[33]~input_o\)) # (\A[32]~input_o\ & ((\B[33]~input_o\) # (\A[33]~input_o\))) ) ) # ( !\B[32]~input_o\ & ( (\A[33]~input_o\ & \B[33]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[32]~input_o\,
	datac => \ALT_INV_A[33]~input_o\,
	datad => \ALT_INV_B[33]~input_o\,
	dataf => \ALT_INV_B[32]~input_o\,
	combout => \c_int~22_combout\);

-- Location: LABCELL_X47_Y52_N34
\gen_blocks:8:c_int[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:8:c_int[3]~0_combout\ = ( C(7) & ( \gen_blocks:8:p_bit[0]~combout\ & ( !\G[7]~16_combout\ ) ) ) # ( !C(7) & ( \gen_blocks:8:p_bit[0]~combout\ & ( (!\G[7]~16_combout\) # ((\C~16_combout\ & (\gen_blocks:7:p_bit[1]~combout\ & 
-- \gen_blocks:7:p_bit[0]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100011111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_C~16_combout\,
	datab => \ALT_INV_gen_blocks:7:p_bit[1]~combout\,
	datac => \ALT_INV_G[7]~16_combout\,
	datad => \ALT_INV_gen_blocks:7:p_bit[0]~combout\,
	datae => ALT_INV_C(7),
	dataf => \ALT_INV_gen_blocks:8:p_bit[0]~combout\,
	combout => \gen_blocks:8:c_int[3]~0_combout\);

-- Location: LABCELL_X58_Y30_N26
\gen_blocks:8:p_bit[1]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:8:p_bit[1]~combout\ = ( \B[33]~input_o\ & ( !\A[33]~input_o\ ) ) # ( !\B[33]~input_o\ & ( \A[33]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[33]~input_o\,
	datae => \ALT_INV_B[33]~input_o\,
	combout => \gen_blocks:8:p_bit[1]~combout\);

-- Location: LABCELL_X58_Y30_N14
\c_int~23\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~23_combout\ = (\gen_blocks:8:c_int[3]~0_combout\ & \gen_blocks:8:p_bit[1]~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_gen_blocks:8:c_int[3]~0_combout\,
	datad => \ALT_INV_gen_blocks:8:p_bit[1]~combout\,
	combout => \c_int~23_combout\);

-- Location: IOIBUF_X59_Y30_N94
\B[34]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(34),
	o => \B[34]~input_o\);

-- Location: IOIBUF_X59_Y28_N1
\A[34]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(34),
	o => \A[34]~input_o\);

-- Location: LABCELL_X58_Y30_N12
\S~26\ : arriaii_lcell_comb
-- Equation(s):
-- \S~26_combout\ = ( \A[34]~input_o\ & ( !\B[34]~input_o\ $ (((\c_int~23_combout\) # (\c_int~22_combout\))) ) ) # ( !\A[34]~input_o\ & ( !\B[34]~input_o\ $ (((!\c_int~22_combout\ & !\c_int~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100001111000011110000111100010000111100001111000011110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_c_int~22_combout\,
	datab => \ALT_INV_c_int~23_combout\,
	datac => \ALT_INV_B[34]~input_o\,
	dataf => \ALT_INV_A[34]~input_o\,
	combout => \S~26_combout\);

-- Location: LABCELL_X58_Y30_N38
\gen_blocks:8:c_int[3]~2\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:8:c_int[3]~2_combout\ = (\gen_blocks:8:p_bit[1]~combout\ & (!\B[34]~input_o\ $ (!\A[34]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000000110000001100000011000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[34]~input_o\,
	datab => \ALT_INV_A[34]~input_o\,
	datac => \ALT_INV_gen_blocks:8:p_bit[1]~combout\,
	combout => \gen_blocks:8:c_int[3]~2_combout\);

-- Location: LABCELL_X58_Y30_N36
\c_int~24\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~24_combout\ = (!\B[34]~input_o\ & (\A[34]~input_o\ & (\B[33]~input_o\ & \A[33]~input_o\))) # (\B[34]~input_o\ & (((\B[33]~input_o\ & \A[33]~input_o\)) # (\A[34]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000100010001011100010001000101110001000100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[34]~input_o\,
	datab => \ALT_INV_A[34]~input_o\,
	datac => \ALT_INV_B[33]~input_o\,
	datad => \ALT_INV_A[33]~input_o\,
	combout => \c_int~24_combout\);

-- Location: IOIBUF_X59_Y28_N94
\B[35]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(35),
	o => \B[35]~input_o\);

-- Location: LABCELL_X58_Y30_N20
\gen_blocks:8:c_int[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:8:c_int[3]~1_combout\ = ( \B[32]~input_o\ & ( (!\A[32]~input_o\ & !\gen_blocks:8:c_int[3]~0_combout\) ) ) # ( !\B[32]~input_o\ & ( !\gen_blocks:8:c_int[3]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_A[32]~input_o\,
	datad => \ALT_INV_gen_blocks:8:c_int[3]~0_combout\,
	dataf => \ALT_INV_B[32]~input_o\,
	combout => \gen_blocks:8:c_int[3]~1_combout\);

-- Location: IOIBUF_X59_Y30_N1
\A[35]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(35),
	o => \A[35]~input_o\);

-- Location: LABCELL_X58_Y30_N22
\S~27\ : arriaii_lcell_comb
-- Equation(s):
-- \S~27_combout\ = ( \A[35]~input_o\ & ( !\B[35]~input_o\ $ ((((\gen_blocks:8:c_int[3]~2_combout\ & !\gen_blocks:8:c_int[3]~1_combout\)) # (\c_int~24_combout\))) ) ) # ( !\A[35]~input_o\ & ( !\B[35]~input_o\ $ (((!\c_int~24_combout\ & 
-- ((!\gen_blocks:8:c_int[3]~2_combout\) # (\gen_blocks:8:c_int[3]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100000111100011110000011110010000111110000111000011111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_gen_blocks:8:c_int[3]~2_combout\,
	datab => \ALT_INV_c_int~24_combout\,
	datac => \ALT_INV_B[35]~input_o\,
	datad => \ALT_INV_gen_blocks:8:c_int[3]~1_combout\,
	dataf => \ALT_INV_A[35]~input_o\,
	combout => \S~27_combout\);

-- Location: LABCELL_X58_Y30_N30
\G~17\ : arriaii_lcell_comb
-- Equation(s):
-- \G~17_combout\ = ( \B[35]~input_o\ & ( \B[34]~input_o\ & ( (\A[34]~input_o\) # (\A[35]~input_o\) ) ) ) # ( !\B[35]~input_o\ & ( \B[34]~input_o\ & ( (\A[35]~input_o\ & \A[34]~input_o\) ) ) ) # ( \B[35]~input_o\ & ( !\B[34]~input_o\ & ( \A[35]~input_o\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000011000000110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[35]~input_o\,
	datac => \ALT_INV_A[34]~input_o\,
	datae => \ALT_INV_B[35]~input_o\,
	dataf => \ALT_INV_B[34]~input_o\,
	combout => \G~17_combout\);

-- Location: LABCELL_X58_Y30_N6
\C~18\ : arriaii_lcell_comb
-- Equation(s):
-- \C~18_combout\ = ( \B[35]~input_o\ & ( \B[34]~input_o\ & ( (!\A[34]~input_o\ & !\A[35]~input_o\) ) ) ) # ( !\B[35]~input_o\ & ( \B[34]~input_o\ & ( (!\A[34]~input_o\ & \A[35]~input_o\) ) ) ) # ( \B[35]~input_o\ & ( !\B[34]~input_o\ & ( (\A[34]~input_o\ & 
-- !\A[35]~input_o\) ) ) ) # ( !\B[35]~input_o\ & ( !\B[34]~input_o\ & ( (\A[34]~input_o\ & \A[35]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001100000011000000001100000011001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[34]~input_o\,
	datac => \ALT_INV_A[35]~input_o\,
	datae => \ALT_INV_B[35]~input_o\,
	dataf => \ALT_INV_B[34]~input_o\,
	combout => \C~18_combout\);

-- Location: LABCELL_X58_Y30_N34
\G[8]~18\ : arriaii_lcell_comb
-- Equation(s):
-- \G[8]~18_combout\ = ( \A[33]~input_o\ & ( \B[32]~input_o\ & ( (!\G~17_combout\ & ((!\C~18_combout\) # ((!\A[32]~input_o\ & !\B[33]~input_o\)))) ) ) ) # ( !\A[33]~input_o\ & ( \B[32]~input_o\ & ( (!\G~17_combout\ & ((!\A[32]~input_o\) # ((!\C~18_combout\) 
-- # (!\B[33]~input_o\)))) ) ) ) # ( \A[33]~input_o\ & ( !\B[32]~input_o\ & ( (!\G~17_combout\ & ((!\C~18_combout\) # (!\B[33]~input_o\))) ) ) ) # ( !\A[33]~input_o\ & ( !\B[32]~input_o\ & ( !\G~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100000011001100110010001100100011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[32]~input_o\,
	datab => \ALT_INV_G~17_combout\,
	datac => \ALT_INV_C~18_combout\,
	datad => \ALT_INV_B[33]~input_o\,
	datae => \ALT_INV_A[33]~input_o\,
	dataf => \ALT_INV_B[32]~input_o\,
	combout => \G[8]~18_combout\);

-- Location: LABCELL_X58_Y30_N8
\C~19\ : arriaii_lcell_comb
-- Equation(s):
-- \C~19_combout\ = ( \C~18_combout\ & ( \c_int~23_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_c_int~23_combout\,
	dataf => \ALT_INV_C~18_combout\,
	combout => \C~19_combout\);

-- Location: IOIBUF_X59_Y25_N1
\A[36]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(36),
	o => \A[36]~input_o\);

-- Location: IOIBUF_X59_Y26_N94
\B[36]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(36),
	o => \B[36]~input_o\);

-- Location: LABCELL_X58_Y25_N2
\gen_blocks:9:p_bit[0]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:9:p_bit[0]~combout\ = !\A[36]~input_o\ $ (!\B[36]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[36]~input_o\,
	datac => \ALT_INV_B[36]~input_o\,
	combout => \gen_blocks:9:p_bit[0]~combout\);

-- Location: LABCELL_X58_Y25_N24
\S~28\ : arriaii_lcell_comb
-- Equation(s):
-- \S~28_combout\ = ( \gen_blocks:9:p_bit[0]~combout\ & ( (\G[8]~18_combout\ & !\C~19_combout\) ) ) # ( !\gen_blocks:9:p_bit[0]~combout\ & ( (!\G[8]~18_combout\) # (\C~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_G[8]~18_combout\,
	datad => \ALT_INV_C~19_combout\,
	dataf => \ALT_INV_gen_blocks:9:p_bit[0]~combout\,
	combout => \S~28_combout\);

-- Location: IOIBUF_X59_Y25_N63
\B[37]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(37),
	o => \B[37]~input_o\);

-- Location: IOIBUF_X59_Y25_N94
\A[37]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(37),
	o => \A[37]~input_o\);

-- Location: LABCELL_X58_Y25_N16
\S~55\ : arriaii_lcell_comb
-- Equation(s):
-- \S~55_combout\ = ( \C~19_combout\ & ( \A[37]~input_o\ & ( !\B[37]~input_o\ $ (((\B[36]~input_o\) # (\A[36]~input_o\))) ) ) ) # ( !\C~19_combout\ & ( \A[37]~input_o\ & ( !\B[37]~input_o\ $ (((!\A[36]~input_o\ & (\B[36]~input_o\ & !\G[8]~18_combout\)) # 
-- (\A[36]~input_o\ & ((!\G[8]~18_combout\) # (\B[36]~input_o\))))) ) ) ) # ( \C~19_combout\ & ( !\A[37]~input_o\ & ( !\B[37]~input_o\ $ (((!\A[36]~input_o\ & !\B[36]~input_o\))) ) ) ) # ( !\C~19_combout\ & ( !\A[37]~input_o\ & ( !\B[37]~input_o\ $ 
-- (((!\A[36]~input_o\ & ((!\B[36]~input_o\) # (\G[8]~18_combout\))) # (\A[36]~input_o\ & (!\B[36]~input_o\ & \G[8]~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100000011110011110000111100010000111111000011000011110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[36]~input_o\,
	datab => \ALT_INV_B[36]~input_o\,
	datac => \ALT_INV_B[37]~input_o\,
	datad => \ALT_INV_G[8]~18_combout\,
	datae => \ALT_INV_C~19_combout\,
	dataf => \ALT_INV_A[37]~input_o\,
	combout => \S~55_combout\);

-- Location: LABCELL_X58_Y25_N30
\gen_blocks:9:p_bit[1]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:9:p_bit[1]~combout\ = ( \B[37]~input_o\ & ( !\A[37]~input_o\ ) ) # ( !\B[37]~input_o\ & ( \A[37]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[37]~input_o\,
	dataf => \ALT_INV_B[37]~input_o\,
	combout => \gen_blocks:9:p_bit[1]~combout\);

-- Location: LABCELL_X58_Y25_N32
\c_int~26\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~26_combout\ = ( \gen_blocks:8:p_bit[1]~combout\ & ( \gen_blocks:9:p_bit[0]~combout\ & ( (\gen_blocks:9:p_bit[1]~combout\ & ((!\G[8]~18_combout\) # ((\gen_blocks:8:c_int[3]~0_combout\ & \C~18_combout\)))) ) ) ) # ( !\gen_blocks:8:p_bit[1]~combout\ & 
-- ( \gen_blocks:9:p_bit[0]~combout\ & ( (\gen_blocks:9:p_bit[1]~combout\ & !\G[8]~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_gen_blocks:8:c_int[3]~0_combout\,
	datab => \ALT_INV_gen_blocks:9:p_bit[1]~combout\,
	datac => \ALT_INV_G[8]~18_combout\,
	datad => \ALT_INV_C~18_combout\,
	datae => \ALT_INV_gen_blocks:8:p_bit[1]~combout\,
	dataf => \ALT_INV_gen_blocks:9:p_bit[0]~combout\,
	combout => \c_int~26_combout\);

-- Location: IOIBUF_X59_Y25_N32
\B[38]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(38),
	o => \B[38]~input_o\);

-- Location: IOIBUF_X59_Y22_N32
\A[38]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(38),
	o => \A[38]~input_o\);

-- Location: LABCELL_X58_Y25_N28
\c_int~25\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~25_combout\ = ( \B[37]~input_o\ & ( ((\A[36]~input_o\ & \B[36]~input_o\)) # (\A[37]~input_o\) ) ) # ( !\B[37]~input_o\ & ( (\A[37]~input_o\ & (\A[36]~input_o\ & \B[36]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[37]~input_o\,
	datac => \ALT_INV_A[36]~input_o\,
	datad => \ALT_INV_B[36]~input_o\,
	dataf => \ALT_INV_B[37]~input_o\,
	combout => \c_int~25_combout\);

-- Location: LABCELL_X58_Y25_N36
\S~29\ : arriaii_lcell_comb
-- Equation(s):
-- \S~29_combout\ = ( \c_int~25_combout\ & ( !\B[38]~input_o\ $ (\A[38]~input_o\) ) ) # ( !\c_int~25_combout\ & ( !\c_int~26_combout\ $ (!\B[38]~input_o\ $ (\A[38]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100111001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_c_int~26_combout\,
	datab => \ALT_INV_B[38]~input_o\,
	datad => \ALT_INV_A[38]~input_o\,
	dataf => \ALT_INV_c_int~25_combout\,
	combout => \S~29_combout\);

-- Location: IOIBUF_X59_Y26_N63
\A[39]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(39),
	o => \A[39]~input_o\);

-- Location: IOIBUF_X59_Y26_N1
\B[39]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(39),
	o => \B[39]~input_o\);

-- Location: LABCELL_X58_Y25_N22
\gen_blocks:9:c_int[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:9:c_int[3]~0_combout\ = ( \G[8]~18_combout\ & ( (!\C~19_combout\ & ((!\B[36]~input_o\) # (!\A[36]~input_o\))) # (\C~19_combout\ & (!\B[36]~input_o\ & !\A[36]~input_o\)) ) ) # ( !\G[8]~18_combout\ & ( (!\B[36]~input_o\ & !\A[36]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111010101000001111101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_C~19_combout\,
	datac => \ALT_INV_B[36]~input_o\,
	datad => \ALT_INV_A[36]~input_o\,
	dataf => \ALT_INV_G[8]~18_combout\,
	combout => \gen_blocks:9:c_int[3]~0_combout\);

-- Location: LABCELL_X58_Y25_N20
\c_int~27\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~27_combout\ = ( \A[37]~input_o\ & ( (!\A[38]~input_o\ & (\B[37]~input_o\ & \B[38]~input_o\)) # (\A[38]~input_o\ & ((\B[38]~input_o\) # (\B[37]~input_o\))) ) ) # ( !\A[37]~input_o\ & ( (\A[38]~input_o\ & \B[38]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[38]~input_o\,
	datac => \ALT_INV_B[37]~input_o\,
	datad => \ALT_INV_B[38]~input_o\,
	dataf => \ALT_INV_A[37]~input_o\,
	combout => \c_int~27_combout\);

-- Location: LABCELL_X58_Y25_N0
\gen_blocks:9:c_int[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:9:c_int[3]~1_combout\ = (\gen_blocks:9:p_bit[1]~combout\ & (!\A[38]~input_o\ $ (!\B[38]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000000110011000000000011001100000000001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_gen_blocks:9:p_bit[1]~combout\,
	datac => \ALT_INV_A[38]~input_o\,
	datad => \ALT_INV_B[38]~input_o\,
	combout => \gen_blocks:9:c_int[3]~1_combout\);

-- Location: LABCELL_X58_Y25_N26
\S~30\ : arriaii_lcell_comb
-- Equation(s):
-- \S~30_combout\ = ( \gen_blocks:9:c_int[3]~1_combout\ & ( !\A[39]~input_o\ $ (!\B[39]~input_o\ $ (((!\gen_blocks:9:c_int[3]~0_combout\) # (\c_int~27_combout\)))) ) ) # ( !\gen_blocks:9:c_int[3]~1_combout\ & ( !\A[39]~input_o\ $ (!\B[39]~input_o\ $ 
-- (\c_int~27_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100110010110100110011001011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[39]~input_o\,
	datab => \ALT_INV_B[39]~input_o\,
	datac => \ALT_INV_gen_blocks:9:c_int[3]~0_combout\,
	datad => \ALT_INV_c_int~27_combout\,
	dataf => \ALT_INV_gen_blocks:9:c_int[3]~1_combout\,
	combout => \S~30_combout\);

-- Location: IOIBUF_X59_Y23_N32
\B[40]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(40),
	o => \B[40]~input_o\);

-- Location: IOIBUF_X59_Y7_N94
\A[40]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(40),
	o => \A[40]~input_o\);

-- Location: LABCELL_X58_Y23_N0
\gen_blocks:10:p_bit[0]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:10:p_bit[0]~combout\ = !\B[40]~input_o\ $ (!\A[40]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[40]~input_o\,
	datab => \ALT_INV_A[40]~input_o\,
	combout => \gen_blocks:10:p_bit[0]~combout\);

-- Location: LABCELL_X58_Y25_N6
\C~20\ : arriaii_lcell_comb
-- Equation(s):
-- \C~20_combout\ = ( \B[39]~input_o\ & ( (!\A[39]~input_o\ & (!\B[38]~input_o\ $ (!\A[38]~input_o\))) ) ) # ( !\B[39]~input_o\ & ( (\A[39]~input_o\ & (!\B[38]~input_o\ $ (!\A[38]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010000100010100010000010001010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[39]~input_o\,
	datab => \ALT_INV_B[38]~input_o\,
	datad => \ALT_INV_A[38]~input_o\,
	dataf => \ALT_INV_B[39]~input_o\,
	combout => \C~20_combout\);

-- Location: LABCELL_X58_Y25_N38
\C~21\ : arriaii_lcell_comb
-- Equation(s):
-- \C~21_combout\ = ( \C~20_combout\ & ( \c_int~26_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_c_int~26_combout\,
	dataf => \ALT_INV_C~20_combout\,
	combout => \C~21_combout\);

-- Location: LABCELL_X58_Y25_N4
\G~19\ : arriaii_lcell_comb
-- Equation(s):
-- \G~19_combout\ = ( \B[39]~input_o\ & ( ((\B[38]~input_o\ & \A[38]~input_o\)) # (\A[39]~input_o\) ) ) # ( !\B[39]~input_o\ & ( (\A[39]~input_o\ & (\B[38]~input_o\ & \A[38]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[39]~input_o\,
	datab => \ALT_INV_B[38]~input_o\,
	datac => \ALT_INV_A[38]~input_o\,
	dataf => \ALT_INV_B[39]~input_o\,
	combout => \G~19_combout\);

-- Location: LABCELL_X58_Y25_N10
\G[9]~20\ : arriaii_lcell_comb
-- Equation(s):
-- \G[9]~20_combout\ = ( !\G~19_combout\ & ( \A[37]~input_o\ & ( (!\C~20_combout\) # ((!\B[37]~input_o\ & ((!\B[36]~input_o\) # (!\A[36]~input_o\)))) ) ) ) # ( !\G~19_combout\ & ( !\A[37]~input_o\ & ( (!\B[37]~input_o\) # ((!\C~20_combout\) # 
-- ((!\B[36]~input_o\) # (!\A[36]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110000000000000000011101110111011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[37]~input_o\,
	datab => \ALT_INV_C~20_combout\,
	datac => \ALT_INV_B[36]~input_o\,
	datad => \ALT_INV_A[36]~input_o\,
	datae => \ALT_INV_G~19_combout\,
	dataf => \ALT_INV_A[37]~input_o\,
	combout => \G[9]~20_combout\);

-- Location: LABCELL_X58_Y23_N24
\S~31\ : arriaii_lcell_comb
-- Equation(s):
-- \S~31_combout\ = !\gen_blocks:10:p_bit[0]~combout\ $ (((!\C~21_combout\ & \G[9]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001100110101010100110011010101010011001101010101001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_gen_blocks:10:p_bit[0]~combout\,
	datab => \ALT_INV_C~21_combout\,
	datad => \ALT_INV_G[9]~20_combout\,
	combout => \S~31_combout\);

-- Location: IOIBUF_X59_Y23_N1
\A[41]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(41),
	o => \A[41]~input_o\);

-- Location: IOIBUF_X59_Y22_N63
\B[41]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(41),
	o => \B[41]~input_o\);

-- Location: LABCELL_X58_Y23_N18
\S~54\ : arriaii_lcell_comb
-- Equation(s):
-- \S~54_combout\ = ( \C~21_combout\ & ( \B[41]~input_o\ & ( !\A[41]~input_o\ $ (((\B[40]~input_o\) # (\A[40]~input_o\))) ) ) ) # ( !\C~21_combout\ & ( \B[41]~input_o\ & ( !\A[41]~input_o\ $ (((!\G[9]~20_combout\ & ((\B[40]~input_o\) # (\A[40]~input_o\))) # 
-- (\G[9]~20_combout\ & (\A[40]~input_o\ & \B[40]~input_o\)))) ) ) ) # ( \C~21_combout\ & ( !\B[41]~input_o\ & ( !\A[41]~input_o\ $ (((!\A[40]~input_o\ & !\B[40]~input_o\))) ) ) ) # ( !\C~21_combout\ & ( !\B[41]~input_o\ & ( !\A[41]~input_o\ $ 
-- (((!\G[9]~20_combout\ & (!\A[40]~input_o\ & !\B[40]~input_o\)) # (\G[9]~20_combout\ & ((!\A[40]~input_o\) # (!\B[40]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110110110100001111001111000011010010010010111100001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_G[9]~20_combout\,
	datab => \ALT_INV_A[40]~input_o\,
	datac => \ALT_INV_A[41]~input_o\,
	datad => \ALT_INV_B[40]~input_o\,
	datae => \ALT_INV_C~21_combout\,
	dataf => \ALT_INV_B[41]~input_o\,
	combout => \S~54_combout\);

-- Location: LABCELL_X58_Y23_N14
\gen_blocks:10:c_int[2]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:10:c_int[2]~0_combout\ = ( \C~21_combout\ & ( \B[41]~input_o\ & ( (!\A[40]~input_o\ & (!\A[41]~input_o\ & !\B[40]~input_o\)) ) ) ) # ( !\C~21_combout\ & ( \B[41]~input_o\ & ( (!\A[41]~input_o\ & ((!\G[9]~20_combout\ & (!\A[40]~input_o\ & 
-- !\B[40]~input_o\)) # (\G[9]~20_combout\ & ((!\A[40]~input_o\) # (!\B[40]~input_o\))))) ) ) ) # ( \C~21_combout\ & ( !\B[41]~input_o\ & ( (!\A[41]~input_o\) # ((!\A[40]~input_o\ & !\B[40]~input_o\)) ) ) ) # ( !\C~21_combout\ & ( !\B[41]~input_o\ & ( 
-- (!\A[41]~input_o\) # ((!\G[9]~20_combout\ & (!\A[40]~input_o\ & !\B[40]~input_o\)) # (\G[9]~20_combout\ & ((!\A[40]~input_o\) # (!\B[40]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111110100111111001111000011010000010000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_G[9]~20_combout\,
	datab => \ALT_INV_A[40]~input_o\,
	datac => \ALT_INV_A[41]~input_o\,
	datad => \ALT_INV_B[40]~input_o\,
	datae => \ALT_INV_C~21_combout\,
	dataf => \ALT_INV_B[41]~input_o\,
	combout => \gen_blocks:10:c_int[2]~0_combout\);

-- Location: IOIBUF_X59_Y16_N32
\A[42]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(42),
	o => \A[42]~input_o\);

-- Location: IOIBUF_X59_Y23_N63
\B[42]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(42),
	o => \B[42]~input_o\);

-- Location: LABCELL_X58_Y23_N26
\S~32\ : arriaii_lcell_comb
-- Equation(s):
-- \S~32_combout\ = ( \B[42]~input_o\ & ( !\gen_blocks:10:c_int[2]~0_combout\ $ (!\A[42]~input_o\) ) ) # ( !\B[42]~input_o\ & ( !\gen_blocks:10:c_int[2]~0_combout\ $ (\A[42]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_gen_blocks:10:c_int[2]~0_combout\,
	datad => \ALT_INV_A[42]~input_o\,
	dataf => \ALT_INV_B[42]~input_o\,
	combout => \S~32_combout\);

-- Location: LABCELL_X58_Y23_N2
\gen_blocks:10:c_int[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:10:c_int[3]~0_combout\ = (!\B[40]~input_o\ & ((!\A[40]~input_o\) # ((!\C~21_combout\ & \G[9]~20_combout\)))) # (\B[40]~input_o\ & (!\A[40]~input_o\ & (!\C~21_combout\ & \G[9]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011101000100010001110100010001000111010001000100011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[40]~input_o\,
	datab => \ALT_INV_A[40]~input_o\,
	datac => \ALT_INV_C~21_combout\,
	datad => \ALT_INV_G[9]~20_combout\,
	combout => \gen_blocks:10:c_int[3]~0_combout\);

-- Location: IOIBUF_X59_Y22_N94
\A[43]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(43),
	o => \A[43]~input_o\);

-- Location: IOIBUF_X59_Y7_N32
\B[43]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(43),
	o => \B[43]~input_o\);

-- Location: LABCELL_X58_Y23_N8
\gen_blocks:10:p_bit[1]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:10:p_bit[1]~combout\ = !\B[41]~input_o\ $ (!\A[41]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[41]~input_o\,
	datab => \ALT_INV_A[41]~input_o\,
	combout => \gen_blocks:10:p_bit[1]~combout\);

-- Location: LABCELL_X58_Y23_N32
\gen_blocks:10:c_int[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:10:c_int[3]~1_combout\ = ( \B[42]~input_o\ & ( (\gen_blocks:10:p_bit[1]~combout\ & !\A[42]~input_o\) ) ) # ( !\B[42]~input_o\ & ( (\gen_blocks:10:p_bit[1]~combout\ & \A[42]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_gen_blocks:10:p_bit[1]~combout\,
	datad => \ALT_INV_A[42]~input_o\,
	dataf => \ALT_INV_B[42]~input_o\,
	combout => \gen_blocks:10:c_int[3]~1_combout\);

-- Location: LABCELL_X58_Y23_N10
\c_int~28\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~28_combout\ = ( \B[42]~input_o\ & ( ((\B[41]~input_o\ & \A[41]~input_o\)) # (\A[42]~input_o\) ) ) # ( !\B[42]~input_o\ & ( (\B[41]~input_o\ & (\A[41]~input_o\ & \A[42]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100010001111111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[41]~input_o\,
	datab => \ALT_INV_A[41]~input_o\,
	datad => \ALT_INV_A[42]~input_o\,
	dataf => \ALT_INV_B[42]~input_o\,
	combout => \c_int~28_combout\);

-- Location: LABCELL_X58_Y23_N34
\S~33\ : arriaii_lcell_comb
-- Equation(s):
-- \S~33_combout\ = ( \c_int~28_combout\ & ( !\A[43]~input_o\ $ (\B[43]~input_o\) ) ) # ( !\c_int~28_combout\ & ( !\A[43]~input_o\ $ (!\B[43]~input_o\ $ (((!\gen_blocks:10:c_int[3]~0_combout\ & \gen_blocks:10:c_int[3]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110010010110001111001001011011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_gen_blocks:10:c_int[3]~0_combout\,
	datab => \ALT_INV_A[43]~input_o\,
	datac => \ALT_INV_B[43]~input_o\,
	datad => \ALT_INV_gen_blocks:10:c_int[3]~1_combout\,
	dataf => \ALT_INV_c_int~28_combout\,
	combout => \S~33_combout\);

-- Location: LABCELL_X58_Y23_N38
\G~21\ : arriaii_lcell_comb
-- Equation(s):
-- \G~21_combout\ = ( \B[42]~input_o\ & ( (!\A[42]~input_o\ & (\A[43]~input_o\ & \B[43]~input_o\)) # (\A[42]~input_o\ & ((\B[43]~input_o\) # (\A[43]~input_o\))) ) ) # ( !\B[42]~input_o\ & ( (\A[43]~input_o\ & \B[43]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[42]~input_o\,
	datac => \ALT_INV_A[43]~input_o\,
	datad => \ALT_INV_B[43]~input_o\,
	dataf => \ALT_INV_B[42]~input_o\,
	combout => \G~21_combout\);

-- Location: LABCELL_X58_Y23_N36
\C~22\ : arriaii_lcell_comb
-- Equation(s):
-- \C~22_combout\ = ( \B[42]~input_o\ & ( (!\A[42]~input_o\ & (!\A[43]~input_o\ $ (!\B[43]~input_o\))) ) ) # ( !\B[42]~input_o\ & ( (\A[42]~input_o\ & (!\A[43]~input_o\ $ (!\B[43]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010000100010100010000010001010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[42]~input_o\,
	datab => \ALT_INV_A[43]~input_o\,
	datad => \ALT_INV_B[43]~input_o\,
	dataf => \ALT_INV_B[42]~input_o\,
	combout => \C~22_combout\);

-- Location: LABCELL_X58_Y23_N20
\G[10]~22\ : arriaii_lcell_comb
-- Equation(s):
-- \G[10]~22_combout\ = ( \B[40]~input_o\ & ( \A[41]~input_o\ & ( (!\G~21_combout\ & ((!\C~22_combout\) # ((!\A[40]~input_o\ & !\B[41]~input_o\)))) ) ) ) # ( !\B[40]~input_o\ & ( \A[41]~input_o\ & ( (!\G~21_combout\ & ((!\B[41]~input_o\) # 
-- (!\C~22_combout\))) ) ) ) # ( \B[40]~input_o\ & ( !\A[41]~input_o\ & ( (!\G~21_combout\ & ((!\A[40]~input_o\) # ((!\B[41]~input_o\) # (!\C~22_combout\)))) ) ) ) # ( !\B[40]~input_o\ & ( !\A[41]~input_o\ & ( !\G~21_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010100010101010101000001010101010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_G~21_combout\,
	datab => \ALT_INV_A[40]~input_o\,
	datac => \ALT_INV_B[41]~input_o\,
	datad => \ALT_INV_C~22_combout\,
	datae => \ALT_INV_B[40]~input_o\,
	dataf => \ALT_INV_A[41]~input_o\,
	combout => \G[10]~22_combout\);

-- Location: LABCELL_X58_Y25_N14
\C~23\ : arriaii_lcell_comb
-- Equation(s):
-- \C~23_combout\ = ( \gen_blocks:10:p_bit[0]~combout\ & ( \G[9]~20_combout\ & ( (\C~22_combout\ & (\C~20_combout\ & (\gen_blocks:10:p_bit[1]~combout\ & \c_int~26_combout\))) ) ) ) # ( \gen_blocks:10:p_bit[0]~combout\ & ( !\G[9]~20_combout\ & ( 
-- (\C~22_combout\ & \gen_blocks:10:p_bit[1]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_C~22_combout\,
	datab => \ALT_INV_C~20_combout\,
	datac => \ALT_INV_gen_blocks:10:p_bit[1]~combout\,
	datad => \ALT_INV_c_int~26_combout\,
	datae => \ALT_INV_gen_blocks:10:p_bit[0]~combout\,
	dataf => \ALT_INV_G[9]~20_combout\,
	combout => \C~23_combout\);

-- Location: IOIBUF_X59_Y18_N1
\B[44]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(44),
	o => \B[44]~input_o\);

-- Location: IOIBUF_X59_Y19_N94
\A[44]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(44),
	o => \A[44]~input_o\);

-- Location: LABCELL_X58_Y19_N20
\gen_blocks:11:p_bit[0]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:11:p_bit[0]~combout\ = ( \A[44]~input_o\ & ( !\B[44]~input_o\ ) ) # ( !\A[44]~input_o\ & ( \B[44]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[44]~input_o\,
	dataf => \ALT_INV_A[44]~input_o\,
	combout => \gen_blocks:11:p_bit[0]~combout\);

-- Location: LABCELL_X58_Y23_N4
\S~34\ : arriaii_lcell_comb
-- Equation(s):
-- \S~34_combout\ = ( \gen_blocks:11:p_bit[0]~combout\ & ( (\G[10]~22_combout\ & !\C~23_combout\) ) ) # ( !\gen_blocks:11:p_bit[0]~combout\ & ( (!\G[10]~22_combout\) # (\C~23_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_G[10]~22_combout\,
	datab => \ALT_INV_C~23_combout\,
	dataf => \ALT_INV_gen_blocks:11:p_bit[0]~combout\,
	combout => \S~34_combout\);

-- Location: IOIBUF_X59_Y15_N94
\B[45]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(45),
	o => \B[45]~input_o\);

-- Location: IOIBUF_X59_Y19_N32
\A[45]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(45),
	o => \A[45]~input_o\);

-- Location: LABCELL_X58_Y19_N16
\S~53\ : arriaii_lcell_comb
-- Equation(s):
-- \S~53_combout\ = ( \C~23_combout\ & ( \A[44]~input_o\ & ( !\B[45]~input_o\ $ (\A[45]~input_o\) ) ) ) # ( !\C~23_combout\ & ( \A[44]~input_o\ & ( !\B[45]~input_o\ $ (!\A[45]~input_o\ $ (((!\G[10]~22_combout\) # (\B[44]~input_o\)))) ) ) ) # ( \C~23_combout\ 
-- & ( !\A[44]~input_o\ & ( !\B[45]~input_o\ $ (!\B[44]~input_o\ $ (\A[45]~input_o\)) ) ) ) # ( !\C~23_combout\ & ( !\A[44]~input_o\ & ( !\B[45]~input_o\ $ (!\A[45]~input_o\ $ (((\B[44]~input_o\ & !\G[10]~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010011001101001100110100110010110011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[45]~input_o\,
	datab => \ALT_INV_B[44]~input_o\,
	datac => \ALT_INV_G[10]~22_combout\,
	datad => \ALT_INV_A[45]~input_o\,
	datae => \ALT_INV_C~23_combout\,
	dataf => \ALT_INV_A[44]~input_o\,
	combout => \S~53_combout\);

-- Location: IOIBUF_X59_Y18_N63
\B[46]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(46),
	o => \B[46]~input_o\);

-- Location: IOIBUF_X59_Y13_N94
\A[46]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(46),
	o => \A[46]~input_o\);

-- Location: LABCELL_X58_Y19_N22
\c_int~29\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~29_combout\ = ( \A[44]~input_o\ & ( (!\B[45]~input_o\ & (\B[44]~input_o\ & \A[45]~input_o\)) # (\B[45]~input_o\ & ((\A[45]~input_o\) # (\B[44]~input_o\))) ) ) # ( !\A[44]~input_o\ & ( (\B[45]~input_o\ & \A[45]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[45]~input_o\,
	datab => \ALT_INV_B[44]~input_o\,
	datac => \ALT_INV_A[45]~input_o\,
	dataf => \ALT_INV_A[44]~input_o\,
	combout => \c_int~29_combout\);

-- Location: LABCELL_X58_Y19_N4
\gen_blocks:11:p_bit[1]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:11:p_bit[1]~combout\ = !\A[45]~input_o\ $ (!\B[45]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[45]~input_o\,
	datac => \ALT_INV_B[45]~input_o\,
	combout => \gen_blocks:11:p_bit[1]~combout\);

-- Location: LABCELL_X58_Y23_N6
\c_int~30\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~30_combout\ = ( \gen_blocks:11:p_bit[0]~combout\ & ( (\gen_blocks:11:p_bit[1]~combout\ & ((!\G[10]~22_combout\) # (\C~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101110110000000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_G[10]~22_combout\,
	datab => \ALT_INV_C~23_combout\,
	datad => \ALT_INV_gen_blocks:11:p_bit[1]~combout\,
	dataf => \ALT_INV_gen_blocks:11:p_bit[0]~combout\,
	combout => \c_int~30_combout\);

-- Location: LABCELL_X58_Y19_N10
\S~35\ : arriaii_lcell_comb
-- Equation(s):
-- \S~35_combout\ = ( \c_int~30_combout\ & ( !\B[46]~input_o\ $ (\A[46]~input_o\) ) ) # ( !\c_int~30_combout\ & ( !\B[46]~input_o\ $ (!\A[46]~input_o\ $ (\c_int~29_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[46]~input_o\,
	datab => \ALT_INV_A[46]~input_o\,
	datad => \ALT_INV_c_int~29_combout\,
	dataf => \ALT_INV_c_int~30_combout\,
	combout => \S~35_combout\);

-- Location: IOIBUF_X59_Y15_N63
\A[47]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(47),
	o => \A[47]~input_o\);

-- Location: IOIBUF_X59_Y19_N1
\B[47]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(47),
	o => \B[47]~input_o\);

-- Location: LABCELL_X58_Y19_N6
\gen_blocks:11:c_int[3]~0\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:11:c_int[3]~0_combout\ = ( \A[44]~input_o\ & ( (\G[10]~22_combout\ & (!\B[44]~input_o\ & !\C~23_combout\)) ) ) # ( !\A[44]~input_o\ & ( (!\B[44]~input_o\) # ((\G[10]~22_combout\ & !\C~23_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110000111101011111000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_G[10]~22_combout\,
	datac => \ALT_INV_B[44]~input_o\,
	datad => \ALT_INV_C~23_combout\,
	dataf => \ALT_INV_A[44]~input_o\,
	combout => \gen_blocks:11:c_int[3]~0_combout\);

-- Location: LABCELL_X58_Y19_N12
\gen_blocks:11:c_int[3]~1\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:11:c_int[3]~1_combout\ = (\gen_blocks:11:p_bit[1]~combout\ & (!\B[46]~input_o\ $ (!\A[46]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001100110000000000110011000000000011001100000000001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[46]~input_o\,
	datab => \ALT_INV_A[46]~input_o\,
	datad => \ALT_INV_gen_blocks:11:p_bit[1]~combout\,
	combout => \gen_blocks:11:c_int[3]~1_combout\);

-- Location: LABCELL_X58_Y19_N14
\c_int~31\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~31_combout\ = ( \B[45]~input_o\ & ( (!\B[46]~input_o\ & (\A[46]~input_o\ & \A[45]~input_o\)) # (\B[46]~input_o\ & ((\A[45]~input_o\) # (\A[46]~input_o\))) ) ) # ( !\B[45]~input_o\ & ( (\B[46]~input_o\ & \A[46]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010111000101110001011100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[46]~input_o\,
	datab => \ALT_INV_A[46]~input_o\,
	datac => \ALT_INV_A[45]~input_o\,
	dataf => \ALT_INV_B[45]~input_o\,
	combout => \c_int~31_combout\);

-- Location: LABCELL_X58_Y19_N36
\S~36\ : arriaii_lcell_comb
-- Equation(s):
-- \S~36_combout\ = ( \c_int~31_combout\ & ( !\A[47]~input_o\ $ (\B[47]~input_o\) ) ) # ( !\c_int~31_combout\ & ( !\A[47]~input_o\ $ (!\B[47]~input_o\ $ (((!\gen_blocks:11:c_int[3]~0_combout\ & \gen_blocks:11:c_int[3]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010010110011001101001011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[47]~input_o\,
	datab => \ALT_INV_B[47]~input_o\,
	datac => \ALT_INV_gen_blocks:11:c_int[3]~0_combout\,
	datad => \ALT_INV_gen_blocks:11:c_int[3]~1_combout\,
	dataf => \ALT_INV_c_int~31_combout\,
	combout => \S~36_combout\);

-- Location: IOIBUF_X59_Y13_N32
\B[48]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(48),
	o => \B[48]~input_o\);

-- Location: IOIBUF_X59_Y13_N63
\A[48]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(48),
	o => \A[48]~input_o\);

-- Location: LABCELL_X58_Y19_N8
\G~23\ : arriaii_lcell_comb
-- Equation(s):
-- \G~23_combout\ = ( \B[47]~input_o\ & ( ((\B[46]~input_o\ & \A[46]~input_o\)) # (\A[47]~input_o\) ) ) # ( !\B[47]~input_o\ & ( (\B[46]~input_o\ & (\A[46]~input_o\ & \A[47]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[46]~input_o\,
	datab => \ALT_INV_A[46]~input_o\,
	datac => \ALT_INV_A[47]~input_o\,
	dataf => \ALT_INV_B[47]~input_o\,
	combout => \G~23_combout\);

-- Location: LABCELL_X58_Y19_N38
\C~24\ : arriaii_lcell_comb
-- Equation(s):
-- \C~24_combout\ = ( \B[46]~input_o\ & ( (!\A[46]~input_o\ & (!\A[47]~input_o\ $ (!\B[47]~input_o\))) ) ) # ( !\B[46]~input_o\ & ( (\A[46]~input_o\ & (!\A[47]~input_o\ $ (!\B[47]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011001100000011000000110000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[47]~input_o\,
	datab => \ALT_INV_B[47]~input_o\,
	datac => \ALT_INV_A[46]~input_o\,
	dataf => \ALT_INV_B[46]~input_o\,
	combout => \C~24_combout\);

-- Location: LABCELL_X58_Y19_N0
\G[11]~24\ : arriaii_lcell_comb
-- Equation(s):
-- \G[11]~24_combout\ = ( \C~24_combout\ & ( \A[44]~input_o\ & ( (!\G~23_combout\ & ((!\B[45]~input_o\ & ((!\B[44]~input_o\) # (!\A[45]~input_o\))) # (\B[45]~input_o\ & (!\B[44]~input_o\ & !\A[45]~input_o\)))) ) ) ) # ( !\C~24_combout\ & ( \A[44]~input_o\ & 
-- ( !\G~23_combout\ ) ) ) # ( \C~24_combout\ & ( !\A[44]~input_o\ & ( (!\G~23_combout\ & ((!\B[45]~input_o\) # (!\A[45]~input_o\))) ) ) ) # ( !\C~24_combout\ & ( !\A[44]~input_o\ & ( !\G~23_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001010000011110000111100001110000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[45]~input_o\,
	datab => \ALT_INV_B[44]~input_o\,
	datac => \ALT_INV_G~23_combout\,
	datad => \ALT_INV_A[45]~input_o\,
	datae => \ALT_INV_C~24_combout\,
	dataf => \ALT_INV_A[44]~input_o\,
	combout => \G[11]~24_combout\);

-- Location: LABCELL_X58_Y23_N30
\C[12]\ : arriaii_lcell_comb
-- Equation(s):
-- C(12) = ( \C~24_combout\ & ( \gen_blocks:11:p_bit[0]~combout\ & ( (\G[11]~24_combout\ & ((!\gen_blocks:11:p_bit[1]~combout\) # ((\G[10]~22_combout\ & !\C~23_combout\)))) ) ) ) # ( !\C~24_combout\ & ( \gen_blocks:11:p_bit[0]~combout\ & ( \G[11]~24_combout\ 
-- ) ) ) # ( \C~24_combout\ & ( !\gen_blocks:11:p_bit[0]~combout\ & ( \G[11]~24_combout\ ) ) ) # ( !\C~24_combout\ & ( !\gen_blocks:11:p_bit[0]~combout\ & ( \G[11]~24_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_G[10]~22_combout\,
	datab => \ALT_INV_G[11]~24_combout\,
	datac => \ALT_INV_C~23_combout\,
	datad => \ALT_INV_gen_blocks:11:p_bit[1]~combout\,
	datae => \ALT_INV_C~24_combout\,
	dataf => \ALT_INV_gen_blocks:11:p_bit[0]~combout\,
	combout => C(12));

-- Location: LABCELL_X58_Y12_N2
\S~37\ : arriaii_lcell_comb
-- Equation(s):
-- \S~37_combout\ = ( C(12) & ( !\B[48]~input_o\ $ (!\A[48]~input_o\) ) ) # ( !C(12) & ( !\B[48]~input_o\ $ (\A[48]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[48]~input_o\,
	datad => \ALT_INV_A[48]~input_o\,
	dataf => ALT_INV_C(12),
	combout => \S~37_combout\);

-- Location: IOIBUF_X59_Y10_N1
\A[49]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(49),
	o => \A[49]~input_o\);

-- Location: IOIBUF_X59_Y13_N1
\B[49]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(49),
	o => \B[49]~input_o\);

-- Location: LABCELL_X58_Y19_N24
\C~25\ : arriaii_lcell_comb
-- Equation(s):
-- \C~25_combout\ = ( \c_int~30_combout\ & ( \C~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_C~24_combout\,
	dataf => \ALT_INV_c_int~30_combout\,
	combout => \C~25_combout\);

-- Location: LABCELL_X58_Y19_N34
\S~52\ : arriaii_lcell_comb
-- Equation(s):
-- \S~52_combout\ = ( \G[11]~24_combout\ & ( \C~25_combout\ & ( !\A[49]~input_o\ $ (!\B[49]~input_o\ $ (((\A[48]~input_o\) # (\B[48]~input_o\)))) ) ) ) # ( !\G[11]~24_combout\ & ( \C~25_combout\ & ( !\A[49]~input_o\ $ (!\B[49]~input_o\ $ (((\A[48]~input_o\) 
-- # (\B[48]~input_o\)))) ) ) ) # ( \G[11]~24_combout\ & ( !\C~25_combout\ & ( !\A[49]~input_o\ $ (!\B[49]~input_o\ $ (((\B[48]~input_o\ & \A[48]~input_o\)))) ) ) ) # ( !\G[11]~24_combout\ & ( !\C~25_combout\ & ( !\A[49]~input_o\ $ (!\B[49]~input_o\ $ 
-- (((\A[48]~input_o\) # (\B[48]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001011001100110100101101001100110010110100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[49]~input_o\,
	datab => \ALT_INV_B[49]~input_o\,
	datac => \ALT_INV_B[48]~input_o\,
	datad => \ALT_INV_A[48]~input_o\,
	datae => \ALT_INV_G[11]~24_combout\,
	dataf => \ALT_INV_C~25_combout\,
	combout => \S~52_combout\);

-- Location: IOIBUF_X59_Y10_N32
\B[50]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(50),
	o => \B[50]~input_o\);

-- Location: IOIBUF_X59_Y15_N32
\A[50]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(50),
	o => \A[50]~input_o\);

-- Location: LABCELL_X58_Y16_N20
\gen_blocks:12:p_bit[2]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:12:p_bit[2]~combout\ = ( !\B[50]~input_o\ & ( \A[50]~input_o\ ) ) # ( \B[50]~input_o\ & ( !\A[50]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_B[50]~input_o\,
	dataf => \ALT_INV_A[50]~input_o\,
	combout => \gen_blocks:12:p_bit[2]~combout\);

-- Location: LABCELL_X58_Y12_N36
\S~51\ : arriaii_lcell_comb
-- Equation(s):
-- \S~51_combout\ = ( \B[48]~input_o\ & ( \A[48]~input_o\ & ( !\gen_blocks:12:p_bit[2]~combout\ $ (((!\A[49]~input_o\ & !\B[49]~input_o\))) ) ) ) # ( !\B[48]~input_o\ & ( \A[48]~input_o\ & ( !\gen_blocks:12:p_bit[2]~combout\ $ (((!C(12) & (!\A[49]~input_o\ & 
-- !\B[49]~input_o\)) # (C(12) & ((!\A[49]~input_o\) # (!\B[49]~input_o\))))) ) ) ) # ( \B[48]~input_o\ & ( !\A[48]~input_o\ & ( !\gen_blocks:12:p_bit[2]~combout\ $ (((!C(12) & (!\A[49]~input_o\ & !\B[49]~input_o\)) # (C(12) & ((!\A[49]~input_o\) # 
-- (!\B[49]~input_o\))))) ) ) ) # ( !\B[48]~input_o\ & ( !\A[48]~input_o\ & ( !\gen_blocks:12:p_bit[2]~combout\ $ (((!\A[49]~input_o\) # (!\B[49]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111100001011011011010000101101101101000011110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_C(12),
	datab => \ALT_INV_A[49]~input_o\,
	datac => \ALT_INV_gen_blocks:12:p_bit[2]~combout\,
	datad => \ALT_INV_B[49]~input_o\,
	datae => \ALT_INV_B[48]~input_o\,
	dataf => \ALT_INV_A[48]~input_o\,
	combout => \S~51_combout\);

-- Location: IOIBUF_X59_Y16_N63
\B[51]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(51),
	o => \B[51]~input_o\);

-- Location: IOIBUF_X59_Y16_N94
\A[51]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(51),
	o => \A[51]~input_o\);

-- Location: LABCELL_X58_Y16_N24
\gen_blocks:12:p_bit[3]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:12:p_bit[3]~combout\ = ( \A[51]~input_o\ & ( !\B[51]~input_o\ ) ) # ( !\A[51]~input_o\ & ( \B[51]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[51]~input_o\,
	dataf => \ALT_INV_A[51]~input_o\,
	combout => \gen_blocks:12:p_bit[3]~combout\);

-- Location: LABCELL_X58_Y19_N28
\c_int~35\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~35_combout\ = ( \A[48]~input_o\ & ( (\B[48]~input_o\ & (!\A[49]~input_o\ $ (!\B[49]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000011001100000000001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[49]~input_o\,
	datab => \ALT_INV_B[49]~input_o\,
	datad => \ALT_INV_B[48]~input_o\,
	dataf => \ALT_INV_A[48]~input_o\,
	combout => \c_int~35_combout\);

-- Location: LABCELL_X58_Y19_N26
\c_int~32\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~32_combout\ = ( \A[48]~input_o\ & ( (!\B[48]~input_o\ & (!\B[49]~input_o\ $ (!\A[49]~input_o\))) ) ) # ( !\A[48]~input_o\ & ( (\B[48]~input_o\ & (!\B[49]~input_o\ $ (!\A[49]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000000110011000000001100110000000000110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[48]~input_o\,
	datac => \ALT_INV_B[49]~input_o\,
	datad => \ALT_INV_A[49]~input_o\,
	dataf => \ALT_INV_A[48]~input_o\,
	combout => \c_int~32_combout\);

-- Location: LABCELL_X58_Y12_N4
\c_int~33\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~33_combout\ = ( !C(12) & ( \c_int~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_c_int~32_combout\,
	dataf => ALT_INV_C(12),
	combout => \c_int~33_combout\);

-- Location: LABCELL_X58_Y19_N30
\c_int~34\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~34_combout\ = (!\B[50]~input_o\ & (\A[49]~input_o\ & (\B[49]~input_o\ & \A[50]~input_o\))) # (\B[50]~input_o\ & (((\A[49]~input_o\ & \B[49]~input_o\)) # (\A[50]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100011111000000010001111100000001000111110000000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[49]~input_o\,
	datab => \ALT_INV_B[49]~input_o\,
	datac => \ALT_INV_B[50]~input_o\,
	datad => \ALT_INV_A[50]~input_o\,
	combout => \c_int~34_combout\);

-- Location: LABCELL_X58_Y12_N0
\S~38\ : arriaii_lcell_comb
-- Equation(s):
-- \S~38_combout\ = ( \c_int~34_combout\ & ( !\gen_blocks:12:p_bit[3]~combout\ ) ) # ( !\c_int~34_combout\ & ( !\gen_blocks:12:p_bit[3]~combout\ $ (((!\gen_blocks:12:p_bit[2]~combout\) # ((!\c_int~35_combout\ & !\c_int~33_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001011010010101100101101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_gen_blocks:12:p_bit[3]~combout\,
	datab => \ALT_INV_c_int~35_combout\,
	datac => \ALT_INV_gen_blocks:12:p_bit[2]~combout\,
	datad => \ALT_INV_c_int~33_combout\,
	dataf => \ALT_INV_c_int~34_combout\,
	combout => \S~38_combout\);

-- Location: IOIBUF_X59_Y9_N63
\B[52]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(52),
	o => \B[52]~input_o\);

-- Location: LABCELL_X58_Y12_N6
\C~26\ : arriaii_lcell_comb
-- Equation(s):
-- \C~26_combout\ = ( \gen_blocks:12:p_bit[2]~combout\ & ( (\gen_blocks:12:p_bit[3]~combout\ & \c_int~33_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_gen_blocks:12:p_bit[3]~combout\,
	datad => \ALT_INV_c_int~33_combout\,
	dataf => \ALT_INV_gen_blocks:12:p_bit[2]~combout\,
	combout => \C~26_combout\);

-- Location: IOIBUF_X59_Y12_N63
\A[52]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(52),
	o => \A[52]~input_o\);

-- Location: LABCELL_X58_Y16_N28
\G~25\ : arriaii_lcell_comb
-- Equation(s):
-- \G~25_combout\ = ( \B[50]~input_o\ & ( \A[51]~input_o\ & ( (\A[50]~input_o\) # (\B[51]~input_o\) ) ) ) # ( !\B[50]~input_o\ & ( \A[51]~input_o\ & ( \B[51]~input_o\ ) ) ) # ( \B[50]~input_o\ & ( !\A[51]~input_o\ & ( (\B[51]~input_o\ & \A[50]~input_o\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010101010101010101010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[51]~input_o\,
	datad => \ALT_INV_A[50]~input_o\,
	datae => \ALT_INV_B[50]~input_o\,
	dataf => \ALT_INV_A[51]~input_o\,
	combout => \G~25_combout\);

-- Location: LABCELL_X58_Y12_N28
\G[12]~26\ : arriaii_lcell_comb
-- Equation(s):
-- \G[12]~26_combout\ = ( !\G~25_combout\ & ( \B[49]~input_o\ & ( (!\gen_blocks:12:p_bit[2]~combout\) # ((!\gen_blocks:12:p_bit[3]~combout\) # ((!\c_int~35_combout\ & !\A[49]~input_o\))) ) ) ) # ( !\G~25_combout\ & ( !\B[49]~input_o\ & ( 
-- (!\gen_blocks:12:p_bit[2]~combout\) # ((!\c_int~35_combout\) # (!\gen_blocks:12:p_bit[3]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111110000000000000000011111110111110100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_gen_blocks:12:p_bit[2]~combout\,
	datab => \ALT_INV_c_int~35_combout\,
	datac => \ALT_INV_gen_blocks:12:p_bit[3]~combout\,
	datad => \ALT_INV_A[49]~input_o\,
	datae => \ALT_INV_G~25_combout\,
	dataf => \ALT_INV_B[49]~input_o\,
	combout => \G[12]~26_combout\);

-- Location: LABCELL_X58_Y12_N32
\S~39\ : arriaii_lcell_comb
-- Equation(s):
-- \S~39_combout\ = ( \G[12]~26_combout\ & ( !\B[52]~input_o\ $ (!\C~26_combout\ $ (\A[52]~input_o\)) ) ) # ( !\G[12]~26_combout\ & ( !\B[52]~input_o\ $ (\A[52]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101101010100101010101100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[52]~input_o\,
	datab => \ALT_INV_C~26_combout\,
	datad => \ALT_INV_A[52]~input_o\,
	dataf => \ALT_INV_G[12]~26_combout\,
	combout => \S~39_combout\);

-- Location: IOIBUF_X59_Y9_N32
\B[53]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(53),
	o => \B[53]~input_o\);

-- Location: IOIBUF_X59_Y12_N1
\A[53]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(53),
	o => \A[53]~input_o\);

-- Location: LABCELL_X58_Y12_N14
\S~50\ : arriaii_lcell_comb
-- Equation(s):
-- \S~50_combout\ = ( \A[52]~input_o\ & ( \G[12]~26_combout\ & ( !\B[53]~input_o\ $ (!\A[53]~input_o\ $ (((\B[52]~input_o\) # (\C~26_combout\)))) ) ) ) # ( !\A[52]~input_o\ & ( \G[12]~26_combout\ & ( !\B[53]~input_o\ $ (!\A[53]~input_o\ $ (((\C~26_combout\ & 
-- \B[52]~input_o\)))) ) ) ) # ( \A[52]~input_o\ & ( !\G[12]~26_combout\ & ( !\B[53]~input_o\ $ (\A[53]~input_o\) ) ) ) # ( !\A[52]~input_o\ & ( !\G[12]~26_combout\ & ( !\B[53]~input_o\ $ (!\A[53]~input_o\ $ (\B[52]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101101001011010010101011010011010010110100110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[53]~input_o\,
	datab => \ALT_INV_C~26_combout\,
	datac => \ALT_INV_A[53]~input_o\,
	datad => \ALT_INV_B[52]~input_o\,
	datae => \ALT_INV_A[52]~input_o\,
	dataf => \ALT_INV_G[12]~26_combout\,
	combout => \S~50_combout\);

-- Location: IOIBUF_X59_Y6_N1
\B[54]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(54),
	o => \B[54]~input_o\);

-- Location: IOIBUF_X59_Y6_N32
\A[54]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(54),
	o => \A[54]~input_o\);

-- Location: LABCELL_X58_Y12_N18
\gen_blocks:13:p_bit[2]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:13:p_bit[2]~combout\ = !\B[54]~input_o\ $ (!\A[54]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[54]~input_o\,
	datad => \ALT_INV_A[54]~input_o\,
	combout => \gen_blocks:13:p_bit[2]~combout\);

-- Location: LABCELL_X58_Y12_N34
\c_int~36\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~36_combout\ = ( \B[53]~input_o\ & ( (!\A[53]~input_o\ & (!\B[52]~input_o\ $ (!\A[52]~input_o\))) ) ) # ( !\B[53]~input_o\ & ( (\A[53]~input_o\ & (!\B[52]~input_o\ $ (!\A[52]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101001010000101000000101000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[52]~input_o\,
	datac => \ALT_INV_A[53]~input_o\,
	datad => \ALT_INV_A[52]~input_o\,
	dataf => \ALT_INV_B[53]~input_o\,
	combout => \c_int~36_combout\);

-- Location: LABCELL_X58_Y12_N20
\c_int~37\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~37_combout\ = ( \c_int~32_combout\ & ( C(12) & ( (\c_int~36_combout\ & !\G[12]~26_combout\) ) ) ) # ( !\c_int~32_combout\ & ( C(12) & ( (\c_int~36_combout\ & !\G[12]~26_combout\) ) ) ) # ( \c_int~32_combout\ & ( !C(12) & ( (\c_int~36_combout\ & 
-- ((!\G[12]~26_combout\) # ((\gen_blocks:12:p_bit[3]~combout\ & \gen_blocks:12:p_bit[2]~combout\)))) ) ) ) # ( !\c_int~32_combout\ & ( !C(12) & ( (\c_int~36_combout\ & !\G[12]~26_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_gen_blocks:12:p_bit[3]~combout\,
	datab => \ALT_INV_c_int~36_combout\,
	datac => \ALT_INV_gen_blocks:12:p_bit[2]~combout\,
	datad => \ALT_INV_G[12]~26_combout\,
	datae => \ALT_INV_c_int~32_combout\,
	dataf => ALT_INV_C(12),
	combout => \c_int~37_combout\);

-- Location: LABCELL_X58_Y12_N10
\S~49\ : arriaii_lcell_comb
-- Equation(s):
-- \S~49_combout\ = ( \A[52]~input_o\ & ( \c_int~37_combout\ & ( !\gen_blocks:13:p_bit[2]~combout\ ) ) ) # ( !\A[52]~input_o\ & ( \c_int~37_combout\ & ( !\gen_blocks:13:p_bit[2]~combout\ ) ) ) # ( \A[52]~input_o\ & ( !\c_int~37_combout\ & ( 
-- !\gen_blocks:13:p_bit[2]~combout\ $ (((!\B[53]~input_o\ & ((!\A[53]~input_o\) # (!\B[52]~input_o\))) # (\B[53]~input_o\ & (!\A[53]~input_o\ & !\B[52]~input_o\)))) ) ) ) # ( !\A[52]~input_o\ & ( !\c_int~37_combout\ & ( !\gen_blocks:13:p_bit[2]~combout\ $ 
-- (((!\B[53]~input_o\) # (!\A[53]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000111100111100011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[53]~input_o\,
	datab => \ALT_INV_A[53]~input_o\,
	datac => \ALT_INV_gen_blocks:13:p_bit[2]~combout\,
	datad => \ALT_INV_B[52]~input_o\,
	datae => \ALT_INV_A[52]~input_o\,
	dataf => \ALT_INV_c_int~37_combout\,
	combout => \S~49_combout\);

-- Location: LABCELL_X58_Y12_N26
\c_int~39\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~39_combout\ = ( \B[52]~input_o\ & ( (\A[52]~input_o\ & (!\B[53]~input_o\ $ (!\A[53]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000011001100000000001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[53]~input_o\,
	datab => \ALT_INV_A[53]~input_o\,
	datad => \ALT_INV_A[52]~input_o\,
	dataf => \ALT_INV_B[52]~input_o\,
	combout => \c_int~39_combout\);

-- Location: IOIBUF_X59_Y4_N63
\B[55]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(55),
	o => \B[55]~input_o\);

-- Location: LABCELL_X58_Y12_N24
\c_int~38\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~38_combout\ = ( \B[54]~input_o\ & ( ((\B[53]~input_o\ & \A[53]~input_o\)) # (\A[54]~input_o\) ) ) # ( !\B[54]~input_o\ & ( (\B[53]~input_o\ & (\A[53]~input_o\ & \A[54]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100010001111111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[53]~input_o\,
	datab => \ALT_INV_A[53]~input_o\,
	datad => \ALT_INV_A[54]~input_o\,
	dataf => \ALT_INV_B[54]~input_o\,
	combout => \c_int~38_combout\);

-- Location: IOIBUF_X56_Y0_N94
\A[55]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(55),
	o => \A[55]~input_o\);

-- Location: MLABCELL_X54_Y4_N22
\S~40\ : arriaii_lcell_comb
-- Equation(s):
-- \S~40_combout\ = ( \c_int~38_combout\ & ( \A[55]~input_o\ & ( \B[55]~input_o\ ) ) ) # ( !\c_int~38_combout\ & ( \A[55]~input_o\ & ( !\B[55]~input_o\ $ (((\gen_blocks:13:p_bit[2]~combout\ & ((\c_int~37_combout\) # (\c_int~39_combout\))))) ) ) ) # ( 
-- \c_int~38_combout\ & ( !\A[55]~input_o\ & ( !\B[55]~input_o\ ) ) ) # ( !\c_int~38_combout\ & ( !\A[55]~input_o\ & ( !\B[55]~input_o\ $ (((!\gen_blocks:13:p_bit[2]~combout\) # ((!\c_int~39_combout\ & !\c_int~37_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001011010111100001111000011100001101001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_gen_blocks:13:p_bit[2]~combout\,
	datab => \ALT_INV_c_int~39_combout\,
	datac => \ALT_INV_B[55]~input_o\,
	datad => \ALT_INV_c_int~37_combout\,
	datae => \ALT_INV_c_int~38_combout\,
	dataf => \ALT_INV_A[55]~input_o\,
	combout => \S~40_combout\);

-- Location: IOIBUF_X52_Y0_N94
\B[56]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(56),
	o => \B[56]~input_o\);

-- Location: IOIBUF_X54_Y0_N1
\A[56]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(56),
	o => \A[56]~input_o\);

-- Location: MLABCELL_X54_Y4_N26
\C~27\ : arriaii_lcell_comb
-- Equation(s):
-- \C~27_combout\ = ( \c_int~37_combout\ & ( (\gen_blocks:13:p_bit[2]~combout\ & (!\A[55]~input_o\ $ (!\B[55]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000011001100000000001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[55]~input_o\,
	datab => \ALT_INV_B[55]~input_o\,
	datad => \ALT_INV_gen_blocks:13:p_bit[2]~combout\,
	dataf => \ALT_INV_c_int~37_combout\,
	combout => \C~27_combout\);

-- Location: MLABCELL_X54_Y4_N24
\G[13]~28\ : arriaii_lcell_comb
-- Equation(s):
-- \G[13]~28_combout\ = (\gen_blocks:13:p_bit[2]~combout\ & (!\A[55]~input_o\ $ (!\B[55]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000000110000001100000011000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[55]~input_o\,
	datab => \ALT_INV_B[55]~input_o\,
	datac => \ALT_INV_gen_blocks:13:p_bit[2]~combout\,
	combout => \G[13]~28_combout\);

-- Location: LABCELL_X58_Y4_N22
\G~27\ : arriaii_lcell_comb
-- Equation(s):
-- \G~27_combout\ = ( \A[54]~input_o\ & ( \B[54]~input_o\ & ( (\B[55]~input_o\) # (\A[55]~input_o\) ) ) ) # ( !\A[54]~input_o\ & ( \B[54]~input_o\ & ( (\A[55]~input_o\ & \B[55]~input_o\) ) ) ) # ( \A[54]~input_o\ & ( !\B[54]~input_o\ & ( (\A[55]~input_o\ & 
-- \B[55]~input_o\) ) ) ) # ( !\A[54]~input_o\ & ( !\B[54]~input_o\ & ( (\A[55]~input_o\ & \B[55]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_A[55]~input_o\,
	datad => \ALT_INV_B[55]~input_o\,
	datae => \ALT_INV_A[54]~input_o\,
	dataf => \ALT_INV_B[54]~input_o\,
	combout => \G~27_combout\);

-- Location: LABCELL_X58_Y12_N16
\G[13]~29\ : arriaii_lcell_comb
-- Equation(s):
-- \G[13]~29_combout\ = ( \A[53]~input_o\ & ( (!\G~27_combout\ & ((!\G[13]~28_combout\) # ((!\c_int~39_combout\ & !\B[53]~input_o\)))) ) ) # ( !\A[53]~input_o\ & ( (!\G~27_combout\ & ((!\G[13]~28_combout\) # (!\c_int~39_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111011100000000011101010000000001110101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_G[13]~28_combout\,
	datab => \ALT_INV_c_int~39_combout\,
	datac => \ALT_INV_B[53]~input_o\,
	datad => \ALT_INV_G~27_combout\,
	dataf => \ALT_INV_A[53]~input_o\,
	combout => \G[13]~29_combout\);

-- Location: MLABCELL_X54_Y4_N28
\S~41\ : arriaii_lcell_comb
-- Equation(s):
-- \S~41_combout\ = ( \G[13]~29_combout\ & ( !\B[56]~input_o\ $ (!\A[56]~input_o\ $ (\C~27_combout\)) ) ) # ( !\G[13]~29_combout\ & ( !\B[56]~input_o\ $ (\A[56]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011110000111100001100111100110000110011110011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[56]~input_o\,
	datac => \ALT_INV_A[56]~input_o\,
	datad => \ALT_INV_C~27_combout\,
	dataf => \ALT_INV_G[13]~29_combout\,
	combout => \S~41_combout\);

-- Location: IOIBUF_X54_Y0_N63
\A[57]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(57),
	o => \A[57]~input_o\);

-- Location: IOIBUF_X55_Y0_N94
\B[57]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(57),
	o => \B[57]~input_o\);

-- Location: MLABCELL_X54_Y4_N36
\S~48\ : arriaii_lcell_comb
-- Equation(s):
-- \S~48_combout\ = ( \B[56]~input_o\ & ( \B[57]~input_o\ & ( !\A[57]~input_o\ $ ((((!\G[13]~29_combout\) # (\A[56]~input_o\)) # (\C~27_combout\))) ) ) ) # ( !\B[56]~input_o\ & ( \B[57]~input_o\ & ( !\A[57]~input_o\ $ (((\A[56]~input_o\ & 
-- ((!\G[13]~29_combout\) # (\C~27_combout\))))) ) ) ) # ( \B[56]~input_o\ & ( !\B[57]~input_o\ & ( !\A[57]~input_o\ $ (((!\C~27_combout\ & (!\A[56]~input_o\ & \G[13]~29_combout\)))) ) ) ) # ( !\B[56]~input_o\ & ( !\B[57]~input_o\ & ( !\A[57]~input_o\ $ 
-- (((!\A[56]~input_o\) # ((!\C~27_combout\ & \G[13]~29_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001010110101010100110101010100101101010010101010110010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[57]~input_o\,
	datab => \ALT_INV_C~27_combout\,
	datac => \ALT_INV_A[56]~input_o\,
	datad => \ALT_INV_G[13]~29_combout\,
	datae => \ALT_INV_B[56]~input_o\,
	dataf => \ALT_INV_B[57]~input_o\,
	combout => \S~48_combout\);

-- Location: IOIBUF_X47_Y0_N94
\A[58]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(58),
	o => \A[58]~input_o\);

-- Location: IOIBUF_X52_Y0_N63
\B[58]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(58),
	o => \B[58]~input_o\);

-- Location: MLABCELL_X54_Y4_N14
\c_int~40\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~40_combout\ = ( \B[57]~input_o\ & ( ((\B[56]~input_o\ & \A[56]~input_o\)) # (\A[57]~input_o\) ) ) # ( !\B[57]~input_o\ & ( (\A[57]~input_o\ & (\B[56]~input_o\ & \A[56]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[57]~input_o\,
	datab => \ALT_INV_B[56]~input_o\,
	datad => \ALT_INV_A[56]~input_o\,
	dataf => \ALT_INV_B[57]~input_o\,
	combout => \c_int~40_combout\);

-- Location: MLABCELL_X54_Y4_N12
\c_int~41\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~41_combout\ = ( \B[57]~input_o\ & ( (!\A[57]~input_o\ & (!\B[56]~input_o\ $ (!\A[56]~input_o\))) ) ) # ( !\B[57]~input_o\ & ( (\A[57]~input_o\ & (!\B[56]~input_o\ $ (!\A[56]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000110000110000000011000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[56]~input_o\,
	datac => \ALT_INV_A[57]~input_o\,
	datad => \ALT_INV_A[56]~input_o\,
	dataf => \ALT_INV_B[57]~input_o\,
	combout => \c_int~41_combout\);

-- Location: MLABCELL_X54_Y4_N16
\c_int~42\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~42_combout\ = ( \c_int~41_combout\ & ( \c_int~37_combout\ & ( (!\G[13]~29_combout\) # ((\gen_blocks:13:p_bit[2]~combout\ & (!\A[55]~input_o\ $ (!\B[55]~input_o\)))) ) ) ) # ( \c_int~41_combout\ & ( !\c_int~37_combout\ & ( !\G[13]~29_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110111011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_gen_blocks:13:p_bit[2]~combout\,
	datab => \ALT_INV_G[13]~29_combout\,
	datac => \ALT_INV_A[55]~input_o\,
	datad => \ALT_INV_B[55]~input_o\,
	datae => \ALT_INV_c_int~41_combout\,
	dataf => \ALT_INV_c_int~37_combout\,
	combout => \c_int~42_combout\);

-- Location: MLABCELL_X54_Y4_N0
\S~42\ : arriaii_lcell_comb
-- Equation(s):
-- \S~42_combout\ = ( \c_int~42_combout\ & ( !\A[58]~input_o\ $ (\B[58]~input_o\) ) ) # ( !\c_int~42_combout\ & ( !\A[58]~input_o\ $ (!\B[58]~input_o\ $ (\c_int~40_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[58]~input_o\,
	datab => \ALT_INV_B[58]~input_o\,
	datac => \ALT_INV_c_int~40_combout\,
	dataf => \ALT_INV_c_int~42_combout\,
	combout => \S~42_combout\);

-- Location: MLABCELL_X54_Y4_N6
\c_int~44\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~44_combout\ = ( \B[57]~input_o\ & ( (!\A[57]~input_o\ & (\B[56]~input_o\ & \A[56]~input_o\)) ) ) # ( !\B[57]~input_o\ & ( (\A[57]~input_o\ & (\B[56]~input_o\ & \A[56]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[57]~input_o\,
	datac => \ALT_INV_B[56]~input_o\,
	datad => \ALT_INV_A[56]~input_o\,
	dataf => \ALT_INV_B[57]~input_o\,
	combout => \c_int~44_combout\);

-- Location: MLABCELL_X54_Y4_N4
\c_int~43\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~43_combout\ = ( \B[57]~input_o\ & ( (!\A[57]~input_o\ & (\B[58]~input_o\ & \A[58]~input_o\)) # (\A[57]~input_o\ & ((\A[58]~input_o\) # (\B[58]~input_o\))) ) ) # ( !\B[57]~input_o\ & ( (\B[58]~input_o\ & \A[58]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100010001011101110001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[57]~input_o\,
	datab => \ALT_INV_B[58]~input_o\,
	datad => \ALT_INV_A[58]~input_o\,
	dataf => \ALT_INV_B[57]~input_o\,
	combout => \c_int~43_combout\);

-- Location: IOIBUF_X52_Y0_N1
\A[59]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(59),
	o => \A[59]~input_o\);

-- Location: IOIBUF_X52_Y0_N32
\B[59]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(59),
	o => \B[59]~input_o\);

-- Location: LABCELL_X53_Y4_N22
\gen_blocks:14:p_bit[3]\ : arriaii_lcell_comb
-- Equation(s):
-- \gen_blocks:14:p_bit[3]~combout\ = ( \B[59]~input_o\ & ( !\A[59]~input_o\ ) ) # ( !\B[59]~input_o\ & ( \A[59]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_A[59]~input_o\,
	dataf => \ALT_INV_B[59]~input_o\,
	combout => \gen_blocks:14:p_bit[3]~combout\);

-- Location: MLABCELL_X54_Y4_N8
\S~43\ : arriaii_lcell_comb
-- Equation(s):
-- \S~43_combout\ = ( \A[58]~input_o\ & ( \B[58]~input_o\ & ( !\c_int~43_combout\ $ (!\gen_blocks:14:p_bit[3]~combout\) ) ) ) # ( !\A[58]~input_o\ & ( \B[58]~input_o\ & ( !\gen_blocks:14:p_bit[3]~combout\ $ (((!\c_int~42_combout\ & (!\c_int~44_combout\ & 
-- !\c_int~43_combout\)))) ) ) ) # ( \A[58]~input_o\ & ( !\B[58]~input_o\ & ( !\gen_blocks:14:p_bit[3]~combout\ $ (((!\c_int~42_combout\ & (!\c_int~44_combout\ & !\c_int~43_combout\)))) ) ) ) # ( !\A[58]~input_o\ & ( !\B[58]~input_o\ & ( !\c_int~43_combout\ 
-- $ (!\gen_blocks:14:p_bit[3]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000011111111000000001111111100000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_c_int~42_combout\,
	datab => \ALT_INV_c_int~44_combout\,
	datac => \ALT_INV_c_int~43_combout\,
	datad => \ALT_INV_gen_blocks:14:p_bit[3]~combout\,
	datae => \ALT_INV_A[58]~input_o\,
	dataf => \ALT_INV_B[58]~input_o\,
	combout => \S~43_combout\);

-- Location: IOIBUF_X59_Y4_N32
\B[60]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(60),
	o => \B[60]~input_o\);

-- Location: IOIBUF_X59_Y7_N63
\A[60]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(60),
	o => \A[60]~input_o\);

-- Location: MLABCELL_X54_Y4_N34
\G[14]~31\ : arriaii_lcell_comb
-- Equation(s):
-- \G[14]~31_combout\ = ( \A[58]~input_o\ & ( (!\B[58]~input_o\ & \gen_blocks:14:p_bit[3]~combout\) ) ) # ( !\A[58]~input_o\ & ( (\B[58]~input_o\ & \gen_blocks:14:p_bit[3]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[58]~input_o\,
	datad => \ALT_INV_gen_blocks:14:p_bit[3]~combout\,
	dataf => \ALT_INV_A[58]~input_o\,
	combout => \G[14]~31_combout\);

-- Location: MLABCELL_X54_Y4_N2
\G~30\ : arriaii_lcell_comb
-- Equation(s):
-- \G~30_combout\ = ( \A[59]~input_o\ & ( ((\A[58]~input_o\ & \B[58]~input_o\)) # (\B[59]~input_o\) ) ) # ( !\A[59]~input_o\ & ( (\A[58]~input_o\ & (\B[58]~input_o\ & \B[59]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100010001111111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[58]~input_o\,
	datab => \ALT_INV_B[58]~input_o\,
	datad => \ALT_INV_B[59]~input_o\,
	dataf => \ALT_INV_A[59]~input_o\,
	combout => \G~30_combout\);

-- Location: MLABCELL_X54_Y4_N32
\G[14]~32\ : arriaii_lcell_comb
-- Equation(s):
-- \G[14]~32_combout\ = ( !\G~30_combout\ & ( (!\G[14]~31_combout\) # ((!\c_int~44_combout\ & ((!\A[57]~input_o\) # (!\B[57]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001000111111111100100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[57]~input_o\,
	datab => \ALT_INV_c_int~44_combout\,
	datac => \ALT_INV_B[57]~input_o\,
	datad => \ALT_INV_G[14]~31_combout\,
	dataf => \ALT_INV_G~30_combout\,
	combout => \G[14]~32_combout\);

-- Location: MLABCELL_X54_Y4_N30
\C~28\ : arriaii_lcell_comb
-- Equation(s):
-- \C~28_combout\ = ( \c_int~42_combout\ & ( (\gen_blocks:14:p_bit[3]~combout\ & (!\A[58]~input_o\ $ (!\B[58]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010110100000000001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[58]~input_o\,
	datac => \ALT_INV_B[58]~input_o\,
	datad => \ALT_INV_gen_blocks:14:p_bit[3]~combout\,
	dataf => \ALT_INV_c_int~42_combout\,
	combout => \C~28_combout\);

-- Location: LABCELL_X58_Y4_N6
\S~44\ : arriaii_lcell_comb
-- Equation(s):
-- \S~44_combout\ = ( \C~28_combout\ & ( !\B[60]~input_o\ $ (\A[60]~input_o\) ) ) # ( !\C~28_combout\ & ( !\B[60]~input_o\ $ (!\A[60]~input_o\ $ (!\G[14]~32_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[60]~input_o\,
	datac => \ALT_INV_A[60]~input_o\,
	datad => \ALT_INV_G[14]~32_combout\,
	dataf => \ALT_INV_C~28_combout\,
	combout => \S~44_combout\);

-- Location: IOIBUF_X55_Y0_N1
\A[61]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(61),
	o => \A[61]~input_o\);

-- Location: IOIBUF_X56_Y0_N32
\B[61]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(61),
	o => \B[61]~input_o\);

-- Location: LABCELL_X58_Y4_N16
\S~47\ : arriaii_lcell_comb
-- Equation(s):
-- \S~47_combout\ = ( \G[14]~32_combout\ & ( \A[60]~input_o\ & ( !\A[61]~input_o\ $ (!\B[61]~input_o\ $ (((\C~28_combout\) # (\B[60]~input_o\)))) ) ) ) # ( !\G[14]~32_combout\ & ( \A[60]~input_o\ & ( !\A[61]~input_o\ $ (\B[61]~input_o\) ) ) ) # ( 
-- \G[14]~32_combout\ & ( !\A[60]~input_o\ & ( !\A[61]~input_o\ $ (!\B[61]~input_o\ $ (((\B[60]~input_o\ & \C~28_combout\)))) ) ) ) # ( !\G[14]~32_combout\ & ( !\A[60]~input_o\ & ( !\B[60]~input_o\ $ (!\A[61]~input_o\ $ (\B[61]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001001101101100100111001100001100110110110010010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[60]~input_o\,
	datab => \ALT_INV_A[61]~input_o\,
	datac => \ALT_INV_C~28_combout\,
	datad => \ALT_INV_B[61]~input_o\,
	datae => \ALT_INV_G[14]~32_combout\,
	dataf => \ALT_INV_A[60]~input_o\,
	combout => \S~47_combout\);

-- Location: IOIBUF_X56_Y0_N63
\A[62]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(62),
	o => \A[62]~input_o\);

-- Location: LABCELL_X58_Y4_N30
\c_int~46\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~46_combout\ = ( \A[60]~input_o\ & ( (!\B[60]~input_o\ & (!\B[61]~input_o\ $ (!\A[61]~input_o\))) ) ) # ( !\A[60]~input_o\ & ( (\B[60]~input_o\ & (!\B[61]~input_o\ $ (!\A[61]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010000100010100010000010001010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[60]~input_o\,
	datab => \ALT_INV_B[61]~input_o\,
	datad => \ALT_INV_A[61]~input_o\,
	dataf => \ALT_INV_A[60]~input_o\,
	combout => \c_int~46_combout\);

-- Location: LABCELL_X58_Y4_N4
\c_int~45\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~45_combout\ = ( \A[60]~input_o\ & ( (!\B[60]~input_o\ & (\A[61]~input_o\ & \B[61]~input_o\)) # (\B[60]~input_o\ & ((\B[61]~input_o\) # (\A[61]~input_o\))) ) ) # ( !\A[60]~input_o\ & ( (\A[61]~input_o\ & \B[61]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100010001011101110001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[60]~input_o\,
	datab => \ALT_INV_A[61]~input_o\,
	datad => \ALT_INV_B[61]~input_o\,
	dataf => \ALT_INV_A[60]~input_o\,
	combout => \c_int~45_combout\);

-- Location: IOIBUF_X59_Y4_N1
\B[62]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(62),
	o => \B[62]~input_o\);

-- Location: LABCELL_X58_Y4_N32
\S~45\ : arriaii_lcell_comb
-- Equation(s):
-- \S~45_combout\ = ( \c_int~45_combout\ & ( \B[62]~input_o\ & ( \A[62]~input_o\ ) ) ) # ( !\c_int~45_combout\ & ( \B[62]~input_o\ & ( !\A[62]~input_o\ $ (((\c_int~46_combout\ & ((!\G[14]~32_combout\) # (\C~28_combout\))))) ) ) ) # ( \c_int~45_combout\ & ( 
-- !\B[62]~input_o\ & ( !\A[62]~input_o\ ) ) ) # ( !\c_int~45_combout\ & ( !\B[62]~input_o\ & ( !\A[62]~input_o\ $ (((!\c_int~46_combout\) # ((!\C~28_combout\ & \G[14]~32_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001010110101010101010101010011001101010010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[62]~input_o\,
	datab => \ALT_INV_c_int~46_combout\,
	datac => \ALT_INV_C~28_combout\,
	datad => \ALT_INV_G[14]~32_combout\,
	datae => \ALT_INV_c_int~45_combout\,
	dataf => \ALT_INV_B[62]~input_o\,
	combout => \S~45_combout\);

-- Location: LABCELL_X58_Y4_N38
\c_int~48\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~48_combout\ = ( \C~28_combout\ & ( (\c_int~46_combout\ & (!\A[62]~input_o\ $ (!\B[62]~input_o\))) ) ) # ( !\C~28_combout\ & ( (\c_int~46_combout\ & (!\G[14]~32_combout\ & (!\A[62]~input_o\ $ (!\B[62]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000000000001100000000000000110000001100000011000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[62]~input_o\,
	datab => \ALT_INV_B[62]~input_o\,
	datac => \ALT_INV_c_int~46_combout\,
	datad => \ALT_INV_G[14]~32_combout\,
	dataf => \ALT_INV_C~28_combout\,
	combout => \c_int~48_combout\);

-- Location: IOIBUF_X55_Y0_N32
\B[63]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(63),
	o => \B[63]~input_o\);

-- Location: IOIBUF_X50_Y0_N1
\A[63]~input\ : arriaii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(63),
	o => \A[63]~input_o\);

-- Location: LABCELL_X58_Y4_N0
\c_int~49\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~49_combout\ = ( \A[61]~input_o\ & ( \A[60]~input_o\ & ( (\B[60]~input_o\ & (!\B[61]~input_o\ & (!\A[62]~input_o\ $ (!\B[62]~input_o\)))) ) ) ) # ( !\A[61]~input_o\ & ( \A[60]~input_o\ & ( (\B[60]~input_o\ & (\B[61]~input_o\ & (!\A[62]~input_o\ $ 
-- (!\B[62]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000100000000010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[60]~input_o\,
	datab => \ALT_INV_B[61]~input_o\,
	datac => \ALT_INV_A[62]~input_o\,
	datad => \ALT_INV_B[62]~input_o\,
	datae => \ALT_INV_A[61]~input_o\,
	dataf => \ALT_INV_A[60]~input_o\,
	combout => \c_int~49_combout\);

-- Location: LABCELL_X58_Y4_N28
\c_int~47\ : arriaii_lcell_comb
-- Equation(s):
-- \c_int~47_combout\ = ( \B[62]~input_o\ & ( ((\B[61]~input_o\ & \A[61]~input_o\)) # (\A[62]~input_o\) ) ) # ( !\B[62]~input_o\ & ( (\B[61]~input_o\ & (\A[62]~input_o\ & \A[61]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[61]~input_o\,
	datac => \ALT_INV_A[62]~input_o\,
	datad => \ALT_INV_A[61]~input_o\,
	dataf => \ALT_INV_B[62]~input_o\,
	combout => \c_int~47_combout\);

-- Location: LABCELL_X58_Y4_N26
\S~46\ : arriaii_lcell_comb
-- Equation(s):
-- \S~46_combout\ = ( \c_int~47_combout\ & ( !\B[63]~input_o\ $ (\A[63]~input_o\) ) ) # ( !\c_int~47_combout\ & ( !\B[63]~input_o\ $ (!\A[63]~input_o\ $ (((\c_int~49_combout\) # (\c_int~48_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100111000011011010011100001111000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_c_int~48_combout\,
	datab => \ALT_INV_B[63]~input_o\,
	datac => \ALT_INV_A[63]~input_o\,
	datad => \ALT_INV_c_int~49_combout\,
	dataf => \ALT_INV_c_int~47_combout\,
	combout => \S~46_combout\);

-- Location: LABCELL_X58_Y4_N36
\G~33\ : arriaii_lcell_comb
-- Equation(s):
-- \G~33_combout\ = (\A[61]~input_o\ & (\B[61]~input_o\ & (!\A[62]~input_o\ $ (!\B[62]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000110000000000000011000000000000001100000000000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[62]~input_o\,
	datab => \ALT_INV_B[62]~input_o\,
	datac => \ALT_INV_A[61]~input_o\,
	datad => \ALT_INV_B[61]~input_o\,
	combout => \G~33_combout\);

-- Location: LABCELL_X58_Y4_N14
\C~30\ : arriaii_lcell_comb
-- Equation(s):
-- \C~30_combout\ = ( !\c_int~49_combout\ & ( \B[63]~input_o\ & ( (!\G~33_combout\ & (!\A[63]~input_o\ & ((!\A[62]~input_o\) # (!\B[62]~input_o\)))) ) ) ) # ( \c_int~49_combout\ & ( !\B[63]~input_o\ & ( !\A[63]~input_o\ ) ) ) # ( !\c_int~49_combout\ & ( 
-- !\B[63]~input_o\ & ( (!\A[63]~input_o\) # ((!\G~33_combout\ & ((!\A[62]~input_o\) # (!\B[62]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001000111111110000000011001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[62]~input_o\,
	datab => \ALT_INV_G~33_combout\,
	datac => \ALT_INV_B[62]~input_o\,
	datad => \ALT_INV_A[63]~input_o\,
	datae => \ALT_INV_c_int~49_combout\,
	dataf => \ALT_INV_B[63]~input_o\,
	combout => \C~30_combout\);

-- Location: LABCELL_X58_Y4_N24
\C~29\ : arriaii_lcell_comb
-- Equation(s):
-- \C~29_combout\ = ( \C~30_combout\ & ( (\c_int~48_combout\ & (!\B[63]~input_o\ $ (!\A[63]~input_o\))) ) ) # ( !\C~30_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100010001010001000001000101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_c_int~48_combout\,
	datab => \ALT_INV_B[63]~input_o\,
	datad => \ALT_INV_A[63]~input_o\,
	dataf => \ALT_INV_C~30_combout\,
	combout => \C~29_combout\);

-- Location: LABCELL_X58_Y4_N10
\Ovfl~0\ : arriaii_lcell_comb
-- Equation(s):
-- \Ovfl~0_combout\ = ( \A[63]~input_o\ & ( \c_int~48_combout\ & ( (!\B[63]~input_o\ & (\G[14]~32_combout\ & ((!\C~28_combout\)))) # (\B[63]~input_o\ & (!\C~30_combout\ $ (((!\G[14]~32_combout\) # (\C~28_combout\))))) ) ) ) # ( !\A[63]~input_o\ & ( 
-- \c_int~48_combout\ & ( (!\B[63]~input_o\ & (!\C~30_combout\ $ (((!\G[14]~32_combout\) # (\C~28_combout\))))) # (\B[63]~input_o\ & (\G[14]~32_combout\ & ((!\C~28_combout\)))) ) ) ) # ( \A[63]~input_o\ & ( !\c_int~48_combout\ & ( !\C~30_combout\ $ 
-- (((!\G[14]~32_combout\) # (\C~28_combout\))) ) ) ) # ( !\A[63]~input_o\ & ( !\c_int~48_combout\ & ( !\C~30_combout\ $ (((!\G[14]~32_combout\) # (\C~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000001111001111000000111100111001000010100011011000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[63]~input_o\,
	datab => \ALT_INV_G[14]~32_combout\,
	datac => \ALT_INV_C~30_combout\,
	datad => \ALT_INV_C~28_combout\,
	datae => \ALT_INV_A[63]~input_o\,
	dataf => \ALT_INV_c_int~48_combout\,
	combout => \Ovfl~0_combout\);

ww_S(0) <= \S[0]~output_o\;

ww_S(1) <= \S[1]~output_o\;

ww_S(2) <= \S[2]~output_o\;

ww_S(3) <= \S[3]~output_o\;

ww_S(4) <= \S[4]~output_o\;

ww_S(5) <= \S[5]~output_o\;

ww_S(6) <= \S[6]~output_o\;

ww_S(7) <= \S[7]~output_o\;

ww_S(8) <= \S[8]~output_o\;

ww_S(9) <= \S[9]~output_o\;

ww_S(10) <= \S[10]~output_o\;

ww_S(11) <= \S[11]~output_o\;

ww_S(12) <= \S[12]~output_o\;

ww_S(13) <= \S[13]~output_o\;

ww_S(14) <= \S[14]~output_o\;

ww_S(15) <= \S[15]~output_o\;

ww_S(16) <= \S[16]~output_o\;

ww_S(17) <= \S[17]~output_o\;

ww_S(18) <= \S[18]~output_o\;

ww_S(19) <= \S[19]~output_o\;

ww_S(20) <= \S[20]~output_o\;

ww_S(21) <= \S[21]~output_o\;

ww_S(22) <= \S[22]~output_o\;

ww_S(23) <= \S[23]~output_o\;

ww_S(24) <= \S[24]~output_o\;

ww_S(25) <= \S[25]~output_o\;

ww_S(26) <= \S[26]~output_o\;

ww_S(27) <= \S[27]~output_o\;

ww_S(28) <= \S[28]~output_o\;

ww_S(29) <= \S[29]~output_o\;

ww_S(30) <= \S[30]~output_o\;

ww_S(31) <= \S[31]~output_o\;

ww_S(32) <= \S[32]~output_o\;

ww_S(33) <= \S[33]~output_o\;

ww_S(34) <= \S[34]~output_o\;

ww_S(35) <= \S[35]~output_o\;

ww_S(36) <= \S[36]~output_o\;

ww_S(37) <= \S[37]~output_o\;

ww_S(38) <= \S[38]~output_o\;

ww_S(39) <= \S[39]~output_o\;

ww_S(40) <= \S[40]~output_o\;

ww_S(41) <= \S[41]~output_o\;

ww_S(42) <= \S[42]~output_o\;

ww_S(43) <= \S[43]~output_o\;

ww_S(44) <= \S[44]~output_o\;

ww_S(45) <= \S[45]~output_o\;

ww_S(46) <= \S[46]~output_o\;

ww_S(47) <= \S[47]~output_o\;

ww_S(48) <= \S[48]~output_o\;

ww_S(49) <= \S[49]~output_o\;

ww_S(50) <= \S[50]~output_o\;

ww_S(51) <= \S[51]~output_o\;

ww_S(52) <= \S[52]~output_o\;

ww_S(53) <= \S[53]~output_o\;

ww_S(54) <= \S[54]~output_o\;

ww_S(55) <= \S[55]~output_o\;

ww_S(56) <= \S[56]~output_o\;

ww_S(57) <= \S[57]~output_o\;

ww_S(58) <= \S[58]~output_o\;

ww_S(59) <= \S[59]~output_o\;

ww_S(60) <= \S[60]~output_o\;

ww_S(61) <= \S[61]~output_o\;

ww_S(62) <= \S[62]~output_o\;

ww_S(63) <= \S[63]~output_o\;

ww_Cout <= \Cout~output_o\;

ww_Ovfl <= \Ovfl~output_o\;
END structure;


