set a(0-4055) {NAME asn(acc#8(0))#1 TYPE ASSIGN PAR 0-4054 XREFS 68755 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4063 {}}} SUCCS {{258 0 0-4063 {}}} CYCLES {}}
set a(0-4056) {NAME asn(acc#8(1))#1 TYPE ASSIGN PAR 0-4054 XREFS 68756 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4063 {}}} SUCCS {{258 0 0-4063 {}}} CYCLES {}}
set a(0-4057) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-4054 XREFS 68757 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4063 {}}} SUCCS {{258 0 0-4063 {}}} CYCLES {}}
set a(0-4058) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-4054 XREFS 68758 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4063 {}}} SUCCS {{258 0 0-4063 {}}} CYCLES {}}
set a(0-4059) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-4054 XREFS 68759 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4063 {}}} SUCCS {{258 0 0-4063 {}}} CYCLES {}}
set a(0-4060) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-4054 XREFS 68760 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4063 {}}} SUCCS {{258 0 0-4063 {}}} CYCLES {}}
set a(0-4061) {NAME asn(blue_xy_previous(0))#1 TYPE ASSIGN PAR 0-4054 XREFS 68761 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4063 {}}} SUCCS {{258 0 0-4063 {}}} CYCLES {}}
set a(0-4062) {NAME asn(blue_xy_previous(1))#1 TYPE ASSIGN PAR 0-4054 XREFS 68762 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4063 {}}} SUCCS {{259 0 0-4063 {}}} CYCLES {}}
set a(0-4064) {NAME aif#44:aif:aif:asn(aif#44:land.sva#1) TYPE ASSIGN PAR 0-4063 XREFS 68763 LOC {0 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {} SUCCS {{258 0 0-4439 {}}} CYCLES {}}
set a(0-4065) {NAME aif#42:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-4063 XREFS 68764 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {} SUCCS {{258 0 0-4420 {}}} CYCLES {}}
set a(0-4066) {NAME aif#38:aif:aif:asn(aif#38:land.sva#1) TYPE ASSIGN PAR 0-4063 XREFS 68765 LOC {0 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {} SUCCS {{258 0 0-4444 {}}} CYCLES {}}
set a(0-4067) {NAME aif#36:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-4063 XREFS 68766 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {} SUCCS {{258 0 0-4393 {}}} CYCLES {}}
set a(0-4068) {NAME aif#34:aif:asn(land#10.sva#1) TYPE ASSIGN PAR 0-4063 XREFS 68767 LOC {0 0.9999999250000037 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {} SUCCS {{258 0 0-4369 {}}} CYCLES {}}
set a(0-4069) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-4063 XREFS 68768 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {} SUCCS {{258 0 0-4315 {}}} CYCLES {}}
set a(0-4070) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-4063 XREFS 68769 LOC {0 0.9999999250000037 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {} SUCCS {{258 0 0-4313 {}}} CYCLES {}}
set a(0-4071) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-4063 XREFS 68770 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 4 0.40364405481779725} PREDS {} SUCCS {{258 0 0-4280 {}}} CYCLES {}}
set a(0-4072) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-4063 XREFS 68771 LOC {0 0.9999999250000037 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {} SUCCS {{258 0 0-4278 {}}} CYCLES {}}
set a(0-4073) {NAME acc:asn(acc#8(1).sva#2) TYPE ASSIGN PAR 0-4063 XREFS 68772 LOC {0 0.9999999250000037 2 0.17517546624122668 2 0.17517546624122668 2 0.37788005610599723} PREDS {} SUCCS {{258 0 0-4245 {}}} CYCLES {}}
set a(0-4074) {NAME aif#17:aif#1:asn(land#4.sva#1) TYPE ASSIGN PAR 0-4063 XREFS 68773 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {} SUCCS {{258 0 0-4242 {}}} CYCLES {}}
set a(0-4075) {NAME aif#13:aif:aif:asn(aif#13:land.sva#1) TYPE ASSIGN PAR 0-4063 XREFS 68774 LOC {0 0.9999999250000037 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {} SUCCS {{258 0 0-4235 {}}} CYCLES {}}
set a(0-4076) {NAME acc:asn(acc#8(0).sva#2) TYPE ASSIGN PAR 0-4063 XREFS 68775 LOC {0 0.9999999250000037 2 0.18912839054358047 2 0.18912839054358047 3 0.4470618526469074} PREDS {} SUCCS {{258 0 0-4213 {}}} CYCLES {}}
set a(0-4077) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-4063 XREFS 68776 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {} SUCCS {{258 0 0-4210 {}}} CYCLES {}}
set a(0-4078) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-4063 XREFS 68777 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{258 0 0-4180 {}}} CYCLES {}}
set a(0-4079) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68778 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-4080 {}}} CYCLES {}}
set a(0-4080) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-4063 XREFS 68779 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-4079 {}}} SUCCS {{259 0 0-4081 {}}} CYCLES {}}
set a(0-4081) {NAME if:conc#3 TYPE CONCATENATE PAR 0-4063 XREFS 68780 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-4080 {}}} SUCCS {{258 0 0-4092 {}}} CYCLES {}}
set a(0-4082) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68781 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-4083 {}}} CYCLES {}}
set a(0-4083) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-4063 XREFS 68782 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-4082 {}}} SUCCS {{259 0 0-4084 {}}} CYCLES {}}
set a(0-4084) {NAME if:conc#4 TYPE CONCATENATE PAR 0-4063 XREFS 68783 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-4083 {}}} SUCCS {{258 0 0-4090 {}}} CYCLES {}}
set a(0-4085) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68784 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-4086 {}}} CYCLES {}}
set a(0-4086) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-4063 XREFS 68785 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-4085 {}}} SUCCS {{258 0 0-4089 {}}} CYCLES {}}
set a(0-4087) {NAME asn#195 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68786 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-4088 {}}} CYCLES {}}
set a(0-4088) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-4063 XREFS 68787 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-4087 {}}} SUCCS {{259 0 0-4089 {}}} CYCLES {}}
set a(0-4089) {NAME if:conc#5 TYPE CONCATENATE PAR 0-4063 XREFS 68788 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-4086 {}} {259 0 0-4088 {}}} SUCCS {{259 0 0-4090 {}}} CYCLES {}}
set a(0-4090) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4063 XREFS 68789 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-4084 {}} {259 0 0-4089 {}}} SUCCS {{259 0 0-4091 {}}} CYCLES {}}
set a(0-4091) {NAME if:slc TYPE READSLICE PAR 0-4063 XREFS 68790 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-4090 {}}} SUCCS {{259 0 0-4092 {}}} CYCLES {}}
set a(0-4092) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4063 XREFS 68791 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-4081 {}} {259 0 0-4091 {}}} SUCCS {{258 0 0-4107 {}}} CYCLES {}}
set a(0-4093) {NAME asn#196 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68792 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-4094 {}}} CYCLES {}}
set a(0-4094) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-4063 XREFS 68793 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-4093 {}}} SUCCS {{259 0 0-4095 {}}} CYCLES {}}
set a(0-4095) {NAME if:not#1 TYPE NOT PAR 0-4063 XREFS 68794 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-4094 {}}} SUCCS {{259 0 0-4096 {}}} CYCLES {}}
set a(0-4096) {NAME if:conc#6 TYPE CONCATENATE PAR 0-4063 XREFS 68795 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-4095 {}}} SUCCS {{259 0 0-4097 {}}} CYCLES {}}
set a(0-4097) {NAME if:conc TYPE CONCATENATE PAR 0-4063 XREFS 68796 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-4096 {}}} SUCCS {{258 0 0-4105 {}}} CYCLES {}}
set a(0-4098) {NAME asn#197 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68797 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-4099 {}}} CYCLES {}}
set a(0-4099) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-4063 XREFS 68798 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-4098 {}}} SUCCS {{259 0 0-4100 {}}} CYCLES {}}
set a(0-4100) {NAME if:not#2 TYPE NOT PAR 0-4063 XREFS 68799 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-4099 {}}} SUCCS {{259 0 0-4101 {}}} CYCLES {}}
set a(0-4101) {NAME if:conc#1 TYPE CONCATENATE PAR 0-4063 XREFS 68800 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-4100 {}}} SUCCS {{258 0 0-4104 {}}} CYCLES {}}
set a(0-4102) {NAME asn#198 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68801 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-4103 {}}} CYCLES {}}
set a(0-4103) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-4063 XREFS 68802 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-4102 {}}} SUCCS {{259 0 0-4104 {}}} CYCLES {}}
set a(0-4104) {NAME if:conc#7 TYPE CONCATENATE PAR 0-4063 XREFS 68803 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-4101 {}} {259 0 0-4103 {}}} SUCCS {{259 0 0-4105 {}}} CYCLES {}}
set a(0-4105) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-4063 XREFS 68804 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-4097 {}} {259 0 0-4104 {}}} SUCCS {{259 0 0-4106 {}}} CYCLES {}}
set a(0-4106) {NAME if:slc#1 TYPE READSLICE PAR 0-4063 XREFS 68805 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-4105 {}}} SUCCS {{259 0 0-4107 {}}} CYCLES {}}
set a(0-4107) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#9 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4063 XREFS 68806 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-4092 {}} {259 0 0-4106 {}}} SUCCS {{259 0 0-4108 {}} {258 0 0-4112 {}} {258 0 0-4113 {}} {258 0 0-4117 {}}} CYCLES {}}
set a(0-4108) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-4063 XREFS 68807 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-4107 {}}} SUCCS {{259 0 0-4109 {}}} CYCLES {}}
set a(0-4109) {NAME if:not#3 TYPE NOT PAR 0-4063 XREFS 68808 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-4108 {}}} SUCCS {{259 0 0-4110 {}}} CYCLES {}}
set a(0-4110) {NAME if:conc#2 TYPE CONCATENATE PAR 0-4063 XREFS 68809 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-4109 {}}} SUCCS {{259 0 0-4111 {}}} CYCLES {}}
set a(0-4111) {NAME if:conc#9 TYPE CONCATENATE PAR 0-4063 XREFS 68810 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-4110 {}}} SUCCS {{258 0 0-4115 {}}} CYCLES {}}
set a(0-4112) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-4063 XREFS 68811 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-4107 {}}} SUCCS {{258 0 0-4114 {}}} CYCLES {}}
set a(0-4113) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-4063 XREFS 68812 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-4107 {}}} SUCCS {{259 0 0-4114 {}}} CYCLES {}}
set a(0-4114) {NAME if:conc#10 TYPE CONCATENATE PAR 0-4063 XREFS 68813 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-4112 {}} {259 0 0-4113 {}}} SUCCS {{259 0 0-4115 {}}} CYCLES {}}
set a(0-4115) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4063 XREFS 68814 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-4111 {}} {259 0 0-4114 {}}} SUCCS {{259 0 0-4116 {}}} CYCLES {}}
set a(0-4116) {NAME if:slc#2 TYPE READSLICE PAR 0-4063 XREFS 68815 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-4115 {}}} SUCCS {{258 0 0-4119 {}}} CYCLES {}}
set a(0-4117) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-4063 XREFS 68816 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-4107 {}}} SUCCS {{259 0 0-4118 {}}} CYCLES {}}
set a(0-4118) {NAME if:conc#8 TYPE CONCATENATE PAR 0-4063 XREFS 68817 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-4117 {}}} SUCCS {{259 0 0-4119 {}}} CYCLES {}}
set a(0-4119) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4063 XREFS 68818 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-4116 {}} {259 0 0-4118 {}}} SUCCS {{259 0 0-4120 {}} {258 0 0-4123 {}}} CYCLES {}}
set a(0-4120) {NAME slc(exs.imod) TYPE READSLICE PAR 0-4063 XREFS 68819 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-4119 {}}} SUCCS {{259 0 0-4121 {}}} CYCLES {}}
set a(0-4121) {NAME if:not TYPE NOT PAR 0-4063 XREFS 68820 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-4120 {}}} SUCCS {{259 0 0-4122 {}}} CYCLES {}}
set a(0-4122) {NAME if:xor TYPE XOR PAR 0-4063 XREFS 68821 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-4121 {}}} SUCCS {{259 0 0-4123 {}}} CYCLES {}}
set a(0-4123) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-4063 XREFS 68822 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.16742966121533853} PREDS {{258 0 0-4119 {}} {259 0 0-4122 {}}} SUCCS {{259 0 0-4124 {}} {258 0 0-4125 {}} {258 0 0-4126 {}} {258 0 0-4127 {}}} CYCLES {}}
set a(0-4124) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-4063 XREFS 68823 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{259 0 0-4123 {}}} SUCCS {{258 0 0-4128 {}}} CYCLES {}}
set a(0-4125) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-4063 XREFS 68824 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-4123 {}}} SUCCS {{258 0 0-4128 {}}} CYCLES {}}
set a(0-4126) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-4063 XREFS 68825 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-4123 {}}} SUCCS {{258 0 0-4128 {}}} CYCLES {}}
set a(0-4127) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-4063 XREFS 68826 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-4123 {}}} SUCCS {{259 0 0-4128 {}}} CYCLES {}}
set a(0-4128) {NAME or TYPE OR PAR 0-4063 XREFS 68827 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-4126 {}} {258 0 0-4125 {}} {258 0 0-4124 {}} {259 0 0-4127 {}}} SUCCS {{258 0 0-4130 {}} {258 0 0-4133 {}}} CYCLES {}}
set a(0-4129) {NAME asn#199 TYPE ASSIGN PAR 0-4063 XREFS 68828 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 3 0.2366116381694181} PREDS {{262 0 0-4449 {}}} SUCCS {{258 0 0-4131 {}} {256 0 0-4449 {}}} CYCLES {}}
set a(0-4130) {NAME exs TYPE SIGNEXTEND PAR 0-4063 XREFS 68829 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 3 0.2366116381694181} PREDS {{258 0 0-4128 {}}} SUCCS {{259 0 0-4131 {}}} CYCLES {}}
set a(0-4131) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4063 XREFS 68830 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 3 0.28583182949997027} PREDS {{258 0 0-4129 {}} {259 0 0-4130 {}}} SUCCS {{258 0 0-4212 {}} {258 0 0-4213 {}}} CYCLES {}}
set a(0-4132) {NAME asn#200 TYPE ASSIGN PAR 0-4063 XREFS 68831 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{262 0 0-4450 {}}} SUCCS {{258 0 0-4134 {}} {256 0 0-4450 {}}} CYCLES {}}
set a(0-4133) {NAME exs#6 TYPE SIGNEXTEND PAR 0-4063 XREFS 68832 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-4128 {}}} SUCCS {{259 0 0-4134 {}}} CYCLES {}}
set a(0-4134) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4063 XREFS 68833 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.2166500329590601} PREDS {{258 0 0-4132 {}} {259 0 0-4133 {}}} SUCCS {{258 0 0-4244 {}} {258 0 0-4245 {}}} CYCLES {}}
set a(0-4135) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68834 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-4136 {}}} CYCLES {}}
set a(0-4136) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-4063 XREFS 68835 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-4135 {}}} SUCCS {{259 0 0-4137 {}}} CYCLES {}}
set a(0-4137) {NAME asel TYPE SELECT PAR 0-4063 XREFS 68836 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-4136 {}}} SUCCS {{146 0 0-4138 {}} {146 0 0-4139 {}} {146 0 0-4140 {}} {146 0 0-4141 {}} {146 0 0-4142 {}} {146 0 0-4143 {}} {146 0 0-4144 {}} {146 0 0-4145 {}} {146 0 0-4146 {}} {146 0 0-4147 {}} {146 0 0-4148 {}} {146 0 0-4149 {}} {146 0 0-4150 {}} {146 0 0-4151 {}} {146 0 0-4152 {}} {146 0 0-4153 {}} {146 0 0-4154 {}} {146 0 0-4155 {}} {146 0 0-4156 {}} {146 0 0-4157 {}} {146 0 0-4158 {}}} CYCLES {}}
set a(0-4138) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68837 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}}} SUCCS {{259 0 0-4139 {}}} CYCLES {}}
set a(0-4139) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-4063 XREFS 68838 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}} {259 0 0-4138 {}}} SUCCS {{258 0 0-4158 {}}} CYCLES {}}
set a(0-4140) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68839 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}}} SUCCS {{259 0 0-4141 {}}} CYCLES {}}
set a(0-4141) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-4063 XREFS 68840 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}} {259 0 0-4140 {}}} SUCCS {{258 0 0-4158 {}}} CYCLES {}}
set a(0-4142) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68841 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}}} SUCCS {{259 0 0-4143 {}}} CYCLES {}}
set a(0-4143) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-4063 XREFS 68842 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}} {259 0 0-4142 {}}} SUCCS {{258 0 0-4158 {}}} CYCLES {}}
set a(0-4144) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68843 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}}} SUCCS {{259 0 0-4145 {}}} CYCLES {}}
set a(0-4145) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-4063 XREFS 68844 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}} {259 0 0-4144 {}}} SUCCS {{258 0 0-4158 {}}} CYCLES {}}
set a(0-4146) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68845 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}}} SUCCS {{259 0 0-4147 {}}} CYCLES {}}
set a(0-4147) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-4063 XREFS 68846 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}} {259 0 0-4146 {}}} SUCCS {{258 0 0-4158 {}}} CYCLES {}}
set a(0-4148) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68847 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}}} SUCCS {{259 0 0-4149 {}}} CYCLES {}}
set a(0-4149) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-4063 XREFS 68848 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}} {259 0 0-4148 {}}} SUCCS {{258 0 0-4158 {}}} CYCLES {}}
set a(0-4150) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68849 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}}} SUCCS {{259 0 0-4151 {}}} CYCLES {}}
set a(0-4151) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-4063 XREFS 68850 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}} {259 0 0-4150 {}}} SUCCS {{258 0 0-4158 {}}} CYCLES {}}
set a(0-4152) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68851 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}}} SUCCS {{259 0 0-4153 {}}} CYCLES {}}
set a(0-4153) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-4063 XREFS 68852 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}} {259 0 0-4152 {}}} SUCCS {{258 0 0-4158 {}}} CYCLES {}}
set a(0-4154) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68853 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}}} SUCCS {{259 0 0-4155 {}}} CYCLES {}}
set a(0-4155) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-4063 XREFS 68854 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}} {259 0 0-4154 {}}} SUCCS {{258 0 0-4158 {}}} CYCLES {}}
set a(0-4156) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68855 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}}} SUCCS {{259 0 0-4157 {}}} CYCLES {}}
set a(0-4157) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-4063 XREFS 68856 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}} {259 0 0-4156 {}}} SUCCS {{259 0 0-4158 {}}} CYCLES {}}
set a(0-4158) {NAME aif:nor TYPE NOR PAR 0-4063 XREFS 68857 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-4137 {}} {258 0 0-4155 {}} {258 0 0-4153 {}} {258 0 0-4151 {}} {258 0 0-4149 {}} {258 0 0-4147 {}} {258 0 0-4145 {}} {258 0 0-4143 {}} {258 0 0-4141 {}} {258 0 0-4139 {}} {259 0 0-4157 {}}} SUCCS {{258 0 0-4180 {}}} CYCLES {}}
set a(0-4159) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68858 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-4160 {}}} CYCLES {}}
set a(0-4160) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-4063 XREFS 68859 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-4159 {}}} SUCCS {{258 0 0-4179 {}}} CYCLES {}}
set a(0-4161) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68860 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-4162 {}}} CYCLES {}}
set a(0-4162) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-4063 XREFS 68861 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-4161 {}}} SUCCS {{258 0 0-4179 {}}} CYCLES {}}
set a(0-4163) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68862 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-4164 {}}} CYCLES {}}
set a(0-4164) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-4063 XREFS 68863 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-4163 {}}} SUCCS {{258 0 0-4179 {}}} CYCLES {}}
set a(0-4165) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68864 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-4166 {}}} CYCLES {}}
set a(0-4166) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-4063 XREFS 68865 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-4165 {}}} SUCCS {{258 0 0-4179 {}}} CYCLES {}}
set a(0-4167) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68866 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-4168 {}}} CYCLES {}}
set a(0-4168) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-4063 XREFS 68867 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-4167 {}}} SUCCS {{258 0 0-4179 {}}} CYCLES {}}
set a(0-4169) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68868 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-4170 {}}} CYCLES {}}
set a(0-4170) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-4063 XREFS 68869 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-4169 {}}} SUCCS {{258 0 0-4179 {}}} CYCLES {}}
set a(0-4171) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68870 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-4172 {}}} CYCLES {}}
set a(0-4172) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-4063 XREFS 68871 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-4171 {}}} SUCCS {{258 0 0-4179 {}}} CYCLES {}}
set a(0-4173) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68872 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-4174 {}}} CYCLES {}}
set a(0-4174) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-4063 XREFS 68873 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-4173 {}}} SUCCS {{258 0 0-4179 {}}} CYCLES {}}
set a(0-4175) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68874 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-4176 {}}} CYCLES {}}
set a(0-4176) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-4063 XREFS 68875 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-4175 {}}} SUCCS {{258 0 0-4179 {}}} CYCLES {}}
set a(0-4177) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68876 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-4178 {}}} CYCLES {}}
set a(0-4178) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-4063 XREFS 68877 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-4177 {}}} SUCCS {{259 0 0-4179 {}}} CYCLES {}}
set a(0-4179) {NAME if#1:nor TYPE NOR PAR 0-4063 XREFS 68878 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-4176 {}} {258 0 0-4174 {}} {258 0 0-4172 {}} {258 0 0-4170 {}} {258 0 0-4168 {}} {258 0 0-4166 {}} {258 0 0-4164 {}} {258 0 0-4162 {}} {258 0 0-4160 {}} {259 0 0-4178 {}}} SUCCS {{259 0 0-4180 {}}} CYCLES {}}
set a(0-4180) {NAME if#1:and TYPE AND PAR 0-4063 XREFS 68879 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-4158 {}} {258 0 0-4078 {}} {259 0 0-4179 {}}} SUCCS {{258 0 0-4182 {}} {258 0 0-4186 {}} {258 0 0-4190 {}} {258 0 0-4194 {}}} CYCLES {}}
set a(0-4181) {NAME asn#201 TYPE ASSIGN PAR 0-4063 XREFS 68880 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{262 0 0-4451 {}}} SUCCS {{258 0 0-4184 {}} {256 0 0-4451 {}}} CYCLES {}}
set a(0-4182) {NAME not#24 TYPE NOT PAR 0-4063 XREFS 68881 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{258 0 0-4180 {}}} SUCCS {{259 0 0-4183 {}}} CYCLES {}}
set a(0-4183) {NAME exs#7 TYPE SIGNEXTEND PAR 0-4063 XREFS 68882 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{259 0 0-4182 {}}} SUCCS {{259 0 0-4184 {}}} CYCLES {}}
set a(0-4184) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4063 XREFS 68883 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 3 0.6615773857126925} PREDS {{258 0 0-4181 {}} {259 0 0-4183 {}}} SUCCS {{258 0 0-4261 {}} {258 0 0-4262 {}} {258 0 0-4263 {}} {258 0 0-4264 {}} {258 0 0-4265 {}} {258 0 0-4266 {}} {258 0 0-4267 {}} {258 0 0-4268 {}} {258 0 0-4269 {}} {258 0 0-4270 {}} {258 0 0-4278 {}}} CYCLES {}}
set a(0-4185) {NAME asn#202 TYPE ASSIGN PAR 0-4063 XREFS 68884 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{262 0 0-4452 {}}} SUCCS {{258 0 0-4188 {}} {256 0 0-4452 {}}} CYCLES {}}
set a(0-4186) {NAME not#25 TYPE NOT PAR 0-4063 XREFS 68885 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{258 0 0-4180 {}}} SUCCS {{259 0 0-4187 {}}} CYCLES {}}
set a(0-4187) {NAME exs#8 TYPE SIGNEXTEND PAR 0-4063 XREFS 68886 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 3 0.6123571943821403} PREDS {{259 0 0-4186 {}}} SUCCS {{259 0 0-4188 {}}} CYCLES {}}
set a(0-4188) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4063 XREFS 68887 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 3 0.6615773857126925} PREDS {{258 0 0-4185 {}} {259 0 0-4187 {}}} SUCCS {{258 0 0-4251 {}} {258 0 0-4252 {}} {258 0 0-4253 {}} {258 0 0-4254 {}} {258 0 0-4255 {}} {258 0 0-4256 {}} {258 0 0-4257 {}} {258 0 0-4258 {}} {258 0 0-4259 {}} {258 0 0-4260 {}} {258 0 0-4280 {}}} CYCLES {}}
set a(0-4189) {NAME asn#203 TYPE ASSIGN PAR 0-4063 XREFS 68888 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-4453 {}}} SUCCS {{258 0 0-4192 {}} {256 0 0-4453 {}}} CYCLES {}}
set a(0-4190) {NAME not#26 TYPE NOT PAR 0-4063 XREFS 68889 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-4180 {}}} SUCCS {{259 0 0-4191 {}}} CYCLES {}}
set a(0-4191) {NAME exs#9 TYPE SIGNEXTEND PAR 0-4063 XREFS 68890 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-4190 {}}} SUCCS {{259 0 0-4192 {}}} CYCLES {}}
set a(0-4192) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4063 XREFS 68891 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-4189 {}} {259 0 0-4191 {}}} SUCCS {{258 0 0-4296 {}} {258 0 0-4297 {}} {258 0 0-4298 {}} {258 0 0-4299 {}} {258 0 0-4300 {}} {258 0 0-4301 {}} {258 0 0-4302 {}} {258 0 0-4303 {}} {258 0 0-4304 {}} {258 0 0-4305 {}} {258 0 0-4313 {}}} CYCLES {}}
set a(0-4193) {NAME asn#204 TYPE ASSIGN PAR 0-4063 XREFS 68892 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-4454 {}}} SUCCS {{258 0 0-4196 {}} {256 0 0-4454 {}}} CYCLES {}}
set a(0-4194) {NAME not TYPE NOT PAR 0-4063 XREFS 68893 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-4180 {}}} SUCCS {{259 0 0-4195 {}}} CYCLES {}}
set a(0-4195) {NAME exs#10 TYPE SIGNEXTEND PAR 0-4063 XREFS 68894 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-4194 {}}} SUCCS {{259 0 0-4196 {}}} CYCLES {}}
set a(0-4196) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4063 XREFS 68895 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-4193 {}} {259 0 0-4195 {}}} SUCCS {{258 0 0-4286 {}} {258 0 0-4287 {}} {258 0 0-4288 {}} {258 0 0-4289 {}} {258 0 0-4290 {}} {258 0 0-4291 {}} {258 0 0-4292 {}} {258 0 0-4293 {}} {258 0 0-4294 {}} {258 0 0-4295 {}} {258 0 0-4315 {}}} CYCLES {}}
set a(0-4197) {NAME asn#205 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68896 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 2 0.7950479602476019} PREDS {} SUCCS {{259 0 0-4198 {}}} CYCLES {}}
set a(0-4198) {NAME slc(vin)#3 TYPE READSLICE PAR 0-4063 XREFS 68897 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 2 0.7950479602476019} PREDS {{259 0 0-4197 {}}} SUCCS {{259 0 0-4199 {}}} CYCLES {}}
set a(0-4199) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,0,7) AREA_SCORE 8.27 QUANTITY 1 NAME if#2:acc#2 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-4063 XREFS 68898 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.7684492487470844 2 0.9999998121695561} PREDS {{259 0 0-4198 {}}} SUCCS {{259 0 0-4200 {}}} CYCLES {}}
set a(0-4200) {NAME slc TYPE READSLICE PAR 0-4063 XREFS 68899 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{259 0 0-4199 {}}} SUCCS {{259 0 0-4201 {}} {258 0 0-4209 {}}} CYCLES {}}
set a(0-4201) {NAME asel#3 TYPE SELECT PAR 0-4063 XREFS 68900 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{259 0 0-4200 {}}} SUCCS {{146 0 0-4202 {}} {146 0 0-4203 {}} {146 0 0-4204 {}} {146 0 0-4205 {}} {146 0 0-4206 {}} {146 0 0-4207 {}} {146 0 0-4208 {}}} CYCLES {}}
set a(0-4202) {NAME asn#206 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68901 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{146 0 0-4201 {}}} SUCCS {{259 0 0-4203 {}}} CYCLES {}}
set a(0-4203) {NAME slc(vin)#4 TYPE READSLICE PAR 0-4063 XREFS 68902 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{146 0 0-4201 {}} {259 0 0-4202 {}}} SUCCS {{259 0 0-4204 {}}} CYCLES {}}
set a(0-4204) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-4063 XREFS 68903 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{146 0 0-4201 {}} {259 0 0-4203 {}}} SUCCS {{259 0 0-4205 {}}} CYCLES {}}
set a(0-4205) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-4063 XREFS 68904 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 3 0.05428139728593014} PREDS {{146 0 0-4201 {}} {259 0 0-4204 {}}} SUCCS {{259 0 0-4206 {}}} CYCLES {}}
set a(0-4206) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 2 NAME aif#3:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-4063 XREFS 68905 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.9999997955950702 3 0.2858318313034684} PREDS {{146 0 0-4201 {}} {259 0 0-4205 {}}} SUCCS {{259 0 0-4207 {}}} CYCLES {}}
set a(0-4207) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-4063 XREFS 68906 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {{146 0 0-4201 {}} {259 0 0-4206 {}}} SUCCS {{259 0 0-4208 {}}} CYCLES {}}
set a(0-4208) {NAME if#2:not#1 TYPE NOT PAR 0-4063 XREFS 68907 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {{146 0 0-4201 {}} {259 0 0-4207 {}}} SUCCS {{258 0 0-4210 {}}} CYCLES {}}
set a(0-4209) {NAME if#2:not TYPE NOT PAR 0-4063 XREFS 68908 LOC {1 0.20495196475240177 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {{258 0 0-4200 {}}} SUCCS {{259 0 0-4210 {}}} CYCLES {}}
set a(0-4210) {NAME if#2:and TYPE AND PAR 0-4063 XREFS 68909 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {{258 0 0-4208 {}} {258 0 0-4077 {}} {259 0 0-4209 {}}} SUCCS {{259 0 0-4211 {}} {258 0 0-4213 {}}} CYCLES {}}
set a(0-4211) {NAME asel#7 TYPE SELECT PAR 0-4063 XREFS 68910 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 3 0.285831960708402} PREDS {{259 0 0-4210 {}}} SUCCS {{146 0 0-4212 {}}} CYCLES {}}
set a(0-4212) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#2:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-4063 XREFS 68911 LOC {2 0.0 2 0.027898498605075067 2 0.027898498605075067 2 0.1891282101304111 3 0.44706167223373805} PREDS {{146 0 0-4211 {}} {258 0 0-4131 {}}} SUCCS {{259 0 0-4213 {}}} CYCLES {}}
set a(0-4213) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME if#2:mux#1 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4063 XREFS 68912 LOC {2 0.16122989193850543 2 0.18912839054358047 2 0.18912839054358047 2 0.2583100745844963 3 0.5162435366878232} PREDS {{258 0 0-4210 {}} {258 0 0-4131 {}} {258 0 0-4076 {}} {259 0 0-4212 {}}} SUCCS {{258 0 0-4246 {}} {258 0 0-4449 {}}} CYCLES {}}
set a(0-4214) {NAME asn#207 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68913 LOC {1 0.0 1 0.2171015141449243 1 0.2171015141449243 1 0.3771722061413897} PREDS {} SUCCS {{259 0 0-4215 {}}} CYCLES {}}
set a(0-4215) {NAME slc(vin) TYPE READSLICE PAR 0-4063 XREFS 68914 LOC {1 0.0 1 0.2171015141449243 1 0.2171015141449243 1 0.3771722061413897} PREDS {{259 0 0-4214 {}}} SUCCS {{259 0 0-4216 {}}} CYCLES {}}
set a(0-4216) {NAME aif#11:not#1 TYPE NOT PAR 0-4063 XREFS 68915 LOC {1 0.0 1 0.2171015141449243 1 0.2171015141449243 1 0.3771722061413897} PREDS {{259 0 0-4215 {}}} SUCCS {{259 0 0-4217 {}}} CYCLES {}}
set a(0-4217) {NAME aif#11:conc TYPE CONCATENATE PAR 0-4063 XREFS 68916 LOC {1 0.0 1 0.2171015141449243 1 0.2171015141449243 1 0.3771722061413897} PREDS {{259 0 0-4216 {}}} SUCCS {{259 0 0-4218 {}}} CYCLES {}}
set a(0-4218) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 2 NAME aif#11:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-4063 XREFS 68917 LOC {1 0.0 1 0.2171015141449243 1 0.2171015141449243 1 0.44865194816246257 1 0.608722640158928} PREDS {{259 0 0-4217 {}}} SUCCS {{259 0 0-4219 {}}} CYCLES {}}
set a(0-4219) {NAME aif#11:slc TYPE READSLICE PAR 0-4063 XREFS 68918 LOC {1 0.23155056342247185 1 0.4486520775673961 1 0.4486520775673961 1 0.6087227695638615} PREDS {{259 0 0-4218 {}}} SUCCS {{259 0 0-4220 {}} {258 0 0-4234 {}}} CYCLES {}}
set a(0-4220) {NAME asel#13 TYPE SELECT PAR 0-4063 XREFS 68919 LOC {1 0.23155056342247185 1 0.4486520775673961 1 0.4486520775673961 1 0.6087227695638615} PREDS {{259 0 0-4219 {}}} SUCCS {{146 0 0-4221 {}} {146 0 0-4222 {}} {146 0 0-4223 {}} {130 0 0-4224 {}} {130 0 0-4225 {}}} CYCLES {}}
set a(0-4221) {NAME asn#208 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68920 LOC {1 0.23155056342247185 1 0.4486520775673961 1 0.4486520775673961 1 0.6087227695638615} PREDS {{146 0 0-4220 {}}} SUCCS {{259 0 0-4222 {}}} CYCLES {}}
set a(0-4222) {NAME slc(vin)#5 TYPE READSLICE PAR 0-4063 XREFS 68921 LOC {1 0.23155056342247185 1 0.4486520775673961 1 0.4486520775673961 1 0.6087227695638615} PREDS {{146 0 0-4220 {}} {259 0 0-4221 {}}} SUCCS {{259 0 0-4223 {}}} CYCLES {}}
set a(0-4223) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 2 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4063 XREFS 68922 LOC {1 0.23155056342247185 1 0.4486520775673961 1 0.4486520775673961 1 0.6087226147947765 1 0.7687933067912419} PREDS {{146 0 0-4220 {}} {259 0 0-4222 {}}} SUCCS {{259 0 0-4224 {}}} CYCLES {}}
set a(0-4224) {NAME aif#13:slc TYPE READSLICE PAR 0-4063 XREFS 68923 LOC {1 0.3916212554189372 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{130 0 0-4220 {}} {259 0 0-4223 {}}} SUCCS {{259 0 0-4225 {}} {258 0 0-4233 {}}} CYCLES {}}
set a(0-4225) {NAME aif#13:asel TYPE SELECT PAR 0-4063 XREFS 68924 LOC {1 0.3916212554189372 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{130 0 0-4220 {}} {259 0 0-4224 {}}} SUCCS {{146 0 0-4226 {}} {146 0 0-4227 {}} {146 0 0-4228 {}} {146 0 0-4229 {}} {146 0 0-4230 {}} {146 0 0-4231 {}} {146 0 0-4232 {}}} CYCLES {}}
set a(0-4226) {NAME asn#209 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68925 LOC {1 0.3916212554189372 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{146 0 0-4225 {}}} SUCCS {{259 0 0-4227 {}}} CYCLES {}}
set a(0-4227) {NAME slc(vin)#1 TYPE READSLICE PAR 0-4063 XREFS 68926 LOC {1 0.3916212554189372 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{146 0 0-4225 {}} {259 0 0-4226 {}}} SUCCS {{259 0 0-4228 {}}} CYCLES {}}
set a(0-4228) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-4063 XREFS 68927 LOC {1 0.3916212554189372 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{146 0 0-4225 {}} {259 0 0-4227 {}}} SUCCS {{259 0 0-4229 {}}} CYCLES {}}
set a(0-4229) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-4063 XREFS 68928 LOC {1 0.3916212554189372 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{146 0 0-4225 {}} {259 0 0-4228 {}}} SUCCS {{259 0 0-4230 {}}} CYCLES {}}
set a(0-4230) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,9,0,9) AREA_SCORE 10.25 QUANTITY 1 NAME aif#13:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-4063 XREFS 68929 LOC {1 0.3916212554189372 1 0.6087227695638615 1 0.6087227695638615 1 0.8399290466785108 1 0.9999997386749763} PREDS {{146 0 0-4225 {}} {259 0 0-4229 {}}} SUCCS {{259 0 0-4231 {}}} CYCLES {}}
set a(0-4231) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-4063 XREFS 68930 LOC {1 0.6228277188586141 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {{146 0 0-4225 {}} {259 0 0-4230 {}}} SUCCS {{259 0 0-4232 {}}} CYCLES {}}
set a(0-4232) {NAME if#3:not#1 TYPE NOT PAR 0-4063 XREFS 68931 LOC {1 0.6228277188586141 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {{146 0 0-4225 {}} {259 0 0-4231 {}}} SUCCS {{258 0 0-4235 {}}} CYCLES {}}
set a(0-4233) {NAME if#3:not TYPE NOT PAR 0-4063 XREFS 68932 LOC {1 0.3916212554189372 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {{258 0 0-4224 {}}} SUCCS {{258 0 0-4235 {}}} CYCLES {}}
set a(0-4234) {NAME if#3:not#4 TYPE NOT PAR 0-4063 XREFS 68933 LOC {1 0.23155056342247185 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {{258 0 0-4219 {}}} SUCCS {{259 0 0-4235 {}}} CYCLES {}}
set a(0-4235) {NAME if#3:and#1 TYPE AND PAR 0-4063 XREFS 68934 LOC {1 0.6228277188586141 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {{258 0 0-4233 {}} {258 0 0-4232 {}} {258 0 0-4075 {}} {259 0 0-4234 {}}} SUCCS {{259 0 0-4236 {}} {258 0 0-4242 {}}} CYCLES {}}
set a(0-4236) {NAME asel#17 TYPE SELECT PAR 0-4063 XREFS 68935 LOC {1 0.6228277188586141 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {{259 0 0-4235 {}}} SUCCS {{146 0 0-4237 {}} {146 0 0-4238 {}} {146 0 0-4239 {}} {146 0 0-4240 {}} {146 0 0-4241 {}}} CYCLES {}}
set a(0-4237) {NAME asn#210 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68936 LOC {1 0.6228277188586141 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {{146 0 0-4236 {}}} SUCCS {{259 0 0-4238 {}}} CYCLES {}}
set a(0-4238) {NAME slc(vin)#2 TYPE READSLICE PAR 0-4063 XREFS 68937 LOC {1 0.6228277188586141 1 0.8399292330035384 1 0.8399292330035384 2 0.0565794721710264} PREDS {{146 0 0-4236 {}} {259 0 0-4237 {}}} SUCCS {{259 0 0-4239 {}}} CYCLES {}}
set a(0-4239) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 2 NAME if#3:acc#3 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4063 XREFS 68938 LOC {1 0.6228277188586141 1 0.8399292330035384 1 0.8399292330035384 1 0.9999997702309188 2 0.2166500093984068} PREDS {{146 0 0-4236 {}} {259 0 0-4238 {}}} SUCCS {{259 0 0-4240 {}}} CYCLES {}}
set a(0-4240) {NAME aif#17:slc TYPE READSLICE PAR 0-4063 XREFS 68939 LOC {1 0.7828984108550795 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{146 0 0-4236 {}} {259 0 0-4239 {}}} SUCCS {{259 0 0-4241 {}}} CYCLES {}}
set a(0-4241) {NAME if#3:not#2 TYPE NOT PAR 0-4063 XREFS 68940 LOC {1 0.7828984108550795 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{146 0 0-4236 {}} {259 0 0-4240 {}}} SUCCS {{259 0 0-4242 {}}} CYCLES {}}
set a(0-4242) {NAME if#3:and#2 TYPE AND PAR 0-4063 XREFS 68941 LOC {1 0.7828984108550795 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{258 0 0-4235 {}} {258 0 0-4074 {}} {259 0 0-4241 {}}} SUCCS {{259 0 0-4243 {}} {258 0 0-4245 {}}} CYCLES {}}
set a(0-4243) {NAME sel#3 TYPE SELECT PAR 0-4063 XREFS 68942 LOC {1 0.7828984108550795 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{259 0 0-4242 {}}} SUCCS {{146 0 0-4244 {}}} CYCLES {}}
set a(0-4244) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-4063 XREFS 68943 LOC {2 0.0 2 0.013945574302721284 2 0.013945574302721284 2 0.1751752858280573 2 0.3778798756928278} PREDS {{146 0 0-4243 {}} {258 0 0-4134 {}}} SUCCS {{259 0 0-4245 {}}} CYCLES {}}
set a(0-4245) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4063 XREFS 68944 LOC {2 0.16122989193850543 2 0.17517546624122668 2 0.17517546624122668 2 0.2443571502821425 2 0.447061740146913} PREDS {{258 0 0-4242 {}} {258 0 0-4134 {}} {258 0 0-4073 {}} {259 0 0-4244 {}}} SUCCS {{258 0 0-4281 {}} {258 0 0-4450 {}}} CYCLES {}}
set a(0-4246) {NAME not#2 TYPE NOT PAR 0-4063 XREFS 68945 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 3 0.5162436491878176} PREDS {{258 0 0-4213 {}}} SUCCS {{259 0 0-4247 {}}} CYCLES {}}
set a(0-4247) {NAME conc TYPE CONCATENATE PAR 0-4063 XREFS 68946 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 3 0.5162436491878176} PREDS {{259 0 0-4246 {}}} SUCCS {{259 0 0-4248 {}}} CYCLES {}}
set a(0-4248) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4063 XREFS 68947 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.40364393330861154 3 0.6615773954119385} PREDS {{259 0 0-4247 {}}} SUCCS {{259 0 0-4249 {}}} CYCLES {}}
set a(0-4249) {NAME slc#2 TYPE READSLICE PAR 0-4063 XREFS 68948 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{259 0 0-4248 {}}} SUCCS {{259 0 0-4250 {}} {258 0 0-4277 {}} {258 0 0-4279 {}}} CYCLES {}}
set a(0-4250) {NAME sel#4 TYPE SELECT PAR 0-4063 XREFS 68949 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{259 0 0-4249 {}}} SUCCS {{146 0 0-4251 {}} {146 0 0-4252 {}} {146 0 0-4253 {}} {146 0 0-4254 {}} {146 0 0-4255 {}} {146 0 0-4256 {}} {146 0 0-4257 {}} {146 0 0-4258 {}} {146 0 0-4259 {}} {146 0 0-4260 {}} {146 0 0-4261 {}} {146 0 0-4262 {}} {146 0 0-4263 {}} {146 0 0-4264 {}} {146 0 0-4265 {}} {146 0 0-4266 {}} {146 0 0-4267 {}} {146 0 0-4268 {}} {146 0 0-4269 {}} {146 0 0-4270 {}} {130 0 0-4271 {}} {130 0 0-4272 {}}} CYCLES {}}
set a(0-4251) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-4063 XREFS 68950 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4188 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4252) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-4063 XREFS 68951 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4188 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4253) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-4063 XREFS 68952 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4188 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4254) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-4063 XREFS 68953 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4188 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4255) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-4063 XREFS 68954 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4188 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4256) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-4063 XREFS 68955 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4188 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4257) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-4063 XREFS 68956 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4188 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4258) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-4063 XREFS 68957 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4188 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4259) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-4063 XREFS 68958 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4188 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4260) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-4063 XREFS 68959 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4188 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4261) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-4063 XREFS 68960 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4184 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4262) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-4063 XREFS 68961 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4184 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4263) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-4063 XREFS 68962 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4184 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4264) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-4063 XREFS 68963 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4184 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4265) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-4063 XREFS 68964 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4184 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4266) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-4063 XREFS 68965 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4184 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4267) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-4063 XREFS 68966 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4184 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4268) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-4063 XREFS 68967 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4184 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4269) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-4063 XREFS 68968 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4184 {}}} SUCCS {{258 0 0-4271 {}}} CYCLES {}}
set a(0-4270) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-4063 XREFS 68969 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4250 {}} {258 0 0-4184 {}}} SUCCS {{259 0 0-4271 {}}} CYCLES {}}
set a(0-4271) {NAME if#4:if:nor TYPE NOR PAR 0-4063 XREFS 68970 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{130 0 0-4250 {}} {258 0 0-4269 {}} {258 0 0-4268 {}} {258 0 0-4267 {}} {258 0 0-4266 {}} {258 0 0-4265 {}} {258 0 0-4264 {}} {258 0 0-4263 {}} {258 0 0-4262 {}} {258 0 0-4261 {}} {258 0 0-4260 {}} {258 0 0-4259 {}} {258 0 0-4258 {}} {258 0 0-4257 {}} {258 0 0-4256 {}} {258 0 0-4255 {}} {258 0 0-4254 {}} {258 0 0-4253 {}} {258 0 0-4252 {}} {258 0 0-4251 {}} {259 0 0-4270 {}}} SUCCS {{259 0 0-4272 {}} {258 0 0-4277 {}} {258 0 0-4279 {}}} CYCLES {}}
set a(0-4272) {NAME if#4:sel TYPE SELECT PAR 0-4063 XREFS 68971 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{130 0 0-4250 {}} {259 0 0-4271 {}}} SUCCS {{146 0 0-4273 {}} {146 0 0-4274 {}} {146 0 0-4275 {}} {146 0 0-4276 {}}} CYCLES {}}
set a(0-4273) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68972 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4272 {}}} SUCCS {{259 0 0-4274 {}}} CYCLES {}}
set a(0-4274) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-4063 XREFS 68973 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{146 0 0-4272 {}} {259 0 0-4273 {}}} SUCCS {{258 0 0-4278 {}}} CYCLES {}}
set a(0-4275) {NAME asn#212 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 68974 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 4 0.40364405481779725} PREDS {{146 0 0-4272 {}}} SUCCS {{259 0 0-4276 {}}} CYCLES {}}
set a(0-4276) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-4063 XREFS 68975 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 4 0.40364405481779725} PREDS {{146 0 0-4272 {}} {259 0 0-4275 {}}} SUCCS {{258 0 0-4280 {}}} CYCLES {}}
set a(0-4277) {NAME and#6 TYPE AND PAR 0-4063 XREFS 68976 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.6615775169211242} PREDS {{258 0 0-4249 {}} {258 0 0-4271 {}}} SUCCS {{259 0 0-4278 {}}} CYCLES {}}
set a(0-4278) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4063 XREFS 68977 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.47282573885871304 3 0.7307592009620401} PREDS {{258 0 0-4184 {}} {258 0 0-4274 {}} {258 0 0-4072 {}} {259 0 0-4277 {}}} SUCCS {{258 0 0-4319 {}} {258 0 0-4451 {}}} CYCLES {}}
set a(0-4279) {NAME and#7 TYPE AND PAR 0-4063 XREFS 68978 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 4 0.40364405481779725} PREDS {{258 0 0-4249 {}} {258 0 0-4271 {}}} SUCCS {{259 0 0-4280 {}}} CYCLES {}}
set a(0-4280) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4063 XREFS 68979 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 4 0.47282573885871304} PREDS {{258 0 0-4188 {}} {258 0 0-4276 {}} {258 0 0-4071 {}} {259 0 0-4279 {}}} SUCCS {{258 0 0-4398 {}} {258 0 0-4452 {}}} CYCLES {}}
set a(0-4281) {NAME not#3 TYPE NOT PAR 0-4063 XREFS 68980 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.4470618526469074} PREDS {{258 0 0-4245 {}}} SUCCS {{259 0 0-4282 {}}} CYCLES {}}
set a(0-4282) {NAME conc#1 TYPE CONCATENATE PAR 0-4063 XREFS 68981 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.4470618526469074} PREDS {{259 0 0-4281 {}}} SUCCS {{259 0 0-4283 {}}} CYCLES {}}
set a(0-4283) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4063 XREFS 68982 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.38969100900625775 2 0.5923955988710283} PREDS {{259 0 0-4282 {}}} SUCCS {{259 0 0-4284 {}}} CYCLES {}}
set a(0-4284) {NAME slc#3 TYPE READSLICE PAR 0-4063 XREFS 68983 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-4283 {}}} SUCCS {{259 0 0-4285 {}} {258 0 0-4312 {}} {258 0 0-4314 {}}} CYCLES {}}
set a(0-4285) {NAME sel#6 TYPE SELECT PAR 0-4063 XREFS 68984 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-4284 {}}} SUCCS {{146 0 0-4286 {}} {146 0 0-4287 {}} {146 0 0-4288 {}} {146 0 0-4289 {}} {146 0 0-4290 {}} {146 0 0-4291 {}} {146 0 0-4292 {}} {146 0 0-4293 {}} {146 0 0-4294 {}} {146 0 0-4295 {}} {146 0 0-4296 {}} {146 0 0-4297 {}} {146 0 0-4298 {}} {146 0 0-4299 {}} {146 0 0-4300 {}} {146 0 0-4301 {}} {146 0 0-4302 {}} {146 0 0-4303 {}} {146 0 0-4304 {}} {146 0 0-4305 {}} {130 0 0-4306 {}} {130 0 0-4307 {}}} CYCLES {}}
set a(0-4286) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-4063 XREFS 68985 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4196 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4287) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-4063 XREFS 68986 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4196 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4288) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-4063 XREFS 68987 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4196 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4289) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-4063 XREFS 68988 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4196 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4290) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-4063 XREFS 68989 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4196 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4291) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-4063 XREFS 68990 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4196 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4292) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-4063 XREFS 68991 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4196 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4293) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-4063 XREFS 68992 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4196 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4294) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-4063 XREFS 68993 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4196 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4295) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-4063 XREFS 68994 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4196 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4296) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-4063 XREFS 68995 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4192 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4297) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-4063 XREFS 68996 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4192 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4298) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-4063 XREFS 68997 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4192 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4299) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-4063 XREFS 68998 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4192 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4300) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-4063 XREFS 68999 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4192 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4301) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-4063 XREFS 69000 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4192 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4302) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-4063 XREFS 69001 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4192 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4303) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-4063 XREFS 69002 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4192 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4304) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-4063 XREFS 69003 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4192 {}}} SUCCS {{258 0 0-4306 {}}} CYCLES {}}
set a(0-4305) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-4063 XREFS 69004 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4285 {}} {258 0 0-4192 {}}} SUCCS {{259 0 0-4306 {}}} CYCLES {}}
set a(0-4306) {NAME if#6:if:nor TYPE NOR PAR 0-4063 XREFS 69005 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-4285 {}} {258 0 0-4304 {}} {258 0 0-4303 {}} {258 0 0-4302 {}} {258 0 0-4301 {}} {258 0 0-4300 {}} {258 0 0-4299 {}} {258 0 0-4298 {}} {258 0 0-4297 {}} {258 0 0-4296 {}} {258 0 0-4295 {}} {258 0 0-4294 {}} {258 0 0-4293 {}} {258 0 0-4292 {}} {258 0 0-4291 {}} {258 0 0-4290 {}} {258 0 0-4289 {}} {258 0 0-4288 {}} {258 0 0-4287 {}} {258 0 0-4286 {}} {259 0 0-4305 {}}} SUCCS {{259 0 0-4307 {}} {258 0 0-4312 {}} {258 0 0-4314 {}}} CYCLES {}}
set a(0-4307) {NAME if#6:sel TYPE SELECT PAR 0-4063 XREFS 69006 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-4285 {}} {259 0 0-4306 {}}} SUCCS {{146 0 0-4308 {}} {146 0 0-4309 {}} {146 0 0-4310 {}} {146 0 0-4311 {}}} CYCLES {}}
set a(0-4308) {NAME asn#213 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 69007 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4307 {}}} SUCCS {{259 0 0-4309 {}}} CYCLES {}}
set a(0-4309) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-4063 XREFS 69008 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-4307 {}} {259 0 0-4308 {}}} SUCCS {{258 0 0-4313 {}}} CYCLES {}}
set a(0-4310) {NAME asn#214 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 69009 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-4307 {}}} SUCCS {{259 0 0-4311 {}}} CYCLES {}}
set a(0-4311) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-4063 XREFS 69010 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-4307 {}} {259 0 0-4310 {}}} SUCCS {{258 0 0-4315 {}}} CYCLES {}}
set a(0-4312) {NAME and#8 TYPE AND PAR 0-4063 XREFS 69011 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{258 0 0-4284 {}} {258 0 0-4306 {}}} SUCCS {{259 0 0-4313 {}}} CYCLES {}}
set a(0-4313) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4063 XREFS 69012 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.45887281455635925 2 0.6615774044211298} PREDS {{258 0 0-4192 {}} {258 0 0-4309 {}} {258 0 0-4070 {}} {259 0 0-4312 {}}} SUCCS {{258 0 0-4323 {}} {258 0 0-4324 {}} {258 0 0-4325 {}} {258 0 0-4326 {}} {258 0 0-4327 {}} {258 0 0-4328 {}} {258 0 0-4329 {}} {258 0 0-4330 {}} {258 0 0-4331 {}} {258 0 0-4332 {}} {258 0 0-4355 {}} {258 0 0-4357 {}} {258 0 0-4372 {}} {258 0 0-4453 {}}} CYCLES {}}
set a(0-4314) {NAME and#9 TYPE AND PAR 0-4063 XREFS 69013 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 3 0.4739936013003199} PREDS {{258 0 0-4284 {}} {258 0 0-4306 {}}} SUCCS {{259 0 0-4315 {}}} CYCLES {}}
set a(0-4315) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4063 XREFS 69014 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.5431752853412357} PREDS {{258 0 0-4196 {}} {258 0 0-4311 {}} {258 0 0-4069 {}} {259 0 0-4314 {}}} SUCCS {{258 0 0-4375 {}} {258 0 0-4454 {}}} CYCLES {}}
set a(0-4316) {NAME asn#215 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 69015 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 3 0.7307593134620344} PREDS {} SUCCS {{259 0 0-4317 {}}} CYCLES {}}
set a(0-4317) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-4063 XREFS 69016 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-4316 {}}} SUCCS {{259 0 0-4318 {}}} CYCLES {}}
set a(0-4318) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-4063 XREFS 69017 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-4317 {}}} SUCCS {{258 0 0-4321 {}}} CYCLES {}}
set a(0-4319) {NAME deltax_square_red:not TYPE NOT PAR 0-4063 XREFS 69018 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 3 0.7307593134620344} PREDS {{258 0 0-4278 {}}} SUCCS {{259 0 0-4320 {}}} CYCLES {}}
set a(0-4320) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-4063 XREFS 69019 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-4319 {}}} SUCCS {{259 0 0-4321 {}}} CYCLES {}}
set a(0-4321) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-4063 XREFS 69020 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.742066332834389 3 0.999999794937716} PREDS {{258 0 0-4318 {}} {259 0 0-4320 {}}} SUCCS {{259 0 0-4322 {}}} CYCLES {}}
set a(0-4322) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-4063 XREFS 69021 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-4321 {}}} SUCCS {{258 0 0-4383 {}} {258 0 0-4385 {}} {258 0 0-4391 {}}} CYCLES {}}
set a(0-4323) {NAME blue_xy:slc(blue_xy(0)) TYPE READSLICE PAR 0-4063 XREFS 69022 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-4313 {}}} SUCCS {{258 0 0-4333 {}}} CYCLES {}}
set a(0-4324) {NAME blue_xy:slc(blue_xy(0))#1 TYPE READSLICE PAR 0-4063 XREFS 69023 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-4313 {}}} SUCCS {{258 0 0-4333 {}}} CYCLES {}}
set a(0-4325) {NAME blue_xy:slc(blue_xy(0))#2 TYPE READSLICE PAR 0-4063 XREFS 69024 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-4313 {}}} SUCCS {{258 0 0-4333 {}}} CYCLES {}}
set a(0-4326) {NAME blue_xy:slc(blue_xy(0))#3 TYPE READSLICE PAR 0-4063 XREFS 69025 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-4313 {}}} SUCCS {{258 0 0-4333 {}}} CYCLES {}}
set a(0-4327) {NAME blue_xy:slc(blue_xy(0))#4 TYPE READSLICE PAR 0-4063 XREFS 69026 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-4313 {}}} SUCCS {{258 0 0-4333 {}}} CYCLES {}}
set a(0-4328) {NAME blue_xy:slc(blue_xy(0))#5 TYPE READSLICE PAR 0-4063 XREFS 69027 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-4313 {}}} SUCCS {{258 0 0-4333 {}}} CYCLES {}}
set a(0-4329) {NAME blue_xy:slc(blue_xy(0))#6 TYPE READSLICE PAR 0-4063 XREFS 69028 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-4313 {}}} SUCCS {{258 0 0-4333 {}}} CYCLES {}}
set a(0-4330) {NAME blue_xy:slc(blue_xy(0))#7 TYPE READSLICE PAR 0-4063 XREFS 69029 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-4313 {}}} SUCCS {{258 0 0-4333 {}}} CYCLES {}}
set a(0-4331) {NAME blue_xy:slc(blue_xy(0))#8 TYPE READSLICE PAR 0-4063 XREFS 69030 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-4313 {}}} SUCCS {{258 0 0-4333 {}}} CYCLES {}}
set a(0-4332) {NAME blue_xy:slc(blue_xy(0))#9 TYPE READSLICE PAR 0-4063 XREFS 69031 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-4313 {}}} SUCCS {{259 0 0-4333 {}}} CYCLES {}}
set a(0-4333) {NAME if#10:nor#1 TYPE NOR PAR 0-4063 XREFS 69032 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-4331 {}} {258 0 0-4330 {}} {258 0 0-4329 {}} {258 0 0-4328 {}} {258 0 0-4327 {}} {258 0 0-4326 {}} {258 0 0-4325 {}} {258 0 0-4324 {}} {258 0 0-4323 {}} {259 0 0-4332 {}}} SUCCS {{258 0 0-4354 {}}} CYCLES {}}
set a(0-4334) {NAME if#10:asn TYPE ASSIGN PAR 0-4063 XREFS 69033 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-4455 {}}} SUCCS {{259 0 0-4335 {}} {256 0 0-4455 {}}} CYCLES {}}
set a(0-4335) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs) TYPE READSLICE PAR 0-4063 XREFS 69034 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-4334 {}}} SUCCS {{258 0 0-4354 {}}} CYCLES {}}
set a(0-4336) {NAME if#10:asn#1 TYPE ASSIGN PAR 0-4063 XREFS 69035 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-4455 {}}} SUCCS {{259 0 0-4337 {}} {256 0 0-4455 {}}} CYCLES {}}
set a(0-4337) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-4063 XREFS 69036 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-4336 {}}} SUCCS {{258 0 0-4354 {}}} CYCLES {}}
set a(0-4338) {NAME if#10:asn#2 TYPE ASSIGN PAR 0-4063 XREFS 69037 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-4455 {}}} SUCCS {{259 0 0-4339 {}} {256 0 0-4455 {}}} CYCLES {}}
set a(0-4339) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-4063 XREFS 69038 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-4338 {}}} SUCCS {{258 0 0-4354 {}}} CYCLES {}}
set a(0-4340) {NAME if#10:asn#3 TYPE ASSIGN PAR 0-4063 XREFS 69039 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-4455 {}}} SUCCS {{259 0 0-4341 {}} {256 0 0-4455 {}}} CYCLES {}}
set a(0-4341) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-4063 XREFS 69040 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-4340 {}}} SUCCS {{258 0 0-4354 {}}} CYCLES {}}
set a(0-4342) {NAME if#10:asn#4 TYPE ASSIGN PAR 0-4063 XREFS 69041 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-4455 {}}} SUCCS {{259 0 0-4343 {}} {256 0 0-4455 {}}} CYCLES {}}
set a(0-4343) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-4063 XREFS 69042 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-4342 {}}} SUCCS {{258 0 0-4354 {}}} CYCLES {}}
set a(0-4344) {NAME if#10:asn#5 TYPE ASSIGN PAR 0-4063 XREFS 69043 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-4455 {}}} SUCCS {{259 0 0-4345 {}} {256 0 0-4455 {}}} CYCLES {}}
set a(0-4345) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-4063 XREFS 69044 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-4344 {}}} SUCCS {{258 0 0-4354 {}}} CYCLES {}}
set a(0-4346) {NAME if#10:asn#6 TYPE ASSIGN PAR 0-4063 XREFS 69045 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-4455 {}}} SUCCS {{259 0 0-4347 {}} {256 0 0-4455 {}}} CYCLES {}}
set a(0-4347) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-4063 XREFS 69046 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-4346 {}}} SUCCS {{258 0 0-4354 {}}} CYCLES {}}
set a(0-4348) {NAME if#10:asn#7 TYPE ASSIGN PAR 0-4063 XREFS 69047 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-4455 {}}} SUCCS {{259 0 0-4349 {}} {256 0 0-4455 {}}} CYCLES {}}
set a(0-4349) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-4063 XREFS 69048 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-4348 {}}} SUCCS {{258 0 0-4354 {}}} CYCLES {}}
set a(0-4350) {NAME if#10:asn#8 TYPE ASSIGN PAR 0-4063 XREFS 69049 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-4455 {}}} SUCCS {{259 0 0-4351 {}} {256 0 0-4455 {}}} CYCLES {}}
set a(0-4351) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-4063 XREFS 69050 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-4350 {}}} SUCCS {{258 0 0-4354 {}}} CYCLES {}}
set a(0-4352) {NAME if#10:asn#9 TYPE ASSIGN PAR 0-4063 XREFS 69051 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-4455 {}}} SUCCS {{259 0 0-4353 {}} {256 0 0-4455 {}}} CYCLES {}}
set a(0-4353) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-4063 XREFS 69052 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-4352 {}}} SUCCS {{259 0 0-4354 {}}} CYCLES {}}
set a(0-4354) {NAME if#10:nor TYPE NOR PAR 0-4063 XREFS 69053 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-4351 {}} {258 0 0-4349 {}} {258 0 0-4347 {}} {258 0 0-4345 {}} {258 0 0-4343 {}} {258 0 0-4341 {}} {258 0 0-4339 {}} {258 0 0-4337 {}} {258 0 0-4335 {}} {258 0 0-4333 {}} {259 0 0-4353 {}}} SUCCS {{258 0 0-4357 {}} {258 0 0-4371 {}} {258 0 0-4374 {}}} CYCLES {}}
set a(0-4355) {NAME deltax_blue:conc TYPE CONCATENATE PAR 0-4063 XREFS 69054 LOC {2 0.4449273527536324 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{258 0 0-4313 {}}} SUCCS {{258 0 0-4360 {}}} CYCLES {}}
set a(0-4356) {NAME asn#216 TYPE ASSIGN PAR 0-4063 XREFS 69055 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-4455 {}}} SUCCS {{259 0 0-4357 {}} {256 0 0-4455 {}}} CYCLES {}}
set a(0-4357) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#13 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4063 XREFS 69056 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.5280546110972695 2 0.7307592009620401} PREDS {{258 0 0-4354 {}} {258 0 0-4313 {}} {259 0 0-4356 {}}} SUCCS {{259 0 0-4358 {}}} CYCLES {}}
set a(0-4358) {NAME deltax_blue:not TYPE NOT PAR 0-4063 XREFS 69057 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-4357 {}}} SUCCS {{259 0 0-4359 {}}} CYCLES {}}
set a(0-4359) {NAME deltax_blue:conc#2 TYPE CONCATENATE PAR 0-4063 XREFS 69058 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-4358 {}}} SUCCS {{259 0 0-4360 {}}} CYCLES {}}
set a(0-4360) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltax_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-4063 XREFS 69059 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7972952050729454 2 0.999999794937716} PREDS {{258 0 0-4355 {}} {259 0 0-4359 {}}} SUCCS {{259 0 0-4361 {}}} CYCLES {}}
set a(0-4361) {NAME deltax_blue:slc TYPE READSLICE PAR 0-4063 XREFS 69060 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 3 0.16183911690804417} PREDS {{259 0 0-4360 {}}} SUCCS {{259 0 0-4362 {}} {258 0 0-4366 {}}} CYCLES {}}
set a(0-4362) {NAME if#11:slc(deltax_blue:acc.psp) TYPE READSLICE PAR 0-4063 XREFS 69061 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 3 0.16183911690804417} PREDS {{259 0 0-4361 {}}} SUCCS {{259 0 0-4363 {}}} CYCLES {}}
set a(0-4363) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,1,4,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME if#11:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-4063 XREFS 69062 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 2 0.9999997871450408 3 0.36454356891785167} PREDS {{259 0 0-4362 {}}} SUCCS {{259 0 0-4364 {}}} CYCLES {}}
set a(0-4364) {NAME slc#5 TYPE READSLICE PAR 0-4063 XREFS 69063 LOC {2 0.9860543506972825 2 0.9999999250000037 2 0.9999999250000037 3 0.36454370677281467} PREDS {{259 0 0-4363 {}}} SUCCS {{259 0 0-4365 {}} {258 0 0-4369 {}}} CYCLES {}}
set a(0-4365) {NAME asel#34 TYPE SELECT PAR 0-4063 XREFS 69064 LOC {2 0.9860543506972825 2 0.9999999250000037 2 0.9999999250000037 3 0.36454370677281467} PREDS {{259 0 0-4364 {}}} SUCCS {{146 0 0-4366 {}} {146 0 0-4367 {}} {146 0 0-4368 {}}} CYCLES {}}
set a(0-4366) {NAME deltax_blue:not#1 TYPE NOT PAR 0-4063 XREFS 69065 LOC {2 0.9860543506972825 3 0.16183911690804417 3 0.16183911690804417 3 0.36454370677281467} PREDS {{146 0 0-4365 {}} {258 0 0-4361 {}}} SUCCS {{259 0 0-4367 {}}} CYCLES {}}
set a(0-4367) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 1 NAME aif#34:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-4063 XREFS 69066 LOC {3 0.0 3 0.16183911690804417 3 0.16183911690804417 3 0.38969098924733325 3 0.5923955791121038} PREDS {{146 0 0-4365 {}} {259 0 0-4366 {}}} SUCCS {{259 0 0-4368 {}}} CYCLES {}}
set a(0-4368) {NAME aif#34:slc TYPE READSLICE PAR 0-4063 XREFS 69067 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{146 0 0-4365 {}} {259 0 0-4367 {}}} SUCCS {{259 0 0-4369 {}}} CYCLES {}}
set a(0-4369) {NAME if#11:and TYPE AND PAR 0-4063 XREFS 69068 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{258 0 0-4364 {}} {258 0 0-4068 {}} {259 0 0-4368 {}}} SUCCS {{258 0 0-4371 {}} {258 0 0-4374 {}}} CYCLES {}}
set a(0-4370) {NAME asn#217 TYPE ASSIGN PAR 0-4063 XREFS 69069 LOC {2 0.2970338101483095 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{262 0 0-4455 {}}} SUCCS {{258 0 0-4372 {}} {256 0 0-4455 {}}} CYCLES {}}
set a(0-4371) {NAME or#3 TYPE OR PAR 0-4063 XREFS 69070 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{258 0 0-4369 {}} {258 0 0-4354 {}}} SUCCS {{259 0 0-4372 {}}} CYCLES {}}
set a(0-4372) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#15 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4063 XREFS 69071 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.45887281455635925 3 0.6615774044211298} PREDS {{258 0 0-4370 {}} {258 0 0-4313 {}} {259 0 0-4371 {}}} SUCCS {{258 0 0-4379 {}} {258 0 0-4455 {}}} CYCLES {}}
set a(0-4373) {NAME asn#218 TYPE ASSIGN PAR 0-4063 XREFS 69072 LOC {2 0.2970338101483095 3 0.9308181284590936 3 0.9308181284590936 4 0.40364405481779725} PREDS {{262 0 0-4456 {}}} SUCCS {{258 0 0-4375 {}} {256 0 0-4456 {}}} CYCLES {}}
set a(0-4374) {NAME or#4 TYPE OR PAR 0-4063 XREFS 69073 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 4 0.40364405481779725} PREDS {{258 0 0-4369 {}} {258 0 0-4354 {}}} SUCCS {{259 0 0-4375 {}}} CYCLES {}}
set a(0-4375) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 7 NAME mux#16 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4063 XREFS 69074 LOC {3 0.22785201360739932 3 0.9308181284590936 3 0.9308181284590936 3 0.9999998125000095 4 0.47282573885871304} PREDS {{258 0 0-4373 {}} {258 0 0-4315 {}} {259 0 0-4374 {}}} SUCCS {{258 0 0-4425 {}} {258 0 0-4456 {}}} CYCLES {}}
set a(0-4376) {NAME asn#219 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 69075 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {} SUCCS {{259 0 0-4377 {}}} CYCLES {}}
set a(0-4377) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-4063 XREFS 69076 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-4376 {}}} SUCCS {{259 0 0-4378 {}}} CYCLES {}}
set a(0-4378) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-4063 XREFS 69077 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-4377 {}}} SUCCS {{258 0 0-4381 {}}} CYCLES {}}
set a(0-4379) {NAME deltax_square_blue:not TYPE NOT PAR 0-4063 XREFS 69078 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{258 0 0-4372 {}}} SUCCS {{259 0 0-4380 {}}} CYCLES {}}
set a(0-4380) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-4063 XREFS 69079 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-4379 {}}} SUCCS {{259 0 0-4381 {}}} CYCLES {}}
set a(0-4381) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-4063 XREFS 69080 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 3 0.999999794937716} PREDS {{258 0 0-4378 {}} {259 0 0-4380 {}}} SUCCS {{259 0 0-4382 {}}} CYCLES {}}
set a(0-4382) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-4063 XREFS 69081 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-4381 {}}} SUCCS {{258 0 0-4410 {}} {258 0 0-4412 {}} {258 0 0-4418 {}}} CYCLES {}}
set a(0-4383) {NAME slc#8 TYPE READSLICE PAR 0-4063 XREFS 69082 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{258 0 0-4322 {}}} SUCCS {{259 0 0-4384 {}}} CYCLES {}}
set a(0-4384) {NAME asel#36 TYPE SELECT PAR 0-4063 XREFS 69083 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-4383 {}}} SUCCS {{146 0 0-4385 {}} {146 0 0-4386 {}} {146 0 0-4387 {}} {146 0 0-4388 {}} {146 0 0-4389 {}} {146 0 0-4390 {}}} CYCLES {}}
set a(0-4385) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-4063 XREFS 69084 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-4384 {}} {258 0 0-4322 {}}} SUCCS {{259 0 0-4386 {}}} CYCLES {}}
set a(0-4386) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-4063 XREFS 69085 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-4384 {}} {259 0 0-4385 {}}} SUCCS {{259 0 0-4387 {}}} CYCLES {}}
set a(0-4387) {NAME if#12:conc TYPE CONCATENATE PAR 0-4063 XREFS 69086 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-4384 {}} {259 0 0-4386 {}}} SUCCS {{259 0 0-4388 {}}} CYCLES {}}
set a(0-4388) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#36:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-4063 XREFS 69087 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 2 0.9999997853612504 4 0.47282571171995413} PREDS {{146 0 0-4384 {}} {259 0 0-4387 {}}} SUCCS {{259 0 0-4389 {}}} CYCLES {}}
set a(0-4389) {NAME aif#36:slc TYPE READSLICE PAR 0-4063 XREFS 69088 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-4384 {}} {259 0 0-4388 {}}} SUCCS {{259 0 0-4390 {}}} CYCLES {}}
set a(0-4390) {NAME if#12:not TYPE NOT PAR 0-4063 XREFS 69089 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-4384 {}} {259 0 0-4389 {}}} SUCCS {{258 0 0-4393 {}}} CYCLES {}}
set a(0-4391) {NAME slc#6 TYPE READSLICE PAR 0-4063 XREFS 69090 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 4 0.47282585135870747} PREDS {{258 0 0-4322 {}}} SUCCS {{259 0 0-4392 {}}} CYCLES {}}
set a(0-4392) {NAME if#12:not#2 TYPE NOT PAR 0-4063 XREFS 69091 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-4391 {}}} SUCCS {{259 0 0-4393 {}}} CYCLES {}}
set a(0-4393) {NAME if#12:and TYPE AND PAR 0-4063 XREFS 69092 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {{258 0 0-4390 {}} {258 0 0-4067 {}} {259 0 0-4392 {}}} SUCCS {{259 0 0-4394 {}} {258 0 0-4444 {}}} CYCLES {}}
set a(0-4394) {NAME asel#38 TYPE SELECT PAR 0-4063 XREFS 69093 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-4393 {}}} SUCCS {{146 0 0-4395 {}} {146 0 0-4396 {}} {146 0 0-4397 {}} {146 0 0-4398 {}} {146 0 0-4399 {}} {146 0 0-4400 {}} {130 0 0-4401 {}} {146 0 0-4402 {}} {130 0 0-4403 {}}} CYCLES {}}
set a(0-4395) {NAME asn#220 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 69094 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-4394 {}}} SUCCS {{259 0 0-4396 {}}} CYCLES {}}
set a(0-4396) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-4063 XREFS 69095 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-4394 {}} {259 0 0-4395 {}}} SUCCS {{259 0 0-4397 {}}} CYCLES {}}
set a(0-4397) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-4063 XREFS 69096 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-4394 {}} {259 0 0-4396 {}}} SUCCS {{258 0 0-4400 {}}} CYCLES {}}
set a(0-4398) {NAME deltay_square_red:not TYPE NOT PAR 0-4063 XREFS 69097 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-4394 {}} {258 0 0-4280 {}}} SUCCS {{259 0 0-4399 {}}} CYCLES {}}
set a(0-4399) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-4063 XREFS 69098 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-4394 {}} {259 0 0-4398 {}}} SUCCS {{259 0 0-4400 {}}} CYCLES {}}
set a(0-4400) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-4063 XREFS 69099 LOC {3 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 4 0.742066332834389} PREDS {{146 0 0-4394 {}} {258 0 0-4397 {}} {259 0 0-4399 {}}} SUCCS {{259 0 0-4401 {}}} CYCLES {}}
set a(0-4401) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-4063 XREFS 69100 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-4394 {}} {259 0 0-4400 {}}} SUCCS {{259 0 0-4402 {}} {258 0 0-4404 {}} {258 0 0-4441 {}}} CYCLES {}}
set a(0-4402) {NAME aif#38:slc#1 TYPE READSLICE PAR 0-4063 XREFS 69101 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-4394 {}} {259 0 0-4401 {}}} SUCCS {{259 0 0-4403 {}}} CYCLES {}}
set a(0-4403) {NAME aif#38:asel TYPE SELECT PAR 0-4063 XREFS 69102 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-4394 {}} {259 0 0-4402 {}}} SUCCS {{146 0 0-4404 {}} {146 0 0-4405 {}} {146 0 0-4406 {}} {146 0 0-4407 {}} {146 0 0-4408 {}} {146 0 0-4409 {}}} CYCLES {}}
set a(0-4404) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-4063 XREFS 69103 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-4403 {}} {258 0 0-4401 {}}} SUCCS {{259 0 0-4405 {}}} CYCLES {}}
set a(0-4405) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-4063 XREFS 69104 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-4403 {}} {259 0 0-4404 {}}} SUCCS {{259 0 0-4406 {}}} CYCLES {}}
set a(0-4406) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-4063 XREFS 69105 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-4403 {}} {259 0 0-4405 {}}} SUCCS {{259 0 0-4407 {}}} CYCLES {}}
set a(0-4407) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#38:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-4063 XREFS 69106 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 4 0.9999997853612504} PREDS {{146 0 0-4403 {}} {259 0 0-4406 {}}} SUCCS {{259 0 0-4408 {}}} CYCLES {}}
set a(0-4408) {NAME aif#38:aif:slc TYPE READSLICE PAR 0-4063 XREFS 69107 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-4403 {}} {259 0 0-4407 {}}} SUCCS {{259 0 0-4409 {}}} CYCLES {}}
set a(0-4409) {NAME if#12:not#1 TYPE NOT PAR 0-4063 XREFS 69108 LOC {3 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-4403 {}} {259 0 0-4408 {}}} SUCCS {{258 0 0-4444 {}}} CYCLES {}}
set a(0-4410) {NAME slc#9 TYPE READSLICE PAR 0-4063 XREFS 69109 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{258 0 0-4382 {}}} SUCCS {{259 0 0-4411 {}}} CYCLES {}}
set a(0-4411) {NAME asel#42 TYPE SELECT PAR 0-4063 XREFS 69110 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-4410 {}}} SUCCS {{146 0 0-4412 {}} {146 0 0-4413 {}} {146 0 0-4414 {}} {146 0 0-4415 {}} {146 0 0-4416 {}} {146 0 0-4417 {}}} CYCLES {}}
set a(0-4412) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-4063 XREFS 69111 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-4411 {}} {258 0 0-4382 {}}} SUCCS {{259 0 0-4413 {}}} CYCLES {}}
set a(0-4413) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-4063 XREFS 69112 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-4411 {}} {259 0 0-4412 {}}} SUCCS {{259 0 0-4414 {}}} CYCLES {}}
set a(0-4414) {NAME if#13:conc TYPE CONCATENATE PAR 0-4063 XREFS 69113 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-4411 {}} {259 0 0-4413 {}}} SUCCS {{259 0 0-4415 {}}} CYCLES {}}
set a(0-4415) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#42:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-4063 XREFS 69114 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 4 0.47282571171995413} PREDS {{146 0 0-4411 {}} {259 0 0-4414 {}}} SUCCS {{259 0 0-4416 {}}} CYCLES {}}
set a(0-4416) {NAME aif#42:slc TYPE READSLICE PAR 0-4063 XREFS 69115 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-4411 {}} {259 0 0-4415 {}}} SUCCS {{259 0 0-4417 {}}} CYCLES {}}
set a(0-4417) {NAME if#13:not TYPE NOT PAR 0-4063 XREFS 69116 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-4411 {}} {259 0 0-4416 {}}} SUCCS {{258 0 0-4420 {}}} CYCLES {}}
set a(0-4418) {NAME slc#7 TYPE READSLICE PAR 0-4063 XREFS 69117 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.47282585135870747} PREDS {{258 0 0-4382 {}}} SUCCS {{259 0 0-4419 {}}} CYCLES {}}
set a(0-4419) {NAME if#13:not#2 TYPE NOT PAR 0-4063 XREFS 69118 LOC {3 0.566274421686279 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-4418 {}}} SUCCS {{259 0 0-4420 {}}} CYCLES {}}
set a(0-4420) {NAME if#13:and TYPE AND PAR 0-4063 XREFS 69119 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{258 0 0-4417 {}} {258 0 0-4065 {}} {259 0 0-4419 {}}} SUCCS {{259 0 0-4421 {}} {258 0 0-4439 {}}} CYCLES {}}
set a(0-4421) {NAME asel#44 TYPE SELECT PAR 0-4063 XREFS 69120 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-4420 {}}} SUCCS {{146 0 0-4422 {}} {146 0 0-4423 {}} {146 0 0-4424 {}} {146 0 0-4425 {}} {146 0 0-4426 {}} {146 0 0-4427 {}} {130 0 0-4428 {}} {146 0 0-4429 {}} {130 0 0-4430 {}}} CYCLES {}}
set a(0-4422) {NAME asn#221 TYPE {I/O_READ SIGNAL} PAR 0-4063 XREFS 69121 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-4421 {}}} SUCCS {{259 0 0-4423 {}}} CYCLES {}}
set a(0-4423) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-4063 XREFS 69122 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-4421 {}} {259 0 0-4422 {}}} SUCCS {{259 0 0-4424 {}}} CYCLES {}}
set a(0-4424) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-4063 XREFS 69123 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-4421 {}} {259 0 0-4423 {}}} SUCCS {{258 0 0-4427 {}}} CYCLES {}}
set a(0-4425) {NAME deltay_square_blue:not TYPE NOT PAR 0-4063 XREFS 69124 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-4421 {}} {258 0 0-4375 {}}} SUCCS {{259 0 0-4426 {}}} CYCLES {}}
set a(0-4426) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-4063 XREFS 69125 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-4421 {}} {259 0 0-4425 {}}} SUCCS {{259 0 0-4427 {}}} CYCLES {}}
set a(0-4427) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-4063 XREFS 69126 LOC {4 0.0 4 0.47282585135870747 4 0.47282585135870747 4 0.742066332834389 4 0.742066332834389} PREDS {{146 0 0-4421 {}} {258 0 0-4424 {}} {259 0 0-4426 {}}} SUCCS {{259 0 0-4428 {}}} CYCLES {}}
set a(0-4428) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-4063 XREFS 69127 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-4421 {}} {259 0 0-4427 {}}} SUCCS {{259 0 0-4429 {}} {258 0 0-4431 {}} {258 0 0-4437 {}}} CYCLES {}}
set a(0-4429) {NAME aif#44:slc#1 TYPE READSLICE PAR 0-4063 XREFS 69128 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-4421 {}} {259 0 0-4428 {}}} SUCCS {{259 0 0-4430 {}}} CYCLES {}}
set a(0-4430) {NAME aif#44:asel TYPE SELECT PAR 0-4063 XREFS 69129 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-4421 {}} {259 0 0-4429 {}}} SUCCS {{146 0 0-4431 {}} {146 0 0-4432 {}} {146 0 0-4433 {}} {146 0 0-4434 {}} {146 0 0-4435 {}} {146 0 0-4436 {}}} CYCLES {}}
set a(0-4431) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-4063 XREFS 69130 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-4430 {}} {258 0 0-4428 {}}} SUCCS {{259 0 0-4432 {}}} CYCLES {}}
set a(0-4432) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-4063 XREFS 69131 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-4430 {}} {259 0 0-4431 {}}} SUCCS {{259 0 0-4433 {}}} CYCLES {}}
set a(0-4433) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-4063 XREFS 69132 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-4430 {}} {259 0 0-4432 {}}} SUCCS {{259 0 0-4434 {}}} CYCLES {}}
set a(0-4434) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#44:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-4063 XREFS 69133 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.9999997853612504 4 0.9999997853612504} PREDS {{146 0 0-4430 {}} {259 0 0-4433 {}}} SUCCS {{259 0 0-4435 {}}} CYCLES {}}
set a(0-4435) {NAME aif#44:aif:slc TYPE READSLICE PAR 0-4063 XREFS 69134 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-4430 {}} {259 0 0-4434 {}}} SUCCS {{259 0 0-4436 {}}} CYCLES {}}
set a(0-4436) {NAME if#13:not#1 TYPE NOT PAR 0-4063 XREFS 69135 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-4430 {}} {259 0 0-4435 {}}} SUCCS {{258 0 0-4439 {}}} CYCLES {}}
set a(0-4437) {NAME aif#44:slc TYPE READSLICE PAR 0-4063 XREFS 69136 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.9999999250000037} PREDS {{258 0 0-4428 {}}} SUCCS {{259 0 0-4438 {}}} CYCLES {}}
set a(0-4438) {NAME if#13:not#3 TYPE NOT PAR 0-4063 XREFS 69137 LOC {4 0.2692406115379694 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-4437 {}}} SUCCS {{259 0 0-4439 {}}} CYCLES {}}
set a(0-4439) {NAME if#13:and#2 TYPE AND PAR 0-4063 XREFS 69138 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-4420 {}} {258 0 0-4436 {}} {258 0 0-4064 {}} {259 0 0-4438 {}}} SUCCS {{258 0 0-4443 {}} {258 0 0-4446 {}}} CYCLES {}}
set a(0-4440) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-4063 XREFS 69139 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-4440 {}} {80 0 0-4448 {}}} SUCCS {{260 0 0-4440 {}} {80 0 0-4448 {}}} CYCLES {}}
set a(0-4441) {NAME aif#38:slc TYPE READSLICE PAR 0-4063 XREFS 69140 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 4 0.9999999250000037} PREDS {{258 0 0-4401 {}}} SUCCS {{259 0 0-4442 {}}} CYCLES {}}
set a(0-4442) {NAME if#12:not#3 TYPE NOT PAR 0-4063 XREFS 69141 LOC {3 0.2692406115379694 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-4441 {}}} SUCCS {{258 0 0-4444 {}}} CYCLES {}}
set a(0-4443) {NAME not#19 TYPE NOT PAR 0-4063 XREFS 69142 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-4439 {}}} SUCCS {{259 0 0-4444 {}}} CYCLES {}}
set a(0-4444) {NAME and#10 TYPE AND PAR 0-4063 XREFS 69143 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-4393 {}} {258 0 0-4442 {}} {258 0 0-4409 {}} {258 0 0-4066 {}} {259 0 0-4443 {}}} SUCCS {{259 0 0-4445 {}}} CYCLES {}}
set a(0-4445) {NAME exs#4 TYPE SIGNEXTEND PAR 0-4063 XREFS 69144 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-4444 {}}} SUCCS {{258 0 0-4447 {}}} CYCLES {}}
set a(0-4446) {NAME exs#2 TYPE SIGNEXTEND PAR 0-4063 XREFS 69145 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-4439 {}}} SUCCS {{259 0 0-4447 {}}} CYCLES {}}
set a(0-4447) {NAME conc#18 TYPE CONCATENATE PAR 0-4063 XREFS 69146 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-4445 {}} {259 0 0-4446 {}}} SUCCS {{259 0 0-4448 {}}} CYCLES {}}
set a(0-4448) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-4063 XREFS 69147 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-4448 {}} {80 0 0-4440 {}} {259 0 0-4447 {}}} SUCCS {{80 0 0-4440 {}} {260 0 0-4448 {}}} CYCLES {}}
set a(0-4449) {NAME vin:asn(acc#8(0).sva) TYPE ASSIGN PAR 0-4063 XREFS 69148 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 4 0.2366116381694181} PREDS {{260 0 0-4449 {}} {256 0 0-4129 {}} {258 0 0-4213 {}}} SUCCS {{262 0 0-4129 {}} {260 0 0-4449 {}}} CYCLES {}}
set a(0-4450) {NAME vin:asn(acc#8(1).sva) TYPE ASSIGN PAR 0-4063 XREFS 69149 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 3 0.16742984162850794} PREDS {{260 0 0-4450 {}} {256 0 0-4132 {}} {258 0 0-4245 {}}} SUCCS {{262 0 0-4132 {}} {260 0 0-4450 {}}} CYCLES {}}
set a(0-4451) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-4063 XREFS 69150 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 4 0.6123571943821403} PREDS {{260 0 0-4451 {}} {256 0 0-4181 {}} {258 0 0-4278 {}}} SUCCS {{262 0 0-4181 {}} {260 0 0-4451 {}}} CYCLES {}}
set a(0-4452) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-4063 XREFS 69151 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 4 0.6123571943821403} PREDS {{260 0 0-4452 {}} {256 0 0-4185 {}} {258 0 0-4280 {}}} SUCCS {{262 0 0-4185 {}} {260 0 0-4452 {}}} CYCLES {}}
set a(0-4453) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-4063 XREFS 69152 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-4453 {}} {256 0 0-4189 {}} {258 0 0-4313 {}}} SUCCS {{262 0 0-4189 {}} {260 0 0-4453 {}}} CYCLES {}}
set a(0-4454) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-4063 XREFS 69153 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-4454 {}} {256 0 0-4193 {}} {258 0 0-4315 {}}} SUCCS {{262 0 0-4193 {}} {260 0 0-4454 {}}} CYCLES {}}
set a(0-4455) {NAME vin:asn(blue_xy_previous(0).sva) TYPE ASSIGN PAR 0-4063 XREFS 69154 LOC {3 0.2970338101483095 3 0.4588729270563537 3 0.4588729270563537 3 0.6615775169211242} PREDS {{260 0 0-4455 {}} {256 0 0-4334 {}} {256 0 0-4336 {}} {256 0 0-4338 {}} {256 0 0-4340 {}} {256 0 0-4342 {}} {256 0 0-4344 {}} {256 0 0-4346 {}} {256 0 0-4348 {}} {256 0 0-4350 {}} {256 0 0-4352 {}} {256 0 0-4356 {}} {256 0 0-4370 {}} {258 0 0-4372 {}}} SUCCS {{262 0 0-4334 {}} {262 0 0-4336 {}} {262 0 0-4338 {}} {262 0 0-4340 {}} {262 0 0-4342 {}} {262 0 0-4344 {}} {262 0 0-4346 {}} {262 0 0-4348 {}} {262 0 0-4350 {}} {262 0 0-4352 {}} {262 0 0-4356 {}} {262 0 0-4370 {}} {260 0 0-4455 {}}} CYCLES {}}
set a(0-4456) {NAME vin:asn(blue_xy_previous(1).sva) TYPE ASSIGN PAR 0-4063 XREFS 69155 LOC {3 0.2970338101483095 3 0.9999999250000037 3 0.9999999250000037 5 0.40364405481779725} PREDS {{260 0 0-4456 {}} {256 0 0-4373 {}} {258 0 0-4375 {}}} SUCCS {{262 0 0-4373 {}} {260 0 0-4456 {}}} CYCLES {}}
set a(0-4063) {CHI {0-4064 0-4065 0-4066 0-4067 0-4068 0-4069 0-4070 0-4071 0-4072 0-4073 0-4074 0-4075 0-4076 0-4077 0-4078 0-4079 0-4080 0-4081 0-4082 0-4083 0-4084 0-4085 0-4086 0-4087 0-4088 0-4089 0-4090 0-4091 0-4092 0-4093 0-4094 0-4095 0-4096 0-4097 0-4098 0-4099 0-4100 0-4101 0-4102 0-4103 0-4104 0-4105 0-4106 0-4107 0-4108 0-4109 0-4110 0-4111 0-4112 0-4113 0-4114 0-4115 0-4116 0-4117 0-4118 0-4119 0-4120 0-4121 0-4122 0-4123 0-4124 0-4125 0-4126 0-4127 0-4128 0-4129 0-4130 0-4131 0-4132 0-4133 0-4134 0-4135 0-4136 0-4137 0-4138 0-4139 0-4140 0-4141 0-4142 0-4143 0-4144 0-4145 0-4146 0-4147 0-4148 0-4149 0-4150 0-4151 0-4152 0-4153 0-4154 0-4155 0-4156 0-4157 0-4158 0-4159 0-4160 0-4161 0-4162 0-4163 0-4164 0-4165 0-4166 0-4167 0-4168 0-4169 0-4170 0-4171 0-4172 0-4173 0-4174 0-4175 0-4176 0-4177 0-4178 0-4179 0-4180 0-4181 0-4182 0-4183 0-4184 0-4185 0-4186 0-4187 0-4188 0-4189 0-4190 0-4191 0-4192 0-4193 0-4194 0-4195 0-4196 0-4197 0-4198 0-4199 0-4200 0-4201 0-4202 0-4203 0-4204 0-4205 0-4206 0-4207 0-4208 0-4209 0-4210 0-4211 0-4212 0-4213 0-4214 0-4215 0-4216 0-4217 0-4218 0-4219 0-4220 0-4221 0-4222 0-4223 0-4224 0-4225 0-4226 0-4227 0-4228 0-4229 0-4230 0-4231 0-4232 0-4233 0-4234 0-4235 0-4236 0-4237 0-4238 0-4239 0-4240 0-4241 0-4242 0-4243 0-4244 0-4245 0-4246 0-4247 0-4248 0-4249 0-4250 0-4251 0-4252 0-4253 0-4254 0-4255 0-4256 0-4257 0-4258 0-4259 0-4260 0-4261 0-4262 0-4263 0-4264 0-4265 0-4266 0-4267 0-4268 0-4269 0-4270 0-4271 0-4272 0-4273 0-4274 0-4275 0-4276 0-4277 0-4278 0-4279 0-4280 0-4281 0-4282 0-4283 0-4284 0-4285 0-4286 0-4287 0-4288 0-4289 0-4290 0-4291 0-4292 0-4293 0-4294 0-4295 0-4296 0-4297 0-4298 0-4299 0-4300 0-4301 0-4302 0-4303 0-4304 0-4305 0-4306 0-4307 0-4308 0-4309 0-4310 0-4311 0-4312 0-4313 0-4314 0-4315 0-4316 0-4317 0-4318 0-4319 0-4320 0-4321 0-4322 0-4323 0-4324 0-4325 0-4326 0-4327 0-4328 0-4329 0-4330 0-4331 0-4332 0-4333 0-4334 0-4335 0-4336 0-4337 0-4338 0-4339 0-4340 0-4341 0-4342 0-4343 0-4344 0-4345 0-4346 0-4347 0-4348 0-4349 0-4350 0-4351 0-4352 0-4353 0-4354 0-4355 0-4356 0-4357 0-4358 0-4359 0-4360 0-4361 0-4362 0-4363 0-4364 0-4365 0-4366 0-4367 0-4368 0-4369 0-4370 0-4371 0-4372 0-4373 0-4374 0-4375 0-4376 0-4377 0-4378 0-4379 0-4380 0-4381 0-4382 0-4383 0-4384 0-4385 0-4386 0-4387 0-4388 0-4389 0-4390 0-4391 0-4392 0-4393 0-4394 0-4395 0-4396 0-4397 0-4398 0-4399 0-4400 0-4401 0-4402 0-4403 0-4404 0-4405 0-4406 0-4407 0-4408 0-4409 0-4410 0-4411 0-4412 0-4413 0-4414 0-4415 0-4416 0-4417 0-4418 0-4419 0-4420 0-4421 0-4422 0-4423 0-4424 0-4425 0-4426 0-4427 0-4428 0-4429 0-4430 0-4431 0-4432 0-4433 0-4434 0-4435 0-4436 0-4437 0-4438 0-4439 0-4440 0-4441 0-4442 0-4443 0-4444 0-4445 0-4446 0-4447 0-4448 0-4449 0-4450 0-4451 0-4452 0-4453 0-4454 0-4455 0-4456} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 5 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 5.0 CYCLES_IN 5 TOTAL_CYCLES_IN 5 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5 NAME main TYPE LOOP DELAY {40.00 ns} PAR 0-4054 XREFS 69156 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{258 0 0-4061 {}} {774 0 0-4063 {}} {258 0 0-4060 {}} {258 0 0-4059 {}} {258 0 0-4058 {}} {258 0 0-4057 {}} {258 0 0-4056 {}} {258 0 0-4055 {}} {259 0 0-4062 {}}} SUCCS {{772 0 0-4055 {}} {772 0 0-4056 {}} {772 0 0-4057 {}} {772 0 0-4058 {}} {772 0 0-4059 {}} {772 0 0-4060 {}} {772 0 0-4061 {}} {772 0 0-4062 {}} {774 0 0-4063 {}}} CYCLES {}}
set a(0-4054) {CHI {0-4055 0-4056 0-4057 0-4058 0-4059 0-4060 0-4061 0-4062 0-4063} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 5 TOTAL_CYCLES 5 NAME core:rlp TYPE LOOP DELAY {40.00 ns} PAR {} XREFS 69157 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-4054-TOTALCYCLES) {5}
set a(0-4054-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-4090 0-4119} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-4092 0-4107 0-4115 0-4248 0-4283} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-4105 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-4123 0-4212 0-4244} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-4131 0-4134} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-4184 0-4188 0-4192 0-4196} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,0,7) 0-4199 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) {0-4206 0-4218} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-4213 0-4245} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,1,7) {0-4223 0-4239} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,9,0,9) 0-4230 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-4278 0-4280 0-4313 0-4315 0-4357 0-4372 0-4375} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-4321 0-4360 0-4381 0-4400 0-4427} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,4,1,10) 0-4363 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,6,1,12) 0-4367 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,7,1,11) {0-4388 0-4407 0-4415 0-4434} mgc_ioport.mgc_out_stdreg(4,8) 0-4440 mgc_ioport.mgc_out_stdreg(2,30) 0-4448}
set a(0-4054-PROC_NAME) {core}
set a(0-4054-HIER_NAME) {/markers/core}
set a(TOP) {0-4054}

