Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Chaitanya Paikara/Downloads/I2C/Main_Main_sch_tb_isim_beh.exe -prj C:/Users/Chaitanya Paikara/Downloads/I2C/Main_Main_sch_tb_beh.prj work.Main_Main_sch_tb work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Chaitanya Paikara/Downloads/I2C/Slave.v" into library work
Analyzing Verilog file "C:/Users/Chaitanya Paikara/Downloads/I2C/Code_V2.v" into library work
Analyzing Verilog file "C:/Users/Chaitanya Paikara/Downloads/I2C/Main_TB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/Chaitanya Paikara/Downloads/I2C/Main.vhf" into library work
Starting static elaboration
Completed static elaboration
Compiling module Code_V2
Compiling module Slave
Compiling module Main_Main_sch_tb
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package vl_types
Compiling architecture pullup_v of entity PULLUP [pullup_default]
Compiling architecture behavioral of entity Main [main_default]
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Compiled 4 Verilog Units
Built simulation executable C:/Users/Chaitanya Paikara/Downloads/I2C/Main_Main_sch_tb_isim_beh.exe
Fuse Memory Usage: 48692 KB
Fuse CPU Usage: 765 ms
