// Seed: 1119323483
module module_1 (
    id_1,
    module_0,
    id_2,
    id_3,
    id_4
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4[1'd0] = 1;
  assign module_1.id_6 = 0;
  tri id_6;
  id_7(
      .id_0(1), .id_1(1'b0), .id_2(!id_6), .id_3(id_2), .id_4((id_4))
  );
endmodule
module module_0 (
    id_1,
    module_1,
    id_2,
    id_3
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1  id_5;
  wand  id_6;
  uwire id_7;
  id_8(
      .id_0(id_6),
      .id_1(1'b0),
      .id_2(1),
      .id_3(id_3 - 1),
      .id_4(1 ? ~id_5 : id_3),
      .id_5(~id_1[1]),
      .id_6(!id_7),
      .id_7(1),
      .id_8(1'b0 - 1),
      .id_9(""),
      .id_10(1),
      .id_11(id_3)
  );
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_1,
      id_5
  );
endmodule
