Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep  9 14:52:37 2024
| Host         : Moria14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.169        0.000                      0                  517        0.166        0.000                      0                  517        4.500        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.169        0.000                      0                  517        0.166        0.000                      0                  517        4.500        0.000                       0                   242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 2.428ns (41.330%)  route 3.447ns (58.670%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.559     5.080    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  rate_generator_unit/counter_idle_reg[9]/Q
                         net (fo=4, routed)           0.976     6.574    rate_generator_unit/counter_idle_reg[9]
    SLICE_X56Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.698 r  rate_generator_unit/counter_idle[0]_i_11/O
                         net (fo=1, routed)           0.751     7.450    rate_generator_unit/counter_idle[0]_i_11_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.574 r  rate_generator_unit/counter_idle[0]_i_8/O
                         net (fo=33, routed)          1.719     9.293    rate_generator_unit/counter_idle[0]_i_8_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.417 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.417    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.930 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.955 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.955    rate_generator_unit/counter_idle_reg[28]_i_1_n_6
    SLICE_X54Y24         FDRE                                         r  rate_generator_unit/counter_idle_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.435    14.776    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  rate_generator_unit/counter_idle_reg[29]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_D)        0.109    15.124    rate_generator_unit/counter_idle_reg[29]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 2.420ns (41.250%)  route 3.447ns (58.750%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.559     5.080    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  rate_generator_unit/counter_idle_reg[9]/Q
                         net (fo=4, routed)           0.976     6.574    rate_generator_unit/counter_idle_reg[9]
    SLICE_X56Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.698 r  rate_generator_unit/counter_idle[0]_i_11/O
                         net (fo=1, routed)           0.751     7.450    rate_generator_unit/counter_idle[0]_i_11_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.574 r  rate_generator_unit/counter_idle[0]_i_8/O
                         net (fo=33, routed)          1.719     9.293    rate_generator_unit/counter_idle[0]_i_8_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.417 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.417    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.930 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.947 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.947    rate_generator_unit/counter_idle_reg[28]_i_1_n_4
    SLICE_X54Y24         FDRE                                         r  rate_generator_unit/counter_idle_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.435    14.776    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  rate_generator_unit/counter_idle_reg[31]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_D)        0.109    15.124    rate_generator_unit/counter_idle_reg[31]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 2.344ns (40.479%)  route 3.447ns (59.521%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.559     5.080    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  rate_generator_unit/counter_idle_reg[9]/Q
                         net (fo=4, routed)           0.976     6.574    rate_generator_unit/counter_idle_reg[9]
    SLICE_X56Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.698 r  rate_generator_unit/counter_idle[0]_i_11/O
                         net (fo=1, routed)           0.751     7.450    rate_generator_unit/counter_idle[0]_i_11_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.574 r  rate_generator_unit/counter_idle[0]_i_8/O
                         net (fo=33, routed)          1.719     9.293    rate_generator_unit/counter_idle[0]_i_8_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.417 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.417    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.930 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.871 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.871    rate_generator_unit/counter_idle_reg[28]_i_1_n_5
    SLICE_X54Y24         FDRE                                         r  rate_generator_unit/counter_idle_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.435    14.776    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  rate_generator_unit/counter_idle_reg[30]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_D)        0.109    15.124    rate_generator_unit/counter_idle_reg[30]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 2.324ns (40.273%)  route 3.447ns (59.727%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.559     5.080    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  rate_generator_unit/counter_idle_reg[9]/Q
                         net (fo=4, routed)           0.976     6.574    rate_generator_unit/counter_idle_reg[9]
    SLICE_X56Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.698 r  rate_generator_unit/counter_idle[0]_i_11/O
                         net (fo=1, routed)           0.751     7.450    rate_generator_unit/counter_idle[0]_i_11_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.574 r  rate_generator_unit/counter_idle[0]_i_8/O
                         net (fo=33, routed)          1.719     9.293    rate_generator_unit/counter_idle[0]_i_8_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.417 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.417    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.930 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.851 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.851    rate_generator_unit/counter_idle_reg[28]_i_1_n_7
    SLICE_X54Y24         FDRE                                         r  rate_generator_unit/counter_idle_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.435    14.776    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  rate_generator_unit/counter_idle_reg[28]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_D)        0.109    15.124    rate_generator_unit/counter_idle_reg[28]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.851    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 2.311ns (40.138%)  route 3.447ns (59.862%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.559     5.080    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  rate_generator_unit/counter_idle_reg[9]/Q
                         net (fo=4, routed)           0.976     6.574    rate_generator_unit/counter_idle_reg[9]
    SLICE_X56Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.698 r  rate_generator_unit/counter_idle[0]_i_11/O
                         net (fo=1, routed)           0.751     7.450    rate_generator_unit/counter_idle[0]_i_11_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.574 r  rate_generator_unit/counter_idle[0]_i_8/O
                         net (fo=33, routed)          1.719     9.293    rate_generator_unit/counter_idle[0]_i_8_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.417 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.417    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.930 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.838 r  rate_generator_unit/counter_idle_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.838    rate_generator_unit/counter_idle_reg[24]_i_1_n_6
    SLICE_X54Y23         FDRE                                         r  rate_generator_unit/counter_idle_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.437    14.778    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  rate_generator_unit/counter_idle_reg[25]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDRE (Setup_fdre_C_D)        0.109    15.126    rate_generator_unit/counter_idle_reg[25]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.303ns (40.054%)  route 3.447ns (59.946%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.559     5.080    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  rate_generator_unit/counter_idle_reg[9]/Q
                         net (fo=4, routed)           0.976     6.574    rate_generator_unit/counter_idle_reg[9]
    SLICE_X56Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.698 r  rate_generator_unit/counter_idle[0]_i_11/O
                         net (fo=1, routed)           0.751     7.450    rate_generator_unit/counter_idle[0]_i_11_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.574 r  rate_generator_unit/counter_idle[0]_i_8/O
                         net (fo=33, routed)          1.719     9.293    rate_generator_unit/counter_idle[0]_i_8_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.417 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.417    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.930 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.830 r  rate_generator_unit/counter_idle_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.830    rate_generator_unit/counter_idle_reg[24]_i_1_n_4
    SLICE_X54Y23         FDRE                                         r  rate_generator_unit/counter_idle_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.437    14.778    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  rate_generator_unit/counter_idle_reg[27]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDRE (Setup_fdre_C_D)        0.109    15.126    rate_generator_unit/counter_idle_reg[27]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 2.227ns (39.251%)  route 3.447ns (60.749%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.559     5.080    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  rate_generator_unit/counter_idle_reg[9]/Q
                         net (fo=4, routed)           0.976     6.574    rate_generator_unit/counter_idle_reg[9]
    SLICE_X56Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.698 r  rate_generator_unit/counter_idle[0]_i_11/O
                         net (fo=1, routed)           0.751     7.450    rate_generator_unit/counter_idle[0]_i_11_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.574 r  rate_generator_unit/counter_idle[0]_i_8/O
                         net (fo=33, routed)          1.719     9.293    rate_generator_unit/counter_idle[0]_i_8_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.417 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.417    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.930 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.754 r  rate_generator_unit/counter_idle_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.754    rate_generator_unit/counter_idle_reg[24]_i_1_n_5
    SLICE_X54Y23         FDRE                                         r  rate_generator_unit/counter_idle_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.437    14.778    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  rate_generator_unit/counter_idle_reg[26]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDRE (Setup_fdre_C_D)        0.109    15.126    rate_generator_unit/counter_idle_reg[26]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 2.207ns (39.037%)  route 3.447ns (60.963%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.559     5.080    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  rate_generator_unit/counter_idle_reg[9]/Q
                         net (fo=4, routed)           0.976     6.574    rate_generator_unit/counter_idle_reg[9]
    SLICE_X56Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.698 r  rate_generator_unit/counter_idle[0]_i_11/O
                         net (fo=1, routed)           0.751     7.450    rate_generator_unit/counter_idle[0]_i_11_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.574 r  rate_generator_unit/counter_idle[0]_i_8/O
                         net (fo=33, routed)          1.719     9.293    rate_generator_unit/counter_idle[0]_i_8_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.417 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.417    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.930 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.734 r  rate_generator_unit/counter_idle_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.734    rate_generator_unit/counter_idle_reg[24]_i_1_n_7
    SLICE_X54Y23         FDRE                                         r  rate_generator_unit/counter_idle_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.437    14.778    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  rate_generator_unit/counter_idle_reg[24]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDRE (Setup_fdre_C_D)        0.109    15.126    rate_generator_unit/counter_idle_reg[24]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 2.194ns (38.896%)  route 3.447ns (61.104%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.559     5.080    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  rate_generator_unit/counter_idle_reg[9]/Q
                         net (fo=4, routed)           0.976     6.574    rate_generator_unit/counter_idle_reg[9]
    SLICE_X56Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.698 r  rate_generator_unit/counter_idle[0]_i_11/O
                         net (fo=1, routed)           0.751     7.450    rate_generator_unit/counter_idle[0]_i_11_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.574 r  rate_generator_unit/counter_idle[0]_i_8/O
                         net (fo=33, routed)          1.719     9.293    rate_generator_unit/counter_idle[0]_i_8_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.417 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.417    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.930 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.721 r  rate_generator_unit/counter_idle_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.721    rate_generator_unit/counter_idle_reg[20]_i_1_n_6
    SLICE_X54Y22         FDRE                                         r  rate_generator_unit/counter_idle_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.438    14.779    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  rate_generator_unit/counter_idle_reg[21]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.109    15.127    rate_generator_unit/counter_idle_reg[21]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 2.186ns (38.809%)  route 3.447ns (61.191%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.559     5.080    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  rate_generator_unit/counter_idle_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  rate_generator_unit/counter_idle_reg[9]/Q
                         net (fo=4, routed)           0.976     6.574    rate_generator_unit/counter_idle_reg[9]
    SLICE_X56Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.698 r  rate_generator_unit/counter_idle[0]_i_11/O
                         net (fo=1, routed)           0.751     7.450    rate_generator_unit/counter_idle[0]_i_11_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.574 r  rate_generator_unit/counter_idle[0]_i_8/O
                         net (fo=33, routed)          1.719     9.293    rate_generator_unit/counter_idle[0]_i_8_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.417 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.417    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.930 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.047 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.164 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.164    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.281 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.713 r  rate_generator_unit/counter_idle_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.713    rate_generator_unit/counter_idle_reg[20]_i_1_n_4
    SLICE_X54Y22         FDRE                                         r  rate_generator_unit/counter_idle_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.438    14.779    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  rate_generator_unit/counter_idle_reg[23]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.109    15.127    rate_generator_unit/counter_idle_reg[23]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  4.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 signal_generate_unit/in2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/in2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.589     1.472    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y16         FDCE                                         r  signal_generate_unit/in2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  signal_generate_unit/in2_reg_reg[1]/Q
                         net (fo=12, routed)          0.121     1.735    signal_generate_unit/in2_reg[1]
    SLICE_X60Y16         LUT4 (Prop_lut4_I2_O)        0.048     1.783 r  signal_generate_unit/in2_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.783    signal_generate_unit/in2_reg[3]_i_2_n_0
    SLICE_X60Y16         FDCE                                         r  signal_generate_unit/in2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.857     1.984    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y16         FDCE                                         r  signal_generate_unit/in2_reg_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X60Y16         FDCE (Hold_fdce_C_D)         0.131     1.616    signal_generate_unit/in2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.584     1.467    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rate_generator_unit/output_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  rate_generator_unit/output_reg_reg[3]/Q
                         net (fo=1, routed)           0.113     1.721    Inst_UART_TX_CTRL/Q[3]
    SLICE_X59Y20         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.853     1.980    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.072     1.554    Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.584     1.467    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rate_generator_unit/output_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  rate_generator_unit/output_reg_reg[2]/Q
                         net (fo=1, routed)           0.113     1.721    Inst_UART_TX_CTRL/Q[2]
    SLICE_X59Y20         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.853     1.980    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.070     1.552    Inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.584     1.467    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rate_generator_unit/output_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  rate_generator_unit/output_reg_reg[0]/Q
                         net (fo=1, routed)           0.114     1.722    Inst_UART_TX_CTRL/Q[0]
    SLICE_X59Y20         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.853     1.980    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.070     1.552    Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.584     1.467    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rate_generator_unit/output_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  rate_generator_unit/output_reg_reg[1]/Q
                         net (fo=1, routed)           0.112     1.720    Inst_UART_TX_CTRL/Q[1]
    SLICE_X59Y20         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.853     1.980    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.066     1.548    Inst_UART_TX_CTRL/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 signal_generate_unit/in2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/in2_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.589     1.472    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y16         FDCE                                         r  signal_generate_unit/in2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  signal_generate_unit/in2_reg_reg[1]/Q
                         net (fo=12, routed)          0.121     1.735    signal_generate_unit/in2_reg[1]
    SLICE_X60Y16         LUT3 (Prop_lut3_I1_O)        0.045     1.780 r  signal_generate_unit/in2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.780    signal_generate_unit/in2_reg[2]_i_1_n_0
    SLICE_X60Y16         FDCE                                         r  signal_generate_unit/in2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.857     1.984    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y16         FDCE                                         r  signal_generate_unit/in2_reg_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X60Y16         FDCE (Hold_fdce_C_D)         0.120     1.605    signal_generate_unit/in2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/output_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.443%)  route 0.128ns (47.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.584     1.467    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  signal_generate_unit/counter_out_reg_reg[4]/Q
                         net (fo=4, routed)           0.128     1.736    rate_generator_unit/output_reg_reg[7]_0[4]
    SLICE_X58Y21         FDRE                                         r  rate_generator_unit/output_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.852     1.979    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rate_generator_unit/output_reg_reg[4]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.075     1.556    rate_generator_unit/output_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.218%)  route 0.122ns (48.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.584     1.467    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rate_generator_unit/output_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  rate_generator_unit/output_reg_reg[7]/Q
                         net (fo=1, routed)           0.122     1.717    Inst_UART_TX_CTRL/Q[7]
    SLICE_X58Y20         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.853     1.980    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[8]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.019     1.501    Inst_UART_TX_CTRL/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/output_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.877%)  route 0.136ns (49.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.584     1.467    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  signal_generate_unit/counter_out_reg_reg[0]/Q
                         net (fo=8, routed)           0.136     1.744    rate_generator_unit/output_reg_reg[7]_0[0]
    SLICE_X58Y21         FDRE                                         r  rate_generator_unit/output_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.852     1.979    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rate_generator_unit/output_reg_reg[0]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.046     1.527    rate_generator_unit/output_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/output_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.009%)  route 0.128ns (49.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.584     1.467    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  signal_generate_unit/counter_out_reg_reg[5]/Q
                         net (fo=3, routed)           0.128     1.723    rate_generator_unit/output_reg_reg[7]_0[5]
    SLICE_X58Y21         FDRE                                         r  rate_generator_unit/output_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.852     1.979    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  rate_generator_unit/output_reg_reg[5]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.017     1.498    rate_generator_unit/output_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y23   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y23   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Inst_UART_TX_CTRL/bitIndex_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.596ns  (logic 4.616ns (48.098%)  route 4.981ns (51.902%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.631     5.152    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  signal_generate_unit/in1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.456     5.608 r  signal_generate_unit/in1_reg_reg[1]/Q
                         net (fo=13, routed)          1.304     6.912    signal_generate_unit/in1_reg_reg_n_0_[1]
    SLICE_X60Y16         LUT2 (Prop_lut2_I0_O)        0.152     7.064 r  signal_generate_unit/sseg_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.993     8.058    signal_generate_unit/sseg_OBUF[5]_inst_i_8_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     8.406 r  signal_generate_unit/sseg_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.827     9.233    signal_generate_unit/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.357 r  signal_generate_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.856    11.213    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.748 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.748    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.471ns  (logic 4.615ns (48.727%)  route 4.856ns (51.273%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.631     5.152    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  signal_generate_unit/in1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.456     5.608 r  signal_generate_unit/in1_reg_reg[1]/Q
                         net (fo=13, routed)          1.304     6.912    signal_generate_unit/in1_reg_reg_n_0_[1]
    SLICE_X60Y16         LUT2 (Prop_lut2_I0_O)        0.152     7.064 r  signal_generate_unit/sseg_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.993     8.058    signal_generate_unit/sseg_OBUF[5]_inst_i_8_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     8.406 r  signal_generate_unit/sseg_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.843     9.249    signal_generate_unit/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.373 r  signal_generate_unit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.716    11.089    sseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.624 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.624    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.384ns  (logic 3.974ns (42.346%)  route 5.410ns (57.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.623     5.144    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X59Y21         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDSE (Prop_fdse_C_Q)         0.456     5.600 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           5.410    11.011    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.528 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.528    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.229ns  (logic 4.584ns (49.672%)  route 4.645ns (50.328%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.631     5.152    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  signal_generate_unit/in1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.456     5.608 r  signal_generate_unit/in1_reg_reg[1]/Q
                         net (fo=13, routed)          1.304     6.912    signal_generate_unit/in1_reg_reg_n_0_[1]
    SLICE_X60Y16         LUT2 (Prop_lut2_I0_O)        0.152     7.064 r  signal_generate_unit/sseg_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.993     8.058    signal_generate_unit/sseg_OBUF[5]_inst_i_8_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I0_O)        0.348     8.406 r  signal_generate_unit/sseg_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.662     9.068    signal_generate_unit/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  signal_generate_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.685    10.877    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.382 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.382    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.715ns  (logic 4.233ns (48.573%)  route 4.482ns (51.427%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.631     5.152    displayer_unit/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.456     5.608 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          1.483     7.092    signal_generate_unit/sel[0]
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.216 r  signal_generate_unit/sseg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.004     8.220    signal_generate_unit/sseg_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     8.344 r  signal_generate_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.995    10.338    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.867 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.867    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 4.215ns (48.423%)  route 4.489ns (51.577%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.631     5.152    displayer_unit/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.456     5.608 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          1.786     7.394    signal_generate_unit/sel[0]
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.518 r  signal_generate_unit/sseg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.689     8.207    signal_generate_unit/sseg_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.331 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.014    10.345    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.856 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.856    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.477ns  (logic 4.313ns (50.876%)  route 4.164ns (49.124%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.631     5.152    displayer_unit/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.456     5.608 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          2.069     7.678    displayer_unit/sel[0]
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.152     7.830 r  displayer_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.095     9.925    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.630 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.630    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.446ns  (logic 4.326ns (51.221%)  route 4.120ns (48.779%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.631     5.152    displayer_unit/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.456     5.608 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          2.071     7.680    displayer_unit/sel[0]
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.152     7.832 r  displayer_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.049     9.880    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    13.599 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.599    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.290ns  (logic 4.235ns (51.091%)  route 4.055ns (48.909%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.631     5.152    displayer_unit/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.456     5.608 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          1.393     7.001    signal_generate_unit/sel[1]
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.125 r  signal_generate_unit/sseg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.807     7.932    signal_generate_unit/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.124     8.056 r  signal_generate_unit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.855     9.911    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.442 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.442    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.233ns  (logic 4.079ns (49.545%)  route 4.154ns (50.455%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.631     5.152    displayer_unit/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.456     5.608 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=35, routed)          2.069     7.678    displayer_unit/sel[0]
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124     7.802 r  displayer_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.085     9.886    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.385 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.385    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.467ns (71.436%)  route 0.587ns (28.564%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.589     1.472    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y17         FDCE                                         r  signal_generate_unit/in0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  signal_generate_unit/in0_reg_reg[1]/Q
                         net (fo=13, routed)          0.192     1.805    signal_generate_unit/in0_reg_reg_n_0_[1]
    SLICE_X63Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  signal_generate_unit/sseg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.050     1.900    signal_generate_unit/sseg_OBUF[2]_inst_i_4_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.945 r  signal_generate_unit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.290    sseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.526 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.526    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.437ns (67.937%)  route 0.678ns (32.063%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.589     1.472    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y17         FDCE                                         r  signal_generate_unit/in0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  signal_generate_unit/in0_reg_reg[1]/Q
                         net (fo=13, routed)          0.264     1.877    signal_generate_unit/in0_reg_reg_n_0_[1]
    SLICE_X61Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.922 r  signal_generate_unit/sseg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.082     2.004    signal_generate_unit/sseg_OBUF[5]_inst_i_5_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I3_O)        0.045     2.049 r  signal_generate_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.381    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.587 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.587    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.461ns (68.892%)  route 0.660ns (31.108%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.590     1.473    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y16         FDCE                                         r  signal_generate_unit/in0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  signal_generate_unit/in0_reg_reg[2]/Q
                         net (fo=13, routed)          0.145     1.759    signal_generate_unit/in0_reg_reg_n_0_[2]
    SLICE_X63Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  signal_generate_unit/sseg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.856    signal_generate_unit/sseg_OBUF[1]_inst_i_4_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.901 r  signal_generate_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.463     2.364    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.594 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.594    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.463ns (68.957%)  route 0.659ns (31.043%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.591     1.474    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  signal_generate_unit/in1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  signal_generate_unit/in1_reg_reg[1]/Q
                         net (fo=13, routed)          0.195     1.810    signal_generate_unit/in1_reg_reg_n_0_[1]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.855 r  signal_generate_unit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.054     1.909    signal_generate_unit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.045     1.954 r  signal_generate_unit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.364    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.596 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.596    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.443ns (66.713%)  route 0.720ns (33.287%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.589     1.472    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y17         FDCE                                         r  signal_generate_unit/in0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  signal_generate_unit/in0_reg_reg[1]/Q
                         net (fo=13, routed)          0.208     1.821    signal_generate_unit/in0_reg_reg_n_0_[1]
    SLICE_X64Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.866 r  signal_generate_unit/sseg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.918    signal_generate_unit/sseg_OBUF[0]_inst_i_4_n_0
    SLICE_X64Y17         LUT4 (Prop_lut4_I2_O)        0.045     1.963 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.460     2.423    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.635 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.635    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in3_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.452ns (66.893%)  route 0.719ns (33.107%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.590     1.473    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X65Y16         FDCE                                         r  signal_generate_unit/in3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  signal_generate_unit/in3_reg_reg[0]/Q
                         net (fo=11, routed)          0.195     1.809    signal_generate_unit/in3_reg[0]
    SLICE_X65Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  signal_generate_unit/sseg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.137     1.991    signal_generate_unit/sseg_OBUF[4]_inst_i_3_n_0
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.045     2.036 r  signal_generate_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.386     2.423    sseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.644 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.644    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in2_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.527ns (67.520%)  route 0.735ns (32.480%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.589     1.472    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y16         FDCE                                         r  signal_generate_unit/in2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.148     1.620 r  signal_generate_unit/in2_reg_reg[3]/Q
                         net (fo=11, routed)          0.171     1.791    signal_generate_unit/in2_reg[3]
    SLICE_X60Y16         LUT6 (Prop_lut6_I3_O)        0.098     1.889 r  signal_generate_unit/sseg_OBUF[5]_inst_i_3/O
                         net (fo=3, routed)           0.155     2.044    signal_generate_unit/sseg_OBUF[5]_inst_i_3_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I1_O)        0.045     2.089 r  signal_generate_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.409     2.498    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.734 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.734    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.410ns (60.503%)  route 0.920ns (39.497%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.591     1.474    displayer_unit/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.460     2.075    displayer_unit/sel[1]
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.045     2.120 r  displayer_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.460     2.581    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.805 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.805    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.386ns (58.517%)  route 0.983ns (41.483%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.591     1.474    displayer_unit/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.458     2.073    displayer_unit/sel[1]
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.045     2.118 r  displayer_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.525     2.643    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.843 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.843    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.462ns (60.502%)  route 0.955ns (39.498%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.591     1.474    displayer_unit/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=35, routed)          0.460     2.075    displayer_unit/sel[1]
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.043     2.118 r  displayer_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.495     2.613    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.891 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.891    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           178 Endpoints
Min Delay           178 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 1.577ns (20.115%)  route 6.262ns (79.885%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.241     5.694    rate_generator_unit/reset_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          2.021     7.839    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X50Y18         FDRE                                         r  rate_generator_unit/counter_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.442     4.783    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  rate_generator_unit/counter_data_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 1.577ns (20.115%)  route 6.262ns (79.885%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.241     5.694    rate_generator_unit/reset_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          2.021     7.839    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X50Y18         FDRE                                         r  rate_generator_unit/counter_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.442     4.783    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  rate_generator_unit/counter_data_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 1.577ns (20.115%)  route 6.262ns (79.885%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.241     5.694    rate_generator_unit/reset_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          2.021     7.839    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X50Y18         FDRE                                         r  rate_generator_unit/counter_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.442     4.783    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  rate_generator_unit/counter_data_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.590ns  (logic 1.577ns (20.776%)  route 6.013ns (79.224%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.241     5.694    rate_generator_unit/reset_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.772     7.590    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  rate_generator_unit/counter_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.441     4.782    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X50Y20         FDRE                                         r  rate_generator_unit/counter_data_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.590ns  (logic 1.577ns (20.776%)  route 6.013ns (79.224%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.241     5.694    rate_generator_unit/reset_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.772     7.590    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  rate_generator_unit/counter_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.441     4.782    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X50Y20         FDRE                                         r  rate_generator_unit/counter_data_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.590ns  (logic 1.577ns (20.776%)  route 6.013ns (79.224%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.241     5.694    rate_generator_unit/reset_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.772     7.590    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  rate_generator_unit/counter_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.441     4.782    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X50Y20         FDRE                                         r  rate_generator_unit/counter_data_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.590ns  (logic 1.577ns (20.776%)  route 6.013ns (79.224%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.241     5.694    rate_generator_unit/reset_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.772     7.590    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  rate_generator_unit/counter_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.441     4.782    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X50Y20         FDRE                                         r  rate_generator_unit/counter_data_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 1.577ns (20.859%)  route 5.983ns (79.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.241     5.694    rate_generator_unit/reset_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.742     7.560    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X50Y19         FDRE                                         r  rate_generator_unit/counter_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.441     4.782    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X50Y19         FDRE                                         r  rate_generator_unit/counter_data_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 1.577ns (20.859%)  route 5.983ns (79.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.241     5.694    rate_generator_unit/reset_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.742     7.560    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X50Y19         FDRE                                         r  rate_generator_unit/counter_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.441     4.782    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X50Y19         FDRE                                         r  rate_generator_unit/counter_data_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 1.577ns (20.859%)  route 5.983ns (79.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=84, routed)          4.241     5.694    rate_generator_unit/reset_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.818 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.742     7.560    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X50Y19         FDRE                                         r  rate_generator_unit/counter_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.441     4.782    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X50Y19         FDRE                                         r  rate_generator_unit/counter_data_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.218ns (18.527%)  route 0.960ns (81.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.960     1.178    signal_generate_unit/JA_IBUF[0]
    SLICE_X63Y25         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.850     1.977    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/C

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.546ns  (logic 0.229ns (14.826%)  route 1.317ns (85.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (IN)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA_IBUF[1]_inst/O
                         net (fo=1, routed)           1.317     1.546    signal_generate_unit/JA_IBUF[1]
    SLICE_X63Y25         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.850     1.977    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/m_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.266ns (15.678%)  route 1.430ns (84.322%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.430     1.651    rate_generator_unit/reset_IBUF
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.696 r  rate_generator_unit/m_tick_i_1/O
                         net (fo=1, routed)           0.000     1.696    rate_generator_unit/m_tick_i_1_n_0
    SLICE_X53Y21         FDRE                                         r  rate_generator_unit/m_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.825     1.952    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X53Y21         FDRE                                         r  rate_generator_unit/m_tick_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.221ns (12.442%)  route 1.555ns (87.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.555     1.776    signal_generate_unit/reset_IBUF
    SLICE_X60Y20         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.853     1.980    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.221ns (12.442%)  route 1.555ns (87.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.555     1.776    signal_generate_unit/reset_IBUF
    SLICE_X60Y20         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.853     1.980    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.816ns  (logic 0.221ns (12.165%)  route 1.595ns (87.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.595     1.816    signal_generate_unit/reset_IBUF
    SLICE_X62Y21         FDCE                                         f  signal_generate_unit/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.854     1.981    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  signal_generate_unit/counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.816ns  (logic 0.221ns (12.165%)  route 1.595ns (87.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.595     1.816    signal_generate_unit/reset_IBUF
    SLICE_X62Y21         FDCE                                         f  signal_generate_unit/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.854     1.981    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  signal_generate_unit/counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.816ns  (logic 0.221ns (12.165%)  route 1.595ns (87.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.595     1.816    signal_generate_unit/reset_IBUF
    SLICE_X62Y21         FDCE                                         f  signal_generate_unit/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.854     1.981    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  signal_generate_unit/counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.816ns  (logic 0.221ns (12.165%)  route 1.595ns (87.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.595     1.816    signal_generate_unit/reset_IBUF
    SLICE_X62Y21         FDCE                                         f  signal_generate_unit/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.854     1.981    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  signal_generate_unit/counter_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.221ns (12.013%)  route 1.618ns (87.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=84, routed)          1.618     1.839    signal_generate_unit/reset_IBUF
    SLICE_X61Y21         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.852     1.979    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y21         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[1]/C





