{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 08:49:03 2020 " "Info: Processing started: Mon Sep 14 08:49:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cpt:C1\|out_sig " "Info: Detected ripple clock \"cpt:C1\|out_sig\" as buffer" {  } { { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpt:C1\|out_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cpt:C1\|cpt_sig\[11\] register cpt:C1\|out_sig 304.88 MHz 3.28 ns Internal " "Info: Clock \"clk\" has Internal fmax of 304.88 MHz between source register \"cpt:C1\|cpt_sig\[11\]\" and destination register \"cpt:C1\|out_sig\" (period= 3.28 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.252 ns + Longest register register " "Info: + Longest register to register delay is 2.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpt:C1\|cpt_sig\[11\] 1 REG LCFF_X2_Y18_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N23; Fanout = 3; REG Node = 'cpt:C1\|cpt_sig\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt:C1|cpt_sig[11] } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.398 ns) 1.102 ns cpt:C1\|Equal0~1 2 COMB LCCOMB_X1_Y18_N16 1 " "Info: 2: + IC(0.704 ns) + CELL(0.398 ns) = 1.102 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 1; COMB Node = 'cpt:C1\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { cpt:C1|cpt_sig[11] cpt:C1|Equal0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.410 ns) 1.772 ns cpt:C1\|Equal0~4 3 COMB LCCOMB_X1_Y18_N28 2 " "Info: 3: + IC(0.260 ns) + CELL(0.410 ns) = 1.772 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 2; COMB Node = 'cpt:C1\|Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { cpt:C1|Equal0~1 cpt:C1|Equal0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.168 ns cpt:C1\|out_sig~0 4 COMB LCCOMB_X1_Y18_N12 1 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 2.168 ns; Loc. = LCCOMB_X1_Y18_N12; Fanout = 1; COMB Node = 'cpt:C1\|out_sig~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { cpt:C1|Equal0~4 cpt:C1|out_sig~0 } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.252 ns cpt:C1\|out_sig 5 REG LCFF_X1_Y18_N13 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.252 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 3; REG Node = 'cpt:C1\|out_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cpt:C1|out_sig~0 cpt:C1|out_sig } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.042 ns ( 46.27 % ) " "Info: Total cell delay = 1.042 ns ( 46.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.210 ns ( 53.73 % ) " "Info: Total interconnect delay = 1.210 ns ( 53.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { cpt:C1|cpt_sig[11] cpt:C1|Equal0~1 cpt:C1|Equal0~4 cpt:C1|out_sig~0 cpt:C1|out_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.252 ns" { cpt:C1|cpt_sig[11] {} cpt:C1|Equal0~1 {} cpt:C1|Equal0~4 {} cpt:C1|out_sig~0 {} cpt:C1|out_sig {} } { 0.000ns 0.704ns 0.260ns 0.246ns 0.000ns } { 0.000ns 0.398ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.814 ns - Smallest " "Info: - Smallest clock skew is -0.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.867 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 1.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.537 ns) 1.867 ns cpt:C1\|out_sig 2 REG LCFF_X1_Y18_N13 3 " "Info: 2: + IC(0.331 ns) + CELL(0.537 ns) = 1.867 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 3; REG Node = 'cpt:C1\|out_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { clk cpt:C1|out_sig } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.27 % ) " "Info: Total cell delay = 1.536 ns ( 82.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.331 ns ( 17.73 % ) " "Info: Total interconnect delay = 0.331 ns ( 17.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk cpt:C1|out_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} cpt:C1|out_sig {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns cpt:C1\|cpt_sig\[11\] 3 REG LCFF_X2_Y18_N23 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X2_Y18_N23; Fanout = 3; REG Node = 'cpt:C1\|cpt_sig\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl cpt:C1|cpt_sig[11] } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl cpt:C1|cpt_sig[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[11] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk cpt:C1|out_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} cpt:C1|out_sig {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl cpt:C1|cpt_sig[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[11] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { cpt:C1|cpt_sig[11] cpt:C1|Equal0~1 cpt:C1|Equal0~4 cpt:C1|out_sig~0 cpt:C1|out_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.252 ns" { cpt:C1|cpt_sig[11] {} cpt:C1|Equal0~1 {} cpt:C1|Equal0~4 {} cpt:C1|out_sig~0 {} cpt:C1|out_sig {} } { 0.000ns 0.704ns 0.260ns 0.246ns 0.000ns } { 0.000ns 0.398ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk cpt:C1|out_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} cpt:C1|out_sig {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl cpt:C1|cpt_sig[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[11] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "comp:C2\|pwm_sig DUTY\[4\] clk 0.523 ns register " "Info: tsu for register \"comp:C2\|pwm_sig\" (data pin = \"DUTY\[4\]\", clock pin = \"clk\") is 0.523 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.878 ns + Longest pin register " "Info: + Longest pin to register delay is 4.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns DUTY\[4\] 1 PIN PIN_AF14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; PIN Node = 'DUTY\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DUTY[4] } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.184 ns) + CELL(0.415 ns) 3.598 ns comp:C2\|pwm_sig~2 2 COMB LCCOMB_X53_Y19_N2 1 " "Info: 2: + IC(2.184 ns) + CELL(0.415 ns) = 3.598 ns; Loc. = LCCOMB_X53_Y19_N2; Fanout = 1; COMB Node = 'comp:C2\|pwm_sig~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { DUTY[4] comp:C2|pwm_sig~2 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 3.998 ns comp:C2\|pwm_sig~3 3 COMB LCCOMB_X53_Y19_N22 1 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 3.998 ns; Loc. = LCCOMB_X53_Y19_N22; Fanout = 1; COMB Node = 'comp:C2\|pwm_sig~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { comp:C2|pwm_sig~2 comp:C2|pwm_sig~3 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 4.396 ns comp:C2\|pwm_sig~6 4 COMB LCCOMB_X53_Y19_N30 1 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 4.396 ns; Loc. = LCCOMB_X53_Y19_N30; Fanout = 1; COMB Node = 'comp:C2\|pwm_sig~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { comp:C2|pwm_sig~3 comp:C2|pwm_sig~6 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 4.794 ns comp:C2\|pwm_sig~7 5 COMB LCCOMB_X53_Y19_N24 1 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 4.794 ns; Loc. = LCCOMB_X53_Y19_N24; Fanout = 1; COMB Node = 'comp:C2\|pwm_sig~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { comp:C2|pwm_sig~6 comp:C2|pwm_sig~7 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.878 ns comp:C2\|pwm_sig 6 REG LCFF_X53_Y19_N25 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.878 ns; Loc. = LCFF_X53_Y19_N25; Fanout = 2; REG Node = 'comp:C2\|pwm_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { comp:C2|pwm_sig~7 comp:C2|pwm_sig } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.948 ns ( 39.93 % ) " "Info: Total cell delay = 1.948 ns ( 39.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.930 ns ( 60.07 % ) " "Info: Total interconnect delay = 2.930 ns ( 60.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.878 ns" { DUTY[4] comp:C2|pwm_sig~2 comp:C2|pwm_sig~3 comp:C2|pwm_sig~6 comp:C2|pwm_sig~7 comp:C2|pwm_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.878 ns" { DUTY[4] {} DUTY[4]~combout {} comp:C2|pwm_sig~2 {} comp:C2|pwm_sig~3 {} comp:C2|pwm_sig~6 {} comp:C2|pwm_sig~7 {} comp:C2|pwm_sig {} } { 0.000ns 0.000ns 2.184ns 0.250ns 0.248ns 0.248ns 0.000ns } { 0.000ns 0.999ns 0.415ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.319 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns cpt:C1\|out_sig 2 REG LCFF_X1_Y18_N13 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 3; REG Node = 'cpt:C1\|out_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk cpt:C1|out_sig } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns cpt:C1\|out_sig~clkctrl 3 COMB CLKCTRL_G1 17 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 17; COMB Node = 'cpt:C1\|out_sig~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { cpt:C1|out_sig cpt:C1|out_sig~clkctrl } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 4.319 ns comp:C2\|pwm_sig 4 REG LCFF_X53_Y19_N25 2 " "Info: 4: + IC(1.032 ns) + CELL(0.537 ns) = 4.319 ns; Loc. = LCFF_X53_Y19_N25; Fanout = 2; REG Node = 'comp:C2\|pwm_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { cpt:C1|out_sig~clkctrl comp:C2|pwm_sig } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.79 % ) " "Info: Total cell delay = 2.323 ns ( 53.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.996 ns ( 46.21 % ) " "Info: Total interconnect delay = 1.996 ns ( 46.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { clk cpt:C1|out_sig cpt:C1|out_sig~clkctrl comp:C2|pwm_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { clk {} clk~combout {} cpt:C1|out_sig {} cpt:C1|out_sig~clkctrl {} comp:C2|pwm_sig {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.878 ns" { DUTY[4] comp:C2|pwm_sig~2 comp:C2|pwm_sig~3 comp:C2|pwm_sig~6 comp:C2|pwm_sig~7 comp:C2|pwm_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.878 ns" { DUTY[4] {} DUTY[4]~combout {} comp:C2|pwm_sig~2 {} comp:C2|pwm_sig~3 {} comp:C2|pwm_sig~6 {} comp:C2|pwm_sig~7 {} comp:C2|pwm_sig {} } { 0.000ns 0.000ns 2.184ns 0.250ns 0.248ns 0.248ns 0.000ns } { 0.000ns 0.999ns 0.415ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { clk cpt:C1|out_sig cpt:C1|out_sig~clkctrl comp:C2|pwm_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { clk {} clk~combout {} cpt:C1|out_sig {} cpt:C1|out_sig~clkctrl {} comp:C2|pwm_sig {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ref cpt:C1\|out_sig 9.266 ns register " "Info: tco from clock \"clk\" to destination pin \"ref\" through register \"cpt:C1\|out_sig\" is 9.266 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.867 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 1.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.537 ns) 1.867 ns cpt:C1\|out_sig 2 REG LCFF_X1_Y18_N13 3 " "Info: 2: + IC(0.331 ns) + CELL(0.537 ns) = 1.867 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 3; REG Node = 'cpt:C1\|out_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { clk cpt:C1|out_sig } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.27 % ) " "Info: Total cell delay = 1.536 ns ( 82.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.331 ns ( 17.73 % ) " "Info: Total interconnect delay = 0.331 ns ( 17.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk cpt:C1|out_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} cpt:C1|out_sig {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.149 ns + Longest register pin " "Info: + Longest register to pin delay is 7.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpt:C1\|out_sig 1 REG LCFF_X1_Y18_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 3; REG Node = 'cpt:C1\|out_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt:C1|out_sig } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.497 ns) + CELL(2.652 ns) 7.149 ns ref 2 PIN PIN_K26 0 " "Info: 2: + IC(4.497 ns) + CELL(2.652 ns) = 7.149 ns; Loc. = PIN_K26; Fanout = 0; PIN Node = 'ref'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { cpt:C1|out_sig ref } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 37.10 % ) " "Info: Total cell delay = 2.652 ns ( 37.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.497 ns ( 62.90 % ) " "Info: Total interconnect delay = 4.497 ns ( 62.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { cpt:C1|out_sig ref } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.149 ns" { cpt:C1|out_sig {} ref {} } { 0.000ns 4.497ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { clk cpt:C1|out_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.867 ns" { clk {} clk~combout {} cpt:C1|out_sig {} } { 0.000ns 0.000ns 0.331ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { cpt:C1|out_sig ref } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.149 ns" { cpt:C1|out_sig {} ref {} } { 0.000ns 4.497ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "comp:C2\|pwm_sig DUTY\[2\] clk 1.391 ns register " "Info: th for register \"comp:C2\|pwm_sig\" (data pin = \"DUTY\[2\]\", clock pin = \"clk\") is 1.391 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.319 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns cpt:C1\|out_sig 2 REG LCFF_X1_Y18_N13 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 3; REG Node = 'cpt:C1\|out_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { clk cpt:C1|out_sig } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns cpt:C1\|out_sig~clkctrl 3 COMB CLKCTRL_G1 17 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 17; COMB Node = 'cpt:C1\|out_sig~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { cpt:C1|out_sig cpt:C1|out_sig~clkctrl } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/cpt.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 4.319 ns comp:C2\|pwm_sig 4 REG LCFF_X53_Y19_N25 2 " "Info: 4: + IC(1.032 ns) + CELL(0.537 ns) = 4.319 ns; Loc. = LCFF_X53_Y19_N25; Fanout = 2; REG Node = 'comp:C2\|pwm_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { cpt:C1|out_sig~clkctrl comp:C2|pwm_sig } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.79 % ) " "Info: Total cell delay = 2.323 ns ( 53.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.996 ns ( 46.21 % ) " "Info: Total interconnect delay = 1.996 ns ( 46.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { clk cpt:C1|out_sig cpt:C1|out_sig~clkctrl comp:C2|pwm_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { clk {} clk~combout {} cpt:C1|out_sig {} cpt:C1|out_sig~clkctrl {} comp:C2|pwm_sig {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.194 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns DUTY\[2\] 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'DUTY\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DUTY[2] } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/PWM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.388 ns) 2.314 ns comp:C2\|pwm_sig~3 2 COMB LCCOMB_X53_Y19_N22 1 " "Info: 2: + IC(0.927 ns) + CELL(0.388 ns) = 2.314 ns; Loc. = LCCOMB_X53_Y19_N22; Fanout = 1; COMB Node = 'comp:C2\|pwm_sig~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { DUTY[2] comp:C2|pwm_sig~3 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.712 ns comp:C2\|pwm_sig~6 3 COMB LCCOMB_X53_Y19_N30 1 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 2.712 ns; Loc. = LCCOMB_X53_Y19_N30; Fanout = 1; COMB Node = 'comp:C2\|pwm_sig~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { comp:C2|pwm_sig~3 comp:C2|pwm_sig~6 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 3.110 ns comp:C2\|pwm_sig~7 4 COMB LCCOMB_X53_Y19_N24 1 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 3.110 ns; Loc. = LCCOMB_X53_Y19_N24; Fanout = 1; COMB Node = 'comp:C2\|pwm_sig~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { comp:C2|pwm_sig~6 comp:C2|pwm_sig~7 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.194 ns comp:C2\|pwm_sig 5 REG LCFF_X53_Y19_N25 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.194 ns; Loc. = LCFF_X53_Y19_N25; Fanout = 2; REG Node = 'comp:C2\|pwm_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { comp:C2|pwm_sig~7 comp:C2|pwm_sig } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.771 ns ( 55.45 % ) " "Info: Total cell delay = 1.771 ns ( 55.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 44.55 % ) " "Info: Total interconnect delay = 1.423 ns ( 44.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { DUTY[2] comp:C2|pwm_sig~3 comp:C2|pwm_sig~6 comp:C2|pwm_sig~7 comp:C2|pwm_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.194 ns" { DUTY[2] {} DUTY[2]~combout {} comp:C2|pwm_sig~3 {} comp:C2|pwm_sig~6 {} comp:C2|pwm_sig~7 {} comp:C2|pwm_sig {} } { 0.000ns 0.000ns 0.927ns 0.248ns 0.248ns 0.000ns } { 0.000ns 0.999ns 0.388ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { clk cpt:C1|out_sig cpt:C1|out_sig~clkctrl comp:C2|pwm_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { clk {} clk~combout {} cpt:C1|out_sig {} cpt:C1|out_sig~clkctrl {} comp:C2|pwm_sig {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { DUTY[2] comp:C2|pwm_sig~3 comp:C2|pwm_sig~6 comp:C2|pwm_sig~7 comp:C2|pwm_sig } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.194 ns" { DUTY[2] {} DUTY[2]~combout {} comp:C2|pwm_sig~3 {} comp:C2|pwm_sig~6 {} comp:C2|pwm_sig~7 {} comp:C2|pwm_sig {} } { 0.000ns 0.000ns 0.927ns 0.248ns 0.248ns 0.000ns } { 0.000ns 0.999ns 0.388ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 08:49:04 2020 " "Info: Processing ended: Mon Sep 14 08:49:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
