$date
	Wed Dec  1 20:36:45 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Mux3_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " input_0 [31:0] $end
$var reg 32 # input_1 [31:0] $end
$var reg 32 $ input_2 [31:0] $end
$var reg 2 % select [1:0] $end
$scope module dut $end
$var wire 32 & input_0 [31:0] $end
$var wire 32 ' input_1 [31:0] $end
$var wire 32 ( input_2 [31:0] $end
$var wire 2 ) select [1:0] $end
$var reg 32 * out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111010001001111111101000100 *
b0 )
b11111111111111111111111111111111 (
b1 '
b11111111010001001111111101000100 &
b0 %
b11111111111111111111111111111111 $
b1 #
b11111111010001001111111101000100 "
b11111111010001001111111101000100 !
$end
#5
b1 !
b1 *
b1 %
b1 )
b110011101010100100010011111111 "
b110011101010100100010011111111 &
#10
b11111111111111111111111111111111 !
b11111111111111111111111111111111 *
b10 %
b10 )
#15
b110011101010100100010011111111 !
b110011101010100100010011111111 *
b0 %
b0 )
#20
