$date
	Mon Oct 28 20:05:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_register_file $end
$var wire 32 ! rd_data2 [31:0] $end
$var wire 32 " rd_data1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ rd_addr1 [4:0] $end
$var reg 5 % rd_addr2 [4:0] $end
$var reg 1 & rd_en1 $end
$var reg 1 ' rd_en2 $end
$var reg 1 ( reset $end
$var reg 5 ) wr_addr [4:0] $end
$var reg 32 * wr_data [31:0] $end
$var reg 1 + wr_en $end
$scope module uut $end
$var wire 1 , clk $end
$var wire 5 - rd_addr1 [4:0] $end
$var wire 5 . rd_addr2 [4:0] $end
$var wire 32 / rd_data1 [31:0] $end
$var wire 32 0 rd_data2 [31:0] $end
$var wire 1 & rd_en1 $end
$var wire 1 ' rd_en2 $end
$var wire 1 ( reset $end
$var wire 5 1 wr_addr [4:0] $end
$var wire 32 2 wr_data [31:0] $end
$var wire 1 + wr_en $end
$var reg 32 3 data_internal1 [31:0] $end
$var reg 32 4 data_internal2 [31:0] $end
$scope begin $unm_blk_2 $end
$var integer 32 5 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 5
bx 4
bx 3
b0 2
b0 1
bx 0
bx /
b0 .
b0 -
z,
0+
b0 *
b0 )
1(
0'
0&
b0 %
b0 $
1#
bx "
bx !
$end
#1
0#
#2
1#
0(
#3
0#
#4
1#
b11011110101011011011111011101111 *
b11011110101011011011111011101111 2
1+
#5
0#
#6
1#
1'
1&
0+
#7
0#
#8
1#
#9
0#
#10
1#
#11
0#
#12
1#
#13
0#
#14
1#
#15
0#
#16
1#
