# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../c880/c880_test.vhd" \

# Do not sort compile order
nosort
