{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 11:16:43 2008 " "Info: Processing started: Tue Nov 11 11:16:43 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off drawBackground -c drawBackground " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off drawBackground -c drawBackground" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file level1.v" { { "Info" "ISGN_ENTITY_NAME" "1 level1 " "Info: Found entity 1: level1" {  } { { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4b " "Info: Found entity 1: counter4b" {  } { { "counter4b.v" "" { Text "W:/quartus/project/drawBackground/counter4b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tile1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile1 " "Info: Found entity 1: tile1" {  } { { "tile1.v" "" { Text "W:/quartus/project/drawBackground/tile1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter5b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter5b " "Info: Found entity 1: counter5b" {  } { { "counter5b.v" "" { Text "W:/quartus/project/drawBackground/counter5b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tile0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile0 " "Info: Found entity 1: tile0" {  } { { "tile0.v" "" { Text "W:/quartus/project/drawBackground/tile0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter3b " "Info: Found entity 1: counter3b" {  } { { "counter3b.v" "" { Text "W:/quartus/project/drawBackground/counter3b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(56) " "Warning (10273): Verilog HDL warning at drawBackground.v(56): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(63) " "Warning (10273): Verilog HDL warning at drawBackground.v(63): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(171) " "Warning (10273): Verilog HDL warning at drawBackground.v(171): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 171 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(179) " "Warning (10273): Verilog HDL warning at drawBackground.v(179): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(180) " "Warning (10273): Verilog HDL warning at drawBackground.v(180): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 180 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(181) " "Warning (10273): Verilog HDL warning at drawBackground.v(181): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(182) " "Warning (10273): Verilog HDL warning at drawBackground.v(182): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 182 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(183) " "Warning (10273): Verilog HDL warning at drawBackground.v(183): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 183 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(186) " "Warning (10273): Verilog HDL warning at drawBackground.v(186): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 186 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(224) " "Warning (10273): Verilog HDL warning at drawBackground.v(224): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 224 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawBackground.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file drawBackground.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawBackground " "Info: Found entity 1: drawBackground" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "drawBackground " "Info: Elaborating entity \"drawBackground\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 drawBackground.v(113) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(113): truncated value with size 32 to match size of target (8)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drawBackground.v(114) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(114): truncated value with size 32 to match size of target (7)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 drawBackground.v(117) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(117): truncated value with size 32 to match size of target (15)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 drawBackground.v(118) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(118): truncated value with size 32 to match size of target (6)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(146) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(146): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(147) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(147): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(148) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(148): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(149) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(149): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(150) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(150): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(151) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(151): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(152) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(152): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(153) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(153): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(154) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(154): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(155) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(155): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(156) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(156): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(157) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(157): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(158) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(158): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(171) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(171): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(216) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(216): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(217) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(217): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(218) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(218): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(219) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(219): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(220) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(220): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(221) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(221): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(222) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(222): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(223) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(223): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(224) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(224): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level1 level1:level_mem " "Info: Elaborating entity \"level1\" for hierarchy \"level1:level_mem\"" {  } { { "drawBackground.v" "level_mem" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram level1:level_mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\"" {  } { { "level1.v" "altsyncram_component" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "level1:level_mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"level1:level_mem\|altsyncram:altsyncram_component\"" {  } { { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7d1 " "Info: Found entity 1: altsyncram_q7d1" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7d1 level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated " "Info: Elaborating entity \"altsyncram_q7d1\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Info: Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "W:/quartus/project/drawBackground/db/decode_9oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|decode_9oa:decode3 " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|decode_9oa:decode3\"" {  } { { "db/altsyncram_q7d1.tdf" "decode3" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|decode_9oa:deep_decode " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_q7d1.tdf" "deep_decode" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_iib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iib " "Info: Found entity 1: mux_iib" {  } { { "db/mux_iib.tdf" "" { Text "W:/quartus/project/drawBackground/db/mux_iib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iib level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|mux_iib:mux2 " "Info: Elaborating entity \"mux_iib\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|mux_iib:mux2\"" {  } { { "db/altsyncram_q7d1.tdf" "mux2" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile0 tile0:grass_tile " "Info: Elaborating entity \"tile0\" for hierarchy \"tile0:grass_tile\"" {  } { { "drawBackground.v" "grass_tile" { Text "W:/quartus/project/drawBackground/drawBackground.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tile0:grass_tile\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tile0:grass_tile\|altsyncram:altsyncram_component\"" {  } { { "tile0.v" "altsyncram_component" { Text "W:/quartus/project/drawBackground/tile0.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "tile0:grass_tile\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"tile0:grass_tile\|altsyncram:altsyncram_component\"" {  } { { "tile0.v" "" { Text "W:/quartus/project/drawBackground/tile0.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_30d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_30d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_30d1 " "Info: Found entity 1: altsyncram_30d1" {  } { { "db/altsyncram_30d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_30d1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_30d1 tile0:grass_tile\|altsyncram:altsyncram_component\|altsyncram_30d1:auto_generated " "Info: Elaborating entity \"altsyncram_30d1\" for hierarchy \"tile0:grass_tile\|altsyncram:altsyncram_component\|altsyncram_30d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile1 tile1:sky_tile " "Info: Elaborating entity \"tile1\" for hierarchy \"tile1:sky_tile\"" {  } { { "drawBackground.v" "sky_tile" { Text "W:/quartus/project/drawBackground/drawBackground.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tile1:sky_tile\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tile1:sky_tile\|altsyncram:altsyncram_component\"" {  } { { "tile1.v" "altsyncram_component" { Text "W:/quartus/project/drawBackground/tile1.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "tile1:sky_tile\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"tile1:sky_tile\|altsyncram:altsyncram_component\"" {  } { { "tile1.v" "" { Text "W:/quartus/project/drawBackground/tile1.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_had1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_had1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_had1 " "Info: Found entity 1: altsyncram_had1" {  } { { "db/altsyncram_had1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_had1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_had1 tile1:sky_tile\|altsyncram:altsyncram_component\|altsyncram_had1:auto_generated " "Info: Elaborating entity \"altsyncram_had1\" for hierarchy \"tile1:sky_tile\|altsyncram:altsyncram_component\|altsyncram_had1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter5b counter5b:tile_counterx " "Info: Elaborating entity \"counter5b\" for hierarchy \"counter5b:tile_counterx\"" {  } { { "drawBackground.v" "tile_counterx" { Text "W:/quartus/project/drawBackground/drawBackground.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter5b:tile_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter5b:tile_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "counter5b.v" "lpm_counter_component" { Text "W:/quartus/project/drawBackground/counter5b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter5b:tile_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter5b:tile_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "counter5b.v" "" { Text "W:/quartus/project/drawBackground/counter5b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4oi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4oi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4oi " "Info: Found entity 1: cntr_4oi" {  } { { "db/cntr_4oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_4oi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4oi counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated " "Info: Elaborating entity \"cntr_4oi\" for hierarchy \"counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4b counter4b:tile_countery " "Info: Elaborating entity \"counter4b\" for hierarchy \"counter4b:tile_countery\"" {  } { { "drawBackground.v" "tile_countery" { Text "W:/quartus/project/drawBackground/drawBackground.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter4b:tile_countery\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter4b:tile_countery\|lpm_counter:lpm_counter_component\"" {  } { { "counter4b.v" "lpm_counter_component" { Text "W:/quartus/project/drawBackground/counter4b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter4b:tile_countery\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter4b:tile_countery\|lpm_counter:lpm_counter_component\"" {  } { { "counter4b.v" "" { Text "W:/quartus/project/drawBackground/counter4b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3oi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3oi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3oi " "Info: Found entity 1: cntr_3oi" {  } { { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_3oi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3oi counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated " "Info: Elaborating entity \"cntr_3oi\" for hierarchy \"counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter3b counter3b:draw_counterx " "Info: Elaborating entity \"counter3b\" for hierarchy \"counter3b:draw_counterx\"" {  } { { "drawBackground.v" "draw_counterx" { Text "W:/quartus/project/drawBackground/drawBackground.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter3b:draw_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter3b:draw_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "counter3b.v" "lpm_counter_component" { Text "W:/quartus/project/drawBackground/counter3b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter3b:draw_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter3b:draw_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "counter3b.v" "" { Text "W:/quartus/project/drawBackground/counter3b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2oi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_2oi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2oi " "Info: Found entity 1: cntr_2oi" {  } { { "db/cntr_2oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_2oi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2oi counter3b:draw_counterx\|lpm_counter:lpm_counter_component\|cntr_2oi:auto_generated " "Info: Elaborating entity \"cntr_2oi\" for hierarchy \"counter3b:draw_counterx\|lpm_counter:lpm_counter_component\|cntr_2oi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[2\] data_in GND " "Warning: Reduced register \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[2\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 49 15 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[1\] data_in GND " "Warning: Reduced register \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 49 15 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[0\] data_in GND " "Warning: Reduced register \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 49 15 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[2\] data_in GND " "Warning: Reduced register \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[2\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 50 19 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[1\] data_in GND " "Warning: Reduced register \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 50 19 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[0\] data_in GND " "Warning: Reduced register \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 50 19 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a1 " "Warning: Synthesized away node \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a2 " "Warning: Synthesized away node \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a3 " "Warning: Synthesized away node \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a4 " "Warning: Synthesized away node \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a5 " "Warning: Synthesized away node \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a6 " "Warning: Synthesized away node \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a7 " "Warning: Synthesized away node \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "7 " "Info: Ignored 7 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "7 " "Info: Ignored 7 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" 284 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mv01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_mv01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mv01 " "Info: Found entity 1: mult_mv01" {  } { { "db/mult_mv01.tdf" "" { Text "W:/quartus/project/drawBackground/db/mult_mv01.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/quartus/project/drawBackground/drawBackground.map.smsg " "Info: Generated suppressed messages file W:/quartus/project/drawBackground/drawBackground.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Info: Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Info: Implemented 83 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Info: Implemented 7 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info: Implemented 1 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Allocated 141 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 11:17:03 2008 " "Info: Processing ended: Tue Nov 11 11:17:03 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 11:17:11 2008 " "Info: Processing started: Tue Nov 11 11:17:11 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "drawBackground EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"drawBackground\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "150 Top " "Info: Previous placement does not exist for 150 of 150 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "Warning: No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "color\[0\] " "Info: Pin color\[0\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "color\[1\] " "Info: Pin color\[1\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "color\[2\] " "Info: Pin color\[2\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { color[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[0\] " "Info: Pin x\[0\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 17 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[1\] " "Info: Pin x\[1\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 17 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[2\] " "Info: Pin x\[2\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 17 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[3\] " "Info: Pin x\[3\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 17 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[4\] " "Info: Pin x\[4\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 17 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[5\] " "Info: Pin x\[5\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 17 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[6\] " "Info: Pin x\[6\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 17 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[7\] " "Info: Pin x\[7\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 17 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[0\] " "Info: Pin y\[0\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[1\] " "Info: Pin y\[1\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[2\] " "Info: Pin y\[2\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[3\] " "Info: Pin y\[3\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[4\] " "Info: Pin y\[4\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[5\] " "Info: Pin y\[5\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[6\] " "Info: Pin y\[6\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "plot " "Info: Pin plot not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 20 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { plot } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { plot } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "done " "Info: Pin done not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { done } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { done } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_Q\[0\] " "Info: Pin p_Q\[0\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 137 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_Q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_Q[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_Q\[1\] " "Info: Pin p_Q\[1\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 137 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_Q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_Q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_Q\[2\] " "Info: Pin p_Q\[2\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 137 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_Q[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_Q[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_D\[0\] " "Info: Pin p_D\[0\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 23 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_D[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_D\[1\] " "Info: Pin p_D\[1\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 23 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_D[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_D\[2\] " "Info: Pin p_D\[2\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 23 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_D[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_Q\[0\] " "Info: Pin y_Q\[0\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 207 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_Q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_Q[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_Q\[1\] " "Info: Pin y_Q\[1\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 207 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_Q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_Q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_Q\[2\] " "Info: Pin y_Q\[2\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 207 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_Q[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_Q[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_D\[0\] " "Info: Pin y_D\[0\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_D[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_D\[1\] " "Info: Pin y_D\[1\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_D[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y_D\[2\] " "Info: Pin y_D\[2\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_D[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Info: Pin enable not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 12 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resetn " "Info: Pin resetn not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 13 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[0\] " "Info: Pin x_offset\[0\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[1\] " "Info: Pin x_offset\[1\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[2\] " "Info: Pin x_offset\[2\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[3\] " "Info: Pin x_offset\[3\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[4\] " "Info: Pin x_offset\[4\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[5\] " "Info: Pin x_offset\[5\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x_offset\[6\] " "Info: Pin x_offset\[6\] not assigned to an exact location on the device" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node resetn (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 13 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 3.30 8 32 0 " "Info: Number of I/O pins in group: 40 (unused VREF, 3.30 VCCIO, 8 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 2 62 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 2 57 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 56 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 58 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 0 65 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 1 58 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 58 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 56 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.853 ns memory register " "Info: Estimated most critical path is memory to register delay of 10.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a0 1 MEM M4K_X52_Y31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X52_Y31; Fanout = 2; MEM Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0 } "NODE_NAME" } } { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.419 ns) 1.857 ns Mux2~37 2 COMB LAB_X34_Y31 7 " "Info: 2: + IC(1.350 ns) + CELL(0.419 ns) = 1.857 ns; Loc. = LAB_X34_Y31; Fanout = 7; COMB Node = 'Mux2~37'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0 Mux2~37 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.333 ns) 9.190 ns Mux1~365 3 COMB LOOP LAB_X34_Y31 9 " "Info: 3: + IC(0.000 ns) + CELL(7.333 ns) = 9.190 ns; Loc. = LAB_X34_Y31; Fanout = 9; COMB LOOP Node = 'Mux1~365'" { { "Info" "ITDB_PART_OF_SCC" "Mux10~26 LAB_X33_Y31 " "Info: Loc. = LAB_X33_Y31; Node \"Mux10~26\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~38 LAB_X35_Y31 " "Info: Loc. = LAB_X35_Y31; Node \"Mux2~38\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~336 LAB_X33_Y31 " "Info: Loc. = LAB_X33_Y31; Node \"Mux9~336\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~146 LAB_X34_Y31 " "Info: Loc. = LAB_X34_Y31; Node \"Mux0~146\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~39 LAB_X34_Y31 " "Info: Loc. = LAB_X34_Y31; Node \"Mux2~39\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~339 LAB_X33_Y31 " "Info: Loc. = LAB_X33_Y31; Node \"Mux9~339\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~365 LAB_X34_Y31 " "Info: Loc. = LAB_X34_Y31; Node \"Mux1~365\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~145 LAB_X35_Y31 " "Info: Loc. = LAB_X35_Y31; Node \"Mux0~145\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~364 LAB_X35_Y31 " "Info: Loc. = LAB_X35_Y31; Node \"Mux1~364\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 231 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 215 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 215 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.333 ns" { Mux2~37 Mux1~365 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 9.755 ns Mux3~58 4 COMB LAB_X34_Y31 9 " "Info: 4: + IC(0.290 ns) + CELL(0.275 ns) = 9.755 ns; Loc. = LAB_X34_Y31; Fanout = 9; COMB Node = 'Mux3~58'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux1~365 Mux3~58 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.660 ns) 10.853 ns counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[3\] 5 REG LAB_X35_Y31 9 " "Info: 5: + IC(0.438 ns) + CELL(0.660 ns) = 10.853 ns; Loc. = LAB_X35_Y31; Fanout = 9; REG Node = 'counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { Mux3~58 counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.775 ns ( 80.85 % ) " "Info: Total cell delay = 8.775 ns ( 80.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.078 ns ( 19.15 % ) " "Info: Total interconnect delay = 2.078 ns ( 19.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.853 ns" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0 Mux2~37 Mux1~365 Mux3~58 counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 0 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 0%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X33_Y24 X43_Y36 " "Info: The peak interconnect region extends from location X33_Y24 to location X43_Y36" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "1 " "Info: Fitter merged 1 physical RAM blocks that contain multiple logical RAM slices into a single location" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X26_Y31 " "Info: Physical RAM block M4K_X26_Y31 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "tile0:grass_tile\|altsyncram:altsyncram_component\|altsyncram_30d1:auto_generated\|ram_block1a0 " "Info: RAM slice: tile0:grass_tile\|altsyncram:altsyncram_component\|altsyncram_30d1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "tile0:grass_tile\|altsyncram:altsyncram_component\|altsyncram_30d1:auto_generated\|ram_block1a1 " "Info: RAM slice: tile0:grass_tile\|altsyncram:altsyncram_component\|altsyncram_30d1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "tile0:grass_tile\|altsyncram:altsyncram_component\|altsyncram_30d1:auto_generated\|ram_block1a2 " "Info: RAM slice: tile0:grass_tile\|altsyncram:altsyncram_component\|altsyncram_30d1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "tile1:sky_tile\|altsyncram:altsyncram_component\|altsyncram_had1:auto_generated\|ram_block1a0 " "Info: RAM slice: tile1:sky_tile\|altsyncram:altsyncram_component\|altsyncram_had1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "tile1:sky_tile\|altsyncram:altsyncram_component\|altsyncram_had1:auto_generated\|ram_block1a1 " "Info: RAM slice: tile1:sky_tile\|altsyncram:altsyncram_component\|altsyncram_had1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "tile1:sky_tile\|altsyncram:altsyncram_component\|altsyncram_had1:auto_generated\|ram_block1a2 " "Info: RAM slice: tile1:sky_tile\|altsyncram:altsyncram_component\|altsyncram_had1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM slices" 0 0 "" 0}  } {  } 2 0 "Fitter merged %1!llu! physical RAM blocks that contain multiple logical RAM slices into a single location" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "color\[0\] 0 " "Info: Pin \"color\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "color\[1\] 0 " "Info: Pin \"color\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "color\[2\] 0 " "Info: Pin \"color\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x\[0\] 0 " "Info: Pin \"x\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x\[1\] 0 " "Info: Pin \"x\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x\[2\] 0 " "Info: Pin \"x\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x\[3\] 0 " "Info: Pin \"x\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x\[4\] 0 " "Info: Pin \"x\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x\[5\] 0 " "Info: Pin \"x\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x\[6\] 0 " "Info: Pin \"x\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "x\[7\] 0 " "Info: Pin \"x\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[0\] 0 " "Info: Pin \"y\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[1\] 0 " "Info: Pin \"y\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[2\] 0 " "Info: Pin \"y\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[3\] 0 " "Info: Pin \"y\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[4\] 0 " "Info: Pin \"y\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[5\] 0 " "Info: Pin \"y\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y\[6\] 0 " "Info: Pin \"y\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "plot 0 " "Info: Pin \"plot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "done 0 " "Info: Pin \"done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_Q\[0\] 0 " "Info: Pin \"p_Q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_Q\[1\] 0 " "Info: Pin \"p_Q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_Q\[2\] 0 " "Info: Pin \"p_Q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_D\[0\] 0 " "Info: Pin \"p_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_D\[1\] 0 " "Info: Pin \"p_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "p_D\[2\] 0 " "Info: Pin \"p_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y_Q\[0\] 0 " "Info: Pin \"y_Q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y_Q\[1\] 0 " "Info: Pin \"y_Q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y_Q\[2\] 0 " "Info: Pin \"y_Q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y_D\[0\] 0 " "Info: Pin \"y_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y_D\[1\] 0 " "Info: Pin \"y_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y_D\[2\] 0 " "Info: Pin \"y_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/quartus/project/drawBackground/drawBackground.fit.smsg " "Info: Generated suppressed messages file W:/quartus/project/drawBackground/drawBackground.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Allocated 239 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 11:17:42 2008 " "Info: Processing ended: Tue Nov 11 11:17:42 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 11:17:44 2008 " "Info: Processing started: Tue Nov 11 11:17:44 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Allocated 189 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 11:18:20 2008 " "Info: Processing ended: Tue Nov 11 11:18:20 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Info: Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 11:18:33 2008 " "Info: Processing started: Tue Nov 11 11:18:33 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off drawBackground -c drawBackground --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "9 " "Warning: Found combinational loop of 9 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux9~339 " "Warning: Node \"Mux9~339\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 215 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Mux10~26 " "Warning: Node \"Mux10~26\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 231 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Mux1~364 " "Warning: Node \"Mux1~364\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Mux1~365 " "Warning: Node \"Mux1~365\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Mux9~336 " "Warning: Node \"Mux9~336\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 215 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Mux0~145 " "Warning: Node \"Mux0~145\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Mux0~146 " "Warning: Node \"Mux0~146\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Mux2~38 " "Warning: Node \"Mux2~38\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "Mux2~39 " "Warning: Node \"Mux2~39\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 215 -1 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 231 -1 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 215 -1 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[1\] register counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\] 98.82 MHz 10.119 ns Internal " "Info: Clock \"clock\" has Internal fmax of 98.82 MHz between source register \"counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[1\]\" and destination register \"counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\]\" (period= 10.119 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.907 ns + Longest register register " "Info: + Longest register to register delay is 9.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[1\] 1 REG LCFF_X34_Y31_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y31_N11; Fanout = 6; REG Node = 'counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_4oi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.398 ns) 0.733 ns Equal0~89 2 COMB LCCOMB_X34_Y31_N18 1 " "Info: 2: + IC(0.335 ns) + CELL(0.398 ns) = 0.733 ns; Loc. = LCCOMB_X34_Y31_N18; Fanout = 1; COMB Node = 'Equal0~89'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] Equal0~89 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 1.125 ns Mux1~361 3 COMB LCCOMB_X34_Y31_N22 8 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 1.125 ns; Loc. = LCCOMB_X34_Y31_N22; Fanout = 8; COMB Node = 'Mux1~361'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Equal0~89 Mux1~361 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.410 ns) 2.674 ns Mux1~362 4 COMB LCCOMB_X34_Y31_N0 7 " "Info: 4: + IC(1.139 ns) + CELL(0.410 ns) = 2.674 ns; Loc. = LCCOMB_X34_Y31_N0; Fanout = 7; COMB Node = 'Mux1~362'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { Mux1~361 Mux1~362 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.307 ns) 7.981 ns Mux2~39 5 COMB LOOP LCCOMB_X34_Y31_N24 6 " "Info: 5: + IC(0.000 ns) + CELL(5.307 ns) = 7.981 ns; Loc. = LCCOMB_X34_Y31_N24; Fanout = 6; COMB LOOP Node = 'Mux2~39'" { { "Info" "ITDB_PART_OF_SCC" "Mux10~26 LCCOMB_X33_Y31_N20 " "Info: Loc. = LCCOMB_X33_Y31_N20; Node \"Mux10~26\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~339 LCCOMB_X33_Y31_N16 " "Info: Loc. = LCCOMB_X33_Y31_N16; Node \"Mux9~339\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~39 LCCOMB_X34_Y31_N24 " "Info: Loc. = LCCOMB_X34_Y31_N24; Node \"Mux2~39\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~365 LCCOMB_X34_Y31_N30 " "Info: Loc. = LCCOMB_X34_Y31_N30; Node \"Mux1~365\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~38 LCCOMB_X35_Y31_N4 " "Info: Loc. = LCCOMB_X35_Y31_N4; Node \"Mux2~38\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~145 LCCOMB_X35_Y31_N2 " "Info: Loc. = LCCOMB_X35_Y31_N2; Node \"Mux0~145\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~364 LCCOMB_X35_Y31_N30 " "Info: Loc. = LCCOMB_X35_Y31_N30; Node \"Mux1~364\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~336 LCCOMB_X33_Y31_N8 " "Info: Loc. = LCCOMB_X33_Y31_N8; Node \"Mux9~336\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~146 LCCOMB_X34_Y31_N28 " "Info: Loc. = LCCOMB_X34_Y31_N28; Node \"Mux0~146\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 231 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 215 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 215 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.307 ns" { Mux1~362 Mux2~39 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.376 ns) 8.820 ns Mux3~57 6 COMB LCCOMB_X34_Y31_N2 5 " "Info: 6: + IC(0.463 ns) + CELL(0.376 ns) = 8.820 ns; Loc. = LCCOMB_X34_Y31_N2; Fanout = 5; COMB Node = 'Mux3~57'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { Mux2~39 Mux3~57 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.659 ns) 9.907 ns counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\] 7 REG LCFF_X35_Y31_N11 15 " "Info: 7: + IC(0.428 ns) + CELL(0.659 ns) = 9.907 ns; Loc. = LCFF_X35_Y31_N11; Fanout = 15; REG Node = 'counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { Mux3~57 counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.300 ns ( 73.69 % ) " "Info: Total cell delay = 7.300 ns ( 73.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.607 ns ( 26.31 % ) " "Info: Total interconnect delay = 2.607 ns ( 26.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.907 ns" { counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] Equal0~89 Mux1~361 Mux1~362 Mux2~39 Mux3~57 counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.907 ns" { counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] Equal0~89 Mux1~361 Mux1~362 Mux2~39 Mux3~57 counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } { 0.000ns 0.335ns 0.242ns 1.139ns 0.000ns 0.463ns 0.428ns } { 0.000ns 0.398ns 0.150ns 0.410ns 5.307ns 0.376ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.660 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\] 3 REG LCFF_X35_Y31_N11 15 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X35_Y31_N11; Fanout = 15; REG Node = 'counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clock clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clock clock~combout clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.658 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.658 ns counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[1\] 3 REG LCFF_X34_Y31_N11 6 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X34_Y31_N11; Fanout = 6; REG Node = 'counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clock~clkctrl counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_4oi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock clock~combout clock~clkctrl counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clock clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clock clock~combout clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock clock~combout clock~clkctrl counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_4oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_4oi.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.907 ns" { counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] Equal0~89 Mux1~361 Mux1~362 Mux2~39 Mux3~57 counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.907 ns" { counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] Equal0~89 Mux1~361 Mux1~362 Mux2~39 Mux3~57 counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } { 0.000ns 0.335ns 0.242ns 1.139ns 0.000ns 0.463ns 0.428ns } { 0.000ns 0.398ns 0.150ns 0.410ns 5.307ns 0.376ns 0.659ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clock clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clock clock~combout clock~clkctrl counter4b:tile_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock clock~combout clock~clkctrl counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a0~porta_address_reg11 x_offset\[1\] clock 7.837 ns memory " "Info: tsu for memory \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a0~porta_address_reg11\" (data pin = \"x_offset\[1\]\", clock pin = \"clock\") is 7.837 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.531 ns + Longest pin memory " "Info: + Longest pin to memory delay is 10.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns x_offset\[1\] 1 PIN PIN_F16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F16; Fanout = 2; PIN Node = 'x_offset\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_offset[1] } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.335 ns) + CELL(0.393 ns) 6.548 ns Add1~99 2 COMB LCCOMB_X41_Y31_N2 2 " "Info: 2: + IC(5.335 ns) + CELL(0.393 ns) = 6.548 ns; Loc. = LCCOMB_X41_Y31_N2; Fanout = 2; COMB Node = 'Add1~99'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.728 ns" { x_offset[1] Add1~99 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.619 ns Add1~101 3 COMB LCCOMB_X41_Y31_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 6.619 ns; Loc. = LCCOMB_X41_Y31_N4; Fanout = 2; COMB Node = 'Add1~101'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~99 Add1~101 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.690 ns Add1~103 4 COMB LCCOMB_X41_Y31_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 6.690 ns; Loc. = LCCOMB_X41_Y31_N6; Fanout = 2; COMB Node = 'Add1~103'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~101 Add1~103 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.761 ns Add1~105 5 COMB LCCOMB_X41_Y31_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 6.761 ns; Loc. = LCCOMB_X41_Y31_N8; Fanout = 2; COMB Node = 'Add1~105'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~103 Add1~105 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.832 ns Add1~107 6 COMB LCCOMB_X41_Y31_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 6.832 ns; Loc. = LCCOMB_X41_Y31_N10; Fanout = 2; COMB Node = 'Add1~107'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~105 Add1~107 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.242 ns Add1~108 7 COMB LCCOMB_X41_Y31_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 7.242 ns; Loc. = LCCOMB_X41_Y31_N12; Fanout = 2; COMB Node = 'Add1~108'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~107 Add1~108 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.414 ns) 8.388 ns level_address\[6\]~33 8 COMB LCCOMB_X40_Y31_N12 2 " "Info: 8: + IC(0.732 ns) + CELL(0.414 ns) = 8.388 ns; Loc. = LCCOMB_X40_Y31_N12; Fanout = 2; COMB Node = 'level_address\[6\]~33'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { Add1~108 level_address[6]~33 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.547 ns level_address\[7\]~35 9 COMB LCCOMB_X40_Y31_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 8.547 ns; Loc. = LCCOMB_X40_Y31_N14; Fanout = 2; COMB Node = 'level_address\[7\]~35'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { level_address[6]~33 level_address[7]~35 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.618 ns level_address\[8\]~37 10 COMB LCCOMB_X40_Y31_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.618 ns; Loc. = LCCOMB_X40_Y31_N16; Fanout = 2; COMB Node = 'level_address\[8\]~37'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[7]~35 level_address[8]~37 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.689 ns level_address\[9\]~39 11 COMB LCCOMB_X40_Y31_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.689 ns; Loc. = LCCOMB_X40_Y31_N18; Fanout = 2; COMB Node = 'level_address\[9\]~39'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[8]~37 level_address[9]~39 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.760 ns level_address\[10\]~41 12 COMB LCCOMB_X40_Y31_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.760 ns; Loc. = LCCOMB_X40_Y31_N20; Fanout = 1; COMB Node = 'level_address\[10\]~41'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { level_address[9]~39 level_address[10]~41 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.170 ns level_address\[11\]~42 13 COMB LCCOMB_X40_Y31_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 9.170 ns; Loc. = LCCOMB_X40_Y31_N22; Fanout = 1; COMB Node = 'level_address\[11\]~42'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { level_address[10]~41 level_address[11]~42 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.142 ns) 10.531 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a0~porta_address_reg11 14 MEM M4K_X52_Y31 1 " "Info: 14: + IC(1.219 ns) + CELL(0.142 ns) = 10.531 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a0~porta_address_reg11'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { level_address[11]~42 level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.245 ns ( 30.81 % ) " "Info: Total cell delay = 3.245 ns ( 30.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.286 ns ( 69.19 % ) " "Info: Total interconnect delay = 7.286 ns ( 69.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.531 ns" { x_offset[1] Add1~99 Add1~101 Add1~103 Add1~105 Add1~107 Add1~108 level_address[6]~33 level_address[7]~35 level_address[8]~37 level_address[9]~39 level_address[10]~41 level_address[11]~42 level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.531 ns" { x_offset[1] x_offset[1]~combout Add1~99 Add1~101 Add1~103 Add1~105 Add1~107 Add1~108 level_address[6]~33 level_address[7]~35 level_address[8]~37 level_address[9]~39 level_address[10]~41 level_address[11]~42 level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } { 0.000ns 0.000ns 5.335ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.732ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.219ns } { 0.000ns 0.820ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 54 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.729 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.661 ns) 2.729 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a0~porta_address_reg11 3 MEM M4K_X52_Y31 1 " "Info: 3: + IC(0.951 ns) + CELL(0.661 ns) = 2.729 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a0~porta_address_reg11'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.83 % ) " "Info: Total cell delay = 1.660 ns ( 60.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.069 ns ( 39.17 % ) " "Info: Total interconnect delay = 1.069 ns ( 39.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clock clock~combout clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } { 0.000ns 0.000ns 0.118ns 0.951ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.531 ns" { x_offset[1] Add1~99 Add1~101 Add1~103 Add1~105 Add1~107 Add1~108 level_address[6]~33 level_address[7]~35 level_address[8]~37 level_address[9]~39 level_address[10]~41 level_address[11]~42 level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.531 ns" { x_offset[1] x_offset[1]~combout Add1~99 Add1~101 Add1~103 Add1~105 Add1~107 Add1~108 level_address[6]~33 level_address[7]~35 level_address[8]~37 level_address[9]~39 level_address[10]~41 level_address[11]~42 level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } { 0.000ns 0.000ns 5.335ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.732ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.219ns } { 0.000ns 0.820ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.142ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clock clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { clock clock~combout clock~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_q7d1:auto_generated|ram_block1a0~porta_address_reg11 } { 0.000ns 0.000ns 0.118ns 0.951ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock done counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[1\] 16.203 ns register " "Info: tco from clock \"clock\" to destination pin \"done\" through register \"counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[1\]\" is 16.203 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.658 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.658 ns counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[1\] 3 REG LCFF_X34_Y31_N11 6 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X34_Y31_N11; Fanout = 6; REG Node = 'counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clock~clkctrl counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_4oi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock clock~combout clock~clkctrl counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_4oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_4oi.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.295 ns + Longest register pin " "Info: + Longest register to pin delay is 13.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[1\] 1 REG LCFF_X34_Y31_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y31_N11; Fanout = 6; REG Node = 'counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_4oi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.398 ns) 0.733 ns Equal0~89 2 COMB LCCOMB_X34_Y31_N18 1 " "Info: 2: + IC(0.335 ns) + CELL(0.398 ns) = 0.733 ns; Loc. = LCCOMB_X34_Y31_N18; Fanout = 1; COMB Node = 'Equal0~89'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] Equal0~89 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 1.125 ns Mux1~361 3 COMB LCCOMB_X34_Y31_N22 8 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 1.125 ns; Loc. = LCCOMB_X34_Y31_N22; Fanout = 8; COMB Node = 'Mux1~361'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Equal0~89 Mux1~361 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.410 ns) 2.674 ns Mux1~362 4 COMB LCCOMB_X34_Y31_N0 7 " "Info: 4: + IC(1.139 ns) + CELL(0.410 ns) = 2.674 ns; Loc. = LCCOMB_X34_Y31_N0; Fanout = 7; COMB Node = 'Mux1~362'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { Mux1~361 Mux1~362 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.307 ns) 7.981 ns Mux2~39 5 COMB LOOP LCCOMB_X34_Y31_N24 6 " "Info: 5: + IC(0.000 ns) + CELL(5.307 ns) = 7.981 ns; Loc. = LCCOMB_X34_Y31_N24; Fanout = 6; COMB LOOP Node = 'Mux2~39'" { { "Info" "ITDB_PART_OF_SCC" "Mux10~26 LCCOMB_X33_Y31_N20 " "Info: Loc. = LCCOMB_X33_Y31_N20; Node \"Mux10~26\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~339 LCCOMB_X33_Y31_N16 " "Info: Loc. = LCCOMB_X33_Y31_N16; Node \"Mux9~339\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~39 LCCOMB_X34_Y31_N24 " "Info: Loc. = LCCOMB_X34_Y31_N24; Node \"Mux2~39\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~365 LCCOMB_X34_Y31_N30 " "Info: Loc. = LCCOMB_X34_Y31_N30; Node \"Mux1~365\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~38 LCCOMB_X35_Y31_N4 " "Info: Loc. = LCCOMB_X35_Y31_N4; Node \"Mux2~38\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~145 LCCOMB_X35_Y31_N2 " "Info: Loc. = LCCOMB_X35_Y31_N2; Node \"Mux0~145\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~364 LCCOMB_X35_Y31_N30 " "Info: Loc. = LCCOMB_X35_Y31_N30; Node \"Mux1~364\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~336 LCCOMB_X33_Y31_N8 " "Info: Loc. = LCCOMB_X33_Y31_N8; Node \"Mux9~336\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~146 LCCOMB_X34_Y31_N28 " "Info: Loc. = LCCOMB_X34_Y31_N28; Node \"Mux0~146\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 231 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 215 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 215 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.307 ns" { Mux1~362 Mux2~39 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.376 ns) 8.820 ns Mux3~57 6 COMB LCCOMB_X34_Y31_N2 5 " "Info: 6: + IC(0.463 ns) + CELL(0.376 ns) = 8.820 ns; Loc. = LCCOMB_X34_Y31_N2; Fanout = 5; COMB Node = 'Mux3~57'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { Mux2~39 Mux3~57 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(2.612 ns) 13.295 ns done 7 PIN PIN_J5 0 " "Info: 7: + IC(1.863 ns) + CELL(2.612 ns) = 13.295 ns; Loc. = PIN_J5; Fanout = 0; PIN Node = 'done'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.475 ns" { Mux3~57 done } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.253 ns ( 69.60 % ) " "Info: Total cell delay = 9.253 ns ( 69.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.042 ns ( 30.40 % ) " "Info: Total interconnect delay = 4.042 ns ( 30.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "13.295 ns" { counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] Equal0~89 Mux1~361 Mux1~362 Mux2~39 Mux3~57 done } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "13.295 ns" { counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] Equal0~89 Mux1~361 Mux1~362 Mux2~39 Mux3~57 done } { 0.000ns 0.335ns 0.242ns 1.139ns 0.000ns 0.463ns 1.863ns } { 0.000ns 0.398ns 0.150ns 0.410ns 5.307ns 0.376ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock clock~combout clock~clkctrl counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "13.295 ns" { counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] Equal0~89 Mux1~361 Mux1~362 Mux2~39 Mux3~57 done } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "13.295 ns" { counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[1] Equal0~89 Mux1~361 Mux1~362 Mux2~39 Mux3~57 done } { 0.000ns 0.335ns 0.242ns 1.139ns 0.000ns 0.463ns 1.863ns } { 0.000ns 0.398ns 0.150ns 0.410ns 5.307ns 0.376ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "enable done 13.215 ns Longest " "Info: Longest tpd from source pin \"enable\" to destination pin \"done\" is 13.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns enable 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'enable'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.438 ns) 2.668 ns Mux1~360 2 COMB LCCOMB_X35_Y31_N18 7 " "Info: 2: + IC(1.251 ns) + CELL(0.438 ns) = 2.668 ns; Loc. = LCCOMB_X35_Y31_N18; Fanout = 7; COMB Node = 'Mux1~360'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { enable Mux1~360 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.308 ns) 7.976 ns Mux0~146 3 COMB LOOP LCCOMB_X34_Y31_N28 5 " "Info: 3: + IC(0.000 ns) + CELL(5.308 ns) = 7.976 ns; Loc. = LCCOMB_X34_Y31_N28; Fanout = 5; COMB LOOP Node = 'Mux0~146'" { { "Info" "ITDB_PART_OF_SCC" "Mux10~26 LCCOMB_X33_Y31_N20 " "Info: Loc. = LCCOMB_X33_Y31_N20; Node \"Mux10~26\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~339 LCCOMB_X33_Y31_N16 " "Info: Loc. = LCCOMB_X33_Y31_N16; Node \"Mux9~339\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~39 LCCOMB_X34_Y31_N24 " "Info: Loc. = LCCOMB_X34_Y31_N24; Node \"Mux2~39\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~365 LCCOMB_X34_Y31_N30 " "Info: Loc. = LCCOMB_X34_Y31_N30; Node \"Mux1~365\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~38 LCCOMB_X35_Y31_N4 " "Info: Loc. = LCCOMB_X35_Y31_N4; Node \"Mux2~38\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~145 LCCOMB_X35_Y31_N2 " "Info: Loc. = LCCOMB_X35_Y31_N2; Node \"Mux0~145\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~364 LCCOMB_X35_Y31_N30 " "Info: Loc. = LCCOMB_X35_Y31_N30; Node \"Mux1~364\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~336 LCCOMB_X33_Y31_N8 " "Info: Loc. = LCCOMB_X33_Y31_N8; Node \"Mux9~336\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~146 LCCOMB_X34_Y31_N28 " "Info: Loc. = LCCOMB_X34_Y31_N28; Node \"Mux0~146\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 231 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 215 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 215 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.308 ns" { Mux1~360 Mux0~146 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.275 ns) 8.740 ns Mux3~57 4 COMB LCCOMB_X34_Y31_N2 5 " "Info: 4: + IC(0.489 ns) + CELL(0.275 ns) = 8.740 ns; Loc. = LCCOMB_X34_Y31_N2; Fanout = 5; COMB Node = 'Mux3~57'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { Mux0~146 Mux3~57 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(2.612 ns) 13.215 ns done 5 PIN PIN_J5 0 " "Info: 5: + IC(1.863 ns) + CELL(2.612 ns) = 13.215 ns; Loc. = PIN_J5; Fanout = 0; PIN Node = 'done'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.475 ns" { Mux3~57 done } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.612 ns ( 72.74 % ) " "Info: Total cell delay = 9.612 ns ( 72.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.603 ns ( 27.26 % ) " "Info: Total interconnect delay = 3.603 ns ( 27.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "13.215 ns" { enable Mux1~360 Mux0~146 Mux3~57 done } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "13.215 ns" { enable enable~combout Mux1~360 Mux0~146 Mux3~57 done } { 0.000ns 0.000ns 1.251ns 0.000ns 0.489ns 1.863ns } { 0.000ns 0.979ns 0.438ns 5.308ns 0.275ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "p_Q\[1\]~reg0 enable clock -0.562 ns register " "Info: th for register \"p_Q\[1\]~reg0\" (data pin = \"enable\", clock pin = \"clock\") is -0.562 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.658 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.658 ns p_Q\[1\]~reg0 3 REG LCFF_X34_Y31_N31 14 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X34_Y31_N31; Fanout = 14; REG Node = 'p_Q\[1\]~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clock~clkctrl p_Q[1]~reg0 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.79 % ) " "Info: Total cell delay = 1.536 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 42.21 % ) " "Info: Total interconnect delay = 1.122 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl p_Q[1]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock clock~combout clock~clkctrl p_Q[1]~reg0 } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 137 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.486 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns enable 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'enable'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.438 ns) 2.674 ns Mux1~366 2 COMB LCCOMB_X35_Y31_N0 7 " "Info: 2: + IC(1.257 ns) + CELL(0.438 ns) = 2.674 ns; Loc. = LCCOMB_X35_Y31_N0; Fanout = 7; COMB Node = 'Mux1~366'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { enable Mux1~366 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.728 ns) 3.402 ns Mux1~365 3 COMB LOOP LCCOMB_X34_Y31_N30 9 " "Info: 3: + IC(0.000 ns) + CELL(0.728 ns) = 3.402 ns; Loc. = LCCOMB_X34_Y31_N30; Fanout = 9; COMB LOOP Node = 'Mux1~365'" { { "Info" "ITDB_PART_OF_SCC" "Mux10~26 LCCOMB_X33_Y31_N20 " "Info: Loc. = LCCOMB_X33_Y31_N20; Node \"Mux10~26\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~339 LCCOMB_X33_Y31_N16 " "Info: Loc. = LCCOMB_X33_Y31_N16; Node \"Mux9~339\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~39 LCCOMB_X34_Y31_N24 " "Info: Loc. = LCCOMB_X34_Y31_N24; Node \"Mux2~39\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~365 LCCOMB_X34_Y31_N30 " "Info: Loc. = LCCOMB_X34_Y31_N30; Node \"Mux1~365\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux2~38 LCCOMB_X35_Y31_N4 " "Info: Loc. = LCCOMB_X35_Y31_N4; Node \"Mux2~38\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~145 LCCOMB_X35_Y31_N2 " "Info: Loc. = LCCOMB_X35_Y31_N2; Node \"Mux0~145\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux1~364 LCCOMB_X35_Y31_N30 " "Info: Loc. = LCCOMB_X35_Y31_N30; Node \"Mux1~364\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux9~336 LCCOMB_X33_Y31_N8 " "Info: Loc. = LCCOMB_X33_Y31_N8; Node \"Mux9~336\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "Mux0~146 LCCOMB_X34_Y31_N28 " "Info: Loc. = LCCOMB_X34_Y31_N28; Node \"Mux0~146\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux10~26 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 231 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~339 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 215 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~39 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~365 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2~38 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~145 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux1~364 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~336 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 215 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~146 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { Mux1~366 Mux1~365 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.486 ns p_Q\[1\]~reg0 4 REG LCFF_X34_Y31_N31 14 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.486 ns; Loc. = LCFF_X34_Y31_N31; Fanout = 14; REG Node = 'p_Q\[1\]~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux1~365 p_Q[1]~reg0 } "NODE_NAME" } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 137 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.229 ns ( 63.94 % ) " "Info: Total cell delay = 2.229 ns ( 63.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.257 ns ( 36.06 % ) " "Info: Total interconnect delay = 1.257 ns ( 36.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.486 ns" { enable Mux1~366 Mux1~365 p_Q[1]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.486 ns" { enable enable~combout Mux1~366 Mux1~365 p_Q[1]~reg0 } { 0.000ns 0.000ns 1.257ns 0.000ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.728ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { clock clock~clkctrl p_Q[1]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { clock clock~combout clock~clkctrl p_Q[1]~reg0 } { 0.000ns 0.000ns 0.118ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.486 ns" { enable Mux1~366 Mux1~365 p_Q[1]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.486 ns" { enable enable~combout Mux1~366 Mux1~365 p_Q[1]~reg0 } { 0.000ns 0.000ns 1.257ns 0.000ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.728ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "113 " "Info: Allocated 113 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 11:18:40 2008 " "Info: Processing ended: Tue Nov 11 11:18:40 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Info: Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
