{"Source Block": ["oh/elink/hdl/erx_protocol.v@261:309@HdlStmProcess", "        end\n      endcase\n   end // always @ ( posedge rx_lclk_div4 )\n   \n   // 3rd cycle\n   always @( posedge rx_lclk_div4 ) begin\n\n      // default pass-throughs\n      if(~stream_2) \n\tbegin\n           ctrlmode_2    <= ctrlmode_1;\n           dstaddr_2     <= dstaddr_1;\n           datamode_2    <= datamode_1;\n           write_2       <= write_1;\n           access_2      <= access_1 & rxactive_1;\n\tend \n      else \n\tbegin\n           dstaddr_2     <= dstaddr_2 + 32'h00000008;\n\tend\n\n      data_2        <= data_1;\n      srcaddr_2     <= srcaddr_1;\n      stream_2      <= stream_1;\n\n      case( rxalign_1[2:0] )\n        // 7-5: Full packet is complete in 2nd cycle\n        3'd4:\n          srcaddr_2[7:0]  <= rx_data_in[63:56];\n        3'd3:\n          srcaddr_2[15:0] <= rx_data_in[63:48];\n        3'd2:\n          srcaddr_2[23:0] <= rx_data_in[63:40];\n        3'd1:\n          srcaddr_2[31:0] <= rx_data_in[63:32];\n        3'd0: \n\t  begin\n             data_2[7:0]     <= rx_data_in[63:56];\n             srcaddr_2[31:0] <= rx_data_in[55:24];\n          end\n\tdefault:;//TODO: include error message\n      endcase // case ( rxalign_1 )\n\n   end // always @ ( posedge rx_lclk_div4 )\n   \n\n   //Gating the rx with enable signal\n   synchronizer #(.DW(1)) sync (.out\t\t(ecfg_rx_enable_sync),\n\t\t\t\t.in\t\t(ecfg_rx_enable),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[266, "   always @( posedge rx_lclk_div4 ) begin\n"]], "Add": [[266, "   always @( posedge rx_lclk_div4 or posedge reset) \n"], [266, "     if (reset)\n"], [266, "       begin\n"], [266, "\t  access_2 <= 1'b0;\n"], [266, "\t  stream_2 <= 1'b0;\t  \n"], [266, "       end\n"], [266, "     else\n"], [266, "       begin\n"]]}}