$date
	Wed Sep 27 17:37:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module control_unit_tb $end
$var wire 1 ! ru_write $end
$var wire 2 " ru_data_src [1:0] $end
$var wire 3 # imm_src [2:0] $end
$var wire 1 $ dm_write $end
$var wire 3 % dm_ctrl [2:0] $end
$var wire 5 & br_op [4:0] $end
$var wire 4 ' alu_op [3:0] $end
$var wire 1 ( alu_b_src $end
$var wire 1 ) alu_a_src $end
$var reg 3 * funct3 [2:0] $end
$var reg 7 + funct7 [6:0] $end
$var reg 7 , opcode [6:0] $end
$scope module dut $end
$var wire 3 - funct3 [2:0] $end
$var wire 7 . funct7 [6:0] $end
$var wire 7 / opcode [6:0] $end
$var reg 1 ) alu_a_src $end
$var reg 1 ( alu_b_src $end
$var reg 4 0 alu_op [3:0] $end
$var reg 5 1 br_op [4:0] $end
$var reg 3 2 dm_ctrl [2:0] $end
$var reg 1 $ dm_write $end
$var reg 3 3 imm_src [2:0] $end
$var reg 2 4 ru_data_src [1:0] $end
$var reg 1 ! ru_write $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 4
bx 3
bx 2
b0xxx 1
b0 0
b110111 /
b0 .
b0 -
b110111 ,
b0 +
b0 *
0)
0(
b0 '
b0xxx &
bx %
0$
bx #
b0 "
1!
$end
#10000
b1000 '
b1000 0
b100000 +
b100000 .
#20000
b1 '
b1 0
b0 +
b0 .
b1 *
b1 -
#30000
b10 '
b10 0
b10 *
b10 -
#40000
b11 '
b11 0
b11 *
b11 -
#50000
b100 '
b100 0
b100 *
b100 -
#60000
b101 '
b101 0
b101 *
b101 -
#70000
b1110 '
b1110 0
b100000 +
b100000 .
b110 *
b110 -
#80000
b111 '
b111 0
b0 +
b0 .
b111 *
b111 -
#90000
