
*** Running vivado
    with args -log nexys4_fft_demo.vds -m64 -mode batch -messageDb vivado.pb -notrace -source nexys4_fft_demo.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source nexys4_fft_demo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/local/xilinx-local/Vivado/2016.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'fft_mag.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
fft_mag_xlconcat_0_0
fft_mag_xlconstant_1_0
fft_mag_xlconstant_0_0
fft_mag_c_addsub_0_0
fft_mag_axis_register_slice_2_0
fft_mag_cordic_0_0
fft_mag_xlconstant_2_0
fft_mag_mult_gen_0_0
fft_mag_xlslice_0_0
fft_mag_mult_gen_1_0
fft_mag_xlslice_1_0
fft_mag_xfft_0_0

Command: synth_design -top nexys4_fft_demo -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20545 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/new/chroma.v:22]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/new/chroma.v:23]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/new/chroma.v:24]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/new/chroma.v:25]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1085.527 ; gain = 190.324 ; free physical = 3710 ; free virtual = 14052
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nexys4_fft_demo' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/nexys4_fft_demo.v:7]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'xvga' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/utils.v:176]
INFO: [Synth 8-256] done synthesizing module 'xvga' (2#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/utils.v:176]
INFO: [Synth 8-638] synthesizing module 'display_8hex' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/utils.v:68]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display_8hex' (3#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/utils.v:68]
INFO: [Synth 8-638] synthesizing module 'debounce' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/utils.v:8]
	Parameter DELAY bound to: 1000000 - type: integer 
	Parameter COUNT bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/utils.v:8]
INFO: [Synth 8-638] synthesizing module 'xadc_demo' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/xadc_demo_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'xadc_demo' (5#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/xadc_demo_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'oversample64' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/oversampler.v:7]
INFO: [Synth 8-256] done synthesizing module 'oversample64' (6#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/oversampler.v:7]
INFO: [Synth 8-638] synthesizing module 'bram_frame' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/bram_frame_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram_frame' (7#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/bram_frame_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'hanning' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/hanning_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'hanning' (8#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/hanning_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'synchronize' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/utils.v:158]
	Parameter NSYNC bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronize' (9#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/utils.v:158]
INFO: [Synth 8-638] synthesizing module 'level_to_pulse' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/utils.v:40]
INFO: [Synth 8-256] done synthesizing module 'level_to_pulse' (10#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/utils.v:40]
INFO: [Synth 8-638] synthesizing module 'bram_to_fft' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/bram_to_fft.v:7]
INFO: [Synth 8-256] done synthesizing module 'bram_to_fft' (11#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/bram_to_fft.v:7]
INFO: [Synth 8-638] synthesizing module 'fft_mag' [/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:13]
INFO: [Synth 8-638] synthesizing module 'fft_mag_axis_register_slice_2_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_axis_register_slice_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_axis_register_slice_2_0' (12#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_axis_register_slice_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_register_slice_2' of module 'fft_mag_axis_register_slice_2_0' requires 10 connections, but only 9 given [/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:76]
INFO: [Synth 8-638] synthesizing module 'fft_mag_c_addsub_0_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_c_addsub_0_0' (13#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_cordic_0_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_cordic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_cordic_0_0' (14#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_cordic_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_mult_gen_0_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_mult_gen_0_0' (15#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_mult_gen_1_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_mult_gen_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_mult_gen_1_0' (16#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_mult_gen_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xfft_0_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_xfft_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xfft_0_0' (17#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_xfft_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xfft_0' of module 'fft_mag_xfft_0_0' requires 19 connections, but only 13 given [/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:111]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconcat_0_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconcat_0_0' (18#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconstant_0_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconstant_0_0' (19#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconstant_1_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconstant_1_0' (20#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlconstant_2_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_xlconstant_2_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlconstant_2_0' (21#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_xlconstant_2_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlslice_0_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_xlslice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlslice_0_0' (22#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_xlslice_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'fft_mag_xlslice_1_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_xlslice_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag_xlslice_1_0' (23#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/fft_mag_xlslice_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fft_mag' (24#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/nexys4_fft_demo.v:220]
INFO: [Synth 8-638] synthesizing module 'ila_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (25#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/ila_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'bram_fft' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/bram_fft_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram_fft' (26#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/bram_fft_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'chroma_histogram' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/histogram.v:37]
INFO: [Synth 8-256] done synthesizing module 'chroma_histogram' (27#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/histogram.v:37]
INFO: [Synth 8-638] synthesizing module 'histogram' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/histogram.v:7]
INFO: [Synth 8-256] done synthesizing module 'histogram' (28#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/histogram.v:7]
INFO: [Synth 8-638] synthesizing module 'pwm11' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/utils.v:140]
INFO: [Synth 8-256] done synthesizing module 'pwm11' (29#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/utils.v:140]
INFO: [Synth 8-638] synthesizing module 'chroma_calculator' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/new/chroma.v:27]
	Parameter INNER_CHROMA_PRECISION bound to: 18 - type: integer 
	Parameter INNER_CHROMA_WIDTH bound to: 215 - type: integer 
	Parameter BIT_DIFFERENCE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'chroma_bins' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/chroma_bins_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'chroma_bins' (30#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/chroma_bins_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'chroma_calculator' (31#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/new/chroma.v:27]
INFO: [Synth 8-638] synthesizing module 'novelty' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/new/chroma.v:262]
	Parameter NOVELTY_CONTROL bound to: 1 - type: integer 
	Parameter DOT_CONTROL bound to: 0 - type: integer 
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_GET_LAST bound to: 6 - type: integer 
	Parameter STATE_START_FIRST bound to: 1 - type: integer 
	Parameter STATE_END_FIRST bound to: 2 - type: integer 
	Parameter STATE_END_MIDDLE bound to: 3 - type: integer 
	Parameter STATE_END_LAST bound to: 4 - type: integer 
	Parameter STATE_DONE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'chroma_fifo' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/chroma_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'chroma_fifo' (32#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/realtime/chroma_fifo_stub.v:6]
WARNING: [Synth 8-689] width (5) of port connection 'data_count' does not match port width (10) of module 'chroma_fifo' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/new/chroma.v:306]
INFO: [Synth 8-638] synthesizing module 'dot_master' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/new/chroma.v:108]
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_DELAY_FOCUS bound to: 1 - type: integer 
	Parameter STATE_GET_FOCUS bound to: 2 - type: integer 
	Parameter STATE_DOT bound to: 3 - type: integer 
	Parameter STATE_ADD_LAST bound to: 4 - type: integer 
	Parameter STATE_DONE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dot_engine' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/new/chroma.v:86]
INFO: [Synth 8-256] done synthesizing module 'dot_engine' (33#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/new/chroma.v:86]
INFO: [Synth 8-256] done synthesizing module 'dot_master' (34#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/new/chroma.v:108]
INFO: [Synth 8-256] done synthesizing module 'novelty' (35#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/new/chroma.v:262]
INFO: [Synth 8-256] done synthesizing module 'nexys4_fft_demo' (36#1) [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/nexys4_fft_demo.v:7]
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED16_B driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED16_G driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED16_R driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED17_B driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED17_G driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED17_R driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port SEG[7] driven by constant 1
WARNING: [Synth 8-3331] design dot_master has unconnected port include_last
WARNING: [Synth 8-3331] design dot_master has unconnected port fifo_full
WARNING: [Synth 8-3331] design dot_master has unconnected port fifo_empty
WARNING: [Synth 8-3331] design histogram has unconnected port hcount[10]
WARNING: [Synth 8-3331] design chroma_histogram has unconnected port hcount[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1120.785 ; gain = 225.582 ; free physical = 3673 ; free virtual = 14016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1120.785 ; gain = 225.582 ; free physical = 3672 ; free virtual = 14015
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bram_fft' instantiated as 'bram2' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/nexys4_fft_demo.v:247]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bram_frame' instantiated as 'bram1' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/nexys4_fft_demo.v:134]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'chroma_bins' instantiated as 'chroma_calc1/chroma_binz' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/new/chroma.v:54]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'chroma_fifo' instantiated as 'n/c' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/new/chroma.v:297]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clockgen' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/nexys4_fft_demo.v:32]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_axis_register_slice_2_0' instantiated as 'fft_mag_i/axis_register_slice_2' [/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:76]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_c_addsub_0_0' instantiated as 'fft_mag_i/c_addsub_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:86]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_cordic_0_0' instantiated as 'fft_mag_i/cordic_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:91]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_mult_gen_0_0' instantiated as 'fft_mag_i/mult_gen_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:101]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_mult_gen_1_0' instantiated as 'fft_mag_i/mult_gen_1' [/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:106]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xfft_0_0' instantiated as 'fft_mag_i/xfft_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:111]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconcat_0_0' instantiated as 'fft_mag_i/xlconcat_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:125]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconstant_0_0' instantiated as 'fft_mag_i/xlconstant_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:130]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconstant_1_0' instantiated as 'fft_mag_i/xlconstant_1' [/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:132]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlconstant_2_0' instantiated as 'fft_mag_i/xlconstant_2' [/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:134]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlslice_0_0' instantiated as 'fft_mag_i/xlslice_0' [/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:136]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_mag_xlslice_1_0' instantiated as 'fft_mag_i/xlslice_1' [/afs/athena.mit.edu/user/c/h/cherna/Documents/Nexys4FFTDemo-master/src/bd/fft_mag/hdl/fft_mag.v:139]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'hanning' instantiated as 'hanning_values' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/nexys4_fft_demo.v:144]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_0' instantiated as 'probey' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/nexys4_fft_demo.v:220]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'xadc_demo' instantiated as 'xadc_demo' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/nexys4_fft_demo.v:77]
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp/bram_fft_in_context.xdc] for cell 'bram2'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp/bram_fft_in_context.xdc] for cell 'bram2'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_2/xadc_demo_in_context.xdc] for cell 'xadc_demo'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_2/xadc_demo_in_context.xdc] for cell 'xadc_demo'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_3/clk_wiz_0_in_context.xdc] for cell 'clockgen'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_3/clk_wiz_0_in_context.xdc] for cell 'clockgen'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_4/bram_frame_in_context.xdc] for cell 'bram1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_4/bram_frame_in_context.xdc] for cell 'bram1'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_5/hanning_in_context.xdc] for cell 'hanning_values'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_5/hanning_in_context.xdc] for cell 'hanning_values'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_6/chroma_bins_in_context.xdc] for cell 'chroma_calc1/chroma_binz'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_6/chroma_bins_in_context.xdc] for cell 'chroma_calc1/chroma_binz'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_7/ila_0_in_context.xdc] for cell 'probey'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_7/ila_0_in_context.xdc] for cell 'probey'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_8/chroma_fifo_in_context.xdc] for cell 'n/c'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_8/chroma_fifo_in_context.xdc] for cell 'n/c'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_9/fft_mag_axis_register_slice_2_0_in_context.xdc] for cell 'fft_mag_i/axis_register_slice_2'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_9/fft_mag_axis_register_slice_2_0_in_context.xdc] for cell 'fft_mag_i/axis_register_slice_2'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_10/fft_mag_c_addsub_0_0_in_context.xdc] for cell 'fft_mag_i/c_addsub_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_10/fft_mag_c_addsub_0_0_in_context.xdc] for cell 'fft_mag_i/c_addsub_0'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_11/fft_mag_cordic_0_0_in_context.xdc] for cell 'fft_mag_i/cordic_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_11/fft_mag_cordic_0_0_in_context.xdc] for cell 'fft_mag_i/cordic_0'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_12/fft_mag_mult_gen_0_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_12/fft_mag_mult_gen_0_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_0'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_13/fft_mag_mult_gen_1_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_13/fft_mag_mult_gen_1_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_1'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_14/fft_mag_xfft_0_0_in_context.xdc] for cell 'fft_mag_i/xfft_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_14/fft_mag_xfft_0_0_in_context.xdc] for cell 'fft_mag_i/xfft_0'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_15/fft_mag_xlconstant_0_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_15/fft_mag_xlconstant_0_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_0'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_16/fft_mag_xlconstant_1_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_16/fft_mag_xlconstant_1_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_1'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_17/fft_mag_xlconstant_2_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_2'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_17/fft_mag_xlconstant_2_0_in_context.xdc] for cell 'fft_mag_i/xlconstant_2'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_18/fft_mag_xlslice_0_0_in_context.xdc] for cell 'fft_mag_i/xlslice_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_18/fft_mag_xlslice_0_0_in_context.xdc] for cell 'fft_mag_i/xlslice_0'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_19/fft_mag_xlslice_1_0_in_context.xdc] for cell 'fft_mag_i/xlslice_1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_19/fft_mag_xlslice_1_0_in_context.xdc] for cell 'fft_mag_i/xlslice_1'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_20/fft_mag_xlconcat_0_0_in_context.xdc] for cell 'fft_mag_i/xlconcat_0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_20/fft_mag_xlconcat_0_0_in_context.xdc] for cell 'fft_mag_i/xlconcat_0'
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys4_fft_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys4_fft_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1497.492 ; gain = 0.004 ; free physical = 3402 ; free virtual = 13745
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram1' at clock pin 'clka' is different from the actual clock period '9.615', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram2' at clock pin 'clka' is different from the actual clock period '9.615', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'hanning_values' at clock pin 'clka' is different from the actual clock period '9.615', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'probey' at clock pin 'clk' is different from the actual clock period '4.808', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'chroma_calc1/chroma_binz' at clock pin 'clka' is different from the actual clock period '9.615', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'n/c' at clock pin 'clk' is different from the actual clock period '9.615', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1497.492 ; gain = 602.289 ; free physical = 3401 ; free virtual = 13744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1497.492 ; gain = 602.289 ; free physical = 3401 ; free virtual = 13744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_3/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.runs/synth_1/.Xil/Vivado-20541-eecs-digital-19/dcp_3/clk_wiz_0_in_context.xdc, line 6).
Applied set_property MARK_DEBUG = true for hanning_value[5]. (constraint file  /afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc, line 316).
Applied set_property DONT_TOUCH = true for fft_mag_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/axis_register_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/c_addsub_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/cordic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/mult_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/mult_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xfft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlslice_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1497.492 ; gain = 602.289 ; free physical = 3401 ; free virtual = 13744
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dot_master'
INFO: [Synth 8-5546] ROM "fifo_read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dot" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cur_index" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/new/chroma.v:366]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
       STATE_DELAY_FOCUS |                              001 |                              001
         STATE_GET_FOCUS |                              010 |                              010
               STATE_DOT |                              011 |                              011
              STATE_DONE |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dot_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1497.492 ; gain = 602.289 ; free physical = 3398 ; free virtual = 13741
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     60 Bit       Adders := 2     
	   2 Input     60 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              216 Bit    Registers := 1     
	              192 Bit    Registers := 5     
	               60 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 3     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 77    
+---Muxes : 
	   2 Input    216 Bit        Muxes := 2     
	   5 Input    192 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 3     
	   5 Input     60 Bit        Muxes := 1     
	   8 Input     60 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 142   
	   5 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nexys4_fft_demo 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xvga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 8     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 126   
Module oversample64 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module synchronize 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_to_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module bram_to_fft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module chroma_histogram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module histogram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module pwm11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module chroma_calculator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	              216 Bit    Registers := 1     
	              192 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    216 Bit        Muxes := 2     
Module dot_master 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     60 Bit       Adders := 1     
	   2 Input     60 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 2     
	               60 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input    192 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 3     
	   5 Input     60 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 14    
Module novelty 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     60 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 2     
	               60 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 1     
	   8 Input     60 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1497.492 ; gain = 602.289 ; free physical = 3398 ; free virtual = 13741
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP d/d/out0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP d/d/out0.
DSP Report: operator d/d/out0 is absorbed into DSP d/d/out0.
DSP Report: Generating DSP d/d/out, operation Mode is: PCIN+A2*B.
DSP Report: register d/focus_chroma_reg is absorbed into DSP d/d/out.
DSP Report: operator d/d/out is absorbed into DSP d/d/out.
DSP Report: operator d/d/out10 is absorbed into DSP d/d/out.
DSP Report: Generating DSP d/d/out, operation Mode is: PCIN+A2*B.
DSP Report: register A is absorbed into DSP d/d/out.
DSP Report: operator d/d/out is absorbed into DSP d/d/out.
DSP Report: operator d/d/out1 is absorbed into DSP d/d/out.
DSP Report: Generating DSP d/d/out, operation Mode is: PCIN+A2*B.
DSP Report: register A is absorbed into DSP d/d/out.
DSP Report: operator d/d/out is absorbed into DSP d/d/out.
DSP Report: operator d/d/out2 is absorbed into DSP d/d/out.
DSP Report: Generating DSP d/d/out, operation Mode is: PCIN+A2*B.
DSP Report: register A is absorbed into DSP d/d/out.
DSP Report: operator d/d/out is absorbed into DSP d/d/out.
DSP Report: operator d/d/out3 is absorbed into DSP d/d/out.
DSP Report: Generating DSP d/d/out, operation Mode is: PCIN+A2*B.
DSP Report: register A is absorbed into DSP d/d/out.
DSP Report: operator d/d/out is absorbed into DSP d/d/out.
DSP Report: operator d/d/out4 is absorbed into DSP d/d/out.
DSP Report: Generating DSP d/d/out, operation Mode is: PCIN+A2*B.
DSP Report: register A is absorbed into DSP d/d/out.
DSP Report: operator d/d/out is absorbed into DSP d/d/out.
DSP Report: operator d/d/out5 is absorbed into DSP d/d/out.
DSP Report: Generating DSP d/d/out, operation Mode is: PCIN+A2*B.
DSP Report: register A is absorbed into DSP d/d/out.
DSP Report: operator d/d/out is absorbed into DSP d/d/out.
DSP Report: operator d/d/out6 is absorbed into DSP d/d/out.
DSP Report: Generating DSP d/d/out, operation Mode is: PCIN+A2*B.
DSP Report: register A is absorbed into DSP d/d/out.
DSP Report: operator d/d/out is absorbed into DSP d/d/out.
DSP Report: operator d/d/out7 is absorbed into DSP d/d/out.
DSP Report: Generating DSP d/d/out, operation Mode is: PCIN+A2*B.
DSP Report: register A is absorbed into DSP d/d/out.
DSP Report: operator d/d/out is absorbed into DSP d/d/out.
DSP Report: operator d/d/out8 is absorbed into DSP d/d/out.
DSP Report: Generating DSP d/d/out, operation Mode is: PCIN+A2*B.
DSP Report: register A is absorbed into DSP d/d/out.
DSP Report: operator d/d/out is absorbed into DSP d/d/out.
DSP Report: operator d/d/out9 is absorbed into DSP d/d/out.
DSP Report: Generating DSP d/d/out, operation Mode is: PCIN+A2*B.
DSP Report: register A is absorbed into DSP d/d/out.
DSP Report: operator d/d/out is absorbed into DSP d/d/out.
DSP Report: operator d/d/out10 is absorbed into DSP d/d/out.
INFO: [Synth 8-4471] merging register 'histo/blank1_reg' into 'chroma_histogram/blank1_reg' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/histogram.v:29]
INFO: [Synth 8-4471] merging register 'histo/vheight_reg[9:0]' into 'chroma_histogram/vheight_reg[9:0]' [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/histogram.v:28]
DSP Report: Generating DSP fsample_hanning0, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP fsample_hanning0.
DSP Report: register A is absorbed into DSP fsample_hanning0.
DSP Report: operator fsample_hanning0 is absorbed into DSP fsample_hanning0.
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED16_B driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED16_G driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED16_R driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED17_B driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED17_G driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port LED17_R driven by constant 0
WARNING: [Synth 8-3917] design nexys4_fft_demo has port SEG[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1497.492 ; gain = 602.289 ; free physical = 3398 ; free virtual = 13741
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1497.492 ; gain = 602.289 ; free physical = 3398 ; free virtual = 13741

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|novelty         | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|novelty         | PCIN+A2*B   | 16     | 16     | -      | -      | 33     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|novelty         | PCIN+A2*B   | 16     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|novelty         | PCIN+A2*B   | 16     | 16     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|novelty         | PCIN+A2*B   | 16     | 16     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|novelty         | PCIN+A2*B   | 16     | 16     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|novelty         | PCIN+A2*B   | 16     | 16     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|novelty         | PCIN+A2*B   | 16     | 16     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|novelty         | PCIN+A2*B   | 16     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|novelty         | PCIN+A2*B   | 16     | 16     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|novelty         | PCIN+A2*B   | 16     | 16     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|novelty         | PCIN+A2*B   | 16     | 16     | -      | -      | 43     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nexys4_fft_demo | A''*B       | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'n/dot_index_reg[0]' (FDE) to 'n/dot_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'n/dot_index_reg[1]' (FDE) to 'n/dot_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'n/dot_index_reg[2]' (FDE) to 'n/dot_index_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n/\dot_index_reg[3] )
INFO: [Synth 8-3886] merging instance 'n/d/focus_index_reg[0]' (FDE) to 'n/d/focus_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'n/d/focus_index_reg[1]' (FDE) to 'n/d/focus_index_reg[2]'
INFO: [Synth 8-3886] merging instance 'n/d/focus_index_reg[2]' (FDE) to 'n/d/focus_index_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (n/\d/focus_index_reg[3] )
WARNING: [Synth 8-3332] Sequential element (dot_index_reg[3]) is unused and will be removed from module novelty.
WARNING: [Synth 8-3332] Sequential element (dot_index_reg[2]) is unused and will be removed from module novelty.
WARNING: [Synth 8-3332] Sequential element (dot_index_reg[1]) is unused and will be removed from module novelty.
WARNING: [Synth 8-3332] Sequential element (dot_index_reg[0]) is unused and will be removed from module novelty.
WARNING: [Synth 8-3332] Sequential element (d/focus_index_reg[3]) is unused and will be removed from module novelty.
WARNING: [Synth 8-3332] Sequential element (d/focus_index_reg[2]) is unused and will be removed from module novelty.
WARNING: [Synth 8-3332] Sequential element (d/focus_index_reg[1]) is unused and will be removed from module novelty.
WARNING: [Synth 8-3332] Sequential element (d/focus_index_reg[0]) is unused and will be removed from module novelty.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1497.492 ; gain = 602.289 ; free physical = 3394 ; free virtual = 13737
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1497.492 ; gain = 602.289 ; free physical = 3394 ; free virtual = 13737

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clockgen/clk_out1' to pin 'clockgen/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clockgen/clk_out2' to pin 'clockgen/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clockgen/clk_out3' to pin 'clockgen/bbstub_clk_out3/O'
INFO: [Synth 8-5820] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1497.492 ; gain = 602.289 ; free physical = 3358 ; free virtual = 13701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1539.496 ; gain = 644.293 ; free physical = 3313 ; free virtual = 13656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (frame_tdata_reg[31]) is unused and will be removed from module bram_to_fft.
WARNING: [Synth 8-3332] Sequential element (frame_tdata_reg[30]) is unused and will be removed from module bram_to_fft.
WARNING: [Synth 8-3332] Sequential element (frame_tdata_reg[29]) is unused and will be removed from module bram_to_fft.
WARNING: [Synth 8-3332] Sequential element (frame_tdata_reg[28]) is unused and will be removed from module bram_to_fft.
WARNING: [Synth 8-3332] Sequential element (frame_tdata_reg[27]) is unused and will be removed from module bram_to_fft.
WARNING: [Synth 8-3332] Sequential element (frame_tdata_reg[26]) is unused and will be removed from module bram_to_fft.
WARNING: [Synth 8-3332] Sequential element (frame_tdata_reg[25]) is unused and will be removed from module bram_to_fft.
WARNING: [Synth 8-3332] Sequential element (frame_tdata_reg[24]) is unused and will be removed from module bram_to_fft.
WARNING: [Synth 8-3332] Sequential element (frame_tdata_reg[23]) is unused and will be removed from module bram_to_fft.
WARNING: [Synth 8-3332] Sequential element (frame_tdata_reg[22]) is unused and will be removed from module bram_to_fft.
WARNING: [Synth 8-3332] Sequential element (frame_tdata_reg[21]) is unused and will be removed from module bram_to_fft.
WARNING: [Synth 8-3332] Sequential element (frame_tdata_reg[20]) is unused and will be removed from module bram_to_fft.
WARNING: [Synth 8-3332] Sequential element (frame_tdata_reg[19]) is unused and will be removed from module bram_to_fft.
WARNING: [Synth 8-3332] Sequential element (frame_tdata_reg[18]) is unused and will be removed from module bram_to_fft.
WARNING: [Synth 8-3332] Sequential element (frame_tdata_reg[17]) is unused and will be removed from module bram_to_fft.
WARNING: [Synth 8-3332] Sequential element (frame_tdata_reg[16]) is unused and will be removed from module bram_to_fft.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1547.504 ; gain = 652.301 ; free physical = 3305 ; free virtual = 13648
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1547.504 ; gain = 652.301 ; free physical = 3305 ; free virtual = 13648

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1547.504 ; gain = 652.301 ; free physical = 3305 ; free virtual = 13648
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/afs/athena.mit.edu/user/c/h/cherna/Documents/fft_demo/fft_demo.srcs/sources_1/imports/hdl/nexys4_fft_demo.v:157]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1547.504 ; gain = 652.301 ; free physical = 3305 ; free virtual = 13648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1547.504 ; gain = 652.301 ; free physical = 3305 ; free virtual = 13648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1547.504 ; gain = 652.301 ; free physical = 3305 ; free virtual = 13648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1547.504 ; gain = 652.301 ; free physical = 3305 ; free virtual = 13648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1547.504 ; gain = 652.301 ; free physical = 3305 ; free virtual = 13648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1547.504 ; gain = 652.301 ; free physical = 3305 ; free virtual = 13648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|nexys4_fft_demo | hsync_out_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|nexys4_fft_demo | vsync_out_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |clk_wiz_0                       |         1|
|2     |xadc_demo                       |         1|
|3     |bram_frame                      |         1|
|4     |hanning                         |         1|
|5     |fft_mag_axis_register_slice_2_0 |         1|
|6     |fft_mag_c_addsub_0_0            |         1|
|7     |fft_mag_cordic_0_0              |         1|
|8     |fft_mag_mult_gen_0_0            |         1|
|9     |fft_mag_mult_gen_1_0            |         1|
|10    |fft_mag_xfft_0_0                |         1|
|11    |fft_mag_xlconcat_0_0            |         1|
|12    |fft_mag_xlconstant_0_0          |         1|
|13    |fft_mag_xlconstant_1_0          |         1|
|14    |fft_mag_xlconstant_2_0          |         1|
|15    |fft_mag_xlslice_0_0             |         1|
|16    |fft_mag_xlslice_1_0             |         1|
|17    |ila_0                           |         1|
|18    |bram_fft                        |         1|
|19    |chroma_bins                     |         1|
|20    |chroma_fifo                     |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |bram_fft                        |     1|
|2     |bram_frame                      |     1|
|3     |chroma_bins                     |     1|
|4     |chroma_fifo                     |     1|
|5     |clk_wiz_0                       |     1|
|6     |fft_mag_axis_register_slice_2_0 |     1|
|7     |fft_mag_c_addsub_0_0            |     1|
|8     |fft_mag_cordic_0_0              |     1|
|9     |fft_mag_mult_gen_0_0            |     1|
|10    |fft_mag_mult_gen_1_0            |     1|
|11    |fft_mag_xfft_0_0                |     1|
|12    |fft_mag_xlconcat_0_0            |     1|
|13    |fft_mag_xlconstant_0_0          |     1|
|14    |fft_mag_xlconstant_1_0          |     1|
|15    |fft_mag_xlconstant_2_0          |     1|
|16    |fft_mag_xlslice_0_0             |     1|
|17    |fft_mag_xlslice_1_0             |     1|
|18    |hanning                         |     1|
|19    |ila_0                           |     1|
|20    |xadc_demo                       |     1|
|21    |CARRY4                          |   209|
|22    |DSP48E1                         |    12|
|23    |DSP48E1_1                       |     1|
|24    |LUT1                            |   519|
|25    |LUT2                            |   215|
|26    |LUT3                            |   470|
|27    |LUT4                            |   387|
|28    |LUT5                            |   373|
|29    |LUT6                            |   402|
|30    |MUXF7                           |     2|
|31    |SRL16E                          |     2|
|32    |FDRE                            |  2293|
|33    |FDSE                            |     5|
|34    |IBUF                            |    23|
|35    |OBUF                            |    54|
+------+--------------------------------+------+

Report Instance Areas: 
+------+--------------------+------------------+------+
|      |Instance            |Module            |Cells |
+------+--------------------+------------------+------+
|1     |top                 |                  |  5543|
|2     |  db0               |debounce          |  1218|
|3     |  osamp64_1         |oversample64      |   102|
|4     |  vsync_synchronize |synchronize       |     2|
|5     |  vsync_ltp         |level_to_pulse    |     2|
|6     |  bram_to_fft_0     |bram_to_fft       |    82|
|7     |  fft_mag_i         |fft_mag           |   291|
|8     |  pwm_out           |pwm11             |    51|
|9     |  chroma_calc1      |chroma_calculator |   800|
|10    |  n                 |novelty           |  2421|
|11    |    d               |dot_master        |  1431|
|12    |      d             |dot_engine        |   382|
|13    |  chroma_histogram  |chroma_histogram  |    38|
|14    |  display           |display_8hex      |   125|
|15    |  histo             |histogram         |    21|
|16    |  xvga1             |xvga              |   127|
+------+--------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1547.504 ; gain = 652.301 ; free physical = 3305 ; free virtual = 13648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1547.504 ; gain = 159.453 ; free physical = 3305 ; free virtual = 13648
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1547.512 ; gain = 652.309 ; free physical = 3306 ; free virtual = 13650
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
198 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1579.523 ; gain = 588.762 ; free physical = 3301 ; free virtual = 13644
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1611.539 ; gain = 0.000 ; free physical = 3298 ; free virtual = 13643
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 23:37:00 2018...
