"16nm.or2_1x.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.10T.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.nand_1x.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.Decode_2to4.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.and3.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.nand4_1x.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.10T_RPrecharge.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.TH44.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.TH22.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" (("A" "B" "Y") ("A" "B" "Y"))
"16nm.10T_DUAL_SRAM_CompDetect.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.10T_32x32.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" (("JR<31>" "JR<30>" "JR<29>" "JR<28>" "JR<27>" "JR<26>" "JR<25>" "JR<24>" "JR<23>" "JR<22>" "JR<21>" "JR<20>" "JR<19>" "JR<18>" "JR<17>" "JR<16>" "JR<15>" "JR<14>" "JR<13>" "JR<12>" "JR<11>" "JR<10>" "JR<9>" "JR<8>" "JR<7>" "JR<6>" "JR<5>" "JR<4>" "JR<3>" "JR<2>" "JR<1>" "JR<0>" "JW<31>" "JW<30>" "JW<29>" "JW<28>" "JW<27>" "JW<26>" "JW<25>" "JW<24>" "JW<23>" "JW<22>" "JW<21>" "JW<20>" "JW<19>" "JW<18>" "JW<17>" "JW<16>" "JW<15>" "JW<14>" "JW<13>" "JW<12>" "JW<11>" "JW<10>" "JW<9>" "JW<8>" "JW<7>" "JW<6>" "JW<5>" "JW<4>" "JW<3>" "JW<2>" "JW<1>" "JW<0>" "~R0<31>" "~R0<30>" "~R0<29>" "~R0<28>" "~R0<27>" "~R0<26>" "~R0<25>" "~R0<24>" "~R0<23>" "~R0<22>" "~R0<21>" "~R0<20>" "~R0<19>" "~R0<18>" "~R0<17>" "~R0<16>" "~R0<15>" "~R0<14>" "~R0<13>" "~R0<12>" "~R0<11>" "~R0<10>" "~R0<9>" "~R0<8>" "~R0<7>" "~R0<6>" "~R0<5>" "~R0<4>" "~R0<3>" "~R0<2>" "~R0<1>" "~R0<0>" "~R1<31>" "~R1<30>" "~R1<29>" "~R1<28>" "~R1<27>" "~R1<26>" "~R1<25>" "~R1<24>" "~R1<23>" "~R1<22>" "~R1<21>" "~R1<20>" "~R1<19>" "~R1<18>" "~R1<17>" "~R1<16>" "~R1<15>" "~R1<14>" "~R1<13>" "~R1<12>" "~R1<11>" "~R1<10>" "~R1<9>" "~R1<8>" "~R1<7>" "~R1<6>" "~R1<5>" "~R1<4>" "~R1<3>" "~R1<2>" "~R1<1>" "~R1<0>" "~W0<31>" "~W0<30>" "~W0<29>" "~W0<28>" "~W0<27>" "~W0<26>" "~W0<25>" "~W0<24>" "~W0<23>" "~W0<22>" "~W0<21>" "~W0<20>" "~W0<19>" "~W0<18>" "~W0<17>" "~W0<16>" "~W0<15>" "~W0<14>" "~W0<13>" "~W0<12>" "~W0<11>" "~W0<10>" "~W0<9>" "~W0<8>" "~W0<7>" "~W0<6>" "~W0<5>" "~W0<4>" "~W0<3>" "~W0<2>" "~W0<1>" "~W0<0>" "~W1<31>" "~W1<30>" "~W1<29>" "~W1<28>" "~W1<27>" "~W1<26>" "~W1<25>" "~W1<24>" "~W1<23>" "~W1<22>" "~W1<21>" "~W1<20>" "~W1<19>" "~W1<18>" "~W1<17>" "~W1<16>" "~W1<15>" "~W1<14>" "~W1<13>" "~W1<12>" "~W1<11>" "~W1<10>" "~W1<9>" "~W1<8>" "~W1<7>" "~W1<6>" "~W1<5>" "~W1<4>" "~W1<3>" "~W1<2>" "~W1<1>" "~W1<0>") ("JR<31>" "JR<30>" "JR<29>" "JR<28>" "JR<27>" "JR<26>" "JR<25>" "JR<24>" "JR<23>" "JR<22>" "JR<21>" "JR<20>" "JR<19>" "JR<18>" "JR<17>" "JR<16>" "JR<15>" "JR<14>" "JR<13>" "JR<12>" "JR<11>" "JR<10>" "JR<9>" "JR<8>" "JR<7>" "JR<6>" "JR<5>" "JR<4>" "JR<3>" "JR<2>" "JR<1>" "JR<0>" "JW<31>" "JW<30>" "JW<29>" "JW<28>" "JW<27>" "JW<26>" "JW<25>" "JW<24>" "JW<23>" "JW<22>" "JW<21>" "JW<20>" "JW<19>" "JW<18>" "JW<17>" "JW<16>" "JW<15>" "JW<14>" "JW<13>" "JW<12>" "JW<11>" "JW<10>" "JW<9>" "JW<8>" "JW<7>" "JW<6>" "JW<5>" "JW<4>" "JW<3>" "JW<2>" "JW<1>" "JW<0>" "~R0<31>" "~R0<30>" "~R0<29>" "~R0<28>" "~R0<27>" "~R0<26>" "~R0<25>" "~R0<24>" "~R0<23>" "~R0<22>" "~R0<21>" "~R0<20>" "~R0<19>" "~R0<18>" "~R0<17>" "~R0<16>" "~R0<15>" "~R0<14>" "~R0<13>" "~R0<12>" "~R0<11>" "~R0<10>" "~R0<9>" "~R0<8>" "~R0<7>" "~R0<6>" "~R0<5>" "~R0<4>" "~R0<3>" "~R0<2>" "~R0<1>" "~R0<0>" "~R1<31>" "~R1<30>" "~R1<29>" "~R1<28>" "~R1<27>" "~R1<26>" "~R1<25>" "~R1<24>" "~R1<23>" "~R1<22>" "~R1<21>" "~R1<20>" "~R1<19>" "~R1<18>" "~R1<17>" "~R1<16>" "~R1<15>" "~R1<14>" "~R1<13>" "~R1<12>" "~R1<11>" "~R1<10>" "~R1<9>" "~R1<8>" "~R1<7>" "~R1<6>" "~R1<5>" "~R1<4>" "~R1<3>" "~R1<2>" "~R1<1>" "~R1<0>" "~W0<31>" "~W0<30>" "~W0<29>" "~W0<28>" "~W0<27>" "~W0<26>" "~W0<25>" "~W0<24>" "~W0<23>" "~W0<22>" "~W0<21>" "~W0<20>" "~W0<19>" "~W0<18>" "~W0<17>" "~W0<16>" "~W0<15>" "~W0<14>" "~W0<13>" "~W0<12>" "~W0<11>" "~W0<10>" "~W0<9>" "~W0<8>" "~W0<7>" "~W0<6>" "~W0<5>" "~W0<4>" "~W0<3>" "~W0<2>" "~W0<1>" "~W0<0>" "~W1<31>" "~W1<30>" "~W1<29>" "~W1<28>" "~W1<27>" "~W1<26>" "~W1<25>" "~W1<24>" "~W1<23>" "~W1<22>" "~W1<21>" "~W1<20>" "~W1<19>" "~W1<18>" "~W1<17>" "~W1<16>" "~W1<15>" "~W1<14>" "~W1<13>" "~W1<12>" "~W1<11>" "~W1<10>" "~W1<9>" "~W1<8>" "~W1<7>" "~W1<6>" "~W1<5>" "~W1<4>" "~W1<3>" "~W1<2>" "~W1<1>" "~W1<0>"))
"16nm.nand3_1x.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.nor_1x.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.Decode_1to2.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" (("En" "I" "Sel<1>" "Sel<0>") ("En" "I" "Sel<1>" "Sel<0>"))
"16nm.Mux_128to32.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" (("En" "S<1>" "S<0>" "X1<31>" "X1<30>" "X1<29>" "X1<28>" "X1<27>" "X1<26>" "X1<25>" "X1<24>" "X1<23>" "X1<22>" "X1<21>" "X1<20>" "X1<19>" "X1<18>" "X1<17>" "X1<16>" "X1<15>" "X1<14>" "X1<13>" "X1<12>" "X1<11>" "X1<10>" "X1<9>" "X1<8>" "X1<7>" "X1<6>" "X1<5>" "X1<4>" "X1<3>" "X1<2>" "X1<1>" "X1<0>" "X2<31>" "X2<30>" "X2<29>" "X2<28>" "X2<27>" "X2<26>" "X2<25>" "X2<24>" "X2<23>" "X2<22>" "X2<21>" "X2<20>" "X2<19>" "X2<18>" "X2<17>" "X2<16>" "X2<15>" "X2<14>" "X2<13>" "X2<12>" "X2<11>" "X2<10>" "X2<9>" "X2<8>" "X2<7>" "X2<6>" "X2<5>" "X2<4>" "X2<3>" "X2<2>" "X2<1>" "X2<0>" "X3<31>" "X3<30>" "X3<29>" "X3<28>" "X3<27>" "X3<26>" "X3<25>" "X3<24>" "X3<23>" "X3<22>" "X3<21>" "X3<20>" "X3<19>" "X3<18>" "X3<17>" "X3<16>" "X3<15>" "X3<14>" "X3<13>" "X3<12>" "X3<11>" "X3<10>" "X3<9>" "X3<8>" "X3<7>" "X3<6>" "X3<5>" "X3<4>" "X3<3>" "X3<2>" "X3<1>" "X3<0>" "X4<31>" "X4<30>" "X4<29>" "X4<28>" "X4<27>" "X4<26>" "X4<25>" "X4<24>" "X4<23>" "X4<22>" "X4<21>" "X4<20>" "X4<19>" "X4<18>" "X4<17>" "X4<16>" "X4<15>" "X4<14>" "X4<13>" "X4<12>" "X4<11>" "X4<10>" "X4<9>" "X4<8>" "X4<7>" "X4<6>" "X4<5>" "X4<4>" "X4<3>" "X4<2>" "X4<1>" "X4<0>" "Y<31>" "Y<30>" "Y<29>" "Y<28>" "Y<27>" "Y<26>" "Y<25>" "Y<24>" "Y<23>" "Y<22>" "Y<21>" "Y<20>" "Y<19>" "Y<18>" "Y<17>" "Y<16>" "Y<15>" "Y<14>" "Y<13>" "Y<12>" "Y<11>" "Y<10>" "Y<9>" "Y<8>" "Y<7>" "Y<6>" "Y<5>" "Y<4>" "Y<3>" "Y<2>" "Y<1>" "Y<0>") ("En" "S<1>" "S<0>" "X1<31>" "X1<30>" "X1<29>" "X1<28>" "X1<27>" "X1<26>" "X1<25>" "X1<24>" "X1<23>" "X1<22>" "X1<21>" "X1<20>" "X1<19>" "X1<18>" "X1<17>" "X1<16>" "X1<15>" "X1<14>" "X1<13>" "X1<12>" "X1<11>" "X1<10>" "X1<9>" "X1<8>" "X1<7>" "X1<6>" "X1<5>" "X1<4>" "X1<3>" "X1<2>" "X1<1>" "X1<0>" "X2<31>" "X2<30>" "X2<29>" "X2<28>" "X2<27>" "X2<26>" "X2<25>" "X2<24>" "X2<23>" "X2<22>" "X2<21>" "X2<20>" "X2<19>" "X2<18>" "X2<17>" "X2<16>" "X2<15>" "X2<14>" "X2<13>" "X2<12>" "X2<11>" "X2<10>" "X2<9>" "X2<8>" "X2<7>" "X2<6>" "X2<5>" "X2<4>" "X2<3>" "X2<2>" "X2<1>" "X2<0>" "X3<31>" "X3<30>" "X3<29>" "X3<28>" "X3<27>" "X3<26>" "X3<25>" "X3<24>" "X3<23>" "X3<22>" "X3<21>" "X3<20>" "X3<19>" "X3<18>" "X3<17>" "X3<16>" "X3<15>" "X3<14>" "X3<13>" "X3<12>" "X3<11>" "X3<10>" "X3<9>" "X3<8>" "X3<7>" "X3<6>" "X3<5>" "X3<4>" "X3<3>" "X3<2>" "X3<1>" "X3<0>" "X4<31>" "X4<30>" "X4<29>" "X4<28>" "X4<27>" "X4<26>" "X4<25>" "X4<24>" "X4<23>" "X4<22>" "X4<21>" "X4<20>" "X4<19>" "X4<18>" "X4<17>" "X4<16>" "X4<15>" "X4<14>" "X4<13>" "X4<12>" "X4<11>" "X4<10>" "X4<9>" "X4<8>" "X4<7>" "X4<6>" "X4<5>" "X4<4>" "X4<3>" "X4<2>" "X4<1>" "X4<0>" "Y<31>" "Y<30>" "Y<29>" "Y<28>" "Y<27>" "Y<26>" "Y<25>" "Y<24>" "Y<23>" "Y<22>" "Y<21>" "Y<20>" "Y<19>" "Y<18>" "Y<17>" "Y<16>" "Y<15>" "Y<14>" "Y<13>" "Y<12>" "Y<11>" "Y<10>" "Y<9>" "Y<8>" "Y<7>" "Y<6>" "Y<5>" "Y<4>" "Y<3>" "Y<2>" "Y<1>" "Y<0>"))
"16nm.Decode_4to16.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" (("A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "En" "I<3>" "I<2>" "I<1>" "I<0>" "Reset") ("A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "En" "I<3>" "I<2>" "I<1>" "I<0>" "Reset"))
"16nm.TH22~.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" (("A" "B" "Y") ("A" "B" "Y"))
"16nm.and4_1x.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.nor4_1x.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.10T_DUAL_SRAM_RPrecharge.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.10T_4x.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.and2.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.10T_DUAL_SRAM_REGFILE.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.inv_1x.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.10T_DUAL_SRAM_AddrCtrl_aValid.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.inv_1xt.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.and3_1x.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.or_1x.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" nil
"16nm.Dcache_TagMem.schematic.16nm_Tests.10T_TagMem_Test.config.path.termorder" (("GoR" "GoW" "~KRe" "~KWe" "R1<31>" "R1<30>" "R1<29>" "R1<28>" "R1<27>" "R1<26>" "R1<25>" "R1<24>" "R1<23>" "R1<22>" "R1<21>" "R1<20>" "R1<19>" "R1<18>" "R1<17>" "R1<16>" "R1<15>" "R1<14>" "R1<13>" "R1<12>" "R1<11>" "R1<10>" "R1<9>" "R1<8>" "R1<7>" "R1<6>" "R1<5>" "R1<4>" "R1<3>" "R1<2>" "R1<1>" "R1<0>" "R_Addr<6>" "R_Addr<5>" "R_Addr<4>" "R_Addr<3>" "R_Addr<2>" "R_Addr<1>" "R_Addr<0>" "Reset" "W0<31>" "W0<30>" "W0<29>" "W0<28>" "W0<27>" "W0<26>" "W0<25>" "W0<24>" "W0<23>" "W0<22>" "W0<21>" "W0<20>" "W0<19>" "W0<18>" "W0<17>" "W0<16>" "W0<15>" "W0<14>" "W0<13>" "W0<12>" "W0<11>" "W0<10>" "W0<9>" "W0<8>" "W0<7>" "W0<6>" "W0<5>" "W0<4>" "W0<3>" "W0<2>" "W0<1>" "W0<0>" "W1<31>" "W1<30>" "W1<29>" "W1<28>" "W1<27>" "W1<26>" "W1<25>" "W1<24>" "W1<23>" "W1<22>" "W1<21>" "W1<20>" "W1<19>" "W1<18>" "W1<17>" "W1<16>" "W1<15>" "W1<14>" "W1<13>" "W1<12>" "W1<11>" "W1<10>" "W1<9>" "W1<8>" "W1<7>" "W1<6>" "W1<5>" "W1<4>" "W1<3>" "W1<2>" "W1<1>" "W1<0>" "W_Addr<6>" "W_Addr<5>" "W_Addr<4>" "W_Addr<3>" "W_Addr<2>" "W_Addr<1>" "W_Addr<0>" "R0<31>" "R0<30>" "R0<29>" "R0<28>" "R0<27>" "R0<26>" "R0<25>" "R0<24>" "R0<23>" "R0<22>" "R0<21>" "R0<20>" "R0<19>" "R0<18>" "R0<17>" "R0<16>" "R0<15>" "R0<14>" "R0<13>" "R0<12>" "R0<11>" "R0<10>" "R0<9>" "R0<8>" "R0<7>" "R0<6>" "R0<5>" "R0<4>" "R0<3>" "R0<2>" "R0<1>" "R0<0>") ("GoR" "GoW" "~KRe" "~KWe" "R0<31>" "R0<30>" "R0<29>" "R0<28>" "R0<27>" "R0<26>" "R0<25>" "R0<24>" "R0<23>" "R0<22>" "R0<21>" "R0<20>" "R0<19>" "R0<18>" "R0<17>" "R0<16>" "R0<15>" "R0<14>" "R0<13>" "R0<12>" "R0<11>" "R0<10>" "R0<9>" "R0<8>" "R0<7>" "R0<6>" "R0<5>" "R0<4>" "R0<3>" "R0<2>" "R0<1>" "R0<0>" "R1<31>" "R1<30>" "R1<29>" "R1<28>" "R1<27>" "R1<26>" "R1<25>" "R1<24>" "R1<23>" "R1<22>" "R1<21>" "R1<20>" "R1<19>" "R1<18>" "R1<17>" "R1<16>" "R1<15>" "R1<14>" "R1<13>" "R1<12>" "R1<11>" "R1<10>" "R1<9>" "R1<8>" "R1<7>" "R1<6>" "R1<5>" "R1<4>" "R1<3>" "R1<2>" "R1<1>" "R1<0>" "R_Addr<6>" "R_Addr<5>" "R_Addr<4>" "R_Addr<3>" "R_Addr<2>" "R_Addr<1>" "R_Addr<0>" "Reset" "W0<31>" "W0<30>" "W0<29>" "W0<28>" "W0<27>" "W0<26>" "W0<25>" "W0<24>" "W0<23>" "W0<22>" "W0<21>" "W0<20>" "W0<19>" "W0<18>" "W0<17>" "W0<16>" "W0<15>" "W0<14>" "W0<13>" "W0<12>" "W0<11>" "W0<10>" "W0<9>" "W0<8>" "W0<7>" "W0<6>" "W0<5>" "W0<4>" "W0<3>" "W0<2>" "W0<1>" "W0<0>" "W1<31>" "W1<30>" "W1<29>" "W1<28>" "W1<27>" "W1<26>" "W1<25>" "W1<24>" "W1<23>" "W1<22>" "W1<21>" "W1<20>" "W1<19>" "W1<18>" "W1<17>" "W1<16>" "W1<15>" "W1<14>" "W1<13>" "W1<12>" "W1<11>" "W1<10>" "W1<9>" "W1<8>" "W1<7>" "W1<6>" "W1<5>" "W1<4>" "W1<3>" "W1<2>" "W1<1>" "W1<0>" "W_Addr<6>" "W_Addr<5>" "W_Addr<4>" "W_Addr<3>" "W_Addr<2>" "W_Addr<1>" "W_Addr<0>"))
