
Vortex RGB driver STM32G431RBT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000afe0  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  0800b1b8  0800b1b8  0000c1b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b240  0800b240  0000d184  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b240  0800b240  0000c240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b248  0800b248  0000d184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b248  0800b248  0000c248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b24c  0800b24c  0000c24c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000184  20000000  0800b250  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001520  20000184  0800b3d4  0000d184  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200016a4  0800b3d4  0000d6a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d184  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002471a  00000000  00000000  0000d1b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ec8  00000000  00000000  000318ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001df0  00000000  00000000  00036798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016f0  00000000  00000000  00038588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006e45  00000000  00000000  00039c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026864  00000000  00000000  00040abd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e394d  00000000  00000000  00067321  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014ac6e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007f58  00000000  00000000  0014acb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  00152c0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000184 	.word	0x20000184
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800b1a0 	.word	0x0800b1a0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000188 	.word	0x20000188
 8000214:	0800b1a0 	.word	0x0800b1a0

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000548:	f000 ff8b 	bl	8001462 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800054c:	f000 f82c 	bl	80005a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000550:	f000 fb3a 	bl	8000bc8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000554:	f000 f876 	bl	8000644 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000558:	f000 f8ee 	bl	8000738 <MX_ADC2_Init>
  MX_COMP1_Init();
 800055c:	f000 f954 	bl	8000808 <MX_COMP1_Init>
  MX_COMP2_Init();
 8000560:	f000 f978 	bl	8000854 <MX_COMP2_Init>
  MX_COMP4_Init();
 8000564:	f000 f99c 	bl	80008a0 <MX_COMP4_Init>
  MX_DAC1_Init();
 8000568:	f000 f9c0 	bl	80008ec <MX_DAC1_Init>
  MX_DAC3_Init();
 800056c:	f000 fa02 	bl	8000974 <MX_DAC3_Init>
  MX_FDCAN1_Init();
 8000570:	f000 fa3a 	bl	80009e8 <MX_FDCAN1_Init>
  MX_I2C2_Init();
 8000574:	f000 fa7e 	bl	8000a74 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000578:	f000 fada 	bl	8000b30 <MX_USART1_UART_Init>
  MX_USB_Device_Init();
 800057c:	f00a f900 	bl	800a780 <MX_USB_Device_Init>
  MX_IWDG_Init();
 8000580:	f000 fab8 	bl	8000af4 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(B_PEN_GPIO_Port, B_PEN_Pin, GPIO_PIN_SET);
 8000584:	2201      	movs	r2, #1
 8000586:	2120      	movs	r1, #32
 8000588:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800058c:	f003 f866 	bl	800365c <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 8000590:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000594:	4803      	ldr	r0, [pc, #12]	@ (80005a4 <main+0x60>)
 8000596:	f003 f879 	bl	800368c <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 800059a:	2064      	movs	r0, #100	@ 0x64
 800059c:	f000 ffd2 	bl	8001544 <HAL_Delay>
	  HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 80005a0:	bf00      	nop
 80005a2:	e7f5      	b.n	8000590 <main+0x4c>
 80005a4:	48000800 	.word	0x48000800

080005a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b094      	sub	sp, #80	@ 0x50
 80005ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ae:	f107 0318 	add.w	r3, r7, #24
 80005b2:	2238      	movs	r2, #56	@ 0x38
 80005b4:	2100      	movs	r1, #0
 80005b6:	4618      	mov	r0, r3
 80005b8:	f00a fdc6 	bl	800b148 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005bc:	1d3b      	adds	r3, r7, #4
 80005be:	2200      	movs	r2, #0
 80005c0:	601a      	str	r2, [r3, #0]
 80005c2:	605a      	str	r2, [r3, #4]
 80005c4:	609a      	str	r2, [r3, #8]
 80005c6:	60da      	str	r2, [r3, #12]
 80005c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80005ca:	2000      	movs	r0, #0
 80005cc:	f004 fefa 	bl	80053c4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 80005d0:	2329      	movs	r3, #41	@ 0x29
 80005d2:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005d8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80005da:	2301      	movs	r3, #1
 80005dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80005de:	2301      	movs	r3, #1
 80005e0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005e2:	2302      	movs	r3, #2
 80005e4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005e6:	2303      	movs	r3, #3
 80005e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80005ea:	2302      	movs	r3, #2
 80005ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80005ee:	2355      	movs	r3, #85	@ 0x55
 80005f0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005f2:	2302      	movs	r3, #2
 80005f4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005f6:	2302      	movs	r3, #2
 80005f8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005fa:	2302      	movs	r3, #2
 80005fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005fe:	f107 0318 	add.w	r3, r7, #24
 8000602:	4618      	mov	r0, r3
 8000604:	f004 ff92 	bl	800552c <HAL_RCC_OscConfig>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800060e:	f000 fb91 	bl	8000d34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000612:	230f      	movs	r3, #15
 8000614:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000616:	2303      	movs	r3, #3
 8000618:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800061a:	2300      	movs	r3, #0
 800061c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800061e:	2300      	movs	r3, #0
 8000620:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000622:	2300      	movs	r3, #0
 8000624:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000626:	1d3b      	adds	r3, r7, #4
 8000628:	2104      	movs	r1, #4
 800062a:	4618      	mov	r0, r3
 800062c:	f005 fa90 	bl	8005b50 <HAL_RCC_ClockConfig>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000636:	f000 fb7d 	bl	8000d34 <Error_Handler>
  }
}
 800063a:	bf00      	nop
 800063c:	3750      	adds	r7, #80	@ 0x50
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
	...

08000644 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b08c      	sub	sp, #48	@ 0x30
 8000648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800064a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800064e:	2200      	movs	r2, #0
 8000650:	601a      	str	r2, [r3, #0]
 8000652:	605a      	str	r2, [r3, #4]
 8000654:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000656:	1d3b      	adds	r3, r7, #4
 8000658:	2220      	movs	r2, #32
 800065a:	2100      	movs	r1, #0
 800065c:	4618      	mov	r0, r3
 800065e:	f00a fd73 	bl	800b148 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000662:	4b32      	ldr	r3, [pc, #200]	@ (800072c <MX_ADC1_Init+0xe8>)
 8000664:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000668:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800066a:	4b30      	ldr	r3, [pc, #192]	@ (800072c <MX_ADC1_Init+0xe8>)
 800066c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000670:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000672:	4b2e      	ldr	r3, [pc, #184]	@ (800072c <MX_ADC1_Init+0xe8>)
 8000674:	2200      	movs	r2, #0
 8000676:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000678:	4b2c      	ldr	r3, [pc, #176]	@ (800072c <MX_ADC1_Init+0xe8>)
 800067a:	2200      	movs	r2, #0
 800067c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800067e:	4b2b      	ldr	r3, [pc, #172]	@ (800072c <MX_ADC1_Init+0xe8>)
 8000680:	2200      	movs	r2, #0
 8000682:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000684:	4b29      	ldr	r3, [pc, #164]	@ (800072c <MX_ADC1_Init+0xe8>)
 8000686:	2200      	movs	r2, #0
 8000688:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800068a:	4b28      	ldr	r3, [pc, #160]	@ (800072c <MX_ADC1_Init+0xe8>)
 800068c:	2204      	movs	r2, #4
 800068e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000690:	4b26      	ldr	r3, [pc, #152]	@ (800072c <MX_ADC1_Init+0xe8>)
 8000692:	2200      	movs	r2, #0
 8000694:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000696:	4b25      	ldr	r3, [pc, #148]	@ (800072c <MX_ADC1_Init+0xe8>)
 8000698:	2200      	movs	r2, #0
 800069a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800069c:	4b23      	ldr	r3, [pc, #140]	@ (800072c <MX_ADC1_Init+0xe8>)
 800069e:	2201      	movs	r2, #1
 80006a0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006a2:	4b22      	ldr	r3, [pc, #136]	@ (800072c <MX_ADC1_Init+0xe8>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006aa:	4b20      	ldr	r3, [pc, #128]	@ (800072c <MX_ADC1_Init+0xe8>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006b0:	4b1e      	ldr	r3, [pc, #120]	@ (800072c <MX_ADC1_Init+0xe8>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006b6:	4b1d      	ldr	r3, [pc, #116]	@ (800072c <MX_ADC1_Init+0xe8>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006be:	4b1b      	ldr	r3, [pc, #108]	@ (800072c <MX_ADC1_Init+0xe8>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80006c4:	4b19      	ldr	r3, [pc, #100]	@ (800072c <MX_ADC1_Init+0xe8>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006cc:	4817      	ldr	r0, [pc, #92]	@ (800072c <MX_ADC1_Init+0xe8>)
 80006ce:	f001 f97d 	bl	80019cc <HAL_ADC_Init>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80006d8:	f000 fb2c 	bl	8000d34 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80006dc:	2300      	movs	r3, #0
 80006de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006e4:	4619      	mov	r1, r3
 80006e6:	4811      	ldr	r0, [pc, #68]	@ (800072c <MX_ADC1_Init+0xe8>)
 80006e8:	f001 ff0a 	bl	8002500 <HAL_ADCEx_MultiModeConfigChannel>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80006f2:	f000 fb1f 	bl	8000d34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80006f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000730 <MX_ADC1_Init+0xec>)
 80006f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006fa:	2306      	movs	r3, #6
 80006fc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006fe:	2300      	movs	r3, #0
 8000700:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000702:	4b0c      	ldr	r3, [pc, #48]	@ (8000734 <MX_ADC1_Init+0xf0>)
 8000704:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000706:	2304      	movs	r3, #4
 8000708:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800070a:	2300      	movs	r3, #0
 800070c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800070e:	1d3b      	adds	r3, r7, #4
 8000710:	4619      	mov	r1, r3
 8000712:	4806      	ldr	r0, [pc, #24]	@ (800072c <MX_ADC1_Init+0xe8>)
 8000714:	f001 fade 	bl	8001cd4 <HAL_ADC_ConfigChannel>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800071e:	f000 fb09 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000722:	bf00      	nop
 8000724:	3730      	adds	r7, #48	@ 0x30
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	20000204 	.word	0x20000204
 8000730:	04300002 	.word	0x04300002
 8000734:	407f0000 	.word	0x407f0000

08000738 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b088      	sub	sp, #32
 800073c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800073e:	463b      	mov	r3, r7
 8000740:	2220      	movs	r2, #32
 8000742:	2100      	movs	r1, #0
 8000744:	4618      	mov	r0, r3
 8000746:	f00a fcff 	bl	800b148 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800074a:	4b2b      	ldr	r3, [pc, #172]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 800074c:	4a2b      	ldr	r2, [pc, #172]	@ (80007fc <MX_ADC2_Init+0xc4>)
 800074e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000750:	4b29      	ldr	r3, [pc, #164]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 8000752:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000756:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000758:	4b27      	ldr	r3, [pc, #156]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 800075a:	2200      	movs	r2, #0
 800075c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800075e:	4b26      	ldr	r3, [pc, #152]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 8000760:	2200      	movs	r2, #0
 8000762:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000764:	4b24      	ldr	r3, [pc, #144]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 8000766:	2200      	movs	r2, #0
 8000768:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800076a:	4b23      	ldr	r3, [pc, #140]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 800076c:	2200      	movs	r2, #0
 800076e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000770:	4b21      	ldr	r3, [pc, #132]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 8000772:	2204      	movs	r2, #4
 8000774:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000776:	4b20      	ldr	r3, [pc, #128]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 8000778:	2200      	movs	r2, #0
 800077a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800077c:	4b1e      	ldr	r3, [pc, #120]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 800077e:	2200      	movs	r2, #0
 8000780:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000782:	4b1d      	ldr	r3, [pc, #116]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 8000784:	2201      	movs	r2, #1
 8000786:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000788:	4b1b      	ldr	r3, [pc, #108]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 800078a:	2200      	movs	r2, #0
 800078c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000790:	4b19      	ldr	r3, [pc, #100]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 8000792:	2200      	movs	r2, #0
 8000794:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000796:	4b18      	ldr	r3, [pc, #96]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 8000798:	2200      	movs	r2, #0
 800079a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800079c:	4b16      	ldr	r3, [pc, #88]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 800079e:	2200      	movs	r2, #0
 80007a0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007a4:	4b14      	ldr	r3, [pc, #80]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80007aa:	4b13      	ldr	r3, [pc, #76]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80007b2:	4811      	ldr	r0, [pc, #68]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 80007b4:	f001 f90a 	bl	80019cc <HAL_ADC_Init>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80007be:	f000 fab9 	bl	8000d34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80007c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000800 <MX_ADC2_Init+0xc8>)
 80007c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007c6:	2306      	movs	r3, #6
 80007c8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007ca:	2300      	movs	r3, #0
 80007cc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 80007ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000804 <MX_ADC2_Init+0xcc>)
 80007d0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007d2:	2304      	movs	r3, #4
 80007d4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007d6:	2300      	movs	r3, #0
 80007d8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80007da:	463b      	mov	r3, r7
 80007dc:	4619      	mov	r1, r3
 80007de:	4806      	ldr	r0, [pc, #24]	@ (80007f8 <MX_ADC2_Init+0xc0>)
 80007e0:	f001 fa78 	bl	8001cd4 <HAL_ADC_ConfigChannel>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80007ea:	f000 faa3 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80007ee:	bf00      	nop
 80007f0:	3720      	adds	r7, #32
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	20000270 	.word	0x20000270
 80007fc:	50000100 	.word	0x50000100
 8000800:	10c00010 	.word	0x10c00010
 8000804:	407f0000 	.word	0x407f0000

08000808 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 800080c:	4b0f      	ldr	r3, [pc, #60]	@ (800084c <MX_COMP1_Init+0x44>)
 800080e:	4a10      	ldr	r2, [pc, #64]	@ (8000850 <MX_COMP1_Init+0x48>)
 8000810:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 8000812:	4b0e      	ldr	r3, [pc, #56]	@ (800084c <MX_COMP1_Init+0x44>)
 8000814:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000818:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 800081a:	4b0c      	ldr	r3, [pc, #48]	@ (800084c <MX_COMP1_Init+0x44>)
 800081c:	2250      	movs	r2, #80	@ 0x50
 800081e:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000820:	4b0a      	ldr	r3, [pc, #40]	@ (800084c <MX_COMP1_Init+0x44>)
 8000822:	2200      	movs	r2, #0
 8000824:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000826:	4b09      	ldr	r3, [pc, #36]	@ (800084c <MX_COMP1_Init+0x44>)
 8000828:	2200      	movs	r2, #0
 800082a:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800082c:	4b07      	ldr	r3, [pc, #28]	@ (800084c <MX_COMP1_Init+0x44>)
 800082e:	2200      	movs	r2, #0
 8000830:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000832:	4b06      	ldr	r3, [pc, #24]	@ (800084c <MX_COMP1_Init+0x44>)
 8000834:	2200      	movs	r2, #0
 8000836:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000838:	4804      	ldr	r0, [pc, #16]	@ (800084c <MX_COMP1_Init+0x44>)
 800083a:	f001 ffad 	bl	8002798 <HAL_COMP_Init>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 8000844:	f000 fa76 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8000848:	bf00      	nop
 800084a:	bd80      	pop	{r7, pc}
 800084c:	200002dc 	.word	0x200002dc
 8000850:	40010200 	.word	0x40010200

08000854 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000858:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <MX_COMP2_Init+0x44>)
 800085a:	4a10      	ldr	r2, [pc, #64]	@ (800089c <MX_COMP2_Init+0x48>)
 800085c:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 800085e:	4b0e      	ldr	r3, [pc, #56]	@ (8000898 <MX_COMP2_Init+0x44>)
 8000860:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000864:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH2;
 8000866:	4b0c      	ldr	r3, [pc, #48]	@ (8000898 <MX_COMP2_Init+0x44>)
 8000868:	2250      	movs	r2, #80	@ 0x50
 800086a:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800086c:	4b0a      	ldr	r3, [pc, #40]	@ (8000898 <MX_COMP2_Init+0x44>)
 800086e:	2200      	movs	r2, #0
 8000870:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000872:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <MX_COMP2_Init+0x44>)
 8000874:	2200      	movs	r2, #0
 8000876:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000878:	4b07      	ldr	r3, [pc, #28]	@ (8000898 <MX_COMP2_Init+0x44>)
 800087a:	2200      	movs	r2, #0
 800087c:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800087e:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <MX_COMP2_Init+0x44>)
 8000880:	2200      	movs	r2, #0
 8000882:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000884:	4804      	ldr	r0, [pc, #16]	@ (8000898 <MX_COMP2_Init+0x44>)
 8000886:	f001 ff87 	bl	8002798 <HAL_COMP_Init>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_COMP2_Init+0x40>
  {
    Error_Handler();
 8000890:	f000 fa50 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8000894:	bf00      	nop
 8000896:	bd80      	pop	{r7, pc}
 8000898:	20000300 	.word	0x20000300
 800089c:	40010204 	.word	0x40010204

080008a0 <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 80008a4:	4b0f      	ldr	r3, [pc, #60]	@ (80008e4 <MX_COMP4_Init+0x44>)
 80008a6:	4a10      	ldr	r2, [pc, #64]	@ (80008e8 <MX_COMP4_Init+0x48>)
 80008a8:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80008aa:	4b0e      	ldr	r3, [pc, #56]	@ (80008e4 <MX_COMP4_Init+0x44>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 80008b0:	4b0c      	ldr	r3, [pc, #48]	@ (80008e4 <MX_COMP4_Init+0x44>)
 80008b2:	2240      	movs	r2, #64	@ 0x40
 80008b4:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80008b6:	4b0b      	ldr	r3, [pc, #44]	@ (80008e4 <MX_COMP4_Init+0x44>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80008bc:	4b09      	ldr	r3, [pc, #36]	@ (80008e4 <MX_COMP4_Init+0x44>)
 80008be:	2200      	movs	r2, #0
 80008c0:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80008c2:	4b08      	ldr	r3, [pc, #32]	@ (80008e4 <MX_COMP4_Init+0x44>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80008c8:	4b06      	ldr	r3, [pc, #24]	@ (80008e4 <MX_COMP4_Init+0x44>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 80008ce:	4805      	ldr	r0, [pc, #20]	@ (80008e4 <MX_COMP4_Init+0x44>)
 80008d0:	f001 ff62 	bl	8002798 <HAL_COMP_Init>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 80008da:	f000 fa2b 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 80008de:	bf00      	nop
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	20000324 	.word	0x20000324
 80008e8:	4001020c 	.word	0x4001020c

080008ec <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b08c      	sub	sp, #48	@ 0x30
 80008f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80008f2:	463b      	mov	r3, r7
 80008f4:	2230      	movs	r2, #48	@ 0x30
 80008f6:	2100      	movs	r1, #0
 80008f8:	4618      	mov	r0, r3
 80008fa:	f00a fc25 	bl	800b148 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80008fe:	4b1b      	ldr	r3, [pc, #108]	@ (800096c <MX_DAC1_Init+0x80>)
 8000900:	4a1b      	ldr	r2, [pc, #108]	@ (8000970 <MX_DAC1_Init+0x84>)
 8000902:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000904:	4819      	ldr	r0, [pc, #100]	@ (800096c <MX_DAC1_Init+0x80>)
 8000906:	f002 f932 	bl	8002b6e <HAL_DAC_Init>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000910:	f000 fa10 	bl	8000d34 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000914:	2302      	movs	r3, #2
 8000916:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000918:	2300      	movs	r3, #0
 800091a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800091c:	2300      	movs	r3, #0
 800091e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000920:	2300      	movs	r3, #0
 8000922:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000924:	2300      	movs	r3, #0
 8000926:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000928:	2300      	movs	r3, #0
 800092a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 800092c:	2302      	movs	r3, #2
 800092e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000930:	2302      	movs	r3, #2
 8000932:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000934:	2300      	movs	r3, #0
 8000936:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000938:	463b      	mov	r3, r7
 800093a:	2200      	movs	r2, #0
 800093c:	4619      	mov	r1, r3
 800093e:	480b      	ldr	r0, [pc, #44]	@ (800096c <MX_DAC1_Init+0x80>)
 8000940:	f002 f938 	bl	8002bb4 <HAL_DAC_ConfigChannel>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800094a:	f000 f9f3 	bl	8000d34 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800094e:	463b      	mov	r3, r7
 8000950:	2210      	movs	r2, #16
 8000952:	4619      	mov	r1, r3
 8000954:	4805      	ldr	r0, [pc, #20]	@ (800096c <MX_DAC1_Init+0x80>)
 8000956:	f002 f92d 	bl	8002bb4 <HAL_DAC_ConfigChannel>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8000960:	f000 f9e8 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000964:	bf00      	nop
 8000966:	3730      	adds	r7, #48	@ 0x30
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	20000348 	.word	0x20000348
 8000970:	50000800 	.word	0x50000800

08000974 <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b08c      	sub	sp, #48	@ 0x30
 8000978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800097a:	463b      	mov	r3, r7
 800097c:	2230      	movs	r2, #48	@ 0x30
 800097e:	2100      	movs	r1, #0
 8000980:	4618      	mov	r0, r3
 8000982:	f00a fbe1 	bl	800b148 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 8000986:	4b16      	ldr	r3, [pc, #88]	@ (80009e0 <MX_DAC3_Init+0x6c>)
 8000988:	4a16      	ldr	r2, [pc, #88]	@ (80009e4 <MX_DAC3_Init+0x70>)
 800098a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 800098c:	4814      	ldr	r0, [pc, #80]	@ (80009e0 <MX_DAC3_Init+0x6c>)
 800098e:	f002 f8ee 	bl	8002b6e <HAL_DAC_Init>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d001      	beq.n	800099c <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8000998:	f000 f9cc 	bl	8000d34 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800099c:	2302      	movs	r3, #2
 800099e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80009a0:	2300      	movs	r3, #0
 80009a2:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80009a4:	2300      	movs	r3, #0
 80009a6:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80009a8:	2300      	movs	r3, #0
 80009aa:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80009ac:	2300      	movs	r3, #0
 80009ae:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80009b0:	2300      	movs	r3, #0
 80009b2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80009b4:	2302      	movs	r3, #2
 80009b6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 80009b8:	2302      	movs	r3, #2
 80009ba:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80009bc:	2300      	movs	r3, #0
 80009be:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80009c0:	463b      	mov	r3, r7
 80009c2:	2210      	movs	r2, #16
 80009c4:	4619      	mov	r1, r3
 80009c6:	4806      	ldr	r0, [pc, #24]	@ (80009e0 <MX_DAC3_Init+0x6c>)
 80009c8:	f002 f8f4 	bl	8002bb4 <HAL_DAC_ConfigChannel>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 80009d2:	f000 f9af 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 80009d6:	bf00      	nop
 80009d8:	3730      	adds	r7, #48	@ 0x30
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	2000035c 	.word	0x2000035c
 80009e4:	50001000 	.word	0x50001000

080009e8 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80009ec:	4b1f      	ldr	r3, [pc, #124]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 80009ee:	4a20      	ldr	r2, [pc, #128]	@ (8000a70 <MX_FDCAN1_Init+0x88>)
 80009f0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80009f2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80009f8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80009fe:	4b1b      	ldr	r3, [pc, #108]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000a04:	4b19      	ldr	r3, [pc, #100]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000a0a:	4b18      	ldr	r3, [pc, #96]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000a10:	4b16      	ldr	r3, [pc, #88]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000a16:	4b15      	ldr	r3, [pc, #84]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 8000a18:	2210      	movs	r2, #16
 8000a1a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000a1c:	4b13      	ldr	r3, [pc, #76]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 8000a1e:	2201      	movs	r2, #1
 8000a20:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000a22:	4b12      	ldr	r3, [pc, #72]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 8000a24:	2201      	movs	r2, #1
 8000a26:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000a28:	4b10      	ldr	r3, [pc, #64]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 8000a30:	2201      	movs	r2, #1
 8000a32:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000a34:	4b0d      	ldr	r3, [pc, #52]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 8000a36:	2201      	movs	r2, #1
 8000a38:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000a3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000a40:	4b0a      	ldr	r3, [pc, #40]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 8000a42:	2201      	movs	r2, #1
 8000a44:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000a46:	4b09      	ldr	r3, [pc, #36]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000a4c:	4b07      	ldr	r3, [pc, #28]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000a52:	4b06      	ldr	r3, [pc, #24]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000a58:	4804      	ldr	r0, [pc, #16]	@ (8000a6c <MX_FDCAN1_Init+0x84>)
 8000a5a:	f002 facd 	bl	8002ff8 <HAL_FDCAN_Init>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000a64:	f000 f966 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000a68:	bf00      	nop
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	20000370 	.word	0x20000370
 8000a70:	40006400 	.word	0x40006400

08000a74 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000a78:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae8 <MX_I2C2_Init+0x74>)
 8000a7a:	4a1c      	ldr	r2, [pc, #112]	@ (8000aec <MX_I2C2_Init+0x78>)
 8000a7c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x40B285C2;
 8000a7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae8 <MX_I2C2_Init+0x74>)
 8000a80:	4a1b      	ldr	r2, [pc, #108]	@ (8000af0 <MX_I2C2_Init+0x7c>)
 8000a82:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000a84:	4b18      	ldr	r3, [pc, #96]	@ (8000ae8 <MX_I2C2_Init+0x74>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a8a:	4b17      	ldr	r3, [pc, #92]	@ (8000ae8 <MX_I2C2_Init+0x74>)
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a90:	4b15      	ldr	r3, [pc, #84]	@ (8000ae8 <MX_I2C2_Init+0x74>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000a96:	4b14      	ldr	r3, [pc, #80]	@ (8000ae8 <MX_I2C2_Init+0x74>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a9c:	4b12      	ldr	r3, [pc, #72]	@ (8000ae8 <MX_I2C2_Init+0x74>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000aa2:	4b11      	ldr	r3, [pc, #68]	@ (8000ae8 <MX_I2C2_Init+0x74>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000aa8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae8 <MX_I2C2_Init+0x74>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000aae:	480e      	ldr	r0, [pc, #56]	@ (8000ae8 <MX_I2C2_Init+0x74>)
 8000ab0:	f002 fe06 	bl	80036c0 <HAL_I2C_Init>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000aba:	f000 f93b 	bl	8000d34 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000abe:	2100      	movs	r1, #0
 8000ac0:	4809      	ldr	r0, [pc, #36]	@ (8000ae8 <MX_I2C2_Init+0x74>)
 8000ac2:	f002 fe98 	bl	80037f6 <HAL_I2CEx_ConfigAnalogFilter>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000acc:	f000 f932 	bl	8000d34 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	4805      	ldr	r0, [pc, #20]	@ (8000ae8 <MX_I2C2_Init+0x74>)
 8000ad4:	f002 feda 	bl	800388c <HAL_I2CEx_ConfigDigitalFilter>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000ade:	f000 f929 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000ae2:	bf00      	nop
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	200003d4 	.word	0x200003d4
 8000aec:	40005800 	.word	0x40005800
 8000af0:	40b285c2 	.word	0x40b285c2

08000af4 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000af8:	4b0b      	ldr	r3, [pc, #44]	@ (8000b28 <MX_IWDG_Init+0x34>)
 8000afa:	4a0c      	ldr	r2, [pc, #48]	@ (8000b2c <MX_IWDG_Init+0x38>)
 8000afc:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8000afe:	4b0a      	ldr	r3, [pc, #40]	@ (8000b28 <MX_IWDG_Init+0x34>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8000b04:	4b08      	ldr	r3, [pc, #32]	@ (8000b28 <MX_IWDG_Init+0x34>)
 8000b06:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8000b0a:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8000b0c:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <MX_IWDG_Init+0x34>)
 8000b0e:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8000b12:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000b14:	4804      	ldr	r0, [pc, #16]	@ (8000b28 <MX_IWDG_Init+0x34>)
 8000b16:	f002 ff05 	bl	8003924 <HAL_IWDG_Init>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8000b20:	f000 f908 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000b24:	bf00      	nop
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	20000428 	.word	0x20000428
 8000b2c:	40003000 	.word	0x40003000

08000b30 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b34:	4b22      	ldr	r3, [pc, #136]	@ (8000bc0 <MX_USART1_UART_Init+0x90>)
 8000b36:	4a23      	ldr	r2, [pc, #140]	@ (8000bc4 <MX_USART1_UART_Init+0x94>)
 8000b38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b3a:	4b21      	ldr	r3, [pc, #132]	@ (8000bc0 <MX_USART1_UART_Init+0x90>)
 8000b3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b42:	4b1f      	ldr	r3, [pc, #124]	@ (8000bc0 <MX_USART1_UART_Init+0x90>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b48:	4b1d      	ldr	r3, [pc, #116]	@ (8000bc0 <MX_USART1_UART_Init+0x90>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000bc0 <MX_USART1_UART_Init+0x90>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b54:	4b1a      	ldr	r3, [pc, #104]	@ (8000bc0 <MX_USART1_UART_Init+0x90>)
 8000b56:	220c      	movs	r2, #12
 8000b58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b5a:	4b19      	ldr	r3, [pc, #100]	@ (8000bc0 <MX_USART1_UART_Init+0x90>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b60:	4b17      	ldr	r3, [pc, #92]	@ (8000bc0 <MX_USART1_UART_Init+0x90>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b66:	4b16      	ldr	r3, [pc, #88]	@ (8000bc0 <MX_USART1_UART_Init+0x90>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b6c:	4b14      	ldr	r3, [pc, #80]	@ (8000bc0 <MX_USART1_UART_Init+0x90>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b72:	4b13      	ldr	r3, [pc, #76]	@ (8000bc0 <MX_USART1_UART_Init+0x90>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b78:	4811      	ldr	r0, [pc, #68]	@ (8000bc0 <MX_USART1_UART_Init+0x90>)
 8000b7a:	f005 fd14 	bl	80065a6 <HAL_UART_Init>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b84:	f000 f8d6 	bl	8000d34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b88:	2100      	movs	r1, #0
 8000b8a:	480d      	ldr	r0, [pc, #52]	@ (8000bc0 <MX_USART1_UART_Init+0x90>)
 8000b8c:	f006 fa80 	bl	8007090 <HAL_UARTEx_SetTxFifoThreshold>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b96:	f000 f8cd 	bl	8000d34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	4808      	ldr	r0, [pc, #32]	@ (8000bc0 <MX_USART1_UART_Init+0x90>)
 8000b9e:	f006 fab5 	bl	800710c <HAL_UARTEx_SetRxFifoThreshold>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000ba8:	f000 f8c4 	bl	8000d34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000bac:	4804      	ldr	r0, [pc, #16]	@ (8000bc0 <MX_USART1_UART_Init+0x90>)
 8000bae:	f006 fa36 	bl	800701e <HAL_UARTEx_DisableFifoMode>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000bb8:	f000 f8bc 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000bbc:	bf00      	nop
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	20000438 	.word	0x20000438
 8000bc4:	40013800 	.word	0x40013800

08000bc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b08a      	sub	sp, #40	@ 0x28
 8000bcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bce:	f107 0314 	add.w	r3, r7, #20
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	601a      	str	r2, [r3, #0]
 8000bd6:	605a      	str	r2, [r3, #4]
 8000bd8:	609a      	str	r2, [r3, #8]
 8000bda:	60da      	str	r2, [r3, #12]
 8000bdc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bde:	4b51      	ldr	r3, [pc, #324]	@ (8000d24 <MX_GPIO_Init+0x15c>)
 8000be0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be2:	4a50      	ldr	r2, [pc, #320]	@ (8000d24 <MX_GPIO_Init+0x15c>)
 8000be4:	f043 0304 	orr.w	r3, r3, #4
 8000be8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bea:	4b4e      	ldr	r3, [pc, #312]	@ (8000d24 <MX_GPIO_Init+0x15c>)
 8000bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bee:	f003 0304 	and.w	r3, r3, #4
 8000bf2:	613b      	str	r3, [r7, #16]
 8000bf4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bf6:	4b4b      	ldr	r3, [pc, #300]	@ (8000d24 <MX_GPIO_Init+0x15c>)
 8000bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bfa:	4a4a      	ldr	r2, [pc, #296]	@ (8000d24 <MX_GPIO_Init+0x15c>)
 8000bfc:	f043 0320 	orr.w	r3, r3, #32
 8000c00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c02:	4b48      	ldr	r3, [pc, #288]	@ (8000d24 <MX_GPIO_Init+0x15c>)
 8000c04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c06:	f003 0320 	and.w	r3, r3, #32
 8000c0a:	60fb      	str	r3, [r7, #12]
 8000c0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0e:	4b45      	ldr	r3, [pc, #276]	@ (8000d24 <MX_GPIO_Init+0x15c>)
 8000c10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c12:	4a44      	ldr	r2, [pc, #272]	@ (8000d24 <MX_GPIO_Init+0x15c>)
 8000c14:	f043 0301 	orr.w	r3, r3, #1
 8000c18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c1a:	4b42      	ldr	r3, [pc, #264]	@ (8000d24 <MX_GPIO_Init+0x15c>)
 8000c1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c1e:	f003 0301 	and.w	r3, r3, #1
 8000c22:	60bb      	str	r3, [r7, #8]
 8000c24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c26:	4b3f      	ldr	r3, [pc, #252]	@ (8000d24 <MX_GPIO_Init+0x15c>)
 8000c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c2a:	4a3e      	ldr	r2, [pc, #248]	@ (8000d24 <MX_GPIO_Init+0x15c>)
 8000c2c:	f043 0302 	orr.w	r3, r3, #2
 8000c30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c32:	4b3c      	ldr	r3, [pc, #240]	@ (8000d24 <MX_GPIO_Init+0x15c>)
 8000c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c36:	f003 0302 	and.w	r3, r3, #2
 8000c3a:	607b      	str	r3, [r7, #4]
 8000c3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c3e:	4b39      	ldr	r3, [pc, #228]	@ (8000d24 <MX_GPIO_Init+0x15c>)
 8000c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c42:	4a38      	ldr	r2, [pc, #224]	@ (8000d24 <MX_GPIO_Init+0x15c>)
 8000c44:	f043 0308 	orr.w	r3, r3, #8
 8000c48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c4a:	4b36      	ldr	r3, [pc, #216]	@ (8000d24 <MX_GPIO_Init+0x15c>)
 8000c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4e:	f003 0308 	and.w	r3, r3, #8
 8000c52:	603b      	str	r3, [r7, #0]
 8000c54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 8000c56:	2200      	movs	r2, #0
 8000c58:	f24c 51c0 	movw	r1, #50624	@ 0xc5c0
 8000c5c:	4832      	ldr	r0, [pc, #200]	@ (8000d28 <MX_GPIO_Init+0x160>)
 8000c5e:	f002 fcfd 	bl	800365c <HAL_GPIO_WritePin>
                          |R_PEN_Pin|RED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, B_PEN_Pin|GREEN_Pin, GPIO_PIN_RESET);
 8000c62:	2200      	movs	r2, #0
 8000c64:	f248 0120 	movw	r1, #32800	@ 0x8020
 8000c68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c6c:	f002 fcf6 	bl	800365c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin, GPIO_PIN_RESET);
 8000c70:	2200      	movs	r2, #0
 8000c72:	f44f 5150 	mov.w	r1, #13312	@ 0x3400
 8000c76:	482d      	ldr	r0, [pc, #180]	@ (8000d2c <MX_GPIO_Init+0x164>)
 8000c78:	f002 fcf0 	bl	800365c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2104      	movs	r1, #4
 8000c80:	482b      	ldr	r0, [pc, #172]	@ (8000d30 <MX_GPIO_Init+0x168>)
 8000c82:	f002 fceb 	bl	800365c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LICHTSC_C_Pin GYRO_INT_Pin */
  GPIO_InitStruct.Pin = LICHTSC_C_Pin|GYRO_INT_Pin;
 8000c86:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000c8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c8c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c96:	f107 0314 	add.w	r3, r7, #20
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	4822      	ldr	r0, [pc, #136]	@ (8000d28 <MX_GPIO_Init+0x160>)
 8000c9e:	f002 fb5b 	bl	8003358 <HAL_GPIO_Init>

  /*Configure GPIO pins : B_TH_CS_Pin B_DIV_CS_Pin R_TH_CS_Pin R_DIV_CS_Pin
                           R_PEN_Pin RED_Pin */
  GPIO_InitStruct.Pin = B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 8000ca2:	f24c 53c0 	movw	r3, #50624	@ 0xc5c0
 8000ca6:	617b      	str	r3, [r7, #20]
                          |R_PEN_Pin|RED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cb4:	f107 0314 	add.w	r3, r7, #20
 8000cb8:	4619      	mov	r1, r3
 8000cba:	481b      	ldr	r0, [pc, #108]	@ (8000d28 <MX_GPIO_Init+0x160>)
 8000cbc:	f002 fb4c 	bl	8003358 <HAL_GPIO_Init>

  /*Configure GPIO pins : B_PEN_Pin GREEN_Pin */
  GPIO_InitStruct.Pin = B_PEN_Pin|GREEN_Pin;
 8000cc0:	f248 0320 	movw	r3, #32800	@ 0x8020
 8000cc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd2:	f107 0314 	add.w	r3, r7, #20
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cdc:	f002 fb3c 	bl	8003358 <HAL_GPIO_Init>

  /*Configure GPIO pins : G_PEN_Pin G_TH_CS_Pin G_DIV_CS_Pin */
  GPIO_InitStruct.Pin = G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin;
 8000ce0:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 8000ce4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cea:	2300      	movs	r3, #0
 8000cec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cf2:	f107 0314 	add.w	r3, r7, #20
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	480c      	ldr	r0, [pc, #48]	@ (8000d2c <MX_GPIO_Init+0x164>)
 8000cfa:	f002 fb2d 	bl	8003358 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8000cfe:	2304      	movs	r3, #4
 8000d00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d02:	2301      	movs	r3, #1
 8000d04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d06:	2300      	movs	r3, #0
 8000d08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8000d0e:	f107 0314 	add.w	r3, r7, #20
 8000d12:	4619      	mov	r1, r3
 8000d14:	4806      	ldr	r0, [pc, #24]	@ (8000d30 <MX_GPIO_Init+0x168>)
 8000d16:	f002 fb1f 	bl	8003358 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d1a:	bf00      	nop
 8000d1c:	3728      	adds	r7, #40	@ 0x28
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	40021000 	.word	0x40021000
 8000d28:	48000800 	.word	0x48000800
 8000d2c:	48000400 	.word	0x48000400
 8000d30:	48000c00 	.word	0x48000c00

08000d34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d38:	b672      	cpsid	i
}
 8000d3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d3c:	bf00      	nop
 8000d3e:	e7fd      	b.n	8000d3c <Error_Handler+0x8>

08000d40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d46:	4b13      	ldr	r3, [pc, #76]	@ (8000d94 <HAL_MspInit+0x54>)
 8000d48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d4a:	4a12      	ldr	r2, [pc, #72]	@ (8000d94 <HAL_MspInit+0x54>)
 8000d4c:	f043 0301 	orr.w	r3, r3, #1
 8000d50:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d52:	4b10      	ldr	r3, [pc, #64]	@ (8000d94 <HAL_MspInit+0x54>)
 8000d54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d56:	f003 0301 	and.w	r3, r3, #1
 8000d5a:	607b      	str	r3, [r7, #4]
 8000d5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000d94 <HAL_MspInit+0x54>)
 8000d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d62:	4a0c      	ldr	r2, [pc, #48]	@ (8000d94 <HAL_MspInit+0x54>)
 8000d64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d68:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d94 <HAL_MspInit+0x54>)
 8000d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d72:	603b      	str	r3, [r7, #0]
 8000d74:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8000d76:	2000      	movs	r0, #0
 8000d78:	f000 fc06 	bl	8001588 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8000d7c:	2000      	movs	r0, #0
 8000d7e:	f000 fc17 	bl	80015b0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8000d82:	f000 fc29 	bl	80015d8 <HAL_SYSCFG_EnableVREFBUF>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d86:	f004 fbc1 	bl	800550c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d8a:	bf00      	nop
 8000d8c:	3708      	adds	r7, #8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	40021000 	.word	0x40021000

08000d98 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b0a0      	sub	sp, #128	@ 0x80
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000da4:	2200      	movs	r2, #0
 8000da6:	601a      	str	r2, [r3, #0]
 8000da8:	605a      	str	r2, [r3, #4]
 8000daa:	609a      	str	r2, [r3, #8]
 8000dac:	60da      	str	r2, [r3, #12]
 8000dae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000db0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000db4:	2244      	movs	r2, #68	@ 0x44
 8000db6:	2100      	movs	r1, #0
 8000db8:	4618      	mov	r0, r3
 8000dba:	f00a f9c5 	bl	800b148 <memset>
  if(hadc->Instance==ADC1)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000dc6:	d156      	bne.n	8000e76 <HAL_ADC_MspInit+0xde>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000dc8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000dce:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000dd2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dd4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f005 f8d5 	bl	8005f88 <HAL_RCCEx_PeriphCLKConfig>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000de4:	f7ff ffa6 	bl	8000d34 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000de8:	4b5f      	ldr	r3, [pc, #380]	@ (8000f68 <HAL_ADC_MspInit+0x1d0>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	3301      	adds	r3, #1
 8000dee:	4a5e      	ldr	r2, [pc, #376]	@ (8000f68 <HAL_ADC_MspInit+0x1d0>)
 8000df0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000df2:	4b5d      	ldr	r3, [pc, #372]	@ (8000f68 <HAL_ADC_MspInit+0x1d0>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d10b      	bne.n	8000e12 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000dfa:	4b5c      	ldr	r3, [pc, #368]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dfe:	4a5b      	ldr	r2, [pc, #364]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000e00:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000e04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e06:	4b59      	ldr	r3, [pc, #356]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000e08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e12:	4b56      	ldr	r3, [pc, #344]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000e14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e16:	4a55      	ldr	r2, [pc, #340]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000e18:	f043 0304 	orr.w	r3, r3, #4
 8000e1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e1e:	4b53      	ldr	r3, [pc, #332]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e22:	f003 0304 	and.w	r3, r3, #4
 8000e26:	623b      	str	r3, [r7, #32]
 8000e28:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2a:	4b50      	ldr	r3, [pc, #320]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e2e:	4a4f      	ldr	r2, [pc, #316]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000e30:	f043 0301 	orr.w	r3, r3, #1
 8000e34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e36:	4b4d      	ldr	r3, [pc, #308]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e3a:	f003 0301 	and.w	r3, r3, #1
 8000e3e:	61fb      	str	r3, [r7, #28]
 8000e40:	69fb      	ldr	r3, [r7, #28]
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = MSV_ADC_Pin|R_ADC_Pin|G_ADC_Pin|B_ADC_Pin;
 8000e42:	230f      	movs	r3, #15
 8000e44:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e46:	2303      	movs	r3, #3
 8000e48:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e4e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000e52:	4619      	mov	r1, r3
 8000e54:	4846      	ldr	r0, [pc, #280]	@ (8000f70 <HAL_ADC_MspInit+0x1d8>)
 8000e56:	f002 fa7f 	bl	8003358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B_SHT_P_Pin|B_SHT_N_Pin;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e5e:	2303      	movs	r3, #3
 8000e60:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e62:	2300      	movs	r3, #0
 8000e64:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e66:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e70:	f002 fa72 	bl	8003358 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000e74:	e073      	b.n	8000f5e <HAL_ADC_MspInit+0x1c6>
  else if(hadc->Instance==ADC2)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	4a3e      	ldr	r2, [pc, #248]	@ (8000f74 <HAL_ADC_MspInit+0x1dc>)
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d16e      	bne.n	8000f5e <HAL_ADC_MspInit+0x1c6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000e80:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e84:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000e86:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000e8a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e8c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e90:	4618      	mov	r0, r3
 8000e92:	f005 f879 	bl	8005f88 <HAL_RCCEx_PeriphCLKConfig>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <HAL_ADC_MspInit+0x108>
      Error_Handler();
 8000e9c:	f7ff ff4a 	bl	8000d34 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000ea0:	4b31      	ldr	r3, [pc, #196]	@ (8000f68 <HAL_ADC_MspInit+0x1d0>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	4a30      	ldr	r2, [pc, #192]	@ (8000f68 <HAL_ADC_MspInit+0x1d0>)
 8000ea8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8000f68 <HAL_ADC_MspInit+0x1d0>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	2b01      	cmp	r3, #1
 8000eb0:	d10b      	bne.n	8000eca <HAL_ADC_MspInit+0x132>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000eb2:	4b2e      	ldr	r3, [pc, #184]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb6:	4a2d      	ldr	r2, [pc, #180]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000eb8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000ebc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ebe:	4b2b      	ldr	r3, [pc, #172]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ec2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ec6:	61bb      	str	r3, [r7, #24]
 8000ec8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eca:	4b28      	ldr	r3, [pc, #160]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ece:	4a27      	ldr	r2, [pc, #156]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000ed0:	f043 0301 	orr.w	r3, r3, #1
 8000ed4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ed6:	4b25      	ldr	r3, [pc, #148]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eda:	f003 0301 	and.w	r3, r3, #1
 8000ede:	617b      	str	r3, [r7, #20]
 8000ee0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ee2:	4b22      	ldr	r3, [pc, #136]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee6:	4a21      	ldr	r2, [pc, #132]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000ee8:	f043 0304 	orr.w	r3, r3, #4
 8000eec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eee:	4b1f      	ldr	r3, [pc, #124]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef2:	f003 0304 	and.w	r3, r3, #4
 8000ef6:	613b      	str	r3, [r7, #16]
 8000ef8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000efa:	4b1c      	ldr	r3, [pc, #112]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000efc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000efe:	4a1b      	ldr	r2, [pc, #108]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000f00:	f043 0302 	orr.w	r3, r3, #2
 8000f04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f06:	4b19      	ldr	r3, [pc, #100]	@ (8000f6c <HAL_ADC_MspInit+0x1d4>)
 8000f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f0a:	f003 0302 	and.w	r3, r3, #2
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BSV_ADC_Pin|G_SHT_P_Pin;
 8000f12:	2390      	movs	r3, #144	@ 0x90
 8000f14:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f16:	2303      	movs	r3, #3
 8000f18:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f1e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000f22:	4619      	mov	r1, r3
 8000f24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f28:	f002 fa16 	bl	8003358 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G_SHT_N_Pin|GSV_ADC_Pin;
 8000f2c:	2330      	movs	r3, #48	@ 0x30
 8000f2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f30:	2303      	movs	r3, #3
 8000f32:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f34:	2300      	movs	r3, #0
 8000f36:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f38:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	480c      	ldr	r0, [pc, #48]	@ (8000f70 <HAL_ADC_MspInit+0x1d8>)
 8000f40:	f002 fa0a 	bl	8003358 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RSV_ADC_Pin|R_SHT_P_Pin|R_SHT_N_Pin;
 8000f44:	f648 0304 	movw	r3, #34820	@ 0x8804
 8000f48:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f52:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000f56:	4619      	mov	r1, r3
 8000f58:	4807      	ldr	r0, [pc, #28]	@ (8000f78 <HAL_ADC_MspInit+0x1e0>)
 8000f5a:	f002 f9fd 	bl	8003358 <HAL_GPIO_Init>
}
 8000f5e:	bf00      	nop
 8000f60:	3780      	adds	r7, #128	@ 0x80
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	200004cc 	.word	0x200004cc
 8000f6c:	40021000 	.word	0x40021000
 8000f70:	48000800 	.word	0x48000800
 8000f74:	50000100 	.word	0x50000100
 8000f78:	48000400 	.word	0x48000400

08000f7c <HAL_COMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcomp: COMP handle pointer
  * @retval None
  */
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b08c      	sub	sp, #48	@ 0x30
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f84:	f107 031c 	add.w	r3, r7, #28
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a4d      	ldr	r2, [pc, #308]	@ (80010d0 <HAL_COMP_MspInit+0x154>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d135      	bne.n	800100a <HAL_COMP_MspInit+0x8e>
  {
    /* USER CODE BEGIN COMP1_MspInit 0 */

    /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9e:	4b4d      	ldr	r3, [pc, #308]	@ (80010d4 <HAL_COMP_MspInit+0x158>)
 8000fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa2:	4a4c      	ldr	r2, [pc, #304]	@ (80010d4 <HAL_COMP_MspInit+0x158>)
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000faa:	4b4a      	ldr	r3, [pc, #296]	@ (80010d4 <HAL_COMP_MspInit+0x158>)
 8000fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	61bb      	str	r3, [r7, #24]
 8000fb4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb6:	4b47      	ldr	r3, [pc, #284]	@ (80010d4 <HAL_COMP_MspInit+0x158>)
 8000fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fba:	4a46      	ldr	r2, [pc, #280]	@ (80010d4 <HAL_COMP_MspInit+0x158>)
 8000fbc:	f043 0302 	orr.w	r3, r3, #2
 8000fc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fc2:	4b44      	ldr	r3, [pc, #272]	@ (80010d4 <HAL_COMP_MspInit+0x158>)
 8000fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	697b      	ldr	r3, [r7, #20]
    /**COMP1 GPIO Configuration
    PA6     ------> COMP1_OUT
    PB1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000fce:	2340      	movs	r3, #64	@ 0x40
 8000fd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP1;
 8000fde:	2308      	movs	r3, #8
 8000fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe2:	f107 031c 	add.w	r3, r7, #28
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fec:	f002 f9b4 	bl	8003358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ffc:	f107 031c 	add.w	r3, r7, #28
 8001000:	4619      	mov	r1, r3
 8001002:	4835      	ldr	r0, [pc, #212]	@ (80010d8 <HAL_COMP_MspInit+0x15c>)
 8001004:	f002 f9a8 	bl	8003358 <HAL_GPIO_Init>
    /* USER CODE BEGIN COMP4_MspInit 1 */

    /* USER CODE END COMP4_MspInit 1 */
  }

}
 8001008:	e05d      	b.n	80010c6 <HAL_COMP_MspInit+0x14a>
  else if(hcomp->Instance==COMP2)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a33      	ldr	r2, [pc, #204]	@ (80010dc <HAL_COMP_MspInit+0x160>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d12a      	bne.n	800106a <HAL_COMP_MspInit+0xee>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001014:	4b2f      	ldr	r3, [pc, #188]	@ (80010d4 <HAL_COMP_MspInit+0x158>)
 8001016:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001018:	4a2e      	ldr	r2, [pc, #184]	@ (80010d4 <HAL_COMP_MspInit+0x158>)
 800101a:	f043 0301 	orr.w	r3, r3, #1
 800101e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001020:	4b2c      	ldr	r3, [pc, #176]	@ (80010d4 <HAL_COMP_MspInit+0x158>)
 8001022:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001024:	f003 0301 	and.w	r3, r3, #1
 8001028:	613b      	str	r3, [r7, #16]
 800102a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800102c:	2304      	movs	r3, #4
 800102e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001030:	2302      	movs	r3, #2
 8001032:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001038:	2300      	movs	r3, #0
 800103a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP2;
 800103c:	2308      	movs	r3, #8
 800103e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001040:	f107 031c 	add.w	r3, r7, #28
 8001044:	4619      	mov	r1, r3
 8001046:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800104a:	f002 f985 	bl	8003358 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800104e:	2308      	movs	r3, #8
 8001050:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001052:	2303      	movs	r3, #3
 8001054:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800105a:	f107 031c 	add.w	r3, r7, #28
 800105e:	4619      	mov	r1, r3
 8001060:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001064:	f002 f978 	bl	8003358 <HAL_GPIO_Init>
}
 8001068:	e02d      	b.n	80010c6 <HAL_COMP_MspInit+0x14a>
  else if(hcomp->Instance==COMP4)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4a1c      	ldr	r2, [pc, #112]	@ (80010e0 <HAL_COMP_MspInit+0x164>)
 8001070:	4293      	cmp	r3, r2
 8001072:	d128      	bne.n	80010c6 <HAL_COMP_MspInit+0x14a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001074:	4b17      	ldr	r3, [pc, #92]	@ (80010d4 <HAL_COMP_MspInit+0x158>)
 8001076:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001078:	4a16      	ldr	r2, [pc, #88]	@ (80010d4 <HAL_COMP_MspInit+0x158>)
 800107a:	f043 0302 	orr.w	r3, r3, #2
 800107e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001080:	4b14      	ldr	r3, [pc, #80]	@ (80010d4 <HAL_COMP_MspInit+0x158>)
 8001082:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001084:	f003 0302 	and.w	r3, r3, #2
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800108c:	2301      	movs	r3, #1
 800108e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001090:	2303      	movs	r3, #3
 8001092:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001094:	2300      	movs	r3, #0
 8001096:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001098:	f107 031c 	add.w	r3, r7, #28
 800109c:	4619      	mov	r1, r3
 800109e:	480e      	ldr	r0, [pc, #56]	@ (80010d8 <HAL_COMP_MspInit+0x15c>)
 80010a0:	f002 f95a 	bl	8003358 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80010a4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80010a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010aa:	2302      	movs	r3, #2
 80010ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ae:	2300      	movs	r3, #0
 80010b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b2:	2300      	movs	r3, #0
 80010b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP4;
 80010b6:	2308      	movs	r3, #8
 80010b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ba:	f107 031c 	add.w	r3, r7, #28
 80010be:	4619      	mov	r1, r3
 80010c0:	4805      	ldr	r0, [pc, #20]	@ (80010d8 <HAL_COMP_MspInit+0x15c>)
 80010c2:	f002 f949 	bl	8003358 <HAL_GPIO_Init>
}
 80010c6:	bf00      	nop
 80010c8:	3730      	adds	r7, #48	@ 0x30
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40010200 	.word	0x40010200
 80010d4:	40021000 	.word	0x40021000
 80010d8:	48000400 	.word	0x48000400
 80010dc:	40010204 	.word	0x40010204
 80010e0:	4001020c 	.word	0x4001020c

080010e4 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b085      	sub	sp, #20
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a13      	ldr	r2, [pc, #76]	@ (8001140 <HAL_DAC_MspInit+0x5c>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d10c      	bne.n	8001110 <HAL_DAC_MspInit+0x2c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80010f6:	4b13      	ldr	r3, [pc, #76]	@ (8001144 <HAL_DAC_MspInit+0x60>)
 80010f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fa:	4a12      	ldr	r2, [pc, #72]	@ (8001144 <HAL_DAC_MspInit+0x60>)
 80010fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001100:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001102:	4b10      	ldr	r3, [pc, #64]	@ (8001144 <HAL_DAC_MspInit+0x60>)
 8001104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001106:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN DAC3_MspInit 1 */

    /* USER CODE END DAC3_MspInit 1 */
  }

}
 800110e:	e010      	b.n	8001132 <HAL_DAC_MspInit+0x4e>
  else if(hdac->Instance==DAC3)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a0c      	ldr	r2, [pc, #48]	@ (8001148 <HAL_DAC_MspInit+0x64>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d10b      	bne.n	8001132 <HAL_DAC_MspInit+0x4e>
    __HAL_RCC_DAC3_CLK_ENABLE();
 800111a:	4b0a      	ldr	r3, [pc, #40]	@ (8001144 <HAL_DAC_MspInit+0x60>)
 800111c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111e:	4a09      	ldr	r2, [pc, #36]	@ (8001144 <HAL_DAC_MspInit+0x60>)
 8001120:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001124:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001126:	4b07      	ldr	r3, [pc, #28]	@ (8001144 <HAL_DAC_MspInit+0x60>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800112e:	60bb      	str	r3, [r7, #8]
 8001130:	68bb      	ldr	r3, [r7, #8]
}
 8001132:	bf00      	nop
 8001134:	3714      	adds	r7, #20
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	50000800 	.word	0x50000800
 8001144:	40021000 	.word	0x40021000
 8001148:	50001000 	.word	0x50001000

0800114c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b09a      	sub	sp, #104	@ 0x68
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001154:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001164:	f107 0310 	add.w	r3, r7, #16
 8001168:	2244      	movs	r2, #68	@ 0x44
 800116a:	2100      	movs	r1, #0
 800116c:	4618      	mov	r0, r3
 800116e:	f009 ffeb 	bl	800b148 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a20      	ldr	r2, [pc, #128]	@ (80011f8 <HAL_FDCAN_MspInit+0xac>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d138      	bne.n	80011ee <HAL_FDCAN_MspInit+0xa2>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800117c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001180:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001182:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001186:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001188:	f107 0310 	add.w	r3, r7, #16
 800118c:	4618      	mov	r0, r3
 800118e:	f004 fefb 	bl	8005f88 <HAL_RCCEx_PeriphCLKConfig>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001198:	f7ff fdcc 	bl	8000d34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800119c:	4b17      	ldr	r3, [pc, #92]	@ (80011fc <HAL_FDCAN_MspInit+0xb0>)
 800119e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011a0:	4a16      	ldr	r2, [pc, #88]	@ (80011fc <HAL_FDCAN_MspInit+0xb0>)
 80011a2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80011a8:	4b14      	ldr	r3, [pc, #80]	@ (80011fc <HAL_FDCAN_MspInit+0xb0>)
 80011aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011b0:	60fb      	str	r3, [r7, #12]
 80011b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b4:	4b11      	ldr	r3, [pc, #68]	@ (80011fc <HAL_FDCAN_MspInit+0xb0>)
 80011b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b8:	4a10      	ldr	r2, [pc, #64]	@ (80011fc <HAL_FDCAN_MspInit+0xb0>)
 80011ba:	f043 0302 	orr.w	r3, r3, #2
 80011be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011c0:	4b0e      	ldr	r3, [pc, #56]	@ (80011fc <HAL_FDCAN_MspInit+0xb0>)
 80011c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c4:	f003 0302 	and.w	r3, r3, #2
 80011c8:	60bb      	str	r3, [r7, #8]
 80011ca:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011cc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011d0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d2:	2302      	movs	r3, #2
 80011d4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011da:	2300      	movs	r3, #0
 80011dc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80011de:	2309      	movs	r3, #9
 80011e0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011e2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011e6:	4619      	mov	r1, r3
 80011e8:	4805      	ldr	r0, [pc, #20]	@ (8001200 <HAL_FDCAN_MspInit+0xb4>)
 80011ea:	f002 f8b5 	bl	8003358 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80011ee:	bf00      	nop
 80011f0:	3768      	adds	r7, #104	@ 0x68
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40006400 	.word	0x40006400
 80011fc:	40021000 	.word	0x40021000
 8001200:	48000400 	.word	0x48000400

08001204 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b09a      	sub	sp, #104	@ 0x68
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001210:	2200      	movs	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
 8001214:	605a      	str	r2, [r3, #4]
 8001216:	609a      	str	r2, [r3, #8]
 8001218:	60da      	str	r2, [r3, #12]
 800121a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800121c:	f107 0310 	add.w	r3, r7, #16
 8001220:	2244      	movs	r2, #68	@ 0x44
 8001222:	2100      	movs	r1, #0
 8001224:	4618      	mov	r0, r3
 8001226:	f009 ff8f 	bl	800b148 <memset>
  if(hi2c->Instance==I2C2)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a1f      	ldr	r2, [pc, #124]	@ (80012ac <HAL_I2C_MspInit+0xa8>)
 8001230:	4293      	cmp	r3, r2
 8001232:	d137      	bne.n	80012a4 <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001234:	2380      	movs	r3, #128	@ 0x80
 8001236:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001238:	2300      	movs	r3, #0
 800123a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800123c:	f107 0310 	add.w	r3, r7, #16
 8001240:	4618      	mov	r0, r3
 8001242:	f004 fea1 	bl	8005f88 <HAL_RCCEx_PeriphCLKConfig>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800124c:	f7ff fd72 	bl	8000d34 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001250:	4b17      	ldr	r3, [pc, #92]	@ (80012b0 <HAL_I2C_MspInit+0xac>)
 8001252:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001254:	4a16      	ldr	r2, [pc, #88]	@ (80012b0 <HAL_I2C_MspInit+0xac>)
 8001256:	f043 0301 	orr.w	r3, r3, #1
 800125a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800125c:	4b14      	ldr	r3, [pc, #80]	@ (80012b0 <HAL_I2C_MspInit+0xac>)
 800125e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001260:	f003 0301 	and.w	r3, r3, #1
 8001264:	60fb      	str	r3, [r7, #12]
 8001266:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001268:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800126c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800126e:	2312      	movs	r3, #18
 8001270:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001272:	2300      	movs	r3, #0
 8001274:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001276:	2300      	movs	r3, #0
 8001278:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800127a:	2304      	movs	r3, #4
 800127c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001282:	4619      	mov	r1, r3
 8001284:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001288:	f002 f866 	bl	8003358 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800128c:	4b08      	ldr	r3, [pc, #32]	@ (80012b0 <HAL_I2C_MspInit+0xac>)
 800128e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001290:	4a07      	ldr	r2, [pc, #28]	@ (80012b0 <HAL_I2C_MspInit+0xac>)
 8001292:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001296:	6593      	str	r3, [r2, #88]	@ 0x58
 8001298:	4b05      	ldr	r3, [pc, #20]	@ (80012b0 <HAL_I2C_MspInit+0xac>)
 800129a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800129c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012a0:	60bb      	str	r3, [r7, #8]
 80012a2:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80012a4:	bf00      	nop
 80012a6:	3768      	adds	r7, #104	@ 0x68
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	40005800 	.word	0x40005800
 80012b0:	40021000 	.word	0x40021000

080012b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b09a      	sub	sp, #104	@ 0x68
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012bc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]
 80012c8:	60da      	str	r2, [r3, #12]
 80012ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012cc:	f107 0310 	add.w	r3, r7, #16
 80012d0:	2244      	movs	r2, #68	@ 0x44
 80012d2:	2100      	movs	r1, #0
 80012d4:	4618      	mov	r0, r3
 80012d6:	f009 ff37 	bl	800b148 <memset>
  if(huart->Instance==USART1)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4a1e      	ldr	r2, [pc, #120]	@ (8001358 <HAL_UART_MspInit+0xa4>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d135      	bne.n	8001350 <HAL_UART_MspInit+0x9c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80012e4:	2301      	movs	r3, #1
 80012e6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80012e8:	2300      	movs	r3, #0
 80012ea:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012ec:	f107 0310 	add.w	r3, r7, #16
 80012f0:	4618      	mov	r0, r3
 80012f2:	f004 fe49 	bl	8005f88 <HAL_RCCEx_PeriphCLKConfig>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80012fc:	f7ff fd1a 	bl	8000d34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001300:	4b16      	ldr	r3, [pc, #88]	@ (800135c <HAL_UART_MspInit+0xa8>)
 8001302:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001304:	4a15      	ldr	r2, [pc, #84]	@ (800135c <HAL_UART_MspInit+0xa8>)
 8001306:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800130a:	6613      	str	r3, [r2, #96]	@ 0x60
 800130c:	4b13      	ldr	r3, [pc, #76]	@ (800135c <HAL_UART_MspInit+0xa8>)
 800130e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001310:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001314:	60fb      	str	r3, [r7, #12]
 8001316:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001318:	4b10      	ldr	r3, [pc, #64]	@ (800135c <HAL_UART_MspInit+0xa8>)
 800131a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131c:	4a0f      	ldr	r2, [pc, #60]	@ (800135c <HAL_UART_MspInit+0xa8>)
 800131e:	f043 0302 	orr.w	r3, r3, #2
 8001322:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001324:	4b0d      	ldr	r3, [pc, #52]	@ (800135c <HAL_UART_MspInit+0xa8>)
 8001326:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	60bb      	str	r3, [r7, #8]
 800132e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001330:	23c0      	movs	r3, #192	@ 0xc0
 8001332:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001334:	2302      	movs	r3, #2
 8001336:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	2300      	movs	r3, #0
 800133a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133c:	2300      	movs	r3, #0
 800133e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001340:	2307      	movs	r3, #7
 8001342:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001344:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001348:	4619      	mov	r1, r3
 800134a:	4805      	ldr	r0, [pc, #20]	@ (8001360 <HAL_UART_MspInit+0xac>)
 800134c:	f002 f804 	bl	8003358 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001350:	bf00      	nop
 8001352:	3768      	adds	r7, #104	@ 0x68
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40013800 	.word	0x40013800
 800135c:	40021000 	.word	0x40021000
 8001360:	48000400 	.word	0x48000400

08001364 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001368:	bf00      	nop
 800136a:	e7fd      	b.n	8001368 <NMI_Handler+0x4>

0800136c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001370:	bf00      	nop
 8001372:	e7fd      	b.n	8001370 <HardFault_Handler+0x4>

08001374 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001378:	bf00      	nop
 800137a:	e7fd      	b.n	8001378 <MemManage_Handler+0x4>

0800137c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001380:	bf00      	nop
 8001382:	e7fd      	b.n	8001380 <BusFault_Handler+0x4>

08001384 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001388:	bf00      	nop
 800138a:	e7fd      	b.n	8001388 <UsageFault_Handler+0x4>

0800138c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001390:	bf00      	nop
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr

0800139a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800139a:	b480      	push	{r7}
 800139c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800139e:	bf00      	nop
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013ac:	bf00      	nop
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr

080013b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013ba:	f000 f8a5 	bl	8001508 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
	...

080013c4 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80013c8:	4802      	ldr	r0, [pc, #8]	@ (80013d4 <USB_LP_IRQHandler+0x10>)
 80013ca:	f002 fbea 	bl	8003ba2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80013ce:	bf00      	nop
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	200011a8 	.word	0x200011a8

080013d8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80013dc:	4802      	ldr	r0, [pc, #8]	@ (80013e8 <SPI1_IRQHandler+0x10>)
 80013de:	f004 ffc3 	bl	8006368 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80013e2:	bf00      	nop
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	200001a0 	.word	0x200001a0

080013ec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80013f0:	4b06      	ldr	r3, [pc, #24]	@ (800140c <SystemInit+0x20>)
 80013f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013f6:	4a05      	ldr	r2, [pc, #20]	@ (800140c <SystemInit+0x20>)
 80013f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	e000ed00 	.word	0xe000ed00

08001410 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001410:	480d      	ldr	r0, [pc, #52]	@ (8001448 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001412:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001414:	f7ff ffea 	bl	80013ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001418:	480c      	ldr	r0, [pc, #48]	@ (800144c <LoopForever+0x6>)
  ldr r1, =_edata
 800141a:	490d      	ldr	r1, [pc, #52]	@ (8001450 <LoopForever+0xa>)
  ldr r2, =_sidata
 800141c:	4a0d      	ldr	r2, [pc, #52]	@ (8001454 <LoopForever+0xe>)
  movs r3, #0
 800141e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001420:	e002      	b.n	8001428 <LoopCopyDataInit>

08001422 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001422:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001424:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001426:	3304      	adds	r3, #4

08001428 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001428:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800142a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800142c:	d3f9      	bcc.n	8001422 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800142e:	4a0a      	ldr	r2, [pc, #40]	@ (8001458 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001430:	4c0a      	ldr	r4, [pc, #40]	@ (800145c <LoopForever+0x16>)
  movs r3, #0
 8001432:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001434:	e001      	b.n	800143a <LoopFillZerobss>

08001436 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001436:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001438:	3204      	adds	r2, #4

0800143a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800143a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800143c:	d3fb      	bcc.n	8001436 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800143e:	f009 fe8b 	bl	800b158 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001442:	f7ff f87f 	bl	8000544 <main>

08001446 <LoopForever>:

LoopForever:
    b LoopForever
 8001446:	e7fe      	b.n	8001446 <LoopForever>
  ldr   r0, =_estack
 8001448:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800144c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001450:	20000184 	.word	0x20000184
  ldr r2, =_sidata
 8001454:	0800b250 	.word	0x0800b250
  ldr r2, =_sbss
 8001458:	20000184 	.word	0x20000184
  ldr r4, =_ebss
 800145c:	200016a4 	.word	0x200016a4

08001460 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001460:	e7fe      	b.n	8001460 <ADC1_2_IRQHandler>

08001462 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b082      	sub	sp, #8
 8001466:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001468:	2300      	movs	r3, #0
 800146a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800146c:	2003      	movs	r0, #3
 800146e:	f001 fb3f 	bl	8002af0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001472:	200f      	movs	r0, #15
 8001474:	f000 f80e 	bl	8001494 <HAL_InitTick>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d002      	beq.n	8001484 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	71fb      	strb	r3, [r7, #7]
 8001482:	e001      	b.n	8001488 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001484:	f7ff fc5c 	bl	8000d40 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001488:	79fb      	ldrb	r3, [r7, #7]

}
 800148a:	4618      	mov	r0, r3
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
	...

08001494 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800149c:	2300      	movs	r3, #0
 800149e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80014a0:	4b16      	ldr	r3, [pc, #88]	@ (80014fc <HAL_InitTick+0x68>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d022      	beq.n	80014ee <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80014a8:	4b15      	ldr	r3, [pc, #84]	@ (8001500 <HAL_InitTick+0x6c>)
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	4b13      	ldr	r3, [pc, #76]	@ (80014fc <HAL_InitTick+0x68>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80014b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80014b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80014bc:	4618      	mov	r0, r3
 80014be:	f001 fb4a 	bl	8002b56 <HAL_SYSTICK_Config>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d10f      	bne.n	80014e8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2b0f      	cmp	r3, #15
 80014cc:	d809      	bhi.n	80014e2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014ce:	2200      	movs	r2, #0
 80014d0:	6879      	ldr	r1, [r7, #4]
 80014d2:	f04f 30ff 	mov.w	r0, #4294967295
 80014d6:	f001 fb16 	bl	8002b06 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014da:	4a0a      	ldr	r2, [pc, #40]	@ (8001504 <HAL_InitTick+0x70>)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6013      	str	r3, [r2, #0]
 80014e0:	e007      	b.n	80014f2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	73fb      	strb	r3, [r7, #15]
 80014e6:	e004      	b.n	80014f2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	73fb      	strb	r3, [r7, #15]
 80014ec:	e001      	b.n	80014f2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80014f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3710      	adds	r7, #16
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20000008 	.word	0x20000008
 8001500:	20000000 	.word	0x20000000
 8001504:	20000004 	.word	0x20000004

08001508 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800150c:	4b05      	ldr	r3, [pc, #20]	@ (8001524 <HAL_IncTick+0x1c>)
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	4b05      	ldr	r3, [pc, #20]	@ (8001528 <HAL_IncTick+0x20>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4413      	add	r3, r2
 8001516:	4a03      	ldr	r2, [pc, #12]	@ (8001524 <HAL_IncTick+0x1c>)
 8001518:	6013      	str	r3, [r2, #0]
}
 800151a:	bf00      	nop
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr
 8001524:	200004d0 	.word	0x200004d0
 8001528:	20000008 	.word	0x20000008

0800152c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  return uwTick;
 8001530:	4b03      	ldr	r3, [pc, #12]	@ (8001540 <HAL_GetTick+0x14>)
 8001532:	681b      	ldr	r3, [r3, #0]
}
 8001534:	4618      	mov	r0, r3
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	200004d0 	.word	0x200004d0

08001544 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800154c:	f7ff ffee 	bl	800152c <HAL_GetTick>
 8001550:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800155c:	d004      	beq.n	8001568 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800155e:	4b09      	ldr	r3, [pc, #36]	@ (8001584 <HAL_Delay+0x40>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	68fa      	ldr	r2, [r7, #12]
 8001564:	4413      	add	r3, r2
 8001566:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001568:	bf00      	nop
 800156a:	f7ff ffdf 	bl	800152c <HAL_GetTick>
 800156e:	4602      	mov	r2, r0
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	68fa      	ldr	r2, [r7, #12]
 8001576:	429a      	cmp	r2, r3
 8001578:	d8f7      	bhi.n	800156a <HAL_Delay+0x26>
  {
  }
}
 800157a:	bf00      	nop
 800157c:	bf00      	nop
 800157e:	3710      	adds	r7, #16
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000008 	.word	0x20000008

08001588 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE2: VREFBUF_OUT around 2.9 V.
  *                                                This requires VDDA equal to or higher than 3.15 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8001590:	4b06      	ldr	r3, [pc, #24]	@ (80015ac <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001598:	4904      	ldr	r1, [pc, #16]	@ (80015ac <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4313      	orrs	r3, r2
 800159e:	600b      	str	r3, [r1, #0]
}
 80015a0:	bf00      	nop
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr
 80015ac:	40010030 	.word	0x40010030

080015b0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 80015b8:	4b06      	ldr	r3, [pc, #24]	@ (80015d4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f023 0202 	bic.w	r2, r3, #2
 80015c0:	4904      	ldr	r1, [pc, #16]	@ (80015d4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	600b      	str	r3, [r1, #0]
}
 80015c8:	bf00      	nop
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	40010030 	.word	0x40010030

080015d8 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 80015de:	4b0f      	ldr	r3, [pc, #60]	@ (800161c <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a0e      	ldr	r2, [pc, #56]	@ (800161c <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80015ea:	f7ff ff9f 	bl	800152c <HAL_GetTick>
 80015ee:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 80015f0:	e008      	b.n	8001604 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 80015f2:	f7ff ff9b 	bl	800152c <HAL_GetTick>
 80015f6:	4602      	mov	r2, r0
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	2b0a      	cmp	r3, #10
 80015fe:	d901      	bls.n	8001604 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 8001600:	2303      	movs	r3, #3
 8001602:	e006      	b.n	8001612 <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8001604:	4b05      	ldr	r3, [pc, #20]	@ (800161c <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0308 	and.w	r3, r3, #8
 800160c:	2b00      	cmp	r3, #0
 800160e:	d0f0      	beq.n	80015f2 <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 8001610:	2300      	movs	r3, #0
}
 8001612:	4618      	mov	r0, r3
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	40010030 	.word	0x40010030

08001620 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	431a      	orrs	r2, r3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	609a      	str	r2, [r3, #8]
}
 800163a:	bf00      	nop
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001646:	b480      	push	{r7}
 8001648:	b083      	sub	sp, #12
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
 800164e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	431a      	orrs	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	609a      	str	r2, [r3, #8]
}
 8001660:	bf00      	nop
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	689b      	ldr	r3, [r3, #8]
 8001678:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800167c:	4618      	mov	r0, r3
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001688:	b480      	push	{r7}
 800168a:	b087      	sub	sp, #28
 800168c:	af00      	add	r7, sp, #0
 800168e:	60f8      	str	r0, [r7, #12]
 8001690:	60b9      	str	r1, [r7, #8]
 8001692:	607a      	str	r2, [r7, #4]
 8001694:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	3360      	adds	r3, #96	@ 0x60
 800169a:	461a      	mov	r2, r3
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	4413      	add	r3, r2
 80016a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	4b08      	ldr	r3, [pc, #32]	@ (80016cc <LL_ADC_SetOffset+0x44>)
 80016aa:	4013      	ands	r3, r2
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80016b2:	683a      	ldr	r2, [r7, #0]
 80016b4:	430a      	orrs	r2, r1
 80016b6:	4313      	orrs	r3, r2
 80016b8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80016c0:	bf00      	nop
 80016c2:	371c      	adds	r7, #28
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr
 80016cc:	03fff000 	.word	0x03fff000

080016d0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	3360      	adds	r3, #96	@ 0x60
 80016de:	461a      	mov	r2, r3
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	4413      	add	r3, r2
 80016e6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3714      	adds	r7, #20
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr

080016fc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b087      	sub	sp, #28
 8001700:	af00      	add	r7, sp, #0
 8001702:	60f8      	str	r0, [r7, #12]
 8001704:	60b9      	str	r1, [r7, #8]
 8001706:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	3360      	adds	r3, #96	@ 0x60
 800170c:	461a      	mov	r2, r3
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	4413      	add	r3, r2
 8001714:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	431a      	orrs	r2, r3
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001726:	bf00      	nop
 8001728:	371c      	adds	r7, #28
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr

08001732 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001732:	b480      	push	{r7}
 8001734:	b087      	sub	sp, #28
 8001736:	af00      	add	r7, sp, #0
 8001738:	60f8      	str	r0, [r7, #12]
 800173a:	60b9      	str	r1, [r7, #8]
 800173c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	3360      	adds	r3, #96	@ 0x60
 8001742:	461a      	mov	r2, r3
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	4413      	add	r3, r2
 800174a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	431a      	orrs	r2, r3
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800175c:	bf00      	nop
 800175e:	371c      	adds	r7, #28
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001768:	b480      	push	{r7}
 800176a:	b087      	sub	sp, #28
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	3360      	adds	r3, #96	@ 0x60
 8001778:	461a      	mov	r2, r3
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	4413      	add	r3, r2
 8001780:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	431a      	orrs	r2, r3
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001792:	bf00      	nop
 8001794:	371c      	adds	r7, #28
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr

0800179e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800179e:	b480      	push	{r7}
 80017a0:	b083      	sub	sp, #12
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
 80017a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	695b      	ldr	r3, [r3, #20]
 80017ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	431a      	orrs	r2, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	615a      	str	r2, [r3, #20]
}
 80017b8:	bf00      	nop
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b087      	sub	sp, #28
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	60b9      	str	r1, [r7, #8]
 80017ce:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	3330      	adds	r3, #48	@ 0x30
 80017d4:	461a      	mov	r2, r3
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	0a1b      	lsrs	r3, r3, #8
 80017da:	009b      	lsls	r3, r3, #2
 80017dc:	f003 030c 	and.w	r3, r3, #12
 80017e0:	4413      	add	r3, r2
 80017e2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	f003 031f 	and.w	r3, r3, #31
 80017ee:	211f      	movs	r1, #31
 80017f0:	fa01 f303 	lsl.w	r3, r1, r3
 80017f4:	43db      	mvns	r3, r3
 80017f6:	401a      	ands	r2, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	0e9b      	lsrs	r3, r3, #26
 80017fc:	f003 011f 	and.w	r1, r3, #31
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	f003 031f 	and.w	r3, r3, #31
 8001806:	fa01 f303 	lsl.w	r3, r1, r3
 800180a:	431a      	orrs	r2, r3
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001810:	bf00      	nop
 8001812:	371c      	adds	r7, #28
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800181c:	b480      	push	{r7}
 800181e:	b087      	sub	sp, #28
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	3314      	adds	r3, #20
 800182c:	461a      	mov	r2, r3
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	0e5b      	lsrs	r3, r3, #25
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	f003 0304 	and.w	r3, r3, #4
 8001838:	4413      	add	r3, r2
 800183a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	0d1b      	lsrs	r3, r3, #20
 8001844:	f003 031f 	and.w	r3, r3, #31
 8001848:	2107      	movs	r1, #7
 800184a:	fa01 f303 	lsl.w	r3, r1, r3
 800184e:	43db      	mvns	r3, r3
 8001850:	401a      	ands	r2, r3
 8001852:	68bb      	ldr	r3, [r7, #8]
 8001854:	0d1b      	lsrs	r3, r3, #20
 8001856:	f003 031f 	and.w	r3, r3, #31
 800185a:	6879      	ldr	r1, [r7, #4]
 800185c:	fa01 f303 	lsl.w	r3, r1, r3
 8001860:	431a      	orrs	r2, r3
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001866:	bf00      	nop
 8001868:	371c      	adds	r7, #28
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
	...

08001874 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001874:	b480      	push	{r7}
 8001876:	b085      	sub	sp, #20
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800188c:	43db      	mvns	r3, r3
 800188e:	401a      	ands	r2, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	f003 0318 	and.w	r3, r3, #24
 8001896:	4908      	ldr	r1, [pc, #32]	@ (80018b8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001898:	40d9      	lsrs	r1, r3
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	400b      	ands	r3, r1
 800189e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018a2:	431a      	orrs	r2, r3
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80018aa:	bf00      	nop
 80018ac:	3714      	adds	r7, #20
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	0007ffff 	.word	0x0007ffff

080018bc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80018cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80018d0:	687a      	ldr	r2, [r7, #4]
 80018d2:	6093      	str	r3, [r2, #8]
}
 80018d4:	bf00      	nop
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80018f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80018f4:	d101      	bne.n	80018fa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80018f6:	2301      	movs	r3, #1
 80018f8:	e000      	b.n	80018fc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80018fa:	2300      	movs	r3, #0
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001918:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800191c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001924:	bf00      	nop
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001940:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001944:	d101      	bne.n	800194a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001946:	2301      	movs	r3, #1
 8001948:	e000      	b.n	800194c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800194a:	2300      	movs	r3, #0
}
 800194c:	4618      	mov	r0, r3
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	f003 0301 	and.w	r3, r3, #1
 8001968:	2b01      	cmp	r3, #1
 800196a:	d101      	bne.n	8001970 <LL_ADC_IsEnabled+0x18>
 800196c:	2301      	movs	r3, #1
 800196e:	e000      	b.n	8001972 <LL_ADC_IsEnabled+0x1a>
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr

0800197e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800197e:	b480      	push	{r7}
 8001980:	b083      	sub	sp, #12
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	f003 0304 	and.w	r3, r3, #4
 800198e:	2b04      	cmp	r3, #4
 8001990:	d101      	bne.n	8001996 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001992:	2301      	movs	r3, #1
 8001994:	e000      	b.n	8001998 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001996:	2300      	movs	r3, #0
}
 8001998:	4618      	mov	r0, r3
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f003 0308 	and.w	r3, r3, #8
 80019b4:	2b08      	cmp	r3, #8
 80019b6:	d101      	bne.n	80019bc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80019b8:	2301      	movs	r3, #1
 80019ba:	e000      	b.n	80019be <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80019bc:	2300      	movs	r3, #0
}
 80019be:	4618      	mov	r0, r3
 80019c0:	370c      	adds	r7, #12
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
	...

080019cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80019cc:	b590      	push	{r4, r7, lr}
 80019ce:	b089      	sub	sp, #36	@ 0x24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019d4:	2300      	movs	r3, #0
 80019d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80019d8:	2300      	movs	r3, #0
 80019da:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d101      	bne.n	80019e6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e167      	b.n	8001cb6 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	695b      	ldr	r3, [r3, #20]
 80019ea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d109      	bne.n	8001a08 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f7ff f9cf 	bl	8000d98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2200      	movs	r2, #0
 80019fe:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2200      	movs	r2, #0
 8001a04:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff ff67 	bl	80018e0 <LL_ADC_IsDeepPowerDownEnabled>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d004      	beq.n	8001a22 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff ff4d 	bl	80018bc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7ff ff82 	bl	8001930 <LL_ADC_IsInternalRegulatorEnabled>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d115      	bne.n	8001a5e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff ff66 	bl	8001908 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a3c:	4ba0      	ldr	r3, [pc, #640]	@ (8001cc0 <HAL_ADC_Init+0x2f4>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	099b      	lsrs	r3, r3, #6
 8001a42:	4aa0      	ldr	r2, [pc, #640]	@ (8001cc4 <HAL_ADC_Init+0x2f8>)
 8001a44:	fba2 2303 	umull	r2, r3, r2, r3
 8001a48:	099b      	lsrs	r3, r3, #6
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001a50:	e002      	b.n	8001a58 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	3b01      	subs	r3, #1
 8001a56:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d1f9      	bne.n	8001a52 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7ff ff64 	bl	8001930 <LL_ADC_IsInternalRegulatorEnabled>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d10d      	bne.n	8001a8a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a72:	f043 0210 	orr.w	r2, r3, #16
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a7e:	f043 0201 	orr.w	r2, r3, #1
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff ff75 	bl	800197e <LL_ADC_REG_IsConversionOngoing>
 8001a94:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a9a:	f003 0310 	and.w	r3, r3, #16
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	f040 8100 	bne.w	8001ca4 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	f040 80fc 	bne.w	8001ca4 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ab0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001ab4:	f043 0202 	orr.w	r2, r3, #2
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff ff49 	bl	8001958 <LL_ADC_IsEnabled>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d111      	bne.n	8001af0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001acc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001ad0:	f7ff ff42 	bl	8001958 <LL_ADC_IsEnabled>
 8001ad4:	4604      	mov	r4, r0
 8001ad6:	487c      	ldr	r0, [pc, #496]	@ (8001cc8 <HAL_ADC_Init+0x2fc>)
 8001ad8:	f7ff ff3e 	bl	8001958 <LL_ADC_IsEnabled>
 8001adc:	4603      	mov	r3, r0
 8001ade:	4323      	orrs	r3, r4
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d105      	bne.n	8001af0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4878      	ldr	r0, [pc, #480]	@ (8001ccc <HAL_ADC_Init+0x300>)
 8001aec:	f7ff fd98 	bl	8001620 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	7f5b      	ldrb	r3, [r3, #29]
 8001af4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001afa:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001b00:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001b06:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b0e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b10:	4313      	orrs	r3, r2
 8001b12:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d106      	bne.n	8001b2c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b22:	3b01      	subs	r3, #1
 8001b24:	045b      	lsls	r3, r3, #17
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d009      	beq.n	8001b48 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b38:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b40:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	68da      	ldr	r2, [r3, #12]
 8001b4e:	4b60      	ldr	r3, [pc, #384]	@ (8001cd0 <HAL_ADC_Init+0x304>)
 8001b50:	4013      	ands	r3, r2
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	6812      	ldr	r2, [r2, #0]
 8001b56:	69b9      	ldr	r1, [r7, #24]
 8001b58:	430b      	orrs	r3, r1
 8001b5a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	691b      	ldr	r3, [r3, #16]
 8001b62:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	430a      	orrs	r2, r1
 8001b70:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7ff ff14 	bl	80019a4 <LL_ADC_INJ_IsConversionOngoing>
 8001b7c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d16d      	bne.n	8001c60 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d16a      	bne.n	8001c60 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001b8e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001b96:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001ba6:	f023 0302 	bic.w	r3, r3, #2
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	6812      	ldr	r2, [r2, #0]
 8001bae:	69b9      	ldr	r1, [r7, #24]
 8001bb0:	430b      	orrs	r3, r1
 8001bb2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	691b      	ldr	r3, [r3, #16]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d017      	beq.n	8001bec <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	691a      	ldr	r2, [r3, #16]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001bca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001bd4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001bd8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	6911      	ldr	r1, [r2, #16]
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	6812      	ldr	r2, [r2, #0]
 8001be4:	430b      	orrs	r3, r1
 8001be6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8001bea:	e013      	b.n	8001c14 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	691a      	ldr	r2, [r3, #16]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001bfa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	6812      	ldr	r2, [r2, #0]
 8001c08:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001c0c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c10:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d118      	bne.n	8001c50 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	691b      	ldr	r3, [r3, #16]
 8001c24:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001c28:	f023 0304 	bic.w	r3, r3, #4
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001c34:	4311      	orrs	r1, r2
 8001c36:	687a      	ldr	r2, [r7, #4]
 8001c38:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001c3a:	4311      	orrs	r1, r2
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001c40:	430a      	orrs	r2, r1
 8001c42:	431a      	orrs	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f042 0201 	orr.w	r2, r2, #1
 8001c4c:	611a      	str	r2, [r3, #16]
 8001c4e:	e007      	b.n	8001c60 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	691a      	ldr	r2, [r3, #16]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f022 0201 	bic.w	r2, r2, #1
 8001c5e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	695b      	ldr	r3, [r3, #20]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d10c      	bne.n	8001c82 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6e:	f023 010f 	bic.w	r1, r3, #15
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6a1b      	ldr	r3, [r3, #32]
 8001c76:	1e5a      	subs	r2, r3, #1
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c80:	e007      	b.n	8001c92 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f022 020f 	bic.w	r2, r2, #15
 8001c90:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c96:	f023 0303 	bic.w	r3, r3, #3
 8001c9a:	f043 0201 	orr.w	r2, r3, #1
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001ca2:	e007      	b.n	8001cb4 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ca8:	f043 0210 	orr.w	r2, r3, #16
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001cb4:	7ffb      	ldrb	r3, [r7, #31]
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3724      	adds	r7, #36	@ 0x24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd90      	pop	{r4, r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20000000 	.word	0x20000000
 8001cc4:	053e2d63 	.word	0x053e2d63
 8001cc8:	50000100 	.word	0x50000100
 8001ccc:	50000300 	.word	0x50000300
 8001cd0:	fff04007 	.word	0xfff04007

08001cd4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b0b6      	sub	sp, #216	@ 0xd8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d101      	bne.n	8001cf6 <HAL_ADC_ConfigChannel+0x22>
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	e3c8      	b.n	8002488 <HAL_ADC_ConfigChannel+0x7b4>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7ff fe3b 	bl	800197e <LL_ADC_REG_IsConversionOngoing>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	f040 83ad 	bne.w	800246a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6818      	ldr	r0, [r3, #0]
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	6859      	ldr	r1, [r3, #4]
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	f7ff fd51 	bl	80017c4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff fe29 	bl	800197e <LL_ADC_REG_IsConversionOngoing>
 8001d2c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7ff fe35 	bl	80019a4 <LL_ADC_INJ_IsConversionOngoing>
 8001d3a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d3e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f040 81d9 	bne.w	80020fa <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001d48:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	f040 81d4 	bne.w	80020fa <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001d5a:	d10f      	bne.n	8001d7c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6818      	ldr	r0, [r3, #0]
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2200      	movs	r2, #0
 8001d66:	4619      	mov	r1, r3
 8001d68:	f7ff fd58 	bl	800181c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff fd12 	bl	800179e <LL_ADC_SetSamplingTimeCommonConfig>
 8001d7a:	e00e      	b.n	8001d9a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6818      	ldr	r0, [r3, #0]
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	6819      	ldr	r1, [r3, #0]
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	461a      	mov	r2, r3
 8001d8a:	f7ff fd47 	bl	800181c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2100      	movs	r1, #0
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff fd02 	bl	800179e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	695a      	ldr	r2, [r3, #20]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	08db      	lsrs	r3, r3, #3
 8001da6:	f003 0303 	and.w	r3, r3, #3
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	691b      	ldr	r3, [r3, #16]
 8001db8:	2b04      	cmp	r3, #4
 8001dba:	d022      	beq.n	8001e02 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6818      	ldr	r0, [r3, #0]
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	6919      	ldr	r1, [r3, #16]
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001dcc:	f7ff fc5c 	bl	8001688 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6818      	ldr	r0, [r3, #0]
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	6919      	ldr	r1, [r3, #16]
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	461a      	mov	r2, r3
 8001dde:	f7ff fca8 	bl	8001732 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6818      	ldr	r0, [r3, #0]
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d102      	bne.n	8001df8 <HAL_ADC_ConfigChannel+0x124>
 8001df2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001df6:	e000      	b.n	8001dfa <HAL_ADC_ConfigChannel+0x126>
 8001df8:	2300      	movs	r3, #0
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	f7ff fcb4 	bl	8001768 <LL_ADC_SetOffsetSaturation>
 8001e00:	e17b      	b.n	80020fa <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2100      	movs	r1, #0
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff fc61 	bl	80016d0 <LL_ADC_GetOffsetChannel>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d10a      	bne.n	8001e2e <HAL_ADC_ConfigChannel+0x15a>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff fc56 	bl	80016d0 <LL_ADC_GetOffsetChannel>
 8001e24:	4603      	mov	r3, r0
 8001e26:	0e9b      	lsrs	r3, r3, #26
 8001e28:	f003 021f 	and.w	r2, r3, #31
 8001e2c:	e01e      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x198>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2100      	movs	r1, #0
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff fc4b 	bl	80016d0 <LL_ADC_GetOffsetChannel>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e40:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001e44:	fa93 f3a3 	rbit	r3, r3
 8001e48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e4c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001e50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001e54:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d101      	bne.n	8001e60 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8001e5c:	2320      	movs	r3, #32
 8001e5e:	e004      	b.n	8001e6a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8001e60:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001e64:	fab3 f383 	clz	r3, r3
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d105      	bne.n	8001e84 <HAL_ADC_ConfigChannel+0x1b0>
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	0e9b      	lsrs	r3, r3, #26
 8001e7e:	f003 031f 	and.w	r3, r3, #31
 8001e82:	e018      	b.n	8001eb6 <HAL_ADC_ConfigChannel+0x1e2>
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e8c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001e90:	fa93 f3a3 	rbit	r3, r3
 8001e94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001e98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001ea0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d101      	bne.n	8001eac <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001ea8:	2320      	movs	r3, #32
 8001eaa:	e004      	b.n	8001eb6 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001eac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001eb0:	fab3 f383 	clz	r3, r3
 8001eb4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d106      	bne.n	8001ec8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff fc1a 	bl	80016fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2101      	movs	r1, #1
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff fbfe 	bl	80016d0 <LL_ADC_GetOffsetChannel>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d10a      	bne.n	8001ef4 <HAL_ADC_ConfigChannel+0x220>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff fbf3 	bl	80016d0 <LL_ADC_GetOffsetChannel>
 8001eea:	4603      	mov	r3, r0
 8001eec:	0e9b      	lsrs	r3, r3, #26
 8001eee:	f003 021f 	and.w	r2, r3, #31
 8001ef2:	e01e      	b.n	8001f32 <HAL_ADC_ConfigChannel+0x25e>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2101      	movs	r1, #1
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7ff fbe8 	bl	80016d0 <LL_ADC_GetOffsetChannel>
 8001f00:	4603      	mov	r3, r0
 8001f02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f06:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f0a:	fa93 f3a3 	rbit	r3, r3
 8001f0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001f12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001f16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001f1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d101      	bne.n	8001f26 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001f22:	2320      	movs	r3, #32
 8001f24:	e004      	b.n	8001f30 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001f26:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f2a:	fab3 f383 	clz	r3, r3
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d105      	bne.n	8001f4a <HAL_ADC_ConfigChannel+0x276>
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	0e9b      	lsrs	r3, r3, #26
 8001f44:	f003 031f 	and.w	r3, r3, #31
 8001f48:	e018      	b.n	8001f7c <HAL_ADC_ConfigChannel+0x2a8>
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001f56:	fa93 f3a3 	rbit	r3, r3
 8001f5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001f5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001f62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001f66:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d101      	bne.n	8001f72 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001f6e:	2320      	movs	r3, #32
 8001f70:	e004      	b.n	8001f7c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001f72:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001f76:	fab3 f383 	clz	r3, r3
 8001f7a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d106      	bne.n	8001f8e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	2200      	movs	r2, #0
 8001f86:	2101      	movs	r1, #1
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff fbb7 	bl	80016fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2102      	movs	r1, #2
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff fb9b 	bl	80016d0 <LL_ADC_GetOffsetChannel>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d10a      	bne.n	8001fba <HAL_ADC_ConfigChannel+0x2e6>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2102      	movs	r1, #2
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff fb90 	bl	80016d0 <LL_ADC_GetOffsetChannel>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	0e9b      	lsrs	r3, r3, #26
 8001fb4:	f003 021f 	and.w	r2, r3, #31
 8001fb8:	e01e      	b.n	8001ff8 <HAL_ADC_ConfigChannel+0x324>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2102      	movs	r1, #2
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f7ff fb85 	bl	80016d0 <LL_ADC_GetOffsetChannel>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001fd0:	fa93 f3a3 	rbit	r3, r3
 8001fd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001fd8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001fdc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001fe0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d101      	bne.n	8001fec <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8001fe8:	2320      	movs	r3, #32
 8001fea:	e004      	b.n	8001ff6 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8001fec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001ff0:	fab3 f383 	clz	r3, r3
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002000:	2b00      	cmp	r3, #0
 8002002:	d105      	bne.n	8002010 <HAL_ADC_ConfigChannel+0x33c>
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	0e9b      	lsrs	r3, r3, #26
 800200a:	f003 031f 	and.w	r3, r3, #31
 800200e:	e016      	b.n	800203e <HAL_ADC_ConfigChannel+0x36a>
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002018:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800201c:	fa93 f3a3 	rbit	r3, r3
 8002020:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002022:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002024:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002028:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800202c:	2b00      	cmp	r3, #0
 800202e:	d101      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002030:	2320      	movs	r3, #32
 8002032:	e004      	b.n	800203e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002034:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002038:	fab3 f383 	clz	r3, r3
 800203c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800203e:	429a      	cmp	r2, r3
 8002040:	d106      	bne.n	8002050 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	2200      	movs	r2, #0
 8002048:	2102      	movs	r1, #2
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff fb56 	bl	80016fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2103      	movs	r1, #3
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff fb3a 	bl	80016d0 <LL_ADC_GetOffsetChannel>
 800205c:	4603      	mov	r3, r0
 800205e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002062:	2b00      	cmp	r3, #0
 8002064:	d10a      	bne.n	800207c <HAL_ADC_ConfigChannel+0x3a8>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2103      	movs	r1, #3
 800206c:	4618      	mov	r0, r3
 800206e:	f7ff fb2f 	bl	80016d0 <LL_ADC_GetOffsetChannel>
 8002072:	4603      	mov	r3, r0
 8002074:	0e9b      	lsrs	r3, r3, #26
 8002076:	f003 021f 	and.w	r2, r3, #31
 800207a:	e017      	b.n	80020ac <HAL_ADC_ConfigChannel+0x3d8>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2103      	movs	r1, #3
 8002082:	4618      	mov	r0, r3
 8002084:	f7ff fb24 	bl	80016d0 <LL_ADC_GetOffsetChannel>
 8002088:	4603      	mov	r3, r0
 800208a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800208c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800208e:	fa93 f3a3 	rbit	r3, r3
 8002092:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002094:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002096:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002098:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800209a:	2b00      	cmp	r3, #0
 800209c:	d101      	bne.n	80020a2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800209e:	2320      	movs	r3, #32
 80020a0:	e003      	b.n	80020aa <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80020a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80020a4:	fab3 f383 	clz	r3, r3
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d105      	bne.n	80020c4 <HAL_ADC_ConfigChannel+0x3f0>
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	0e9b      	lsrs	r3, r3, #26
 80020be:	f003 031f 	and.w	r3, r3, #31
 80020c2:	e011      	b.n	80020e8 <HAL_ADC_ConfigChannel+0x414>
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80020cc:	fa93 f3a3 	rbit	r3, r3
 80020d0:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80020d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80020d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80020d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d101      	bne.n	80020e0 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80020dc:	2320      	movs	r3, #32
 80020de:	e003      	b.n	80020e8 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80020e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80020e2:	fab3 f383 	clz	r3, r3
 80020e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d106      	bne.n	80020fa <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2200      	movs	r2, #0
 80020f2:	2103      	movs	r1, #3
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7ff fb01 	bl	80016fc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4618      	mov	r0, r3
 8002100:	f7ff fc2a 	bl	8001958 <LL_ADC_IsEnabled>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	f040 8140 	bne.w	800238c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6818      	ldr	r0, [r3, #0]
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	6819      	ldr	r1, [r3, #0]
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	461a      	mov	r2, r3
 800211a:	f7ff fbab 	bl	8001874 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	4a8f      	ldr	r2, [pc, #572]	@ (8002360 <HAL_ADC_ConfigChannel+0x68c>)
 8002124:	4293      	cmp	r3, r2
 8002126:	f040 8131 	bne.w	800238c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10b      	bne.n	8002152 <HAL_ADC_ConfigChannel+0x47e>
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	0e9b      	lsrs	r3, r3, #26
 8002140:	3301      	adds	r3, #1
 8002142:	f003 031f 	and.w	r3, r3, #31
 8002146:	2b09      	cmp	r3, #9
 8002148:	bf94      	ite	ls
 800214a:	2301      	movls	r3, #1
 800214c:	2300      	movhi	r3, #0
 800214e:	b2db      	uxtb	r3, r3
 8002150:	e019      	b.n	8002186 <HAL_ADC_ConfigChannel+0x4b2>
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002158:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800215a:	fa93 f3a3 	rbit	r3, r3
 800215e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002160:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002162:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002164:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002166:	2b00      	cmp	r3, #0
 8002168:	d101      	bne.n	800216e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800216a:	2320      	movs	r3, #32
 800216c:	e003      	b.n	8002176 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800216e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002170:	fab3 f383 	clz	r3, r3
 8002174:	b2db      	uxtb	r3, r3
 8002176:	3301      	adds	r3, #1
 8002178:	f003 031f 	and.w	r3, r3, #31
 800217c:	2b09      	cmp	r3, #9
 800217e:	bf94      	ite	ls
 8002180:	2301      	movls	r3, #1
 8002182:	2300      	movhi	r3, #0
 8002184:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002186:	2b00      	cmp	r3, #0
 8002188:	d079      	beq.n	800227e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002192:	2b00      	cmp	r3, #0
 8002194:	d107      	bne.n	80021a6 <HAL_ADC_ConfigChannel+0x4d2>
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	0e9b      	lsrs	r3, r3, #26
 800219c:	3301      	adds	r3, #1
 800219e:	069b      	lsls	r3, r3, #26
 80021a0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80021a4:	e015      	b.n	80021d2 <HAL_ADC_ConfigChannel+0x4fe>
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021ae:	fa93 f3a3 	rbit	r3, r3
 80021b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80021b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80021b6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80021b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d101      	bne.n	80021c2 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80021be:	2320      	movs	r3, #32
 80021c0:	e003      	b.n	80021ca <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80021c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021c4:	fab3 f383 	clz	r3, r3
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	3301      	adds	r3, #1
 80021cc:	069b      	lsls	r3, r3, #26
 80021ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d109      	bne.n	80021f2 <HAL_ADC_ConfigChannel+0x51e>
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	0e9b      	lsrs	r3, r3, #26
 80021e4:	3301      	adds	r3, #1
 80021e6:	f003 031f 	and.w	r3, r3, #31
 80021ea:	2101      	movs	r1, #1
 80021ec:	fa01 f303 	lsl.w	r3, r1, r3
 80021f0:	e017      	b.n	8002222 <HAL_ADC_ConfigChannel+0x54e>
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021fa:	fa93 f3a3 	rbit	r3, r3
 80021fe:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002200:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002202:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002204:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002206:	2b00      	cmp	r3, #0
 8002208:	d101      	bne.n	800220e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800220a:	2320      	movs	r3, #32
 800220c:	e003      	b.n	8002216 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800220e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002210:	fab3 f383 	clz	r3, r3
 8002214:	b2db      	uxtb	r3, r3
 8002216:	3301      	adds	r3, #1
 8002218:	f003 031f 	and.w	r3, r3, #31
 800221c:	2101      	movs	r1, #1
 800221e:	fa01 f303 	lsl.w	r3, r1, r3
 8002222:	ea42 0103 	orr.w	r1, r2, r3
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800222e:	2b00      	cmp	r3, #0
 8002230:	d10a      	bne.n	8002248 <HAL_ADC_ConfigChannel+0x574>
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	0e9b      	lsrs	r3, r3, #26
 8002238:	3301      	adds	r3, #1
 800223a:	f003 021f 	and.w	r2, r3, #31
 800223e:	4613      	mov	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	4413      	add	r3, r2
 8002244:	051b      	lsls	r3, r3, #20
 8002246:	e018      	b.n	800227a <HAL_ADC_ConfigChannel+0x5a6>
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800224e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002250:	fa93 f3a3 	rbit	r3, r3
 8002254:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002258:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800225a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800225c:	2b00      	cmp	r3, #0
 800225e:	d101      	bne.n	8002264 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002260:	2320      	movs	r3, #32
 8002262:	e003      	b.n	800226c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002266:	fab3 f383 	clz	r3, r3
 800226a:	b2db      	uxtb	r3, r3
 800226c:	3301      	adds	r3, #1
 800226e:	f003 021f 	and.w	r2, r3, #31
 8002272:	4613      	mov	r3, r2
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	4413      	add	r3, r2
 8002278:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800227a:	430b      	orrs	r3, r1
 800227c:	e081      	b.n	8002382 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002286:	2b00      	cmp	r3, #0
 8002288:	d107      	bne.n	800229a <HAL_ADC_ConfigChannel+0x5c6>
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	0e9b      	lsrs	r3, r3, #26
 8002290:	3301      	adds	r3, #1
 8002292:	069b      	lsls	r3, r3, #26
 8002294:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002298:	e015      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x5f2>
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022a2:	fa93 f3a3 	rbit	r3, r3
 80022a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80022a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022aa:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80022ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d101      	bne.n	80022b6 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80022b2:	2320      	movs	r3, #32
 80022b4:	e003      	b.n	80022be <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80022b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022b8:	fab3 f383 	clz	r3, r3
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	3301      	adds	r3, #1
 80022c0:	069b      	lsls	r3, r3, #26
 80022c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d109      	bne.n	80022e6 <HAL_ADC_ConfigChannel+0x612>
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	0e9b      	lsrs	r3, r3, #26
 80022d8:	3301      	adds	r3, #1
 80022da:	f003 031f 	and.w	r3, r3, #31
 80022de:	2101      	movs	r1, #1
 80022e0:	fa01 f303 	lsl.w	r3, r1, r3
 80022e4:	e017      	b.n	8002316 <HAL_ADC_ConfigChannel+0x642>
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ec:	6a3b      	ldr	r3, [r7, #32]
 80022ee:	fa93 f3a3 	rbit	r3, r3
 80022f2:	61fb      	str	r3, [r7, #28]
  return result;
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80022f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80022fe:	2320      	movs	r3, #32
 8002300:	e003      	b.n	800230a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002304:	fab3 f383 	clz	r3, r3
 8002308:	b2db      	uxtb	r3, r3
 800230a:	3301      	adds	r3, #1
 800230c:	f003 031f 	and.w	r3, r3, #31
 8002310:	2101      	movs	r1, #1
 8002312:	fa01 f303 	lsl.w	r3, r1, r3
 8002316:	ea42 0103 	orr.w	r1, r2, r3
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002322:	2b00      	cmp	r3, #0
 8002324:	d10d      	bne.n	8002342 <HAL_ADC_ConfigChannel+0x66e>
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	0e9b      	lsrs	r3, r3, #26
 800232c:	3301      	adds	r3, #1
 800232e:	f003 021f 	and.w	r2, r3, #31
 8002332:	4613      	mov	r3, r2
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	4413      	add	r3, r2
 8002338:	3b1e      	subs	r3, #30
 800233a:	051b      	lsls	r3, r3, #20
 800233c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002340:	e01e      	b.n	8002380 <HAL_ADC_ConfigChannel+0x6ac>
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	fa93 f3a3 	rbit	r3, r3
 800234e:	613b      	str	r3, [r7, #16]
  return result;
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d104      	bne.n	8002364 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800235a:	2320      	movs	r3, #32
 800235c:	e006      	b.n	800236c <HAL_ADC_ConfigChannel+0x698>
 800235e:	bf00      	nop
 8002360:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	fab3 f383 	clz	r3, r3
 800236a:	b2db      	uxtb	r3, r3
 800236c:	3301      	adds	r3, #1
 800236e:	f003 021f 	and.w	r2, r3, #31
 8002372:	4613      	mov	r3, r2
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	4413      	add	r3, r2
 8002378:	3b1e      	subs	r3, #30
 800237a:	051b      	lsls	r3, r3, #20
 800237c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002380:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002382:	683a      	ldr	r2, [r7, #0]
 8002384:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002386:	4619      	mov	r1, r3
 8002388:	f7ff fa48 	bl	800181c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	4b3f      	ldr	r3, [pc, #252]	@ (8002490 <HAL_ADC_ConfigChannel+0x7bc>)
 8002392:	4013      	ands	r3, r2
 8002394:	2b00      	cmp	r3, #0
 8002396:	d071      	beq.n	800247c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002398:	483e      	ldr	r0, [pc, #248]	@ (8002494 <HAL_ADC_ConfigChannel+0x7c0>)
 800239a:	f7ff f967 	bl	800166c <LL_ADC_GetCommonPathInternalCh>
 800239e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a3c      	ldr	r2, [pc, #240]	@ (8002498 <HAL_ADC_ConfigChannel+0x7c4>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d004      	beq.n	80023b6 <HAL_ADC_ConfigChannel+0x6e2>
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a3a      	ldr	r2, [pc, #232]	@ (800249c <HAL_ADC_ConfigChannel+0x7c8>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d127      	bne.n	8002406 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80023b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d121      	bne.n	8002406 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023ca:	d157      	bne.n	800247c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80023d4:	4619      	mov	r1, r3
 80023d6:	482f      	ldr	r0, [pc, #188]	@ (8002494 <HAL_ADC_ConfigChannel+0x7c0>)
 80023d8:	f7ff f935 	bl	8001646 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80023dc:	4b30      	ldr	r3, [pc, #192]	@ (80024a0 <HAL_ADC_ConfigChannel+0x7cc>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	099b      	lsrs	r3, r3, #6
 80023e2:	4a30      	ldr	r2, [pc, #192]	@ (80024a4 <HAL_ADC_ConfigChannel+0x7d0>)
 80023e4:	fba2 2303 	umull	r2, r3, r2, r3
 80023e8:	099b      	lsrs	r3, r3, #6
 80023ea:	1c5a      	adds	r2, r3, #1
 80023ec:	4613      	mov	r3, r2
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	4413      	add	r3, r2
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80023f6:	e002      	b.n	80023fe <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	3b01      	subs	r3, #1
 80023fc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d1f9      	bne.n	80023f8 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002404:	e03a      	b.n	800247c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a27      	ldr	r2, [pc, #156]	@ (80024a8 <HAL_ADC_ConfigChannel+0x7d4>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d113      	bne.n	8002438 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002410:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002414:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d10d      	bne.n	8002438 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a22      	ldr	r2, [pc, #136]	@ (80024ac <HAL_ADC_ConfigChannel+0x7d8>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d02a      	beq.n	800247c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002426:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800242a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800242e:	4619      	mov	r1, r3
 8002430:	4818      	ldr	r0, [pc, #96]	@ (8002494 <HAL_ADC_ConfigChannel+0x7c0>)
 8002432:	f7ff f908 	bl	8001646 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002436:	e021      	b.n	800247c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a1c      	ldr	r2, [pc, #112]	@ (80024b0 <HAL_ADC_ConfigChannel+0x7dc>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d11c      	bne.n	800247c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002442:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002446:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d116      	bne.n	800247c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a16      	ldr	r2, [pc, #88]	@ (80024ac <HAL_ADC_ConfigChannel+0x7d8>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d011      	beq.n	800247c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002458:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800245c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002460:	4619      	mov	r1, r3
 8002462:	480c      	ldr	r0, [pc, #48]	@ (8002494 <HAL_ADC_ConfigChannel+0x7c0>)
 8002464:	f7ff f8ef 	bl	8001646 <LL_ADC_SetCommonPathInternalCh>
 8002468:	e008      	b.n	800247c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800246e:	f043 0220 	orr.w	r2, r3, #32
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002484:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002488:	4618      	mov	r0, r3
 800248a:	37d8      	adds	r7, #216	@ 0xd8
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	80080000 	.word	0x80080000
 8002494:	50000300 	.word	0x50000300
 8002498:	c3210000 	.word	0xc3210000
 800249c:	90c00010 	.word	0x90c00010
 80024a0:	20000000 	.word	0x20000000
 80024a4:	053e2d63 	.word	0x053e2d63
 80024a8:	c7520000 	.word	0xc7520000
 80024ac:	50000100 	.word	0x50000100
 80024b0:	cb840000 	.word	0xcb840000

080024b4 <LL_ADC_IsEnabled>:
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	f003 0301 	and.w	r3, r3, #1
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d101      	bne.n	80024cc <LL_ADC_IsEnabled+0x18>
 80024c8:	2301      	movs	r3, #1
 80024ca:	e000      	b.n	80024ce <LL_ADC_IsEnabled+0x1a>
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	370c      	adds	r7, #12
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr

080024da <LL_ADC_REG_IsConversionOngoing>:
{
 80024da:	b480      	push	{r7}
 80024dc:	b083      	sub	sp, #12
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	f003 0304 	and.w	r3, r3, #4
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	d101      	bne.n	80024f2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80024ee:	2301      	movs	r3, #1
 80024f0:	e000      	b.n	80024f4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80024f2:	2300      	movs	r3, #0
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002500:	b590      	push	{r4, r7, lr}
 8002502:	b0a1      	sub	sp, #132	@ 0x84
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800250a:	2300      	movs	r3, #0
 800250c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002516:	2b01      	cmp	r3, #1
 8002518:	d101      	bne.n	800251e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800251a:	2302      	movs	r3, #2
 800251c:	e08b      	b.n	8002636 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2201      	movs	r2, #1
 8002522:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002526:	2300      	movs	r3, #0
 8002528:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800252a:	2300      	movs	r3, #0
 800252c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002536:	d102      	bne.n	800253e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002538:	4b41      	ldr	r3, [pc, #260]	@ (8002640 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800253a:	60bb      	str	r3, [r7, #8]
 800253c:	e001      	b.n	8002542 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800253e:	2300      	movs	r3, #0
 8002540:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d10b      	bne.n	8002560 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800254c:	f043 0220 	orr.w	r2, r3, #32
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e06a      	b.n	8002636 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	4618      	mov	r0, r3
 8002564:	f7ff ffb9 	bl	80024da <LL_ADC_REG_IsConversionOngoing>
 8002568:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4618      	mov	r0, r3
 8002570:	f7ff ffb3 	bl	80024da <LL_ADC_REG_IsConversionOngoing>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d14c      	bne.n	8002614 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800257a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800257c:	2b00      	cmp	r3, #0
 800257e:	d149      	bne.n	8002614 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002580:	4b30      	ldr	r3, [pc, #192]	@ (8002644 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002582:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d028      	beq.n	80025de <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800258c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	6859      	ldr	r1, [r3, #4]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800259e:	035b      	lsls	r3, r3, #13
 80025a0:	430b      	orrs	r3, r1
 80025a2:	431a      	orrs	r2, r3
 80025a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025a6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025a8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80025ac:	f7ff ff82 	bl	80024b4 <LL_ADC_IsEnabled>
 80025b0:	4604      	mov	r4, r0
 80025b2:	4823      	ldr	r0, [pc, #140]	@ (8002640 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80025b4:	f7ff ff7e 	bl	80024b4 <LL_ADC_IsEnabled>
 80025b8:	4603      	mov	r3, r0
 80025ba:	4323      	orrs	r3, r4
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d133      	bne.n	8002628 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80025c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80025c8:	f023 030f 	bic.w	r3, r3, #15
 80025cc:	683a      	ldr	r2, [r7, #0]
 80025ce:	6811      	ldr	r1, [r2, #0]
 80025d0:	683a      	ldr	r2, [r7, #0]
 80025d2:	6892      	ldr	r2, [r2, #8]
 80025d4:	430a      	orrs	r2, r1
 80025d6:	431a      	orrs	r2, r3
 80025d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025da:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80025dc:	e024      	b.n	8002628 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80025de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80025e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025e8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025ea:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80025ee:	f7ff ff61 	bl	80024b4 <LL_ADC_IsEnabled>
 80025f2:	4604      	mov	r4, r0
 80025f4:	4812      	ldr	r0, [pc, #72]	@ (8002640 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80025f6:	f7ff ff5d 	bl	80024b4 <LL_ADC_IsEnabled>
 80025fa:	4603      	mov	r3, r0
 80025fc:	4323      	orrs	r3, r4
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d112      	bne.n	8002628 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002602:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800260a:	f023 030f 	bic.w	r3, r3, #15
 800260e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002610:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002612:	e009      	b.n	8002628 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002618:	f043 0220 	orr.w	r2, r3, #32
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002626:	e000      	b.n	800262a <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002628:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002632:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002636:	4618      	mov	r0, r3
 8002638:	3784      	adds	r7, #132	@ 0x84
 800263a:	46bd      	mov	sp, r7
 800263c:	bd90      	pop	{r4, r7, pc}
 800263e:	bf00      	nop
 8002640:	50000100 	.word	0x50000100
 8002644:	50000300 	.word	0x50000300

08002648 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002650:	4b05      	ldr	r3, [pc, #20]	@ (8002668 <LL_EXTI_EnableIT_0_31+0x20>)
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	4904      	ldr	r1, [pc, #16]	@ (8002668 <LL_EXTI_EnableIT_0_31+0x20>)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4313      	orrs	r3, r2
 800265a:	600b      	str	r3, [r1, #0]
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr
 8002668:	40010400 	.word	0x40010400

0800266c <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8002674:	4b06      	ldr	r3, [pc, #24]	@ (8002690 <LL_EXTI_DisableIT_0_31+0x24>)
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	43db      	mvns	r3, r3
 800267c:	4904      	ldr	r1, [pc, #16]	@ (8002690 <LL_EXTI_DisableIT_0_31+0x24>)
 800267e:	4013      	ands	r3, r2
 8002680:	600b      	str	r3, [r1, #0]
}
 8002682:	bf00      	nop
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	40010400 	.word	0x40010400

08002694 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800269c:	4b05      	ldr	r3, [pc, #20]	@ (80026b4 <LL_EXTI_EnableEvent_0_31+0x20>)
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	4904      	ldr	r1, [pc, #16]	@ (80026b4 <LL_EXTI_EnableEvent_0_31+0x20>)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	604b      	str	r3, [r1, #4]

}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	40010400 	.word	0x40010400

080026b8 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80026c0:	4b06      	ldr	r3, [pc, #24]	@ (80026dc <LL_EXTI_DisableEvent_0_31+0x24>)
 80026c2:	685a      	ldr	r2, [r3, #4]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	43db      	mvns	r3, r3
 80026c8:	4904      	ldr	r1, [pc, #16]	@ (80026dc <LL_EXTI_DisableEvent_0_31+0x24>)
 80026ca:	4013      	ands	r3, r2
 80026cc:	604b      	str	r3, [r1, #4]
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	40010400 	.word	0x40010400

080026e0 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80026e8:	4b05      	ldr	r3, [pc, #20]	@ (8002700 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80026ea:	689a      	ldr	r2, [r3, #8]
 80026ec:	4904      	ldr	r1, [pc, #16]	@ (8002700 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	608b      	str	r3, [r1, #8]

}
 80026f4:	bf00      	nop
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr
 8002700:	40010400 	.word	0x40010400

08002704 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800270c:	4b06      	ldr	r3, [pc, #24]	@ (8002728 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	43db      	mvns	r3, r3
 8002714:	4904      	ldr	r1, [pc, #16]	@ (8002728 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002716:	4013      	ands	r3, r2
 8002718:	608b      	str	r3, [r1, #8]

}
 800271a:	bf00      	nop
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	40010400 	.word	0x40010400

0800272c <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8002734:	4b05      	ldr	r3, [pc, #20]	@ (800274c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002736:	68da      	ldr	r2, [r3, #12]
 8002738:	4904      	ldr	r1, [pc, #16]	@ (800274c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4313      	orrs	r3, r2
 800273e:	60cb      	str	r3, [r1, #12]
}
 8002740:	bf00      	nop
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr
 800274c:	40010400 	.word	0x40010400

08002750 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8002758:	4b06      	ldr	r3, [pc, #24]	@ (8002774 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800275a:	68da      	ldr	r2, [r3, #12]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	43db      	mvns	r3, r3
 8002760:	4904      	ldr	r1, [pc, #16]	@ (8002774 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002762:	4013      	ands	r3, r2
 8002764:	60cb      	str	r3, [r1, #12]
}
 8002766:	bf00      	nop
 8002768:	370c      	adds	r7, #12
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	40010400 	.word	0x40010400

08002778 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8002780:	4a04      	ldr	r2, [pc, #16]	@ (8002794 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6153      	str	r3, [r2, #20]
}
 8002786:	bf00      	nop
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	40010400 	.word	0x40010400

08002798 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b088      	sub	sp, #32
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80027a0:	2300      	movs	r3, #0
 80027a2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80027a4:	2300      	movs	r3, #0
 80027a6:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d102      	bne.n	80027b4 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	77fb      	strb	r3, [r7, #31]
 80027b2:	e0bc      	b.n	800292e <HAL_COMP_Init+0x196>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80027be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80027c2:	d102      	bne.n	80027ca <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	77fb      	strb	r3, [r7, #31]
 80027c8:	e0b1      	b.n	800292e <HAL_COMP_Init+0x196>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	7f5b      	ldrb	r3, [r3, #29]
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d108      	bne.n	80027e6 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2200      	movs	r2, #0
 80027de:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f7fe fbcb 	bl	8000f7c <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80027f0:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	695b      	ldr	r3, [r3, #20]
 8002800:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 800280c:	4313      	orrs	r3, r2
 800280e:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	4b48      	ldr	r3, [pc, #288]	@ (8002938 <HAL_COMP_Init+0x1a0>)
 8002818:	4013      	ands	r3, r2
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	6812      	ldr	r2, [r2, #0]
 800281e:	6979      	ldr	r1, [r7, #20]
 8002820:	430b      	orrs	r3, r1
 8002822:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d016      	beq.n	8002860 <HAL_COMP_Init+0xc8>
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d113      	bne.n	8002860 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002838:	4b40      	ldr	r3, [pc, #256]	@ (800293c <HAL_COMP_Init+0x1a4>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	099b      	lsrs	r3, r3, #6
 800283e:	4a40      	ldr	r2, [pc, #256]	@ (8002940 <HAL_COMP_Init+0x1a8>)
 8002840:	fba2 2303 	umull	r2, r3, r2, r3
 8002844:	099b      	lsrs	r3, r3, #6
 8002846:	1c5a      	adds	r2, r3, #1
 8002848:	4613      	mov	r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	4413      	add	r3, r2
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8002852:	e002      	b.n	800285a <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	3b01      	subs	r3, #1
 8002858:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d1f9      	bne.n	8002854 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a37      	ldr	r2, [pc, #220]	@ (8002944 <HAL_COMP_Init+0x1ac>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d012      	beq.n	8002890 <HAL_COMP_Init+0xf8>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a36      	ldr	r2, [pc, #216]	@ (8002948 <HAL_COMP_Init+0x1b0>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d00a      	beq.n	800288a <HAL_COMP_Init+0xf2>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a34      	ldr	r2, [pc, #208]	@ (800294c <HAL_COMP_Init+0x1b4>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d102      	bne.n	8002884 <HAL_COMP_Init+0xec>
 800287e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002882:	e007      	b.n	8002894 <HAL_COMP_Init+0xfc>
 8002884:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002888:	e004      	b.n	8002894 <HAL_COMP_Init+0xfc>
 800288a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800288e:	e001      	b.n	8002894 <HAL_COMP_Init+0xfc>
 8002890:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002894:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	699b      	ldr	r3, [r3, #24]
 800289a:	f003 0303 	and.w	r3, r3, #3
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d037      	beq.n	8002912 <HAL_COMP_Init+0x17a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	f003 0310 	and.w	r3, r3, #16
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d003      	beq.n	80028b6 <HAL_COMP_Init+0x11e>
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 80028ae:	6938      	ldr	r0, [r7, #16]
 80028b0:	f7ff ff16 	bl	80026e0 <LL_EXTI_EnableRisingTrig_0_31>
 80028b4:	e002      	b.n	80028bc <HAL_COMP_Init+0x124>
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 80028b6:	6938      	ldr	r0, [r7, #16]
 80028b8:	f7ff ff24 	bl	8002704 <LL_EXTI_DisableRisingTrig_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	699b      	ldr	r3, [r3, #24]
 80028c0:	f003 0320 	and.w	r3, r3, #32
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d003      	beq.n	80028d0 <HAL_COMP_Init+0x138>
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 80028c8:	6938      	ldr	r0, [r7, #16]
 80028ca:	f7ff ff2f 	bl	800272c <LL_EXTI_EnableFallingTrig_0_31>
 80028ce:	e002      	b.n	80028d6 <HAL_COMP_Init+0x13e>
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 80028d0:	6938      	ldr	r0, [r7, #16]
 80028d2:	f7ff ff3d 	bl	8002750 <LL_EXTI_DisableFallingTrig_0_31>
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
      }
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
 80028d6:	6938      	ldr	r0, [r7, #16]
 80028d8:	f7ff ff4e 	bl	8002778 <LL_EXTI_ClearFlag_0_31>
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	699b      	ldr	r3, [r3, #24]
 80028e0:	f003 0302 	and.w	r3, r3, #2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d003      	beq.n	80028f0 <HAL_COMP_Init+0x158>
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_EnableEvent_0_31(exti_line);
 80028e8:	6938      	ldr	r0, [r7, #16]
 80028ea:	f7ff fed3 	bl	8002694 <LL_EXTI_EnableEvent_0_31>
 80028ee:	e002      	b.n	80028f6 <HAL_COMP_Init+0x15e>
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_DisableEvent_0_31(exti_line);
 80028f0:	6938      	ldr	r0, [r7, #16]
 80028f2:	f7ff fee1 	bl	80026b8 <LL_EXTI_DisableEvent_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	699b      	ldr	r3, [r3, #24]
 80028fa:	f003 0301 	and.w	r3, r3, #1
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <HAL_COMP_Init+0x172>
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
        }
#else
        LL_EXTI_EnableIT_0_31(exti_line);
 8002902:	6938      	ldr	r0, [r7, #16]
 8002904:	f7ff fea0 	bl	8002648 <LL_EXTI_EnableIT_0_31>
 8002908:	e009      	b.n	800291e <HAL_COMP_Init+0x186>
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
        }
#else
        LL_EXTI_DisableIT_0_31(exti_line);
 800290a:	6938      	ldr	r0, [r7, #16]
 800290c:	f7ff feae 	bl	800266c <LL_EXTI_DisableIT_0_31>
 8002910:	e005      	b.n	800291e <HAL_COMP_Init+0x186>
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }
#else
      LL_EXTI_DisableEvent_0_31(exti_line);
 8002912:	6938      	ldr	r0, [r7, #16]
 8002914:	f7ff fed0 	bl	80026b8 <LL_EXTI_DisableEvent_0_31>
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
      }
#else
      LL_EXTI_DisableIT_0_31(exti_line);
 8002918:	6938      	ldr	r0, [r7, #16]
 800291a:	f7ff fea7 	bl	800266c <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	7f5b      	ldrb	r3, [r3, #29]
 8002922:	b2db      	uxtb	r3, r3
 8002924:	2b00      	cmp	r3, #0
 8002926:	d102      	bne.n	800292e <HAL_COMP_Init+0x196>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2201      	movs	r2, #1
 800292c:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 800292e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002930:	4618      	mov	r0, r3
 8002932:	3720      	adds	r7, #32
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	ff007e0f 	.word	0xff007e0f
 800293c:	20000000 	.word	0x20000000
 8002940:	053e2d63 	.word	0x053e2d63
 8002944:	40010200 	.word	0x40010200
 8002948:	40010204 	.word	0x40010204
 800294c:	40010208 	.word	0x40010208

08002950 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002950:	b480      	push	{r7}
 8002952:	b085      	sub	sp, #20
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f003 0307 	and.w	r3, r3, #7
 800295e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002960:	4b0c      	ldr	r3, [pc, #48]	@ (8002994 <__NVIC_SetPriorityGrouping+0x44>)
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002966:	68ba      	ldr	r2, [r7, #8]
 8002968:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800296c:	4013      	ands	r3, r2
 800296e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002978:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800297c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002980:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002982:	4a04      	ldr	r2, [pc, #16]	@ (8002994 <__NVIC_SetPriorityGrouping+0x44>)
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	60d3      	str	r3, [r2, #12]
}
 8002988:	bf00      	nop
 800298a:	3714      	adds	r7, #20
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr
 8002994:	e000ed00 	.word	0xe000ed00

08002998 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800299c:	4b04      	ldr	r3, [pc, #16]	@ (80029b0 <__NVIC_GetPriorityGrouping+0x18>)
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	0a1b      	lsrs	r3, r3, #8
 80029a2:	f003 0307 	and.w	r3, r3, #7
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr
 80029b0:	e000ed00 	.word	0xe000ed00

080029b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	4603      	mov	r3, r0
 80029bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	db0b      	blt.n	80029de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029c6:	79fb      	ldrb	r3, [r7, #7]
 80029c8:	f003 021f 	and.w	r2, r3, #31
 80029cc:	4907      	ldr	r1, [pc, #28]	@ (80029ec <__NVIC_EnableIRQ+0x38>)
 80029ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d2:	095b      	lsrs	r3, r3, #5
 80029d4:	2001      	movs	r0, #1
 80029d6:	fa00 f202 	lsl.w	r2, r0, r2
 80029da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029de:	bf00      	nop
 80029e0:	370c      	adds	r7, #12
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	e000e100 	.word	0xe000e100

080029f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	4603      	mov	r3, r0
 80029f8:	6039      	str	r1, [r7, #0]
 80029fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	db0a      	blt.n	8002a1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	b2da      	uxtb	r2, r3
 8002a08:	490c      	ldr	r1, [pc, #48]	@ (8002a3c <__NVIC_SetPriority+0x4c>)
 8002a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a0e:	0112      	lsls	r2, r2, #4
 8002a10:	b2d2      	uxtb	r2, r2
 8002a12:	440b      	add	r3, r1
 8002a14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a18:	e00a      	b.n	8002a30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	b2da      	uxtb	r2, r3
 8002a1e:	4908      	ldr	r1, [pc, #32]	@ (8002a40 <__NVIC_SetPriority+0x50>)
 8002a20:	79fb      	ldrb	r3, [r7, #7]
 8002a22:	f003 030f 	and.w	r3, r3, #15
 8002a26:	3b04      	subs	r3, #4
 8002a28:	0112      	lsls	r2, r2, #4
 8002a2a:	b2d2      	uxtb	r2, r2
 8002a2c:	440b      	add	r3, r1
 8002a2e:	761a      	strb	r2, [r3, #24]
}
 8002a30:	bf00      	nop
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr
 8002a3c:	e000e100 	.word	0xe000e100
 8002a40:	e000ed00 	.word	0xe000ed00

08002a44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b089      	sub	sp, #36	@ 0x24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	60f8      	str	r0, [r7, #12]
 8002a4c:	60b9      	str	r1, [r7, #8]
 8002a4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f003 0307 	and.w	r3, r3, #7
 8002a56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	f1c3 0307 	rsb	r3, r3, #7
 8002a5e:	2b04      	cmp	r3, #4
 8002a60:	bf28      	it	cs
 8002a62:	2304      	movcs	r3, #4
 8002a64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	3304      	adds	r3, #4
 8002a6a:	2b06      	cmp	r3, #6
 8002a6c:	d902      	bls.n	8002a74 <NVIC_EncodePriority+0x30>
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	3b03      	subs	r3, #3
 8002a72:	e000      	b.n	8002a76 <NVIC_EncodePriority+0x32>
 8002a74:	2300      	movs	r3, #0
 8002a76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a78:	f04f 32ff 	mov.w	r2, #4294967295
 8002a7c:	69bb      	ldr	r3, [r7, #24]
 8002a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a82:	43da      	mvns	r2, r3
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	401a      	ands	r2, r3
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a8c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	fa01 f303 	lsl.w	r3, r1, r3
 8002a96:	43d9      	mvns	r1, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a9c:	4313      	orrs	r3, r2
         );
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3724      	adds	r7, #36	@ 0x24
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
	...

08002aac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002abc:	d301      	bcc.n	8002ac2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e00f      	b.n	8002ae2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8002aec <SysTick_Config+0x40>)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	3b01      	subs	r3, #1
 8002ac8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002aca:	210f      	movs	r1, #15
 8002acc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ad0:	f7ff ff8e 	bl	80029f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ad4:	4b05      	ldr	r3, [pc, #20]	@ (8002aec <SysTick_Config+0x40>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ada:	4b04      	ldr	r3, [pc, #16]	@ (8002aec <SysTick_Config+0x40>)
 8002adc:	2207      	movs	r2, #7
 8002ade:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3708      	adds	r7, #8
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	e000e010 	.word	0xe000e010

08002af0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f7ff ff29 	bl	8002950 <__NVIC_SetPriorityGrouping>
}
 8002afe:	bf00      	nop
 8002b00:	3708      	adds	r7, #8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b086      	sub	sp, #24
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	60b9      	str	r1, [r7, #8]
 8002b10:	607a      	str	r2, [r7, #4]
 8002b12:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b14:	f7ff ff40 	bl	8002998 <__NVIC_GetPriorityGrouping>
 8002b18:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	68b9      	ldr	r1, [r7, #8]
 8002b1e:	6978      	ldr	r0, [r7, #20]
 8002b20:	f7ff ff90 	bl	8002a44 <NVIC_EncodePriority>
 8002b24:	4602      	mov	r2, r0
 8002b26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b2a:	4611      	mov	r1, r2
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7ff ff5f 	bl	80029f0 <__NVIC_SetPriority>
}
 8002b32:	bf00      	nop
 8002b34:	3718      	adds	r7, #24
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b3a:	b580      	push	{r7, lr}
 8002b3c:	b082      	sub	sp, #8
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	4603      	mov	r3, r0
 8002b42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7ff ff33 	bl	80029b4 <__NVIC_EnableIRQ>
}
 8002b4e:	bf00      	nop
 8002b50:	3708      	adds	r7, #8
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b56:	b580      	push	{r7, lr}
 8002b58:	b082      	sub	sp, #8
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f7ff ffa4 	bl	8002aac <SysTick_Config>
 8002b64:	4603      	mov	r3, r0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3708      	adds	r7, #8
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}

08002b6e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002b6e:	b580      	push	{r7, lr}
 8002b70:	b082      	sub	sp, #8
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d101      	bne.n	8002b80 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e014      	b.n	8002baa <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	791b      	ldrb	r3, [r3, #4]
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d105      	bne.n	8002b96 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f7fe faa7 	bl	80010e4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2202      	movs	r2, #2
 8002b9a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3708      	adds	r7, #8
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
	...

08002bb4 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b08a      	sub	sp, #40	@ 0x28
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d002      	beq.n	8002bd0 <HAL_DAC_ConfigChannel+0x1c>
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d101      	bne.n	8002bd4 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e1a1      	b.n	8002f18 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	795b      	ldrb	r3, [r3, #5]
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d101      	bne.n	8002be6 <HAL_DAC_ConfigChannel+0x32>
 8002be2:	2302      	movs	r3, #2
 8002be4:	e198      	b.n	8002f18 <HAL_DAC_ConfigChannel+0x364>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2201      	movs	r2, #1
 8002bea:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2202      	movs	r2, #2
 8002bf0:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	2b04      	cmp	r3, #4
 8002bf8:	d17a      	bne.n	8002cf0 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002bfa:	f7fe fc97 	bl	800152c <HAL_GetTick>
 8002bfe:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d13d      	bne.n	8002c82 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002c06:	e018      	b.n	8002c3a <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002c08:	f7fe fc90 	bl	800152c <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d911      	bls.n	8002c3a <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d00a      	beq.n	8002c3a <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	691b      	ldr	r3, [r3, #16]
 8002c28:	f043 0208 	orr.w	r2, r3, #8
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2203      	movs	r2, #3
 8002c34:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e16e      	b.n	8002f18 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1df      	bne.n	8002c08 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	68ba      	ldr	r2, [r7, #8]
 8002c4e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c50:	641a      	str	r2, [r3, #64]	@ 0x40
 8002c52:	e020      	b.n	8002c96 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002c54:	f7fe fc6a 	bl	800152c <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d90f      	bls.n	8002c82 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	da0a      	bge.n	8002c82 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	691b      	ldr	r3, [r3, #16]
 8002c70:	f043 0208 	orr.w	r2, r3, #8
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2203      	movs	r2, #3
 8002c7c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e14a      	b.n	8002f18 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	dbe3      	blt.n	8002c54 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68ba      	ldr	r2, [r7, #8]
 8002c92:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c94:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f003 0310 	and.w	r3, r3, #16
 8002ca2:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8002caa:	43db      	mvns	r3, r3
 8002cac:	ea02 0103 	and.w	r1, r2, r3
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f003 0310 	and.w	r3, r3, #16
 8002cba:	409a      	lsls	r2, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f003 0310 	and.w	r3, r3, #16
 8002cd0:	21ff      	movs	r1, #255	@ 0xff
 8002cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	ea02 0103 	and.w	r1, r2, r3
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f003 0310 	and.w	r3, r3, #16
 8002ce6:	409a      	lsls	r2, r3
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	430a      	orrs	r2, r1
 8002cee:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	69db      	ldr	r3, [r3, #28]
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d11d      	bne.n	8002d34 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cfe:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f003 0310 	and.w	r3, r3, #16
 8002d06:	221f      	movs	r2, #31
 8002d08:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0c:	43db      	mvns	r3, r3
 8002d0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d10:	4013      	ands	r3, r2
 8002d12:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	6a1b      	ldr	r3, [r3, #32]
 8002d18:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f003 0310 	and.w	r3, r3, #16
 8002d20:	697a      	ldr	r2, [r7, #20]
 8002d22:	fa02 f303 	lsl.w	r3, r2, r3
 8002d26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d32:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d3a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	f003 0310 	and.w	r3, r3, #16
 8002d42:	2207      	movs	r2, #7
 8002d44:	fa02 f303 	lsl.w	r3, r2, r3
 8002d48:	43db      	mvns	r3, r3
 8002d4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d102      	bne.n	8002d5e <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	623b      	str	r3, [r7, #32]
 8002d5c:	e00f      	b.n	8002d7e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	699b      	ldr	r3, [r3, #24]
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d102      	bne.n	8002d6c <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8002d66:	2301      	movs	r3, #1
 8002d68:	623b      	str	r3, [r7, #32]
 8002d6a:	e008      	b.n	8002d7e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	695b      	ldr	r3, [r3, #20]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d102      	bne.n	8002d7a <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8002d74:	2301      	movs	r3, #1
 8002d76:	623b      	str	r3, [r7, #32]
 8002d78:	e001      	b.n	8002d7e <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	689a      	ldr	r2, [r3, #8]
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	6a3a      	ldr	r2, [r7, #32]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f003 0310 	and.w	r3, r3, #16
 8002d94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d98:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002da0:	4013      	ands	r3, r2
 8002da2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	791b      	ldrb	r3, [r3, #4]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d102      	bne.n	8002db2 <HAL_DAC_ConfigChannel+0x1fe>
 8002dac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002db0:	e000      	b.n	8002db4 <HAL_DAC_ConfigChannel+0x200>
 8002db2:	2300      	movs	r3, #0
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f003 0310 	and.w	r3, r3, #16
 8002dc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc8:	43db      	mvns	r3, r3
 8002dca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dcc:	4013      	ands	r3, r2
 8002dce:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	795b      	ldrb	r3, [r3, #5]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d102      	bne.n	8002dde <HAL_DAC_ConfigChannel+0x22a>
 8002dd8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ddc:	e000      	b.n	8002de0 <HAL_DAC_ConfigChannel+0x22c>
 8002dde:	2300      	movs	r3, #0
 8002de0:	697a      	ldr	r2, [r7, #20]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8002de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002dec:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d114      	bne.n	8002e20 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8002df6:	f003 f849 	bl	8005e8c <HAL_RCC_GetHCLKFreq>
 8002dfa:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	4a48      	ldr	r2, [pc, #288]	@ (8002f20 <HAL_DAC_ConfigChannel+0x36c>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d904      	bls.n	8002e0e <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8002e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e0c:	e00f      	b.n	8002e2e <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	4a44      	ldr	r2, [pc, #272]	@ (8002f24 <HAL_DAC_ConfigChannel+0x370>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d90a      	bls.n	8002e2c <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8002e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e1e:	e006      	b.n	8002e2e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e26:	4313      	orrs	r3, r2
 8002e28:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e2a:	e000      	b.n	8002e2e <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8002e2c:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f003 0310 	and.w	r3, r3, #16
 8002e34:	697a      	ldr	r2, [r7, #20]
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e46:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	6819      	ldr	r1, [r3, #0]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f003 0310 	and.w	r3, r3, #16
 8002e54:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	43da      	mvns	r2, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	400a      	ands	r2, r1
 8002e64:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f003 0310 	and.w	r3, r3, #16
 8002e74:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002e78:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7c:	43db      	mvns	r3, r3
 8002e7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e80:	4013      	ands	r3, r2
 8002e82:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f003 0310 	and.w	r3, r3, #16
 8002e90:	697a      	ldr	r2, [r7, #20]
 8002e92:	fa02 f303 	lsl.w	r3, r2, r3
 8002e96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ea2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6819      	ldr	r1, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f003 0310 	and.w	r3, r3, #16
 8002eb0:	22c0      	movs	r2, #192	@ 0xc0
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	43da      	mvns	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	400a      	ands	r2, r1
 8002ebe:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	089b      	lsrs	r3, r3, #2
 8002ec6:	f003 030f 	and.w	r3, r3, #15
 8002eca:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	691b      	ldr	r3, [r3, #16]
 8002ed0:	089b      	lsrs	r3, r3, #2
 8002ed2:	021b      	lsls	r3, r3, #8
 8002ed4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002ed8:	697a      	ldr	r2, [r7, #20]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f003 0310 	and.w	r3, r3, #16
 8002eea:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8002eee:	fa01 f303 	lsl.w	r3, r1, r3
 8002ef2:	43db      	mvns	r3, r3
 8002ef4:	ea02 0103 	and.w	r1, r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f003 0310 	and.w	r3, r3, #16
 8002efe:	697a      	ldr	r2, [r7, #20]
 8002f00:	409a      	lsls	r2, r3
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	430a      	orrs	r2, r1
 8002f08:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2200      	movs	r2, #0
 8002f14:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002f16:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3728      	adds	r7, #40	@ 0x28
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	09896800 	.word	0x09896800
 8002f24:	04c4b400 	.word	0x04c4b400

08002f28 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f30:	2300      	movs	r3, #0
 8002f32:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d00d      	beq.n	8002f5c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2204      	movs	r2, #4
 8002f44:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	73fb      	strb	r3, [r7, #15]
 8002f5a:	e047      	b.n	8002fec <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 020e 	bic.w	r2, r2, #14
 8002f6a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f022 0201 	bic.w	r2, r2, #1
 8002f7a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f86:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f8a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f90:	f003 021f 	and.w	r2, r3, #31
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f98:	2101      	movs	r1, #1
 8002f9a:	fa01 f202 	lsl.w	r2, r1, r2
 8002f9e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002fa8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d00c      	beq.n	8002fcc <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fbc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002fc0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002fca:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d003      	beq.n	8002fec <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	4798      	blx	r3
    }
  }
  return status;
 8002fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3710      	adds	r7, #16
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
	...

08002ff8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e147      	b.n	800329a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b00      	cmp	r3, #0
 8003014:	d106      	bne.n	8003024 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f7fe f894 	bl	800114c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	699a      	ldr	r2, [r3, #24]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0210 	bic.w	r2, r2, #16
 8003032:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003034:	f7fe fa7a 	bl	800152c <HAL_GetTick>
 8003038:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800303a:	e012      	b.n	8003062 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800303c:	f7fe fa76 	bl	800152c <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b0a      	cmp	r3, #10
 8003048:	d90b      	bls.n	8003062 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800304e:	f043 0201 	orr.w	r2, r3, #1
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2203      	movs	r2, #3
 800305a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e11b      	b.n	800329a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	f003 0308 	and.w	r3, r3, #8
 800306c:	2b08      	cmp	r3, #8
 800306e:	d0e5      	beq.n	800303c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	699a      	ldr	r2, [r3, #24]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f042 0201 	orr.w	r2, r2, #1
 800307e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003080:	f7fe fa54 	bl	800152c <HAL_GetTick>
 8003084:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003086:	e012      	b.n	80030ae <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003088:	f7fe fa50 	bl	800152c <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b0a      	cmp	r3, #10
 8003094:	d90b      	bls.n	80030ae <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800309a:	f043 0201 	orr.w	r2, r3, #1
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2203      	movs	r2, #3
 80030a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e0f5      	b.n	800329a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	699b      	ldr	r3, [r3, #24]
 80030b4:	f003 0301 	and.w	r3, r3, #1
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d0e5      	beq.n	8003088 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	699a      	ldr	r2, [r3, #24]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f042 0202 	orr.w	r2, r2, #2
 80030ca:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a74      	ldr	r2, [pc, #464]	@ (80032a4 <HAL_FDCAN_Init+0x2ac>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d103      	bne.n	80030de <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80030d6:	4a74      	ldr	r2, [pc, #464]	@ (80032a8 <HAL_FDCAN_Init+0x2b0>)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	7c1b      	ldrb	r3, [r3, #16]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d108      	bne.n	80030f8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	699a      	ldr	r2, [r3, #24]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80030f4:	619a      	str	r2, [r3, #24]
 80030f6:	e007      	b.n	8003108 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	699a      	ldr	r2, [r3, #24]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003106:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	7c5b      	ldrb	r3, [r3, #17]
 800310c:	2b01      	cmp	r3, #1
 800310e:	d108      	bne.n	8003122 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	699a      	ldr	r2, [r3, #24]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800311e:	619a      	str	r2, [r3, #24]
 8003120:	e007      	b.n	8003132 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	699a      	ldr	r2, [r3, #24]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003130:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	7c9b      	ldrb	r3, [r3, #18]
 8003136:	2b01      	cmp	r3, #1
 8003138:	d108      	bne.n	800314c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	699a      	ldr	r2, [r3, #24]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003148:	619a      	str	r2, [r3, #24]
 800314a:	e007      	b.n	800315c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	699a      	ldr	r2, [r3, #24]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800315a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	689a      	ldr	r2, [r3, #8]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	699a      	ldr	r2, [r3, #24]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003180:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	691a      	ldr	r2, [r3, #16]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f022 0210 	bic.w	r2, r2, #16
 8003190:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	2b01      	cmp	r3, #1
 8003198:	d108      	bne.n	80031ac <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	699a      	ldr	r2, [r3, #24]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f042 0204 	orr.w	r2, r2, #4
 80031a8:	619a      	str	r2, [r3, #24]
 80031aa:	e02c      	b.n	8003206 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d028      	beq.n	8003206 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d01c      	beq.n	80031f6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	699a      	ldr	r2, [r3, #24]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80031ca:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	691a      	ldr	r2, [r3, #16]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f042 0210 	orr.w	r2, r2, #16
 80031da:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	2b03      	cmp	r3, #3
 80031e2:	d110      	bne.n	8003206 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	699a      	ldr	r2, [r3, #24]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f042 0220 	orr.w	r2, r2, #32
 80031f2:	619a      	str	r2, [r3, #24]
 80031f4:	e007      	b.n	8003206 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	699a      	ldr	r2, [r3, #24]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f042 0220 	orr.w	r2, r2, #32
 8003204:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	699b      	ldr	r3, [r3, #24]
 800320a:	3b01      	subs	r3, #1
 800320c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	69db      	ldr	r3, [r3, #28]
 8003212:	3b01      	subs	r3, #1
 8003214:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003216:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a1b      	ldr	r3, [r3, #32]
 800321c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800321e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	695b      	ldr	r3, [r3, #20]
 8003226:	3b01      	subs	r3, #1
 8003228:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800322e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003230:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800323a:	d115      	bne.n	8003268 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003240:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003246:	3b01      	subs	r3, #1
 8003248:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800324a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003250:	3b01      	subs	r3, #1
 8003252:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003254:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800325c:	3b01      	subs	r3, #1
 800325e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003264:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003266:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	430a      	orrs	r2, r1
 800327a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 f814 	bl	80032ac <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	3710      	adds	r7, #16
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	40006400 	.word	0x40006400
 80032a8:	40006500 	.word	0x40006500

080032ac <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80032b4:	4b27      	ldr	r3, [pc, #156]	@ (8003354 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80032b6:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032c6:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032ce:	041a      	lsls	r2, r3, #16
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	430a      	orrs	r2, r1
 80032d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032ec:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032f4:	061a      	lsls	r2, r3, #24
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	430a      	orrs	r2, r1
 80032fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	60fb      	str	r3, [r7, #12]
 800332c:	e005      	b.n	800333a <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2200      	movs	r2, #0
 8003332:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	3304      	adds	r3, #4
 8003338:	60fb      	str	r3, [r7, #12]
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8003340:	68fa      	ldr	r2, [r7, #12]
 8003342:	429a      	cmp	r2, r3
 8003344:	d3f3      	bcc.n	800332e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8003346:	bf00      	nop
 8003348:	bf00      	nop
 800334a:	3714      	adds	r7, #20
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr
 8003354:	4000a400 	.word	0x4000a400

08003358 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003358:	b480      	push	{r7}
 800335a:	b087      	sub	sp, #28
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003362:	2300      	movs	r3, #0
 8003364:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003366:	e15a      	b.n	800361e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	2101      	movs	r1, #1
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	fa01 f303 	lsl.w	r3, r1, r3
 8003374:	4013      	ands	r3, r2
 8003376:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2b00      	cmp	r3, #0
 800337c:	f000 814c 	beq.w	8003618 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f003 0303 	and.w	r3, r3, #3
 8003388:	2b01      	cmp	r3, #1
 800338a:	d005      	beq.n	8003398 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003394:	2b02      	cmp	r3, #2
 8003396:	d130      	bne.n	80033fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	2203      	movs	r2, #3
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	43db      	mvns	r3, r3
 80033aa:	693a      	ldr	r2, [r7, #16]
 80033ac:	4013      	ands	r3, r2
 80033ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	68da      	ldr	r2, [r3, #12]
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	005b      	lsls	r3, r3, #1
 80033b8:	fa02 f303 	lsl.w	r3, r2, r3
 80033bc:	693a      	ldr	r2, [r7, #16]
 80033be:	4313      	orrs	r3, r2
 80033c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80033ce:	2201      	movs	r2, #1
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	43db      	mvns	r3, r3
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	4013      	ands	r3, r2
 80033dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	091b      	lsrs	r3, r3, #4
 80033e4:	f003 0201 	and.w	r2, r3, #1
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	fa02 f303 	lsl.w	r3, r2, r3
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	693a      	ldr	r2, [r7, #16]
 80033f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f003 0303 	and.w	r3, r3, #3
 8003402:	2b03      	cmp	r3, #3
 8003404:	d017      	beq.n	8003436 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	2203      	movs	r2, #3
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	43db      	mvns	r3, r3
 8003418:	693a      	ldr	r2, [r7, #16]
 800341a:	4013      	ands	r3, r2
 800341c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	689a      	ldr	r2, [r3, #8]
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	fa02 f303 	lsl.w	r3, r2, r3
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	4313      	orrs	r3, r2
 800342e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f003 0303 	and.w	r3, r3, #3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d123      	bne.n	800348a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	08da      	lsrs	r2, r3, #3
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	3208      	adds	r2, #8
 800344a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800344e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	f003 0307 	and.w	r3, r3, #7
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	220f      	movs	r2, #15
 800345a:	fa02 f303 	lsl.w	r3, r2, r3
 800345e:	43db      	mvns	r3, r3
 8003460:	693a      	ldr	r2, [r7, #16]
 8003462:	4013      	ands	r3, r2
 8003464:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	691a      	ldr	r2, [r3, #16]
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	f003 0307 	and.w	r3, r3, #7
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	fa02 f303 	lsl.w	r3, r2, r3
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	4313      	orrs	r3, r2
 800347a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	08da      	lsrs	r2, r3, #3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	3208      	adds	r2, #8
 8003484:	6939      	ldr	r1, [r7, #16]
 8003486:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	005b      	lsls	r3, r3, #1
 8003494:	2203      	movs	r2, #3
 8003496:	fa02 f303 	lsl.w	r3, r2, r3
 800349a:	43db      	mvns	r3, r3
 800349c:	693a      	ldr	r2, [r7, #16]
 800349e:	4013      	ands	r3, r2
 80034a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f003 0203 	and.w	r2, r3, #3
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	fa02 f303 	lsl.w	r3, r2, r3
 80034b2:	693a      	ldr	r2, [r7, #16]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	693a      	ldr	r2, [r7, #16]
 80034bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	f000 80a6 	beq.w	8003618 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034cc:	4b5b      	ldr	r3, [pc, #364]	@ (800363c <HAL_GPIO_Init+0x2e4>)
 80034ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034d0:	4a5a      	ldr	r2, [pc, #360]	@ (800363c <HAL_GPIO_Init+0x2e4>)
 80034d2:	f043 0301 	orr.w	r3, r3, #1
 80034d6:	6613      	str	r3, [r2, #96]	@ 0x60
 80034d8:	4b58      	ldr	r3, [pc, #352]	@ (800363c <HAL_GPIO_Init+0x2e4>)
 80034da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034dc:	f003 0301 	and.w	r3, r3, #1
 80034e0:	60bb      	str	r3, [r7, #8]
 80034e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034e4:	4a56      	ldr	r2, [pc, #344]	@ (8003640 <HAL_GPIO_Init+0x2e8>)
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	089b      	lsrs	r3, r3, #2
 80034ea:	3302      	adds	r3, #2
 80034ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f003 0303 	and.w	r3, r3, #3
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	220f      	movs	r2, #15
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	43db      	mvns	r3, r3
 8003502:	693a      	ldr	r2, [r7, #16]
 8003504:	4013      	ands	r3, r2
 8003506:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800350e:	d01f      	beq.n	8003550 <HAL_GPIO_Init+0x1f8>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	4a4c      	ldr	r2, [pc, #304]	@ (8003644 <HAL_GPIO_Init+0x2ec>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d019      	beq.n	800354c <HAL_GPIO_Init+0x1f4>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4a4b      	ldr	r2, [pc, #300]	@ (8003648 <HAL_GPIO_Init+0x2f0>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d013      	beq.n	8003548 <HAL_GPIO_Init+0x1f0>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	4a4a      	ldr	r2, [pc, #296]	@ (800364c <HAL_GPIO_Init+0x2f4>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d00d      	beq.n	8003544 <HAL_GPIO_Init+0x1ec>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	4a49      	ldr	r2, [pc, #292]	@ (8003650 <HAL_GPIO_Init+0x2f8>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d007      	beq.n	8003540 <HAL_GPIO_Init+0x1e8>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	4a48      	ldr	r2, [pc, #288]	@ (8003654 <HAL_GPIO_Init+0x2fc>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d101      	bne.n	800353c <HAL_GPIO_Init+0x1e4>
 8003538:	2305      	movs	r3, #5
 800353a:	e00a      	b.n	8003552 <HAL_GPIO_Init+0x1fa>
 800353c:	2306      	movs	r3, #6
 800353e:	e008      	b.n	8003552 <HAL_GPIO_Init+0x1fa>
 8003540:	2304      	movs	r3, #4
 8003542:	e006      	b.n	8003552 <HAL_GPIO_Init+0x1fa>
 8003544:	2303      	movs	r3, #3
 8003546:	e004      	b.n	8003552 <HAL_GPIO_Init+0x1fa>
 8003548:	2302      	movs	r3, #2
 800354a:	e002      	b.n	8003552 <HAL_GPIO_Init+0x1fa>
 800354c:	2301      	movs	r3, #1
 800354e:	e000      	b.n	8003552 <HAL_GPIO_Init+0x1fa>
 8003550:	2300      	movs	r3, #0
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	f002 0203 	and.w	r2, r2, #3
 8003558:	0092      	lsls	r2, r2, #2
 800355a:	4093      	lsls	r3, r2
 800355c:	693a      	ldr	r2, [r7, #16]
 800355e:	4313      	orrs	r3, r2
 8003560:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003562:	4937      	ldr	r1, [pc, #220]	@ (8003640 <HAL_GPIO_Init+0x2e8>)
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	089b      	lsrs	r3, r3, #2
 8003568:	3302      	adds	r3, #2
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003570:	4b39      	ldr	r3, [pc, #228]	@ (8003658 <HAL_GPIO_Init+0x300>)
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	43db      	mvns	r3, r3
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	4013      	ands	r3, r2
 800357e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d003      	beq.n	8003594 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800358c:	693a      	ldr	r2, [r7, #16]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	4313      	orrs	r3, r2
 8003592:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003594:	4a30      	ldr	r2, [pc, #192]	@ (8003658 <HAL_GPIO_Init+0x300>)
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800359a:	4b2f      	ldr	r3, [pc, #188]	@ (8003658 <HAL_GPIO_Init+0x300>)
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	43db      	mvns	r3, r3
 80035a4:	693a      	ldr	r2, [r7, #16]
 80035a6:	4013      	ands	r3, r2
 80035a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d003      	beq.n	80035be <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80035b6:	693a      	ldr	r2, [r7, #16]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80035be:	4a26      	ldr	r2, [pc, #152]	@ (8003658 <HAL_GPIO_Init+0x300>)
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80035c4:	4b24      	ldr	r3, [pc, #144]	@ (8003658 <HAL_GPIO_Init+0x300>)
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	43db      	mvns	r3, r3
 80035ce:	693a      	ldr	r2, [r7, #16]
 80035d0:	4013      	ands	r3, r2
 80035d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d003      	beq.n	80035e8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80035e8:	4a1b      	ldr	r2, [pc, #108]	@ (8003658 <HAL_GPIO_Init+0x300>)
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80035ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003658 <HAL_GPIO_Init+0x300>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	43db      	mvns	r3, r3
 80035f8:	693a      	ldr	r2, [r7, #16]
 80035fa:	4013      	ands	r3, r2
 80035fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800360a:	693a      	ldr	r2, [r7, #16]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	4313      	orrs	r3, r2
 8003610:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003612:	4a11      	ldr	r2, [pc, #68]	@ (8003658 <HAL_GPIO_Init+0x300>)
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	3301      	adds	r3, #1
 800361c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	fa22 f303 	lsr.w	r3, r2, r3
 8003628:	2b00      	cmp	r3, #0
 800362a:	f47f ae9d 	bne.w	8003368 <HAL_GPIO_Init+0x10>
  }
}
 800362e:	bf00      	nop
 8003630:	bf00      	nop
 8003632:	371c      	adds	r7, #28
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr
 800363c:	40021000 	.word	0x40021000
 8003640:	40010000 	.word	0x40010000
 8003644:	48000400 	.word	0x48000400
 8003648:	48000800 	.word	0x48000800
 800364c:	48000c00 	.word	0x48000c00
 8003650:	48001000 	.word	0x48001000
 8003654:	48001400 	.word	0x48001400
 8003658:	40010400 	.word	0x40010400

0800365c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	460b      	mov	r3, r1
 8003666:	807b      	strh	r3, [r7, #2]
 8003668:	4613      	mov	r3, r2
 800366a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800366c:	787b      	ldrb	r3, [r7, #1]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d003      	beq.n	800367a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003672:	887a      	ldrh	r2, [r7, #2]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003678:	e002      	b.n	8003680 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800367a:	887a      	ldrh	r2, [r7, #2]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800368c:	b480      	push	{r7}
 800368e:	b085      	sub	sp, #20
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	460b      	mov	r3, r1
 8003696:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	695b      	ldr	r3, [r3, #20]
 800369c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800369e:	887a      	ldrh	r2, [r7, #2]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	4013      	ands	r3, r2
 80036a4:	041a      	lsls	r2, r3, #16
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	43d9      	mvns	r1, r3
 80036aa:	887b      	ldrh	r3, [r7, #2]
 80036ac:	400b      	ands	r3, r1
 80036ae:	431a      	orrs	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	619a      	str	r2, [r3, #24]
}
 80036b4:	bf00      	nop
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr

080036c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e08d      	b.n	80037ee <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d106      	bne.n	80036ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f7fd fd8c 	bl	8001204 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2224      	movs	r2, #36	@ 0x24
 80036f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f022 0201 	bic.w	r2, r2, #1
 8003702:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	685a      	ldr	r2, [r3, #4]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003710:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689a      	ldr	r2, [r3, #8]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003720:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d107      	bne.n	800373a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	689a      	ldr	r2, [r3, #8]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003736:	609a      	str	r2, [r3, #8]
 8003738:	e006      	b.n	8003748 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	689a      	ldr	r2, [r3, #8]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003746:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	2b02      	cmp	r3, #2
 800374e:	d108      	bne.n	8003762 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	685a      	ldr	r2, [r3, #4]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800375e:	605a      	str	r2, [r3, #4]
 8003760:	e007      	b.n	8003772 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	685a      	ldr	r2, [r3, #4]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003770:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	6812      	ldr	r2, [r2, #0]
 800377c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003780:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003784:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	68da      	ldr	r2, [r3, #12]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003794:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	691a      	ldr	r2, [r3, #16]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	695b      	ldr	r3, [r3, #20]
 800379e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	430a      	orrs	r2, r1
 80037ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	69d9      	ldr	r1, [r3, #28]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a1a      	ldr	r2, [r3, #32]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	430a      	orrs	r2, r1
 80037be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f042 0201 	orr.w	r2, r2, #1
 80037ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2220      	movs	r2, #32
 80037da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3708      	adds	r7, #8
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80037f6:	b480      	push	{r7}
 80037f8:	b083      	sub	sp, #12
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
 80037fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003806:	b2db      	uxtb	r3, r3
 8003808:	2b20      	cmp	r3, #32
 800380a:	d138      	bne.n	800387e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003812:	2b01      	cmp	r3, #1
 8003814:	d101      	bne.n	800381a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003816:	2302      	movs	r3, #2
 8003818:	e032      	b.n	8003880 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2224      	movs	r2, #36	@ 0x24
 8003826:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f022 0201 	bic.w	r2, r2, #1
 8003838:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003848:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	6819      	ldr	r1, [r3, #0]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	683a      	ldr	r2, [r7, #0]
 8003856:	430a      	orrs	r2, r1
 8003858:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f042 0201 	orr.w	r2, r2, #1
 8003868:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2220      	movs	r2, #32
 800386e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800387a:	2300      	movs	r3, #0
 800387c:	e000      	b.n	8003880 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800387e:	2302      	movs	r3, #2
  }
}
 8003880:	4618      	mov	r0, r3
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800388c:	b480      	push	{r7}
 800388e:	b085      	sub	sp, #20
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b20      	cmp	r3, #32
 80038a0:	d139      	bne.n	8003916 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d101      	bne.n	80038b0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80038ac:	2302      	movs	r3, #2
 80038ae:	e033      	b.n	8003918 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2201      	movs	r2, #1
 80038b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2224      	movs	r2, #36	@ 0x24
 80038bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f022 0201 	bic.w	r2, r2, #1
 80038ce:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80038de:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	021b      	lsls	r3, r3, #8
 80038e4:	68fa      	ldr	r2, [r7, #12]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68fa      	ldr	r2, [r7, #12]
 80038f0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f042 0201 	orr.w	r2, r2, #1
 8003900:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2220      	movs	r2, #32
 8003906:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003912:	2300      	movs	r3, #0
 8003914:	e000      	b.n	8003918 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003916:	2302      	movs	r3, #2
  }
}
 8003918:	4618      	mov	r0, r3
 800391a:	3714      	adds	r7, #20
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr

08003924 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d101      	bne.n	8003936 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e041      	b.n	80039ba <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 800393e:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f245 5255 	movw	r2, #21845	@ 0x5555
 8003948:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	6852      	ldr	r2, [r2, #4]
 8003952:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	6892      	ldr	r2, [r2, #8]
 800395c:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800395e:	f7fd fde5 	bl	800152c <HAL_GetTick>
 8003962:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003964:	e00f      	b.n	8003986 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003966:	f7fd fde1 	bl	800152c <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b31      	cmp	r3, #49	@ 0x31
 8003972:	d908      	bls.n	8003986 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	68db      	ldr	r3, [r3, #12]
 800397a:	f003 0307 	and.w	r3, r3, #7
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e019      	b.n	80039ba <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	f003 0307 	and.w	r3, r3, #7
 8003990:	2b00      	cmp	r3, #0
 8003992:	d1e8      	bne.n	8003966 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	691a      	ldr	r2, [r3, #16]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	429a      	cmp	r2, r3
 80039a0:	d005      	beq.n	80039ae <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	68d2      	ldr	r2, [r2, #12]
 80039aa:	611a      	str	r2, [r3, #16]
 80039ac:	e004      	b.n	80039b8 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80039b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}

080039c2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80039c2:	b580      	push	{r7, lr}
 80039c4:	b084      	sub	sp, #16
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d101      	bne.n	80039d4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e0c0      	b.n	8003b56 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d106      	bne.n	80039ee <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f007 f8a9 	bl	800ab40 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2203      	movs	r2, #3
 80039f2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f003 fc29 	bl	8007252 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a00:	2300      	movs	r3, #0
 8003a02:	73fb      	strb	r3, [r7, #15]
 8003a04:	e03e      	b.n	8003a84 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003a06:	7bfa      	ldrb	r2, [r7, #15]
 8003a08:	6879      	ldr	r1, [r7, #4]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	4413      	add	r3, r2
 8003a10:	00db      	lsls	r3, r3, #3
 8003a12:	440b      	add	r3, r1
 8003a14:	3311      	adds	r3, #17
 8003a16:	2201      	movs	r2, #1
 8003a18:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003a1a:	7bfa      	ldrb	r2, [r7, #15]
 8003a1c:	6879      	ldr	r1, [r7, #4]
 8003a1e:	4613      	mov	r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	4413      	add	r3, r2
 8003a24:	00db      	lsls	r3, r3, #3
 8003a26:	440b      	add	r3, r1
 8003a28:	3310      	adds	r3, #16
 8003a2a:	7bfa      	ldrb	r2, [r7, #15]
 8003a2c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003a2e:	7bfa      	ldrb	r2, [r7, #15]
 8003a30:	6879      	ldr	r1, [r7, #4]
 8003a32:	4613      	mov	r3, r2
 8003a34:	009b      	lsls	r3, r3, #2
 8003a36:	4413      	add	r3, r2
 8003a38:	00db      	lsls	r3, r3, #3
 8003a3a:	440b      	add	r3, r1
 8003a3c:	3313      	adds	r3, #19
 8003a3e:	2200      	movs	r2, #0
 8003a40:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003a42:	7bfa      	ldrb	r2, [r7, #15]
 8003a44:	6879      	ldr	r1, [r7, #4]
 8003a46:	4613      	mov	r3, r2
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	4413      	add	r3, r2
 8003a4c:	00db      	lsls	r3, r3, #3
 8003a4e:	440b      	add	r3, r1
 8003a50:	3320      	adds	r3, #32
 8003a52:	2200      	movs	r2, #0
 8003a54:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003a56:	7bfa      	ldrb	r2, [r7, #15]
 8003a58:	6879      	ldr	r1, [r7, #4]
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	4413      	add	r3, r2
 8003a60:	00db      	lsls	r3, r3, #3
 8003a62:	440b      	add	r3, r1
 8003a64:	3324      	adds	r3, #36	@ 0x24
 8003a66:	2200      	movs	r2, #0
 8003a68:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003a6a:	7bfb      	ldrb	r3, [r7, #15]
 8003a6c:	6879      	ldr	r1, [r7, #4]
 8003a6e:	1c5a      	adds	r2, r3, #1
 8003a70:	4613      	mov	r3, r2
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	4413      	add	r3, r2
 8003a76:	00db      	lsls	r3, r3, #3
 8003a78:	440b      	add	r3, r1
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a7e:	7bfb      	ldrb	r3, [r7, #15]
 8003a80:	3301      	adds	r3, #1
 8003a82:	73fb      	strb	r3, [r7, #15]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	791b      	ldrb	r3, [r3, #4]
 8003a88:	7bfa      	ldrb	r2, [r7, #15]
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d3bb      	bcc.n	8003a06 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a8e:	2300      	movs	r3, #0
 8003a90:	73fb      	strb	r3, [r7, #15]
 8003a92:	e044      	b.n	8003b1e <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003a94:	7bfa      	ldrb	r2, [r7, #15]
 8003a96:	6879      	ldr	r1, [r7, #4]
 8003a98:	4613      	mov	r3, r2
 8003a9a:	009b      	lsls	r3, r3, #2
 8003a9c:	4413      	add	r3, r2
 8003a9e:	00db      	lsls	r3, r3, #3
 8003aa0:	440b      	add	r3, r1
 8003aa2:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003aaa:	7bfa      	ldrb	r2, [r7, #15]
 8003aac:	6879      	ldr	r1, [r7, #4]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	4413      	add	r3, r2
 8003ab4:	00db      	lsls	r3, r3, #3
 8003ab6:	440b      	add	r3, r1
 8003ab8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003abc:	7bfa      	ldrb	r2, [r7, #15]
 8003abe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003ac0:	7bfa      	ldrb	r2, [r7, #15]
 8003ac2:	6879      	ldr	r1, [r7, #4]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	4413      	add	r3, r2
 8003aca:	00db      	lsls	r3, r3, #3
 8003acc:	440b      	add	r3, r1
 8003ace:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003ad6:	7bfa      	ldrb	r2, [r7, #15]
 8003ad8:	6879      	ldr	r1, [r7, #4]
 8003ada:	4613      	mov	r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	4413      	add	r3, r2
 8003ae0:	00db      	lsls	r3, r3, #3
 8003ae2:	440b      	add	r3, r1
 8003ae4:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8003ae8:	2200      	movs	r2, #0
 8003aea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003aec:	7bfa      	ldrb	r2, [r7, #15]
 8003aee:	6879      	ldr	r1, [r7, #4]
 8003af0:	4613      	mov	r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	4413      	add	r3, r2
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	440b      	add	r3, r1
 8003afa:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8003afe:	2200      	movs	r2, #0
 8003b00:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003b02:	7bfa      	ldrb	r2, [r7, #15]
 8003b04:	6879      	ldr	r1, [r7, #4]
 8003b06:	4613      	mov	r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	4413      	add	r3, r2
 8003b0c:	00db      	lsls	r3, r3, #3
 8003b0e:	440b      	add	r3, r1
 8003b10:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8003b14:	2200      	movs	r2, #0
 8003b16:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b18:	7bfb      	ldrb	r3, [r7, #15]
 8003b1a:	3301      	adds	r3, #1
 8003b1c:	73fb      	strb	r3, [r7, #15]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	791b      	ldrb	r3, [r3, #4]
 8003b22:	7bfa      	ldrb	r2, [r7, #15]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d3b5      	bcc.n	8003a94 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6818      	ldr	r0, [r3, #0]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	3304      	adds	r3, #4
 8003b30:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003b34:	f003 fba8 	bl	8007288 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2201      	movs	r2, #1
 8003b42:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	7a9b      	ldrb	r3, [r3, #10]
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d102      	bne.n	8003b54 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f001 fc0e 	bl	8005370 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3710      	adds	r7, #16
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}

08003b5e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003b5e:	b580      	push	{r7, lr}
 8003b60:	b082      	sub	sp, #8
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d101      	bne.n	8003b74 <HAL_PCD_Start+0x16>
 8003b70:	2302      	movs	r3, #2
 8003b72:	e012      	b.n	8003b9a <HAL_PCD_Start+0x3c>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4618      	mov	r0, r3
 8003b82:	f003 fb4f 	bl	8007224 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f005 f92c 	bl	8008de8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003b98:	2300      	movs	r3, #0
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}

08003ba2 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003ba2:	b580      	push	{r7, lr}
 8003ba4:	b084      	sub	sp, #16
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f005 f931 	bl	8008e16 <USB_ReadInterrupts>
 8003bb4:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d003      	beq.n	8003bc8 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	f000 fb06 	bl	80041d2 <PCD_EP_ISR_Handler>

    return;
 8003bc6:	e110      	b.n	8003dea <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d013      	beq.n	8003bfa <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003bda:	b29a      	uxth	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003be4:	b292      	uxth	r2, r2
 8003be6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f007 f839 	bl	800ac62 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003bf0:	2100      	movs	r1, #0
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f000 f8fc 	bl	8003df0 <HAL_PCD_SetAddress>

    return;
 8003bf8:	e0f7      	b.n	8003dea <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d00c      	beq.n	8003c1e <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003c0c:	b29a      	uxth	r2, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003c16:	b292      	uxth	r2, r2
 8003c18:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003c1c:	e0e5      	b.n	8003dea <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d00c      	beq.n	8003c42 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c3a:	b292      	uxth	r2, r2
 8003c3c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003c40:	e0d3      	b.n	8003dea <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d034      	beq.n	8003cb6 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003c54:	b29a      	uxth	r2, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f022 0204 	bic.w	r2, r2, #4
 8003c5e:	b292      	uxth	r2, r2
 8003c60:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f022 0208 	bic.w	r2, r2, #8
 8003c76:	b292      	uxth	r2, r2
 8003c78:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d107      	bne.n	8003c96 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003c8e:	2100      	movs	r1, #0
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f007 f9d9 	bl	800b048 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f007 f81c 	bl	800acd4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003ca4:	b29a      	uxth	r2, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003cae:	b292      	uxth	r2, r2
 8003cb0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003cb4:	e099      	b.n	8003dea <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d027      	beq.n	8003d10 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003cc8:	b29a      	uxth	r2, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f042 0208 	orr.w	r2, r2, #8
 8003cd2:	b292      	uxth	r2, r2
 8003cd4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003ce0:	b29a      	uxth	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cea:	b292      	uxth	r2, r2
 8003cec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003cf8:	b29a      	uxth	r2, r3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f042 0204 	orr.w	r2, r2, #4
 8003d02:	b292      	uxth	r2, r2
 8003d04:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f006 ffc9 	bl	800aca0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003d0e:	e06c      	b.n	8003dea <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d040      	beq.n	8003d9c <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003d22:	b29a      	uxth	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d2c:	b292      	uxth	r2, r2
 8003d2e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d12b      	bne.n	8003d94 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003d44:	b29a      	uxth	r2, r3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f042 0204 	orr.w	r2, r2, #4
 8003d4e:	b292      	uxth	r2, r2
 8003d50:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003d5c:	b29a      	uxth	r2, r3
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f042 0208 	orr.w	r2, r2, #8
 8003d66:	b292      	uxth	r2, r2
 8003d68:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	089b      	lsrs	r3, r3, #2
 8003d80:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003d8a:	2101      	movs	r1, #1
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f007 f95b 	bl	800b048 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8003d92:	e02a      	b.n	8003dea <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f006 ff83 	bl	800aca0 <HAL_PCD_SuspendCallback>
    return;
 8003d9a:	e026      	b.n	8003dea <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00f      	beq.n	8003dc6 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003dae:	b29a      	uxth	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003db8:	b292      	uxth	r2, r2
 8003dba:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f006 ff41 	bl	800ac46 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003dc4:	e011      	b.n	8003dea <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d00c      	beq.n	8003dea <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003de2:	b292      	uxth	r2, r2
 8003de4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003de8:	bf00      	nop
  }
}
 8003dea:	3710      	adds	r7, #16
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b082      	sub	sp, #8
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	460b      	mov	r3, r1
 8003dfa:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d101      	bne.n	8003e0a <HAL_PCD_SetAddress+0x1a>
 8003e06:	2302      	movs	r3, #2
 8003e08:	e012      	b.n	8003e30 <HAL_PCD_SetAddress+0x40>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	78fa      	ldrb	r2, [r7, #3]
 8003e16:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	78fa      	ldrb	r2, [r7, #3]
 8003e1e:	4611      	mov	r1, r2
 8003e20:	4618      	mov	r0, r3
 8003e22:	f004 ffcd 	bl	8008dc0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003e2e:	2300      	movs	r3, #0
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3708      	adds	r7, #8
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	4608      	mov	r0, r1
 8003e42:	4611      	mov	r1, r2
 8003e44:	461a      	mov	r2, r3
 8003e46:	4603      	mov	r3, r0
 8003e48:	70fb      	strb	r3, [r7, #3]
 8003e4a:	460b      	mov	r3, r1
 8003e4c:	803b      	strh	r3, [r7, #0]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003e52:	2300      	movs	r3, #0
 8003e54:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003e56:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	da0e      	bge.n	8003e7c <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e5e:	78fb      	ldrb	r3, [r7, #3]
 8003e60:	f003 0207 	and.w	r2, r3, #7
 8003e64:	4613      	mov	r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4413      	add	r3, r2
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	3310      	adds	r3, #16
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	4413      	add	r3, r2
 8003e72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2201      	movs	r2, #1
 8003e78:	705a      	strb	r2, [r3, #1]
 8003e7a:	e00e      	b.n	8003e9a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e7c:	78fb      	ldrb	r3, [r7, #3]
 8003e7e:	f003 0207 	and.w	r2, r3, #7
 8003e82:	4613      	mov	r3, r2
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	4413      	add	r3, r2
 8003e88:	00db      	lsls	r3, r3, #3
 8003e8a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	4413      	add	r3, r2
 8003e92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003e9a:	78fb      	ldrb	r3, [r7, #3]
 8003e9c:	f003 0307 	and.w	r3, r3, #7
 8003ea0:	b2da      	uxtb	r2, r3
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003ea6:	883b      	ldrh	r3, [r7, #0]
 8003ea8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	78ba      	ldrb	r2, [r7, #2]
 8003eb4:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003eb6:	78bb      	ldrb	r3, [r7, #2]
 8003eb8:	2b02      	cmp	r3, #2
 8003eba:	d102      	bne.n	8003ec2 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d101      	bne.n	8003ed0 <HAL_PCD_EP_Open+0x98>
 8003ecc:	2302      	movs	r3, #2
 8003ece:	e00e      	b.n	8003eee <HAL_PCD_EP_Open+0xb6>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	68f9      	ldr	r1, [r7, #12]
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f003 f9f0 	bl	80072c4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8003eec:	7afb      	ldrb	r3, [r7, #11]
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3710      	adds	r7, #16
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ef6:	b580      	push	{r7, lr}
 8003ef8:	b084      	sub	sp, #16
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
 8003efe:	460b      	mov	r3, r1
 8003f00:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	da0e      	bge.n	8003f28 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f0a:	78fb      	ldrb	r3, [r7, #3]
 8003f0c:	f003 0207 	and.w	r2, r3, #7
 8003f10:	4613      	mov	r3, r2
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	4413      	add	r3, r2
 8003f16:	00db      	lsls	r3, r3, #3
 8003f18:	3310      	adds	r3, #16
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	4413      	add	r3, r2
 8003f1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2201      	movs	r2, #1
 8003f24:	705a      	strb	r2, [r3, #1]
 8003f26:	e00e      	b.n	8003f46 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f28:	78fb      	ldrb	r3, [r7, #3]
 8003f2a:	f003 0207 	and.w	r2, r3, #7
 8003f2e:	4613      	mov	r3, r2
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	4413      	add	r3, r2
 8003f34:	00db      	lsls	r3, r3, #3
 8003f36:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	4413      	add	r3, r2
 8003f3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2200      	movs	r2, #0
 8003f44:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f46:	78fb      	ldrb	r3, [r7, #3]
 8003f48:	f003 0307 	and.w	r3, r3, #7
 8003f4c:	b2da      	uxtb	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d101      	bne.n	8003f60 <HAL_PCD_EP_Close+0x6a>
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	e00e      	b.n	8003f7e <HAL_PCD_EP_Close+0x88>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	68f9      	ldr	r1, [r7, #12]
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f003 fe90 	bl	8007c94 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3710      	adds	r7, #16
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}

08003f86 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b086      	sub	sp, #24
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	60f8      	str	r0, [r7, #12]
 8003f8e:	607a      	str	r2, [r7, #4]
 8003f90:	603b      	str	r3, [r7, #0]
 8003f92:	460b      	mov	r3, r1
 8003f94:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f96:	7afb      	ldrb	r3, [r7, #11]
 8003f98:	f003 0207 	and.w	r2, r3, #7
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	4413      	add	r3, r2
 8003fa2:	00db      	lsls	r3, r3, #3
 8003fa4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003fa8:	68fa      	ldr	r2, [r7, #12]
 8003faa:	4413      	add	r3, r2
 8003fac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	687a      	ldr	r2, [r7, #4]
 8003fb2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	683a      	ldr	r2, [r7, #0]
 8003fb8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003fc6:	7afb      	ldrb	r3, [r7, #11]
 8003fc8:	f003 0307 	and.w	r3, r3, #7
 8003fcc:	b2da      	uxtb	r2, r3
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	6979      	ldr	r1, [r7, #20]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f004 f848 	bl	800806e <USB_EPStartXfer>

  return HAL_OK;
 8003fde:	2300      	movs	r3, #0
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3718      	adds	r7, #24
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	460b      	mov	r3, r1
 8003ff2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003ff4:	78fb      	ldrb	r3, [r7, #3]
 8003ff6:	f003 0207 	and.w	r2, r3, #7
 8003ffa:	6879      	ldr	r1, [r7, #4]
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	4413      	add	r3, r2
 8004002:	00db      	lsls	r3, r3, #3
 8004004:	440b      	add	r3, r1
 8004006:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800400a:	681b      	ldr	r3, [r3, #0]
}
 800400c:	4618      	mov	r0, r3
 800400e:	370c      	adds	r7, #12
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr

08004018 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	607a      	str	r2, [r7, #4]
 8004022:	603b      	str	r3, [r7, #0]
 8004024:	460b      	mov	r3, r1
 8004026:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004028:	7afb      	ldrb	r3, [r7, #11]
 800402a:	f003 0207 	and.w	r2, r3, #7
 800402e:	4613      	mov	r3, r2
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	4413      	add	r3, r2
 8004034:	00db      	lsls	r3, r3, #3
 8004036:	3310      	adds	r3, #16
 8004038:	68fa      	ldr	r2, [r7, #12]
 800403a:	4413      	add	r3, r2
 800403c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	683a      	ldr	r2, [r7, #0]
 8004048:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	2201      	movs	r2, #1
 800404e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	683a      	ldr	r2, [r7, #0]
 8004056:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	2200      	movs	r2, #0
 800405c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	2201      	movs	r2, #1
 8004062:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004064:	7afb      	ldrb	r3, [r7, #11]
 8004066:	f003 0307 	and.w	r3, r3, #7
 800406a:	b2da      	uxtb	r2, r3
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	6979      	ldr	r1, [r7, #20]
 8004076:	4618      	mov	r0, r3
 8004078:	f003 fff9 	bl	800806e <USB_EPStartXfer>

  return HAL_OK;
 800407c:	2300      	movs	r3, #0
}
 800407e:	4618      	mov	r0, r3
 8004080:	3718      	adds	r7, #24
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}

08004086 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004086:	b580      	push	{r7, lr}
 8004088:	b084      	sub	sp, #16
 800408a:	af00      	add	r7, sp, #0
 800408c:	6078      	str	r0, [r7, #4]
 800408e:	460b      	mov	r3, r1
 8004090:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004092:	78fb      	ldrb	r3, [r7, #3]
 8004094:	f003 0307 	and.w	r3, r3, #7
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	7912      	ldrb	r2, [r2, #4]
 800409c:	4293      	cmp	r3, r2
 800409e:	d901      	bls.n	80040a4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e03e      	b.n	8004122 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80040a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	da0e      	bge.n	80040ca <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040ac:	78fb      	ldrb	r3, [r7, #3]
 80040ae:	f003 0207 	and.w	r2, r3, #7
 80040b2:	4613      	mov	r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	4413      	add	r3, r2
 80040b8:	00db      	lsls	r3, r3, #3
 80040ba:	3310      	adds	r3, #16
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	4413      	add	r3, r2
 80040c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2201      	movs	r2, #1
 80040c6:	705a      	strb	r2, [r3, #1]
 80040c8:	e00c      	b.n	80040e4 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80040ca:	78fa      	ldrb	r2, [r7, #3]
 80040cc:	4613      	mov	r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	4413      	add	r3, r2
 80040d2:	00db      	lsls	r3, r3, #3
 80040d4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	4413      	add	r3, r2
 80040dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2200      	movs	r2, #0
 80040e2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2201      	movs	r2, #1
 80040e8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80040ea:	78fb      	ldrb	r3, [r7, #3]
 80040ec:	f003 0307 	and.w	r3, r3, #7
 80040f0:	b2da      	uxtb	r2, r3
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d101      	bne.n	8004104 <HAL_PCD_EP_SetStall+0x7e>
 8004100:	2302      	movs	r3, #2
 8004102:	e00e      	b.n	8004122 <HAL_PCD_EP_SetStall+0x9c>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	68f9      	ldr	r1, [r7, #12]
 8004112:	4618      	mov	r0, r3
 8004114:	f004 fd5a 	bl	8008bcc <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8004120:	2300      	movs	r3, #0
}
 8004122:	4618      	mov	r0, r3
 8004124:	3710      	adds	r7, #16
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}

0800412a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800412a:	b580      	push	{r7, lr}
 800412c:	b084      	sub	sp, #16
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]
 8004132:	460b      	mov	r3, r1
 8004134:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004136:	78fb      	ldrb	r3, [r7, #3]
 8004138:	f003 030f 	and.w	r3, r3, #15
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	7912      	ldrb	r2, [r2, #4]
 8004140:	4293      	cmp	r3, r2
 8004142:	d901      	bls.n	8004148 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e040      	b.n	80041ca <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004148:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800414c:	2b00      	cmp	r3, #0
 800414e:	da0e      	bge.n	800416e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004150:	78fb      	ldrb	r3, [r7, #3]
 8004152:	f003 0207 	and.w	r2, r3, #7
 8004156:	4613      	mov	r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	4413      	add	r3, r2
 800415c:	00db      	lsls	r3, r3, #3
 800415e:	3310      	adds	r3, #16
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	4413      	add	r3, r2
 8004164:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2201      	movs	r2, #1
 800416a:	705a      	strb	r2, [r3, #1]
 800416c:	e00e      	b.n	800418c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800416e:	78fb      	ldrb	r3, [r7, #3]
 8004170:	f003 0207 	and.w	r2, r3, #7
 8004174:	4613      	mov	r3, r2
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	4413      	add	r3, r2
 800417a:	00db      	lsls	r3, r3, #3
 800417c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	4413      	add	r3, r2
 8004184:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2200      	movs	r2, #0
 800418a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2200      	movs	r2, #0
 8004190:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004192:	78fb      	ldrb	r3, [r7, #3]
 8004194:	f003 0307 	and.w	r3, r3, #7
 8004198:	b2da      	uxtb	r2, r3
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d101      	bne.n	80041ac <HAL_PCD_EP_ClrStall+0x82>
 80041a8:	2302      	movs	r3, #2
 80041aa:	e00e      	b.n	80041ca <HAL_PCD_EP_ClrStall+0xa0>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68f9      	ldr	r1, [r7, #12]
 80041ba:	4618      	mov	r0, r3
 80041bc:	f004 fd57 	bl	8008c6e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3710      	adds	r7, #16
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}

080041d2 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80041d2:	b580      	push	{r7, lr}
 80041d4:	b092      	sub	sp, #72	@ 0x48
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80041da:	e333      	b.n	8004844 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80041e4:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80041e6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	f003 030f 	and.w	r3, r3, #15
 80041ee:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 80041f2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	f040 8108 	bne.w	800440c <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80041fc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80041fe:	f003 0310 	and.w	r3, r3, #16
 8004202:	2b00      	cmp	r3, #0
 8004204:	d14c      	bne.n	80042a0 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	881b      	ldrh	r3, [r3, #0]
 800420c:	b29b      	uxth	r3, r3
 800420e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8004212:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004216:	813b      	strh	r3, [r7, #8]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	893b      	ldrh	r3, [r7, #8]
 800421e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004222:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004226:	b29b      	uxth	r3, r3
 8004228:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	3310      	adds	r3, #16
 800422e:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004238:	b29b      	uxth	r3, r3
 800423a:	461a      	mov	r2, r3
 800423c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	00db      	lsls	r3, r3, #3
 8004242:	4413      	add	r3, r2
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	6812      	ldr	r2, [r2, #0]
 8004248:	4413      	add	r3, r2
 800424a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800424e:	881b      	ldrh	r3, [r3, #0]
 8004250:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004254:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004256:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004258:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800425a:	695a      	ldr	r2, [r3, #20]
 800425c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800425e:	69db      	ldr	r3, [r3, #28]
 8004260:	441a      	add	r2, r3
 8004262:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004264:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004266:	2100      	movs	r1, #0
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f006 fcd2 	bl	800ac12 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	7b1b      	ldrb	r3, [r3, #12]
 8004272:	b2db      	uxtb	r3, r3
 8004274:	2b00      	cmp	r3, #0
 8004276:	f000 82e5 	beq.w	8004844 <PCD_EP_ISR_Handler+0x672>
 800427a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	2b00      	cmp	r3, #0
 8004280:	f040 82e0 	bne.w	8004844 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	7b1b      	ldrb	r3, [r3, #12]
 8004288:	b2db      	uxtb	r3, r3
 800428a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800428e:	b2da      	uxtb	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	731a      	strb	r2, [r3, #12]
 800429e:	e2d1      	b.n	8004844 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80042a6:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	881b      	ldrh	r3, [r3, #0]
 80042ae:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80042b0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80042b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d032      	beq.n	8004320 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	461a      	mov	r2, r3
 80042c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	00db      	lsls	r3, r3, #3
 80042cc:	4413      	add	r3, r2
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	6812      	ldr	r2, [r2, #0]
 80042d2:	4413      	add	r3, r2
 80042d4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80042d8:	881b      	ldrh	r3, [r3, #0]
 80042da:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80042de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042e0:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6818      	ldr	r0, [r3, #0]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80042ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042ee:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80042f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042f2:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	f004 fde1 	bl	8008ebc <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	881b      	ldrh	r3, [r3, #0]
 8004300:	b29a      	uxth	r2, r3
 8004302:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004306:	4013      	ands	r3, r2
 8004308:	817b      	strh	r3, [r7, #10]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	897a      	ldrh	r2, [r7, #10]
 8004310:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004314:	b292      	uxth	r2, r2
 8004316:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f006 fc4d 	bl	800abb8 <HAL_PCD_SetupStageCallback>
 800431e:	e291      	b.n	8004844 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004320:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8004324:	2b00      	cmp	r3, #0
 8004326:	f280 828d 	bge.w	8004844 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	881b      	ldrh	r3, [r3, #0]
 8004330:	b29a      	uxth	r2, r3
 8004332:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004336:	4013      	ands	r3, r2
 8004338:	81fb      	strh	r3, [r7, #14]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	89fa      	ldrh	r2, [r7, #14]
 8004340:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004344:	b292      	uxth	r2, r2
 8004346:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004350:	b29b      	uxth	r3, r3
 8004352:	461a      	mov	r2, r3
 8004354:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004356:	781b      	ldrb	r3, [r3, #0]
 8004358:	00db      	lsls	r3, r3, #3
 800435a:	4413      	add	r3, r2
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	6812      	ldr	r2, [r2, #0]
 8004360:	4413      	add	r3, r2
 8004362:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004366:	881b      	ldrh	r3, [r3, #0]
 8004368:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800436c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800436e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004370:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004372:	69db      	ldr	r3, [r3, #28]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d019      	beq.n	80043ac <PCD_EP_ISR_Handler+0x1da>
 8004378:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800437a:	695b      	ldr	r3, [r3, #20]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d015      	beq.n	80043ac <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6818      	ldr	r0, [r3, #0]
 8004384:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004386:	6959      	ldr	r1, [r3, #20]
 8004388:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800438a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800438c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800438e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004390:	b29b      	uxth	r3, r3
 8004392:	f004 fd93 	bl	8008ebc <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8004396:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004398:	695a      	ldr	r2, [r3, #20]
 800439a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800439c:	69db      	ldr	r3, [r3, #28]
 800439e:	441a      	add	r2, r3
 80043a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043a2:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80043a4:	2100      	movs	r1, #0
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f006 fc18 	bl	800abdc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	881b      	ldrh	r3, [r3, #0]
 80043b2:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80043b4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80043b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	f040 8242 	bne.w	8004844 <PCD_EP_ISR_Handler+0x672>
 80043c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80043c2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80043c6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80043ca:	f000 823b 	beq.w	8004844 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	881b      	ldrh	r3, [r3, #0]
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80043da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043de:	81bb      	strh	r3, [r7, #12]
 80043e0:	89bb      	ldrh	r3, [r7, #12]
 80043e2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80043e6:	81bb      	strh	r3, [r7, #12]
 80043e8:	89bb      	ldrh	r3, [r7, #12]
 80043ea:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80043ee:	81bb      	strh	r3, [r7, #12]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	89bb      	ldrh	r3, [r7, #12]
 80043f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004402:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004406:	b29b      	uxth	r3, r3
 8004408:	8013      	strh	r3, [r2, #0]
 800440a:	e21b      	b.n	8004844 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	461a      	mov	r2, r3
 8004412:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	4413      	add	r3, r2
 800441a:	881b      	ldrh	r3, [r3, #0]
 800441c:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800441e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8004422:	2b00      	cmp	r3, #0
 8004424:	f280 80f1 	bge.w	800460a <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	461a      	mov	r2, r3
 800442e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	4413      	add	r3, r2
 8004436:	881b      	ldrh	r3, [r3, #0]
 8004438:	b29a      	uxth	r2, r3
 800443a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800443e:	4013      	ands	r3, r2
 8004440:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	461a      	mov	r2, r3
 8004448:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	4413      	add	r3, r2
 8004450:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004452:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004456:	b292      	uxth	r2, r2
 8004458:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800445a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800445e:	4613      	mov	r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	4413      	add	r3, r2
 8004464:	00db      	lsls	r3, r3, #3
 8004466:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	4413      	add	r3, r2
 800446e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8004470:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004472:	7b1b      	ldrb	r3, [r3, #12]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d123      	bne.n	80044c0 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004480:	b29b      	uxth	r3, r3
 8004482:	461a      	mov	r2, r3
 8004484:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	00db      	lsls	r3, r3, #3
 800448a:	4413      	add	r3, r2
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	6812      	ldr	r2, [r2, #0]
 8004490:	4413      	add	r3, r2
 8004492:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004496:	881b      	ldrh	r3, [r3, #0]
 8004498:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800449c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80044a0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	f000 808b 	beq.w	80045c0 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6818      	ldr	r0, [r3, #0]
 80044ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044b0:	6959      	ldr	r1, [r3, #20]
 80044b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044b4:	88da      	ldrh	r2, [r3, #6]
 80044b6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80044ba:	f004 fcff 	bl	8008ebc <USB_ReadPMA>
 80044be:	e07f      	b.n	80045c0 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80044c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044c2:	78db      	ldrb	r3, [r3, #3]
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	d109      	bne.n	80044dc <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80044c8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80044ca:	461a      	mov	r2, r3
 80044cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 f9c6 	bl	8004860 <HAL_PCD_EP_DB_Receive>
 80044d4:	4603      	mov	r3, r0
 80044d6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80044da:	e071      	b.n	80045c0 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	461a      	mov	r2, r3
 80044e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	4413      	add	r3, r2
 80044ea:	881b      	ldrh	r3, [r3, #0]
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044f6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	461a      	mov	r2, r3
 80044fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004500:	781b      	ldrb	r3, [r3, #0]
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	441a      	add	r2, r3
 8004506:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004508:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800450c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004510:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004514:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004518:	b29b      	uxth	r3, r3
 800451a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	461a      	mov	r2, r3
 8004522:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	4413      	add	r3, r2
 800452a:	881b      	ldrh	r3, [r3, #0]
 800452c:	b29b      	uxth	r3, r3
 800452e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d022      	beq.n	800457c <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800453e:	b29b      	uxth	r3, r3
 8004540:	461a      	mov	r2, r3
 8004542:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004544:	781b      	ldrb	r3, [r3, #0]
 8004546:	00db      	lsls	r3, r3, #3
 8004548:	4413      	add	r3, r2
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	6812      	ldr	r2, [r2, #0]
 800454e:	4413      	add	r3, r2
 8004550:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004554:	881b      	ldrh	r3, [r3, #0]
 8004556:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800455a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800455e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004562:	2b00      	cmp	r3, #0
 8004564:	d02c      	beq.n	80045c0 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6818      	ldr	r0, [r3, #0]
 800456a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800456c:	6959      	ldr	r1, [r3, #20]
 800456e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004570:	891a      	ldrh	r2, [r3, #8]
 8004572:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004576:	f004 fca1 	bl	8008ebc <USB_ReadPMA>
 800457a:	e021      	b.n	80045c0 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004584:	b29b      	uxth	r3, r3
 8004586:	461a      	mov	r2, r3
 8004588:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	00db      	lsls	r3, r3, #3
 800458e:	4413      	add	r3, r2
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	6812      	ldr	r2, [r2, #0]
 8004594:	4413      	add	r3, r2
 8004596:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800459a:	881b      	ldrh	r3, [r3, #0]
 800459c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045a0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80045a4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d009      	beq.n	80045c0 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6818      	ldr	r0, [r3, #0]
 80045b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045b2:	6959      	ldr	r1, [r3, #20]
 80045b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045b6:	895a      	ldrh	r2, [r3, #10]
 80045b8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80045bc:	f004 fc7e 	bl	8008ebc <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80045c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045c2:	69da      	ldr	r2, [r3, #28]
 80045c4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80045c8:	441a      	add	r2, r3
 80045ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045cc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80045ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045d0:	695a      	ldr	r2, [r3, #20]
 80045d2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80045d6:	441a      	add	r2, r3
 80045d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045da:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80045dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d005      	beq.n	80045f0 <PCD_EP_ISR_Handler+0x41e>
 80045e4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80045e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045ea:	691b      	ldr	r3, [r3, #16]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d206      	bcs.n	80045fe <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80045f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	4619      	mov	r1, r3
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f006 faf0 	bl	800abdc <HAL_PCD_DataOutStageCallback>
 80045fc:	e005      	b.n	800460a <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004604:	4618      	mov	r0, r3
 8004606:	f003 fd32 	bl	800806e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800460a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800460c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004610:	2b00      	cmp	r3, #0
 8004612:	f000 8117 	beq.w	8004844 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8004616:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800461a:	4613      	mov	r3, r2
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	4413      	add	r3, r2
 8004620:	00db      	lsls	r3, r3, #3
 8004622:	3310      	adds	r3, #16
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	4413      	add	r3, r2
 8004628:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	461a      	mov	r2, r3
 8004630:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	4413      	add	r3, r2
 8004638:	881b      	ldrh	r3, [r3, #0]
 800463a:	b29b      	uxth	r3, r3
 800463c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8004640:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004644:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	461a      	mov	r2, r3
 800464c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	441a      	add	r2, r3
 8004654:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8004656:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800465a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800465e:	b29b      	uxth	r3, r3
 8004660:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8004662:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004664:	78db      	ldrb	r3, [r3, #3]
 8004666:	2b01      	cmp	r3, #1
 8004668:	f040 80a1 	bne.w	80047ae <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800466c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800466e:	2200      	movs	r2, #0
 8004670:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8004672:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004674:	7b1b      	ldrb	r3, [r3, #12]
 8004676:	2b00      	cmp	r3, #0
 8004678:	f000 8092 	beq.w	80047a0 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800467c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800467e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004682:	2b00      	cmp	r3, #0
 8004684:	d046      	beq.n	8004714 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004686:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004688:	785b      	ldrb	r3, [r3, #1]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d126      	bne.n	80046dc <PCD_EP_ISR_Handler+0x50a>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	617b      	str	r3, [r7, #20]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800469c:	b29b      	uxth	r3, r3
 800469e:	461a      	mov	r2, r3
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	4413      	add	r3, r2
 80046a4:	617b      	str	r3, [r7, #20]
 80046a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	00da      	lsls	r2, r3, #3
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	4413      	add	r3, r2
 80046b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80046b4:	613b      	str	r3, [r7, #16]
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	881b      	ldrh	r3, [r3, #0]
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	801a      	strh	r2, [r3, #0]
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	881b      	ldrh	r3, [r3, #0]
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80046d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80046d4:	b29a      	uxth	r2, r3
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	801a      	strh	r2, [r3, #0]
 80046da:	e061      	b.n	80047a0 <PCD_EP_ISR_Handler+0x5ce>
 80046dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046de:	785b      	ldrb	r3, [r3, #1]
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d15d      	bne.n	80047a0 <PCD_EP_ISR_Handler+0x5ce>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	61fb      	str	r3, [r7, #28]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	461a      	mov	r2, r3
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	4413      	add	r3, r2
 80046fa:	61fb      	str	r3, [r7, #28]
 80046fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046fe:	781b      	ldrb	r3, [r3, #0]
 8004700:	00da      	lsls	r2, r3, #3
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	4413      	add	r3, r2
 8004706:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800470a:	61bb      	str	r3, [r7, #24]
 800470c:	69bb      	ldr	r3, [r7, #24]
 800470e:	2200      	movs	r2, #0
 8004710:	801a      	strh	r2, [r3, #0]
 8004712:	e045      	b.n	80047a0 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800471a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800471c:	785b      	ldrb	r3, [r3, #1]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d126      	bne.n	8004770 <PCD_EP_ISR_Handler+0x59e>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	627b      	str	r3, [r7, #36]	@ 0x24
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004730:	b29b      	uxth	r3, r3
 8004732:	461a      	mov	r2, r3
 8004734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004736:	4413      	add	r3, r2
 8004738:	627b      	str	r3, [r7, #36]	@ 0x24
 800473a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	00da      	lsls	r2, r3, #3
 8004740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004742:	4413      	add	r3, r2
 8004744:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004748:	623b      	str	r3, [r7, #32]
 800474a:	6a3b      	ldr	r3, [r7, #32]
 800474c:	881b      	ldrh	r3, [r3, #0]
 800474e:	b29b      	uxth	r3, r3
 8004750:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004754:	b29a      	uxth	r2, r3
 8004756:	6a3b      	ldr	r3, [r7, #32]
 8004758:	801a      	strh	r2, [r3, #0]
 800475a:	6a3b      	ldr	r3, [r7, #32]
 800475c:	881b      	ldrh	r3, [r3, #0]
 800475e:	b29b      	uxth	r3, r3
 8004760:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004764:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004768:	b29a      	uxth	r2, r3
 800476a:	6a3b      	ldr	r3, [r7, #32]
 800476c:	801a      	strh	r2, [r3, #0]
 800476e:	e017      	b.n	80047a0 <PCD_EP_ISR_Handler+0x5ce>
 8004770:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004772:	785b      	ldrb	r3, [r3, #1]
 8004774:	2b01      	cmp	r3, #1
 8004776:	d113      	bne.n	80047a0 <PCD_EP_ISR_Handler+0x5ce>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004780:	b29b      	uxth	r3, r3
 8004782:	461a      	mov	r2, r3
 8004784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004786:	4413      	add	r3, r2
 8004788:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800478a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800478c:	781b      	ldrb	r3, [r3, #0]
 800478e:	00da      	lsls	r2, r3, #3
 8004790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004792:	4413      	add	r3, r2
 8004794:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004798:	62bb      	str	r3, [r7, #40]	@ 0x28
 800479a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800479c:	2200      	movs	r2, #0
 800479e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80047a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	4619      	mov	r1, r3
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f006 fa33 	bl	800ac12 <HAL_PCD_DataInStageCallback>
 80047ac:	e04a      	b.n	8004844 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80047ae:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80047b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d13f      	bne.n	8004838 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	461a      	mov	r2, r3
 80047c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047c6:	781b      	ldrb	r3, [r3, #0]
 80047c8:	00db      	lsls	r3, r3, #3
 80047ca:	4413      	add	r3, r2
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	6812      	ldr	r2, [r2, #0]
 80047d0:	4413      	add	r3, r2
 80047d2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80047d6:	881b      	ldrh	r3, [r3, #0]
 80047d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047dc:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80047de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047e0:	699a      	ldr	r2, [r3, #24]
 80047e2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d906      	bls.n	80047f6 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80047e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047ea:	699a      	ldr	r2, [r3, #24]
 80047ec:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80047ee:	1ad2      	subs	r2, r2, r3
 80047f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047f2:	619a      	str	r2, [r3, #24]
 80047f4:	e002      	b.n	80047fc <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80047f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047f8:	2200      	movs	r2, #0
 80047fa:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80047fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d106      	bne.n	8004812 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004804:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	4619      	mov	r1, r3
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f006 fa01 	bl	800ac12 <HAL_PCD_DataInStageCallback>
 8004810:	e018      	b.n	8004844 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8004812:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004814:	695a      	ldr	r2, [r3, #20]
 8004816:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8004818:	441a      	add	r2, r3
 800481a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800481c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800481e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004820:	69da      	ldr	r2, [r3, #28]
 8004822:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8004824:	441a      	add	r2, r3
 8004826:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004828:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004830:	4618      	mov	r0, r3
 8004832:	f003 fc1c 	bl	800806e <USB_EPStartXfer>
 8004836:	e005      	b.n	8004844 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004838:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800483a:	461a      	mov	r2, r3
 800483c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f000 f917 	bl	8004a72 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800484c:	b29b      	uxth	r3, r3
 800484e:	b21b      	sxth	r3, r3
 8004850:	2b00      	cmp	r3, #0
 8004852:	f6ff acc3 	blt.w	80041dc <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3748      	adds	r7, #72	@ 0x48
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}

08004860 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b088      	sub	sp, #32
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	4613      	mov	r3, r2
 800486c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800486e:	88fb      	ldrh	r3, [r7, #6]
 8004870:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d07c      	beq.n	8004972 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004880:	b29b      	uxth	r3, r3
 8004882:	461a      	mov	r2, r3
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	781b      	ldrb	r3, [r3, #0]
 8004888:	00db      	lsls	r3, r3, #3
 800488a:	4413      	add	r3, r2
 800488c:	68fa      	ldr	r2, [r7, #12]
 800488e:	6812      	ldr	r2, [r2, #0]
 8004890:	4413      	add	r3, r2
 8004892:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004896:	881b      	ldrh	r3, [r3, #0]
 8004898:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800489c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	699a      	ldr	r2, [r3, #24]
 80048a2:	8b7b      	ldrh	r3, [r7, #26]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d306      	bcc.n	80048b6 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	699a      	ldr	r2, [r3, #24]
 80048ac:	8b7b      	ldrh	r3, [r7, #26]
 80048ae:	1ad2      	subs	r2, r2, r3
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	619a      	str	r2, [r3, #24]
 80048b4:	e002      	b.n	80048bc <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	2200      	movs	r2, #0
 80048ba:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	699b      	ldr	r3, [r3, #24]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d123      	bne.n	800490c <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	461a      	mov	r2, r3
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	781b      	ldrb	r3, [r3, #0]
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	4413      	add	r3, r2
 80048d2:	881b      	ldrh	r3, [r3, #0]
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048de:	833b      	strh	r3, [r7, #24]
 80048e0:	8b3b      	ldrh	r3, [r7, #24]
 80048e2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80048e6:	833b      	strh	r3, [r7, #24]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	461a      	mov	r2, r3
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	781b      	ldrb	r3, [r3, #0]
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	441a      	add	r2, r3
 80048f6:	8b3b      	ldrh	r3, [r7, #24]
 80048f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004900:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004904:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004908:	b29b      	uxth	r3, r3
 800490a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800490c:	88fb      	ldrh	r3, [r7, #6]
 800490e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004912:	2b00      	cmp	r3, #0
 8004914:	d01f      	beq.n	8004956 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	461a      	mov	r2, r3
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	781b      	ldrb	r3, [r3, #0]
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	4413      	add	r3, r2
 8004924:	881b      	ldrh	r3, [r3, #0]
 8004926:	b29b      	uxth	r3, r3
 8004928:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800492c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004930:	82fb      	strh	r3, [r7, #22]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	461a      	mov	r2, r3
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	781b      	ldrb	r3, [r3, #0]
 800493c:	009b      	lsls	r3, r3, #2
 800493e:	441a      	add	r2, r3
 8004940:	8afb      	ldrh	r3, [r7, #22]
 8004942:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004946:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800494a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800494e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004952:	b29b      	uxth	r3, r3
 8004954:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004956:	8b7b      	ldrh	r3, [r7, #26]
 8004958:	2b00      	cmp	r3, #0
 800495a:	f000 8085 	beq.w	8004a68 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6818      	ldr	r0, [r3, #0]
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	6959      	ldr	r1, [r3, #20]
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	891a      	ldrh	r2, [r3, #8]
 800496a:	8b7b      	ldrh	r3, [r7, #26]
 800496c:	f004 faa6 	bl	8008ebc <USB_ReadPMA>
 8004970:	e07a      	b.n	8004a68 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800497a:	b29b      	uxth	r3, r3
 800497c:	461a      	mov	r2, r3
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	00db      	lsls	r3, r3, #3
 8004984:	4413      	add	r3, r2
 8004986:	68fa      	ldr	r2, [r7, #12]
 8004988:	6812      	ldr	r2, [r2, #0]
 800498a:	4413      	add	r3, r2
 800498c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004990:	881b      	ldrh	r3, [r3, #0]
 8004992:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004996:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	699a      	ldr	r2, [r3, #24]
 800499c:	8b7b      	ldrh	r3, [r7, #26]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d306      	bcc.n	80049b0 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	699a      	ldr	r2, [r3, #24]
 80049a6:	8b7b      	ldrh	r3, [r7, #26]
 80049a8:	1ad2      	subs	r2, r2, r3
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	619a      	str	r2, [r3, #24]
 80049ae:	e002      	b.n	80049b6 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	2200      	movs	r2, #0
 80049b4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	699b      	ldr	r3, [r3, #24]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d123      	bne.n	8004a06 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	461a      	mov	r2, r3
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	781b      	ldrb	r3, [r3, #0]
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	4413      	add	r3, r2
 80049cc:	881b      	ldrh	r3, [r3, #0]
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80049d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049d8:	83fb      	strh	r3, [r7, #30]
 80049da:	8bfb      	ldrh	r3, [r7, #30]
 80049dc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80049e0:	83fb      	strh	r3, [r7, #30]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	461a      	mov	r2, r3
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	781b      	ldrb	r3, [r3, #0]
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	441a      	add	r2, r3
 80049f0:	8bfb      	ldrh	r3, [r7, #30]
 80049f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004a06:	88fb      	ldrh	r3, [r7, #6]
 8004a08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d11f      	bne.n	8004a50 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	461a      	mov	r2, r3
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	4413      	add	r3, r2
 8004a1e:	881b      	ldrh	r3, [r3, #0]
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a2a:	83bb      	strh	r3, [r7, #28]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	461a      	mov	r2, r3
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	781b      	ldrb	r3, [r3, #0]
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	441a      	add	r2, r3
 8004a3a:	8bbb      	ldrh	r3, [r7, #28]
 8004a3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a48:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004a50:	8b7b      	ldrh	r3, [r7, #26]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d008      	beq.n	8004a68 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	6818      	ldr	r0, [r3, #0]
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	6959      	ldr	r1, [r3, #20]
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	895a      	ldrh	r2, [r3, #10]
 8004a62:	8b7b      	ldrh	r3, [r7, #26]
 8004a64:	f004 fa2a 	bl	8008ebc <USB_ReadPMA>
    }
  }

  return count;
 8004a68:	8b7b      	ldrh	r3, [r7, #26]
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3720      	adds	r7, #32
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}

08004a72 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004a72:	b580      	push	{r7, lr}
 8004a74:	b0a6      	sub	sp, #152	@ 0x98
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	60f8      	str	r0, [r7, #12]
 8004a7a:	60b9      	str	r1, [r7, #8]
 8004a7c:	4613      	mov	r3, r2
 8004a7e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004a80:	88fb      	ldrh	r3, [r7, #6]
 8004a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	f000 81f7 	beq.w	8004e7a <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	461a      	mov	r2, r3
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	781b      	ldrb	r3, [r3, #0]
 8004a9c:	00db      	lsls	r3, r3, #3
 8004a9e:	4413      	add	r3, r2
 8004aa0:	68fa      	ldr	r2, [r7, #12]
 8004aa2:	6812      	ldr	r2, [r2, #0]
 8004aa4:	4413      	add	r3, r2
 8004aa6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004aaa:	881b      	ldrh	r3, [r3, #0]
 8004aac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ab0:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	699a      	ldr	r2, [r3, #24]
 8004ab8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d907      	bls.n	8004ad0 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	699a      	ldr	r2, [r3, #24]
 8004ac4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004ac8:	1ad2      	subs	r2, r2, r3
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	619a      	str	r2, [r3, #24]
 8004ace:	e002      	b.n	8004ad6 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	699b      	ldr	r3, [r3, #24]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	f040 80e1 	bne.w	8004ca2 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	785b      	ldrb	r3, [r3, #1]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d126      	bne.n	8004b36 <HAL_PCD_EP_DB_Transmit+0xc4>
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	633b      	str	r3, [r7, #48]	@ 0x30
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	461a      	mov	r2, r3
 8004afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004afc:	4413      	add	r3, r2
 8004afe:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	781b      	ldrb	r3, [r3, #0]
 8004b04:	00da      	lsls	r2, r3, #3
 8004b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b08:	4413      	add	r3, r2
 8004b0a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b12:	881b      	ldrh	r3, [r3, #0]
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b1a:	b29a      	uxth	r2, r3
 8004b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b1e:	801a      	strh	r2, [r3, #0]
 8004b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b22:	881b      	ldrh	r3, [r3, #0]
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b2e:	b29a      	uxth	r2, r3
 8004b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b32:	801a      	strh	r2, [r3, #0]
 8004b34:	e01a      	b.n	8004b6c <HAL_PCD_EP_DB_Transmit+0xfa>
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	785b      	ldrb	r3, [r3, #1]
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d116      	bne.n	8004b6c <HAL_PCD_EP_DB_Transmit+0xfa>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	461a      	mov	r2, r3
 8004b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b52:	4413      	add	r3, r2
 8004b54:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	781b      	ldrb	r3, [r3, #0]
 8004b5a:	00da      	lsls	r2, r3, #3
 8004b5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b5e:	4413      	add	r3, r2
 8004b60:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004b64:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b68:	2200      	movs	r2, #0
 8004b6a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	785b      	ldrb	r3, [r3, #1]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d126      	bne.n	8004bc8 <HAL_PCD_EP_DB_Transmit+0x156>
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	623b      	str	r3, [r7, #32]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	6a3b      	ldr	r3, [r7, #32]
 8004b8e:	4413      	add	r3, r2
 8004b90:	623b      	str	r3, [r7, #32]
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	781b      	ldrb	r3, [r3, #0]
 8004b96:	00da      	lsls	r2, r3, #3
 8004b98:	6a3b      	ldr	r3, [r7, #32]
 8004b9a:	4413      	add	r3, r2
 8004b9c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004ba0:	61fb      	str	r3, [r7, #28]
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	881b      	ldrh	r3, [r3, #0]
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004bac:	b29a      	uxth	r2, r3
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	801a      	strh	r2, [r3, #0]
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	881b      	ldrh	r3, [r3, #0]
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bc0:	b29a      	uxth	r2, r3
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	801a      	strh	r2, [r3, #0]
 8004bc6:	e017      	b.n	8004bf8 <HAL_PCD_EP_DB_Transmit+0x186>
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	785b      	ldrb	r3, [r3, #1]
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d113      	bne.n	8004bf8 <HAL_PCD_EP_DB_Transmit+0x186>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	461a      	mov	r2, r3
 8004bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bde:	4413      	add	r3, r2
 8004be0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	781b      	ldrb	r3, [r3, #0]
 8004be6:	00da      	lsls	r2, r3, #3
 8004be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bea:	4413      	add	r3, r2
 8004bec:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004bf0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	78db      	ldrb	r3, [r3, #3]
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d123      	bne.n	8004c48 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	461a      	mov	r2, r3
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	781b      	ldrb	r3, [r3, #0]
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	4413      	add	r3, r2
 8004c0e:	881b      	ldrh	r3, [r3, #0]
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c1a:	837b      	strh	r3, [r7, #26]
 8004c1c:	8b7b      	ldrh	r3, [r7, #26]
 8004c1e:	f083 0320 	eor.w	r3, r3, #32
 8004c22:	837b      	strh	r3, [r7, #26]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	461a      	mov	r2, r3
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	441a      	add	r2, r3
 8004c32:	8b7b      	ldrh	r3, [r7, #26]
 8004c34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	68f8      	ldr	r0, [r7, #12]
 8004c50:	f005 ffdf 	bl	800ac12 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004c54:	88fb      	ldrh	r3, [r7, #6]
 8004c56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d01f      	beq.n	8004c9e <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	461a      	mov	r2, r3
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	009b      	lsls	r3, r3, #2
 8004c6a:	4413      	add	r3, r2
 8004c6c:	881b      	ldrh	r3, [r3, #0]
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c78:	833b      	strh	r3, [r7, #24]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	461a      	mov	r2, r3
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	781b      	ldrb	r3, [r3, #0]
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	441a      	add	r2, r3
 8004c88:	8b3b      	ldrh	r3, [r7, #24]
 8004c8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c92:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004c96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	e31f      	b.n	80052e2 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004ca2:	88fb      	ldrh	r3, [r7, #6]
 8004ca4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d021      	beq.n	8004cf0 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	781b      	ldrb	r3, [r3, #0]
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	4413      	add	r3, r2
 8004cba:	881b      	ldrh	r3, [r3, #0]
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cc6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	461a      	mov	r2, r3
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	781b      	ldrb	r3, [r3, #0]
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	441a      	add	r2, r3
 8004cd8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004cdc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ce0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ce4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ce8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	f040 82ca 	bne.w	8005290 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	695a      	ldr	r2, [r3, #20]
 8004d00:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004d04:	441a      	add	r2, r3
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	69da      	ldr	r2, [r3, #28]
 8004d0e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004d12:	441a      	add	r2, r3
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	6a1a      	ldr	r2, [r3, #32]
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d309      	bcc.n	8004d38 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	691b      	ldr	r3, [r3, #16]
 8004d28:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	6a1a      	ldr	r2, [r3, #32]
 8004d2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d30:	1ad2      	subs	r2, r2, r3
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	621a      	str	r2, [r3, #32]
 8004d36:	e015      	b.n	8004d64 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	6a1b      	ldr	r3, [r3, #32]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d107      	bne.n	8004d50 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8004d40:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004d44:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004d4e:	e009      	b.n	8004d64 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	2200      	movs	r2, #0
 8004d54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	6a1b      	ldr	r3, [r3, #32]
 8004d5c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	2200      	movs	r2, #0
 8004d62:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	785b      	ldrb	r3, [r3, #1]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d15f      	bne.n	8004e2c <HAL_PCD_EP_DB_Transmit+0x3ba>
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d80:	4413      	add	r3, r2
 8004d82:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	781b      	ldrb	r3, [r3, #0]
 8004d88:	00da      	lsls	r2, r3, #3
 8004d8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d8c:	4413      	add	r3, r2
 8004d8e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d96:	881b      	ldrh	r3, [r3, #0]
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d9e:	b29a      	uxth	r2, r3
 8004da0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004da2:	801a      	strh	r2, [r3, #0]
 8004da4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d10a      	bne.n	8004dc0 <HAL_PCD_EP_DB_Transmit+0x34e>
 8004daa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dac:	881b      	ldrh	r3, [r3, #0]
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004db4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004db8:	b29a      	uxth	r2, r3
 8004dba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dbc:	801a      	strh	r2, [r3, #0]
 8004dbe:	e051      	b.n	8004e64 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004dc0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004dc2:	2b3e      	cmp	r3, #62	@ 0x3e
 8004dc4:	d816      	bhi.n	8004df4 <HAL_PCD_EP_DB_Transmit+0x382>
 8004dc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004dc8:	085b      	lsrs	r3, r3, #1
 8004dca:	653b      	str	r3, [r7, #80]	@ 0x50
 8004dcc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d002      	beq.n	8004ddc <HAL_PCD_EP_DB_Transmit+0x36a>
 8004dd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004dd8:	3301      	adds	r3, #1
 8004dda:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ddc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dde:	881b      	ldrh	r3, [r3, #0]
 8004de0:	b29a      	uxth	r2, r3
 8004de2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	029b      	lsls	r3, r3, #10
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	4313      	orrs	r3, r2
 8004dec:	b29a      	uxth	r2, r3
 8004dee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004df0:	801a      	strh	r2, [r3, #0]
 8004df2:	e037      	b.n	8004e64 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004df4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004df6:	095b      	lsrs	r3, r3, #5
 8004df8:	653b      	str	r3, [r7, #80]	@ 0x50
 8004dfa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004dfc:	f003 031f 	and.w	r3, r3, #31
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d102      	bne.n	8004e0a <HAL_PCD_EP_DB_Transmit+0x398>
 8004e04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e06:	3b01      	subs	r3, #1
 8004e08:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e0c:	881b      	ldrh	r3, [r3, #0]
 8004e0e:	b29a      	uxth	r2, r3
 8004e10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	029b      	lsls	r3, r3, #10
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e24:	b29a      	uxth	r2, r3
 8004e26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e28:	801a      	strh	r2, [r3, #0]
 8004e2a:	e01b      	b.n	8004e64 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	785b      	ldrb	r3, [r3, #1]
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d117      	bne.n	8004e64 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	461a      	mov	r2, r3
 8004e46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e48:	4413      	add	r3, r2
 8004e4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	00da      	lsls	r2, r3, #3
 8004e52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e54:	4413      	add	r3, r2
 8004e56:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004e5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004e5e:	b29a      	uxth	r2, r3
 8004e60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e62:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6818      	ldr	r0, [r3, #0]
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	6959      	ldr	r1, [r3, #20]
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	891a      	ldrh	r2, [r3, #8]
 8004e70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	f003 ffdf 	bl	8008e36 <USB_WritePMA>
 8004e78:	e20a      	b.n	8005290 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	461a      	mov	r2, r3
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	00db      	lsls	r3, r3, #3
 8004e8c:	4413      	add	r3, r2
 8004e8e:	68fa      	ldr	r2, [r7, #12]
 8004e90:	6812      	ldr	r2, [r2, #0]
 8004e92:	4413      	add	r3, r2
 8004e94:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004e98:	881b      	ldrh	r3, [r3, #0]
 8004e9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004e9e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	699a      	ldr	r2, [r3, #24]
 8004ea6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d307      	bcc.n	8004ebe <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	699a      	ldr	r2, [r3, #24]
 8004eb2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004eb6:	1ad2      	subs	r2, r2, r3
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	619a      	str	r2, [r3, #24]
 8004ebc:	e002      	b.n	8004ec4 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	699b      	ldr	r3, [r3, #24]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	f040 80f6 	bne.w	80050ba <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	785b      	ldrb	r3, [r3, #1]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d126      	bne.n	8004f24 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	677b      	str	r3, [r7, #116]	@ 0x74
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004eea:	4413      	add	r3, r2
 8004eec:	677b      	str	r3, [r7, #116]	@ 0x74
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	00da      	lsls	r2, r3, #3
 8004ef4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ef6:	4413      	add	r3, r2
 8004ef8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004efc:	673b      	str	r3, [r7, #112]	@ 0x70
 8004efe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f00:	881b      	ldrh	r3, [r3, #0]
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f08:	b29a      	uxth	r2, r3
 8004f0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f0c:	801a      	strh	r2, [r3, #0]
 8004f0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f10:	881b      	ldrh	r3, [r3, #0]
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f1c:	b29a      	uxth	r2, r3
 8004f1e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f20:	801a      	strh	r2, [r3, #0]
 8004f22:	e01a      	b.n	8004f5a <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	785b      	ldrb	r3, [r3, #1]
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d116      	bne.n	8004f5a <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004f40:	4413      	add	r3, r2
 8004f42:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	781b      	ldrb	r3, [r3, #0]
 8004f48:	00da      	lsls	r2, r3, #3
 8004f4a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004f4c:	4413      	add	r3, r2
 8004f4e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004f52:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004f54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f56:	2200      	movs	r2, #0
 8004f58:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	785b      	ldrb	r3, [r3, #1]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d12f      	bne.n	8004fca <HAL_PCD_EP_DB_Transmit+0x558>
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f82:	4413      	add	r3, r2
 8004f84:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	00da      	lsls	r2, r3, #3
 8004f8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f92:	4413      	add	r3, r2
 8004f94:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004f98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004f9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004fa0:	881b      	ldrh	r3, [r3, #0]
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004fa8:	b29a      	uxth	r2, r3
 8004faa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004fae:	801a      	strh	r2, [r3, #0]
 8004fb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004fb4:	881b      	ldrh	r3, [r3, #0]
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004fbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fc0:	b29a      	uxth	r2, r3
 8004fc2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004fc6:	801a      	strh	r2, [r3, #0]
 8004fc8:	e01c      	b.n	8005004 <HAL_PCD_EP_DB_Transmit+0x592>
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	785b      	ldrb	r3, [r3, #1]
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d118      	bne.n	8005004 <HAL_PCD_EP_DB_Transmit+0x592>
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	461a      	mov	r2, r3
 8004fde:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004fe2:	4413      	add	r3, r2
 8004fe4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	00da      	lsls	r2, r3, #3
 8004fee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004ff2:	4413      	add	r3, r2
 8004ff4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004ff8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004ffc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005000:	2200      	movs	r2, #0
 8005002:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	78db      	ldrb	r3, [r3, #3]
 8005008:	2b02      	cmp	r3, #2
 800500a:	d127      	bne.n	800505c <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	461a      	mov	r2, r3
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	781b      	ldrb	r3, [r3, #0]
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	4413      	add	r3, r2
 800501a:	881b      	ldrh	r3, [r3, #0]
 800501c:	b29b      	uxth	r3, r3
 800501e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005022:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005026:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800502a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800502e:	f083 0320 	eor.w	r3, r3, #32
 8005032:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	461a      	mov	r2, r3
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	781b      	ldrb	r3, [r3, #0]
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	441a      	add	r2, r3
 8005044:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8005048:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800504c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005050:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005054:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005058:	b29b      	uxth	r3, r3
 800505a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	781b      	ldrb	r3, [r3, #0]
 8005060:	4619      	mov	r1, r3
 8005062:	68f8      	ldr	r0, [r7, #12]
 8005064:	f005 fdd5 	bl	800ac12 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005068:	88fb      	ldrh	r3, [r7, #6]
 800506a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d121      	bne.n	80050b6 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	461a      	mov	r2, r3
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	781b      	ldrb	r3, [r3, #0]
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	4413      	add	r3, r2
 8005080:	881b      	ldrh	r3, [r3, #0]
 8005082:	b29b      	uxth	r3, r3
 8005084:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005088:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800508c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	461a      	mov	r2, r3
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	781b      	ldrb	r3, [r3, #0]
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	441a      	add	r2, r3
 800509e:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80050a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050aa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80050ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80050b6:	2300      	movs	r3, #0
 80050b8:	e113      	b.n	80052e2 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80050ba:	88fb      	ldrh	r3, [r7, #6]
 80050bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d121      	bne.n	8005108 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	461a      	mov	r2, r3
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	781b      	ldrb	r3, [r3, #0]
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	4413      	add	r3, r2
 80050d2:	881b      	ldrh	r3, [r3, #0]
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050de:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	461a      	mov	r2, r3
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	441a      	add	r2, r3
 80050f0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80050f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005104:	b29b      	uxth	r3, r3
 8005106:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800510e:	2b01      	cmp	r3, #1
 8005110:	f040 80be 	bne.w	8005290 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	695a      	ldr	r2, [r3, #20]
 8005118:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800511c:	441a      	add	r2, r3
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	69da      	ldr	r2, [r3, #28]
 8005126:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800512a:	441a      	add	r2, r3
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	6a1a      	ldr	r2, [r3, #32]
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	691b      	ldr	r3, [r3, #16]
 8005138:	429a      	cmp	r2, r3
 800513a:	d309      	bcc.n	8005150 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	691b      	ldr	r3, [r3, #16]
 8005140:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	6a1a      	ldr	r2, [r3, #32]
 8005146:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005148:	1ad2      	subs	r2, r2, r3
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	621a      	str	r2, [r3, #32]
 800514e:	e015      	b.n	800517c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	6a1b      	ldr	r3, [r3, #32]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d107      	bne.n	8005168 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8005158:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800515c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8005166:	e009      	b.n	800517c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	6a1b      	ldr	r3, [r3, #32]
 800516c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	2200      	movs	r2, #0
 8005172:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	2200      	movs	r2, #0
 8005178:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	785b      	ldrb	r3, [r3, #1]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d15f      	bne.n	800524a <HAL_PCD_EP_DB_Transmit+0x7d8>
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005198:	b29b      	uxth	r3, r3
 800519a:	461a      	mov	r2, r3
 800519c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800519e:	4413      	add	r3, r2
 80051a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	781b      	ldrb	r3, [r3, #0]
 80051a6:	00da      	lsls	r2, r3, #3
 80051a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80051aa:	4413      	add	r3, r2
 80051ac:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80051b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80051b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051b4:	881b      	ldrh	r3, [r3, #0]
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80051bc:	b29a      	uxth	r2, r3
 80051be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051c0:	801a      	strh	r2, [r3, #0]
 80051c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d10a      	bne.n	80051de <HAL_PCD_EP_DB_Transmit+0x76c>
 80051c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051ca:	881b      	ldrh	r3, [r3, #0]
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051d6:	b29a      	uxth	r2, r3
 80051d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051da:	801a      	strh	r2, [r3, #0]
 80051dc:	e04e      	b.n	800527c <HAL_PCD_EP_DB_Transmit+0x80a>
 80051de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80051e0:	2b3e      	cmp	r3, #62	@ 0x3e
 80051e2:	d816      	bhi.n	8005212 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80051e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80051e6:	085b      	lsrs	r3, r3, #1
 80051e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80051ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80051ec:	f003 0301 	and.w	r3, r3, #1
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d002      	beq.n	80051fa <HAL_PCD_EP_DB_Transmit+0x788>
 80051f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80051f6:	3301      	adds	r3, #1
 80051f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80051fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051fc:	881b      	ldrh	r3, [r3, #0]
 80051fe:	b29a      	uxth	r2, r3
 8005200:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005202:	b29b      	uxth	r3, r3
 8005204:	029b      	lsls	r3, r3, #10
 8005206:	b29b      	uxth	r3, r3
 8005208:	4313      	orrs	r3, r2
 800520a:	b29a      	uxth	r2, r3
 800520c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800520e:	801a      	strh	r2, [r3, #0]
 8005210:	e034      	b.n	800527c <HAL_PCD_EP_DB_Transmit+0x80a>
 8005212:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005214:	095b      	lsrs	r3, r3, #5
 8005216:	663b      	str	r3, [r7, #96]	@ 0x60
 8005218:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800521a:	f003 031f 	and.w	r3, r3, #31
 800521e:	2b00      	cmp	r3, #0
 8005220:	d102      	bne.n	8005228 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8005222:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005224:	3b01      	subs	r3, #1
 8005226:	663b      	str	r3, [r7, #96]	@ 0x60
 8005228:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800522a:	881b      	ldrh	r3, [r3, #0]
 800522c:	b29a      	uxth	r2, r3
 800522e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005230:	b29b      	uxth	r3, r3
 8005232:	029b      	lsls	r3, r3, #10
 8005234:	b29b      	uxth	r3, r3
 8005236:	4313      	orrs	r3, r2
 8005238:	b29b      	uxth	r3, r3
 800523a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800523e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005242:	b29a      	uxth	r2, r3
 8005244:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005246:	801a      	strh	r2, [r3, #0]
 8005248:	e018      	b.n	800527c <HAL_PCD_EP_DB_Transmit+0x80a>
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	785b      	ldrb	r3, [r3, #1]
 800524e:	2b01      	cmp	r3, #1
 8005250:	d114      	bne.n	800527c <HAL_PCD_EP_DB_Transmit+0x80a>
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800525a:	b29b      	uxth	r3, r3
 800525c:	461a      	mov	r2, r3
 800525e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005260:	4413      	add	r3, r2
 8005262:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	00da      	lsls	r2, r3, #3
 800526a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800526c:	4413      	add	r3, r2
 800526e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005272:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005274:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005276:	b29a      	uxth	r2, r3
 8005278:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800527a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6818      	ldr	r0, [r3, #0]
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	6959      	ldr	r1, [r3, #20]
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	895a      	ldrh	r2, [r3, #10]
 8005288:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800528a:	b29b      	uxth	r3, r3
 800528c:	f003 fdd3 	bl	8008e36 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	461a      	mov	r2, r3
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	781b      	ldrb	r3, [r3, #0]
 800529a:	009b      	lsls	r3, r3, #2
 800529c:	4413      	add	r3, r2
 800529e:	881b      	ldrh	r3, [r3, #0]
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052aa:	82fb      	strh	r3, [r7, #22]
 80052ac:	8afb      	ldrh	r3, [r7, #22]
 80052ae:	f083 0310 	eor.w	r3, r3, #16
 80052b2:	82fb      	strh	r3, [r7, #22]
 80052b4:	8afb      	ldrh	r3, [r7, #22]
 80052b6:	f083 0320 	eor.w	r3, r3, #32
 80052ba:	82fb      	strh	r3, [r7, #22]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	461a      	mov	r2, r3
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	781b      	ldrb	r3, [r3, #0]
 80052c6:	009b      	lsls	r3, r3, #2
 80052c8:	441a      	add	r2, r3
 80052ca:	8afb      	ldrh	r3, [r7, #22]
 80052cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052dc:	b29b      	uxth	r3, r3
 80052de:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80052e0:	2300      	movs	r3, #0
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3798      	adds	r7, #152	@ 0x98
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}

080052ea <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80052ea:	b480      	push	{r7}
 80052ec:	b087      	sub	sp, #28
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	60f8      	str	r0, [r7, #12]
 80052f2:	607b      	str	r3, [r7, #4]
 80052f4:	460b      	mov	r3, r1
 80052f6:	817b      	strh	r3, [r7, #10]
 80052f8:	4613      	mov	r3, r2
 80052fa:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80052fc:	897b      	ldrh	r3, [r7, #10]
 80052fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005302:	b29b      	uxth	r3, r3
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00b      	beq.n	8005320 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005308:	897b      	ldrh	r3, [r7, #10]
 800530a:	f003 0207 	and.w	r2, r3, #7
 800530e:	4613      	mov	r3, r2
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	4413      	add	r3, r2
 8005314:	00db      	lsls	r3, r3, #3
 8005316:	3310      	adds	r3, #16
 8005318:	68fa      	ldr	r2, [r7, #12]
 800531a:	4413      	add	r3, r2
 800531c:	617b      	str	r3, [r7, #20]
 800531e:	e009      	b.n	8005334 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005320:	897a      	ldrh	r2, [r7, #10]
 8005322:	4613      	mov	r3, r2
 8005324:	009b      	lsls	r3, r3, #2
 8005326:	4413      	add	r3, r2
 8005328:	00db      	lsls	r3, r3, #3
 800532a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800532e:	68fa      	ldr	r2, [r7, #12]
 8005330:	4413      	add	r3, r2
 8005332:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8005334:	893b      	ldrh	r3, [r7, #8]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d107      	bne.n	800534a <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	2200      	movs	r2, #0
 800533e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	b29a      	uxth	r2, r3
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	80da      	strh	r2, [r3, #6]
 8005348:	e00b      	b.n	8005362 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	2201      	movs	r2, #1
 800534e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	b29a      	uxth	r2, r3
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	0c1b      	lsrs	r3, r3, #16
 800535c:	b29a      	uxth	r2, r3
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	371c      	adds	r7, #28
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr

08005370 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2201      	movs	r2, #1
 8005382:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2200      	movs	r2, #0
 800538a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8005394:	b29b      	uxth	r3, r3
 8005396:	f043 0301 	orr.w	r3, r3, #1
 800539a:	b29a      	uxth	r2, r3
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	f043 0302 	orr.w	r3, r3, #2
 80053ae:	b29a      	uxth	r2, r3
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80053b6:	2300      	movs	r3, #0
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	3714      	adds	r7, #20
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b085      	sub	sp, #20
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d141      	bne.n	8005456 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80053d2:	4b4b      	ldr	r3, [pc, #300]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80053da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053de:	d131      	bne.n	8005444 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053e0:	4b47      	ldr	r3, [pc, #284]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80053e6:	4a46      	ldr	r2, [pc, #280]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80053f0:	4b43      	ldr	r3, [pc, #268]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80053f8:	4a41      	ldr	r2, [pc, #260]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80053fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005400:	4b40      	ldr	r3, [pc, #256]	@ (8005504 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	2232      	movs	r2, #50	@ 0x32
 8005406:	fb02 f303 	mul.w	r3, r2, r3
 800540a:	4a3f      	ldr	r2, [pc, #252]	@ (8005508 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800540c:	fba2 2303 	umull	r2, r3, r2, r3
 8005410:	0c9b      	lsrs	r3, r3, #18
 8005412:	3301      	adds	r3, #1
 8005414:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005416:	e002      	b.n	800541e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	3b01      	subs	r3, #1
 800541c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800541e:	4b38      	ldr	r3, [pc, #224]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005420:	695b      	ldr	r3, [r3, #20]
 8005422:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005426:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800542a:	d102      	bne.n	8005432 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d1f2      	bne.n	8005418 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005432:	4b33      	ldr	r3, [pc, #204]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005434:	695b      	ldr	r3, [r3, #20]
 8005436:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800543a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800543e:	d158      	bne.n	80054f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005440:	2303      	movs	r3, #3
 8005442:	e057      	b.n	80054f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005444:	4b2e      	ldr	r3, [pc, #184]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005446:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800544a:	4a2d      	ldr	r2, [pc, #180]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800544c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005450:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005454:	e04d      	b.n	80054f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800545c:	d141      	bne.n	80054e2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800545e:	4b28      	ldr	r3, [pc, #160]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005466:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800546a:	d131      	bne.n	80054d0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800546c:	4b24      	ldr	r3, [pc, #144]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800546e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005472:	4a23      	ldr	r2, [pc, #140]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005474:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005478:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800547c:	4b20      	ldr	r3, [pc, #128]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005484:	4a1e      	ldr	r2, [pc, #120]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005486:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800548a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800548c:	4b1d      	ldr	r3, [pc, #116]	@ (8005504 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	2232      	movs	r2, #50	@ 0x32
 8005492:	fb02 f303 	mul.w	r3, r2, r3
 8005496:	4a1c      	ldr	r2, [pc, #112]	@ (8005508 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005498:	fba2 2303 	umull	r2, r3, r2, r3
 800549c:	0c9b      	lsrs	r3, r3, #18
 800549e:	3301      	adds	r3, #1
 80054a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054a2:	e002      	b.n	80054aa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	3b01      	subs	r3, #1
 80054a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054aa:	4b15      	ldr	r3, [pc, #84]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054b6:	d102      	bne.n	80054be <HAL_PWREx_ControlVoltageScaling+0xfa>
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d1f2      	bne.n	80054a4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80054be:	4b10      	ldr	r3, [pc, #64]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054c0:	695b      	ldr	r3, [r3, #20]
 80054c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054ca:	d112      	bne.n	80054f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80054cc:	2303      	movs	r3, #3
 80054ce:	e011      	b.n	80054f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80054e0:	e007      	b.n	80054f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80054e2:	4b07      	ldr	r3, [pc, #28]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80054ea:	4a05      	ldr	r2, [pc, #20]	@ (8005500 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80054f0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80054f2:	2300      	movs	r3, #0
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3714      	adds	r7, #20
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr
 8005500:	40007000 	.word	0x40007000
 8005504:	20000000 	.word	0x20000000
 8005508:	431bde83 	.word	0x431bde83

0800550c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800550c:	b480      	push	{r7}
 800550e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005510:	4b05      	ldr	r3, [pc, #20]	@ (8005528 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	4a04      	ldr	r2, [pc, #16]	@ (8005528 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005516:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800551a:	6093      	str	r3, [r2, #8]
}
 800551c:	bf00      	nop
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop
 8005528:	40007000 	.word	0x40007000

0800552c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b088      	sub	sp, #32
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d101      	bne.n	800553e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e2fe      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 0301 	and.w	r3, r3, #1
 8005546:	2b00      	cmp	r3, #0
 8005548:	d075      	beq.n	8005636 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800554a:	4b97      	ldr	r3, [pc, #604]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f003 030c 	and.w	r3, r3, #12
 8005552:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005554:	4b94      	ldr	r3, [pc, #592]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 8005556:	68db      	ldr	r3, [r3, #12]
 8005558:	f003 0303 	and.w	r3, r3, #3
 800555c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800555e:	69bb      	ldr	r3, [r7, #24]
 8005560:	2b0c      	cmp	r3, #12
 8005562:	d102      	bne.n	800556a <HAL_RCC_OscConfig+0x3e>
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	2b03      	cmp	r3, #3
 8005568:	d002      	beq.n	8005570 <HAL_RCC_OscConfig+0x44>
 800556a:	69bb      	ldr	r3, [r7, #24]
 800556c:	2b08      	cmp	r3, #8
 800556e:	d10b      	bne.n	8005588 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005570:	4b8d      	ldr	r3, [pc, #564]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005578:	2b00      	cmp	r3, #0
 800557a:	d05b      	beq.n	8005634 <HAL_RCC_OscConfig+0x108>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d157      	bne.n	8005634 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	e2d9      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005590:	d106      	bne.n	80055a0 <HAL_RCC_OscConfig+0x74>
 8005592:	4b85      	ldr	r3, [pc, #532]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a84      	ldr	r2, [pc, #528]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 8005598:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800559c:	6013      	str	r3, [r2, #0]
 800559e:	e01d      	b.n	80055dc <HAL_RCC_OscConfig+0xb0>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80055a8:	d10c      	bne.n	80055c4 <HAL_RCC_OscConfig+0x98>
 80055aa:	4b7f      	ldr	r3, [pc, #508]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a7e      	ldr	r2, [pc, #504]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 80055b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80055b4:	6013      	str	r3, [r2, #0]
 80055b6:	4b7c      	ldr	r3, [pc, #496]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a7b      	ldr	r2, [pc, #492]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 80055bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055c0:	6013      	str	r3, [r2, #0]
 80055c2:	e00b      	b.n	80055dc <HAL_RCC_OscConfig+0xb0>
 80055c4:	4b78      	ldr	r3, [pc, #480]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a77      	ldr	r2, [pc, #476]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 80055ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ce:	6013      	str	r3, [r2, #0]
 80055d0:	4b75      	ldr	r3, [pc, #468]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a74      	ldr	r2, [pc, #464]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 80055d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d013      	beq.n	800560c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055e4:	f7fb ffa2 	bl	800152c <HAL_GetTick>
 80055e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055ea:	e008      	b.n	80055fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055ec:	f7fb ff9e 	bl	800152c <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	2b64      	cmp	r3, #100	@ 0x64
 80055f8:	d901      	bls.n	80055fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e29e      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055fe:	4b6a      	ldr	r3, [pc, #424]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d0f0      	beq.n	80055ec <HAL_RCC_OscConfig+0xc0>
 800560a:	e014      	b.n	8005636 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800560c:	f7fb ff8e 	bl	800152c <HAL_GetTick>
 8005610:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005612:	e008      	b.n	8005626 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005614:	f7fb ff8a 	bl	800152c <HAL_GetTick>
 8005618:	4602      	mov	r2, r0
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	2b64      	cmp	r3, #100	@ 0x64
 8005620:	d901      	bls.n	8005626 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005622:	2303      	movs	r3, #3
 8005624:	e28a      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005626:	4b60      	ldr	r3, [pc, #384]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d1f0      	bne.n	8005614 <HAL_RCC_OscConfig+0xe8>
 8005632:	e000      	b.n	8005636 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005634:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 0302 	and.w	r3, r3, #2
 800563e:	2b00      	cmp	r3, #0
 8005640:	d075      	beq.n	800572e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005642:	4b59      	ldr	r3, [pc, #356]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	f003 030c 	and.w	r3, r3, #12
 800564a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800564c:	4b56      	ldr	r3, [pc, #344]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	f003 0303 	and.w	r3, r3, #3
 8005654:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005656:	69bb      	ldr	r3, [r7, #24]
 8005658:	2b0c      	cmp	r3, #12
 800565a:	d102      	bne.n	8005662 <HAL_RCC_OscConfig+0x136>
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	2b02      	cmp	r3, #2
 8005660:	d002      	beq.n	8005668 <HAL_RCC_OscConfig+0x13c>
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	2b04      	cmp	r3, #4
 8005666:	d11f      	bne.n	80056a8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005668:	4b4f      	ldr	r3, [pc, #316]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005670:	2b00      	cmp	r3, #0
 8005672:	d005      	beq.n	8005680 <HAL_RCC_OscConfig+0x154>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	68db      	ldr	r3, [r3, #12]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d101      	bne.n	8005680 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	e25d      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005680:	4b49      	ldr	r3, [pc, #292]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	691b      	ldr	r3, [r3, #16]
 800568c:	061b      	lsls	r3, r3, #24
 800568e:	4946      	ldr	r1, [pc, #280]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 8005690:	4313      	orrs	r3, r2
 8005692:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005694:	4b45      	ldr	r3, [pc, #276]	@ (80057ac <HAL_RCC_OscConfig+0x280>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4618      	mov	r0, r3
 800569a:	f7fb fefb 	bl	8001494 <HAL_InitTick>
 800569e:	4603      	mov	r3, r0
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d043      	beq.n	800572c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e249      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d023      	beq.n	80056f8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056b0:	4b3d      	ldr	r3, [pc, #244]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a3c      	ldr	r2, [pc, #240]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 80056b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056bc:	f7fb ff36 	bl	800152c <HAL_GetTick>
 80056c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056c2:	e008      	b.n	80056d6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056c4:	f7fb ff32 	bl	800152c <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d901      	bls.n	80056d6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e232      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056d6:	4b34      	ldr	r3, [pc, #208]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d0f0      	beq.n	80056c4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056e2:	4b31      	ldr	r3, [pc, #196]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	691b      	ldr	r3, [r3, #16]
 80056ee:	061b      	lsls	r3, r3, #24
 80056f0:	492d      	ldr	r1, [pc, #180]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 80056f2:	4313      	orrs	r3, r2
 80056f4:	604b      	str	r3, [r1, #4]
 80056f6:	e01a      	b.n	800572e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056f8:	4b2b      	ldr	r3, [pc, #172]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a2a      	ldr	r2, [pc, #168]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 80056fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005702:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005704:	f7fb ff12 	bl	800152c <HAL_GetTick>
 8005708:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800570a:	e008      	b.n	800571e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800570c:	f7fb ff0e 	bl	800152c <HAL_GetTick>
 8005710:	4602      	mov	r2, r0
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	2b02      	cmp	r3, #2
 8005718:	d901      	bls.n	800571e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800571a:	2303      	movs	r3, #3
 800571c:	e20e      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800571e:	4b22      	ldr	r3, [pc, #136]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005726:	2b00      	cmp	r3, #0
 8005728:	d1f0      	bne.n	800570c <HAL_RCC_OscConfig+0x1e0>
 800572a:	e000      	b.n	800572e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800572c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0308 	and.w	r3, r3, #8
 8005736:	2b00      	cmp	r3, #0
 8005738:	d041      	beq.n	80057be <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	695b      	ldr	r3, [r3, #20]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d01c      	beq.n	800577c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005742:	4b19      	ldr	r3, [pc, #100]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 8005744:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005748:	4a17      	ldr	r2, [pc, #92]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 800574a:	f043 0301 	orr.w	r3, r3, #1
 800574e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005752:	f7fb feeb 	bl	800152c <HAL_GetTick>
 8005756:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005758:	e008      	b.n	800576c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800575a:	f7fb fee7 	bl	800152c <HAL_GetTick>
 800575e:	4602      	mov	r2, r0
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	1ad3      	subs	r3, r2, r3
 8005764:	2b02      	cmp	r3, #2
 8005766:	d901      	bls.n	800576c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005768:	2303      	movs	r3, #3
 800576a:	e1e7      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800576c:	4b0e      	ldr	r3, [pc, #56]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 800576e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005772:	f003 0302 	and.w	r3, r3, #2
 8005776:	2b00      	cmp	r3, #0
 8005778:	d0ef      	beq.n	800575a <HAL_RCC_OscConfig+0x22e>
 800577a:	e020      	b.n	80057be <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800577c:	4b0a      	ldr	r3, [pc, #40]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 800577e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005782:	4a09      	ldr	r2, [pc, #36]	@ (80057a8 <HAL_RCC_OscConfig+0x27c>)
 8005784:	f023 0301 	bic.w	r3, r3, #1
 8005788:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800578c:	f7fb fece 	bl	800152c <HAL_GetTick>
 8005790:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005792:	e00d      	b.n	80057b0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005794:	f7fb feca 	bl	800152c <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	2b02      	cmp	r3, #2
 80057a0:	d906      	bls.n	80057b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	e1ca      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
 80057a6:	bf00      	nop
 80057a8:	40021000 	.word	0x40021000
 80057ac:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80057b0:	4b8c      	ldr	r3, [pc, #560]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 80057b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057b6:	f003 0302 	and.w	r3, r3, #2
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d1ea      	bne.n	8005794 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 0304 	and.w	r3, r3, #4
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f000 80a6 	beq.w	8005918 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057cc:	2300      	movs	r3, #0
 80057ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80057d0:	4b84      	ldr	r3, [pc, #528]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 80057d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d101      	bne.n	80057e0 <HAL_RCC_OscConfig+0x2b4>
 80057dc:	2301      	movs	r3, #1
 80057de:	e000      	b.n	80057e2 <HAL_RCC_OscConfig+0x2b6>
 80057e0:	2300      	movs	r3, #0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d00d      	beq.n	8005802 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057e6:	4b7f      	ldr	r3, [pc, #508]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 80057e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057ea:	4a7e      	ldr	r2, [pc, #504]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 80057ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80057f2:	4b7c      	ldr	r3, [pc, #496]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 80057f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057fa:	60fb      	str	r3, [r7, #12]
 80057fc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80057fe:	2301      	movs	r3, #1
 8005800:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005802:	4b79      	ldr	r3, [pc, #484]	@ (80059e8 <HAL_RCC_OscConfig+0x4bc>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800580a:	2b00      	cmp	r3, #0
 800580c:	d118      	bne.n	8005840 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800580e:	4b76      	ldr	r3, [pc, #472]	@ (80059e8 <HAL_RCC_OscConfig+0x4bc>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a75      	ldr	r2, [pc, #468]	@ (80059e8 <HAL_RCC_OscConfig+0x4bc>)
 8005814:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005818:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800581a:	f7fb fe87 	bl	800152c <HAL_GetTick>
 800581e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005820:	e008      	b.n	8005834 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005822:	f7fb fe83 	bl	800152c <HAL_GetTick>
 8005826:	4602      	mov	r2, r0
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	2b02      	cmp	r3, #2
 800582e:	d901      	bls.n	8005834 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	e183      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005834:	4b6c      	ldr	r3, [pc, #432]	@ (80059e8 <HAL_RCC_OscConfig+0x4bc>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800583c:	2b00      	cmp	r3, #0
 800583e:	d0f0      	beq.n	8005822 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	2b01      	cmp	r3, #1
 8005846:	d108      	bne.n	800585a <HAL_RCC_OscConfig+0x32e>
 8005848:	4b66      	ldr	r3, [pc, #408]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 800584a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800584e:	4a65      	ldr	r2, [pc, #404]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 8005850:	f043 0301 	orr.w	r3, r3, #1
 8005854:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005858:	e024      	b.n	80058a4 <HAL_RCC_OscConfig+0x378>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	2b05      	cmp	r3, #5
 8005860:	d110      	bne.n	8005884 <HAL_RCC_OscConfig+0x358>
 8005862:	4b60      	ldr	r3, [pc, #384]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 8005864:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005868:	4a5e      	ldr	r2, [pc, #376]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 800586a:	f043 0304 	orr.w	r3, r3, #4
 800586e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005872:	4b5c      	ldr	r3, [pc, #368]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 8005874:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005878:	4a5a      	ldr	r2, [pc, #360]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 800587a:	f043 0301 	orr.w	r3, r3, #1
 800587e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005882:	e00f      	b.n	80058a4 <HAL_RCC_OscConfig+0x378>
 8005884:	4b57      	ldr	r3, [pc, #348]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 8005886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800588a:	4a56      	ldr	r2, [pc, #344]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 800588c:	f023 0301 	bic.w	r3, r3, #1
 8005890:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005894:	4b53      	ldr	r3, [pc, #332]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 8005896:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800589a:	4a52      	ldr	r2, [pc, #328]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 800589c:	f023 0304 	bic.w	r3, r3, #4
 80058a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d016      	beq.n	80058da <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ac:	f7fb fe3e 	bl	800152c <HAL_GetTick>
 80058b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058b2:	e00a      	b.n	80058ca <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058b4:	f7fb fe3a 	bl	800152c <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d901      	bls.n	80058ca <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80058c6:	2303      	movs	r3, #3
 80058c8:	e138      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058ca:	4b46      	ldr	r3, [pc, #280]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 80058cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058d0:	f003 0302 	and.w	r3, r3, #2
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d0ed      	beq.n	80058b4 <HAL_RCC_OscConfig+0x388>
 80058d8:	e015      	b.n	8005906 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058da:	f7fb fe27 	bl	800152c <HAL_GetTick>
 80058de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80058e0:	e00a      	b.n	80058f8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058e2:	f7fb fe23 	bl	800152c <HAL_GetTick>
 80058e6:	4602      	mov	r2, r0
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d901      	bls.n	80058f8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80058f4:	2303      	movs	r3, #3
 80058f6:	e121      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80058f8:	4b3a      	ldr	r3, [pc, #232]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 80058fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058fe:	f003 0302 	and.w	r3, r3, #2
 8005902:	2b00      	cmp	r3, #0
 8005904:	d1ed      	bne.n	80058e2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005906:	7ffb      	ldrb	r3, [r7, #31]
 8005908:	2b01      	cmp	r3, #1
 800590a:	d105      	bne.n	8005918 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800590c:	4b35      	ldr	r3, [pc, #212]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 800590e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005910:	4a34      	ldr	r2, [pc, #208]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 8005912:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005916:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f003 0320 	and.w	r3, r3, #32
 8005920:	2b00      	cmp	r3, #0
 8005922:	d03c      	beq.n	800599e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	699b      	ldr	r3, [r3, #24]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d01c      	beq.n	8005966 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800592c:	4b2d      	ldr	r3, [pc, #180]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 800592e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005932:	4a2c      	ldr	r2, [pc, #176]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 8005934:	f043 0301 	orr.w	r3, r3, #1
 8005938:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800593c:	f7fb fdf6 	bl	800152c <HAL_GetTick>
 8005940:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005942:	e008      	b.n	8005956 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005944:	f7fb fdf2 	bl	800152c <HAL_GetTick>
 8005948:	4602      	mov	r2, r0
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	2b02      	cmp	r3, #2
 8005950:	d901      	bls.n	8005956 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005952:	2303      	movs	r3, #3
 8005954:	e0f2      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005956:	4b23      	ldr	r3, [pc, #140]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 8005958:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800595c:	f003 0302 	and.w	r3, r3, #2
 8005960:	2b00      	cmp	r3, #0
 8005962:	d0ef      	beq.n	8005944 <HAL_RCC_OscConfig+0x418>
 8005964:	e01b      	b.n	800599e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005966:	4b1f      	ldr	r3, [pc, #124]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 8005968:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800596c:	4a1d      	ldr	r2, [pc, #116]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 800596e:	f023 0301 	bic.w	r3, r3, #1
 8005972:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005976:	f7fb fdd9 	bl	800152c <HAL_GetTick>
 800597a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800597c:	e008      	b.n	8005990 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800597e:	f7fb fdd5 	bl	800152c <HAL_GetTick>
 8005982:	4602      	mov	r2, r0
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	2b02      	cmp	r3, #2
 800598a:	d901      	bls.n	8005990 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800598c:	2303      	movs	r3, #3
 800598e:	e0d5      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005990:	4b14      	ldr	r3, [pc, #80]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 8005992:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005996:	f003 0302 	and.w	r3, r3, #2
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1ef      	bne.n	800597e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	69db      	ldr	r3, [r3, #28]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	f000 80c9 	beq.w	8005b3a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80059a8:	4b0e      	ldr	r3, [pc, #56]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	f003 030c 	and.w	r3, r3, #12
 80059b0:	2b0c      	cmp	r3, #12
 80059b2:	f000 8083 	beq.w	8005abc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	69db      	ldr	r3, [r3, #28]
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d15e      	bne.n	8005a7c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059be:	4b09      	ldr	r3, [pc, #36]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a08      	ldr	r2, [pc, #32]	@ (80059e4 <HAL_RCC_OscConfig+0x4b8>)
 80059c4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80059c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ca:	f7fb fdaf 	bl	800152c <HAL_GetTick>
 80059ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059d0:	e00c      	b.n	80059ec <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059d2:	f7fb fdab 	bl	800152c <HAL_GetTick>
 80059d6:	4602      	mov	r2, r0
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	2b02      	cmp	r3, #2
 80059de:	d905      	bls.n	80059ec <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	e0ab      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
 80059e4:	40021000 	.word	0x40021000
 80059e8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059ec:	4b55      	ldr	r3, [pc, #340]	@ (8005b44 <HAL_RCC_OscConfig+0x618>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d1ec      	bne.n	80059d2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80059f8:	4b52      	ldr	r3, [pc, #328]	@ (8005b44 <HAL_RCC_OscConfig+0x618>)
 80059fa:	68da      	ldr	r2, [r3, #12]
 80059fc:	4b52      	ldr	r3, [pc, #328]	@ (8005b48 <HAL_RCC_OscConfig+0x61c>)
 80059fe:	4013      	ands	r3, r2
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	6a11      	ldr	r1, [r2, #32]
 8005a04:	687a      	ldr	r2, [r7, #4]
 8005a06:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a08:	3a01      	subs	r2, #1
 8005a0a:	0112      	lsls	r2, r2, #4
 8005a0c:	4311      	orrs	r1, r2
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005a12:	0212      	lsls	r2, r2, #8
 8005a14:	4311      	orrs	r1, r2
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005a1a:	0852      	lsrs	r2, r2, #1
 8005a1c:	3a01      	subs	r2, #1
 8005a1e:	0552      	lsls	r2, r2, #21
 8005a20:	4311      	orrs	r1, r2
 8005a22:	687a      	ldr	r2, [r7, #4]
 8005a24:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005a26:	0852      	lsrs	r2, r2, #1
 8005a28:	3a01      	subs	r2, #1
 8005a2a:	0652      	lsls	r2, r2, #25
 8005a2c:	4311      	orrs	r1, r2
 8005a2e:	687a      	ldr	r2, [r7, #4]
 8005a30:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005a32:	06d2      	lsls	r2, r2, #27
 8005a34:	430a      	orrs	r2, r1
 8005a36:	4943      	ldr	r1, [pc, #268]	@ (8005b44 <HAL_RCC_OscConfig+0x618>)
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a3c:	4b41      	ldr	r3, [pc, #260]	@ (8005b44 <HAL_RCC_OscConfig+0x618>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a40      	ldr	r2, [pc, #256]	@ (8005b44 <HAL_RCC_OscConfig+0x618>)
 8005a42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a46:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005a48:	4b3e      	ldr	r3, [pc, #248]	@ (8005b44 <HAL_RCC_OscConfig+0x618>)
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	4a3d      	ldr	r2, [pc, #244]	@ (8005b44 <HAL_RCC_OscConfig+0x618>)
 8005a4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a52:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a54:	f7fb fd6a 	bl	800152c <HAL_GetTick>
 8005a58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a5a:	e008      	b.n	8005a6e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a5c:	f7fb fd66 	bl	800152c <HAL_GetTick>
 8005a60:	4602      	mov	r2, r0
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d901      	bls.n	8005a6e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005a6a:	2303      	movs	r3, #3
 8005a6c:	e066      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a6e:	4b35      	ldr	r3, [pc, #212]	@ (8005b44 <HAL_RCC_OscConfig+0x618>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d0f0      	beq.n	8005a5c <HAL_RCC_OscConfig+0x530>
 8005a7a:	e05e      	b.n	8005b3a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a7c:	4b31      	ldr	r3, [pc, #196]	@ (8005b44 <HAL_RCC_OscConfig+0x618>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a30      	ldr	r2, [pc, #192]	@ (8005b44 <HAL_RCC_OscConfig+0x618>)
 8005a82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a88:	f7fb fd50 	bl	800152c <HAL_GetTick>
 8005a8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a8e:	e008      	b.n	8005aa2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a90:	f7fb fd4c 	bl	800152c <HAL_GetTick>
 8005a94:	4602      	mov	r2, r0
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	2b02      	cmp	r3, #2
 8005a9c:	d901      	bls.n	8005aa2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005a9e:	2303      	movs	r3, #3
 8005aa0:	e04c      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005aa2:	4b28      	ldr	r3, [pc, #160]	@ (8005b44 <HAL_RCC_OscConfig+0x618>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d1f0      	bne.n	8005a90 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005aae:	4b25      	ldr	r3, [pc, #148]	@ (8005b44 <HAL_RCC_OscConfig+0x618>)
 8005ab0:	68da      	ldr	r2, [r3, #12]
 8005ab2:	4924      	ldr	r1, [pc, #144]	@ (8005b44 <HAL_RCC_OscConfig+0x618>)
 8005ab4:	4b25      	ldr	r3, [pc, #148]	@ (8005b4c <HAL_RCC_OscConfig+0x620>)
 8005ab6:	4013      	ands	r3, r2
 8005ab8:	60cb      	str	r3, [r1, #12]
 8005aba:	e03e      	b.n	8005b3a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	69db      	ldr	r3, [r3, #28]
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d101      	bne.n	8005ac8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	e039      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005ac8:	4b1e      	ldr	r3, [pc, #120]	@ (8005b44 <HAL_RCC_OscConfig+0x618>)
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	f003 0203 	and.w	r2, r3, #3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6a1b      	ldr	r3, [r3, #32]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d12c      	bne.n	8005b36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae6:	3b01      	subs	r3, #1
 8005ae8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d123      	bne.n	8005b36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d11b      	bne.n	8005b36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b08:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d113      	bne.n	8005b36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b18:	085b      	lsrs	r3, r3, #1
 8005b1a:	3b01      	subs	r3, #1
 8005b1c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d109      	bne.n	8005b36 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b2c:	085b      	lsrs	r3, r3, #1
 8005b2e:	3b01      	subs	r3, #1
 8005b30:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b32:	429a      	cmp	r2, r3
 8005b34:	d001      	beq.n	8005b3a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e000      	b.n	8005b3c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3720      	adds	r7, #32
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}
 8005b44:	40021000 	.word	0x40021000
 8005b48:	019f800c 	.word	0x019f800c
 8005b4c:	feeefffc 	.word	0xfeeefffc

08005b50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b086      	sub	sp, #24
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d101      	bne.n	8005b68 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	e11e      	b.n	8005da6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b68:	4b91      	ldr	r3, [pc, #580]	@ (8005db0 <HAL_RCC_ClockConfig+0x260>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 030f 	and.w	r3, r3, #15
 8005b70:	683a      	ldr	r2, [r7, #0]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d910      	bls.n	8005b98 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b76:	4b8e      	ldr	r3, [pc, #568]	@ (8005db0 <HAL_RCC_ClockConfig+0x260>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f023 020f 	bic.w	r2, r3, #15
 8005b7e:	498c      	ldr	r1, [pc, #560]	@ (8005db0 <HAL_RCC_ClockConfig+0x260>)
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b86:	4b8a      	ldr	r3, [pc, #552]	@ (8005db0 <HAL_RCC_ClockConfig+0x260>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 030f 	and.w	r3, r3, #15
 8005b8e:	683a      	ldr	r2, [r7, #0]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d001      	beq.n	8005b98 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e106      	b.n	8005da6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0301 	and.w	r3, r3, #1
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d073      	beq.n	8005c8c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	2b03      	cmp	r3, #3
 8005baa:	d129      	bne.n	8005c00 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bac:	4b81      	ldr	r3, [pc, #516]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d101      	bne.n	8005bbc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e0f4      	b.n	8005da6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005bbc:	f000 f99e 	bl	8005efc <RCC_GetSysClockFreqFromPLLSource>
 8005bc0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	4a7c      	ldr	r2, [pc, #496]	@ (8005db8 <HAL_RCC_ClockConfig+0x268>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d93f      	bls.n	8005c4a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005bca:	4b7a      	ldr	r3, [pc, #488]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005bcc:	689b      	ldr	r3, [r3, #8]
 8005bce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d009      	beq.n	8005bea <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d033      	beq.n	8005c4a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d12f      	bne.n	8005c4a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005bea:	4b72      	ldr	r3, [pc, #456]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005bf2:	4a70      	ldr	r2, [pc, #448]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005bf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005bf8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005bfa:	2380      	movs	r3, #128	@ 0x80
 8005bfc:	617b      	str	r3, [r7, #20]
 8005bfe:	e024      	b.n	8005c4a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	2b02      	cmp	r3, #2
 8005c06:	d107      	bne.n	8005c18 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c08:	4b6a      	ldr	r3, [pc, #424]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d109      	bne.n	8005c28 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	e0c6      	b.n	8005da6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c18:	4b66      	ldr	r3, [pc, #408]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d101      	bne.n	8005c28 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e0be      	b.n	8005da6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005c28:	f000 f8ce 	bl	8005dc8 <HAL_RCC_GetSysClockFreq>
 8005c2c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	4a61      	ldr	r2, [pc, #388]	@ (8005db8 <HAL_RCC_ClockConfig+0x268>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d909      	bls.n	8005c4a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005c36:	4b5f      	ldr	r3, [pc, #380]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c3e:	4a5d      	ldr	r2, [pc, #372]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005c40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c44:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005c46:	2380      	movs	r3, #128	@ 0x80
 8005c48:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005c4a:	4b5a      	ldr	r3, [pc, #360]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	f023 0203 	bic.w	r2, r3, #3
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	4957      	ldr	r1, [pc, #348]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c5c:	f7fb fc66 	bl	800152c <HAL_GetTick>
 8005c60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c62:	e00a      	b.n	8005c7a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c64:	f7fb fc62 	bl	800152c <HAL_GetTick>
 8005c68:	4602      	mov	r2, r0
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	1ad3      	subs	r3, r2, r3
 8005c6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d901      	bls.n	8005c7a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005c76:	2303      	movs	r3, #3
 8005c78:	e095      	b.n	8005da6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c7a:	4b4e      	ldr	r3, [pc, #312]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	f003 020c 	and.w	r2, r3, #12
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	009b      	lsls	r3, r3, #2
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d1eb      	bne.n	8005c64 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f003 0302 	and.w	r3, r3, #2
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d023      	beq.n	8005ce0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f003 0304 	and.w	r3, r3, #4
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d005      	beq.n	8005cb0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ca4:	4b43      	ldr	r3, [pc, #268]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	4a42      	ldr	r2, [pc, #264]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005caa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005cae:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f003 0308 	and.w	r3, r3, #8
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d007      	beq.n	8005ccc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005cbc:	4b3d      	ldr	r3, [pc, #244]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005cc4:	4a3b      	ldr	r2, [pc, #236]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005cc6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005cca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ccc:	4b39      	ldr	r3, [pc, #228]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	4936      	ldr	r1, [pc, #216]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	608b      	str	r3, [r1, #8]
 8005cde:	e008      	b.n	8005cf2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	2b80      	cmp	r3, #128	@ 0x80
 8005ce4:	d105      	bne.n	8005cf2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005ce6:	4b33      	ldr	r3, [pc, #204]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	4a32      	ldr	r2, [pc, #200]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005cec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005cf0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cf2:	4b2f      	ldr	r3, [pc, #188]	@ (8005db0 <HAL_RCC_ClockConfig+0x260>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f003 030f 	and.w	r3, r3, #15
 8005cfa:	683a      	ldr	r2, [r7, #0]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d21d      	bcs.n	8005d3c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d00:	4b2b      	ldr	r3, [pc, #172]	@ (8005db0 <HAL_RCC_ClockConfig+0x260>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f023 020f 	bic.w	r2, r3, #15
 8005d08:	4929      	ldr	r1, [pc, #164]	@ (8005db0 <HAL_RCC_ClockConfig+0x260>)
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005d10:	f7fb fc0c 	bl	800152c <HAL_GetTick>
 8005d14:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d16:	e00a      	b.n	8005d2e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d18:	f7fb fc08 	bl	800152c <HAL_GetTick>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d901      	bls.n	8005d2e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005d2a:	2303      	movs	r3, #3
 8005d2c:	e03b      	b.n	8005da6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d2e:	4b20      	ldr	r3, [pc, #128]	@ (8005db0 <HAL_RCC_ClockConfig+0x260>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f003 030f 	and.w	r3, r3, #15
 8005d36:	683a      	ldr	r2, [r7, #0]
 8005d38:	429a      	cmp	r2, r3
 8005d3a:	d1ed      	bne.n	8005d18 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f003 0304 	and.w	r3, r3, #4
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d008      	beq.n	8005d5a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d48:	4b1a      	ldr	r3, [pc, #104]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	68db      	ldr	r3, [r3, #12]
 8005d54:	4917      	ldr	r1, [pc, #92]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005d56:	4313      	orrs	r3, r2
 8005d58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 0308 	and.w	r3, r3, #8
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d009      	beq.n	8005d7a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d66:	4b13      	ldr	r3, [pc, #76]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	00db      	lsls	r3, r3, #3
 8005d74:	490f      	ldr	r1, [pc, #60]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005d76:	4313      	orrs	r3, r2
 8005d78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005d7a:	f000 f825 	bl	8005dc8 <HAL_RCC_GetSysClockFreq>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	4b0c      	ldr	r3, [pc, #48]	@ (8005db4 <HAL_RCC_ClockConfig+0x264>)
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	091b      	lsrs	r3, r3, #4
 8005d86:	f003 030f 	and.w	r3, r3, #15
 8005d8a:	490c      	ldr	r1, [pc, #48]	@ (8005dbc <HAL_RCC_ClockConfig+0x26c>)
 8005d8c:	5ccb      	ldrb	r3, [r1, r3]
 8005d8e:	f003 031f 	and.w	r3, r3, #31
 8005d92:	fa22 f303 	lsr.w	r3, r2, r3
 8005d96:	4a0a      	ldr	r2, [pc, #40]	@ (8005dc0 <HAL_RCC_ClockConfig+0x270>)
 8005d98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8005dc4 <HAL_RCC_ClockConfig+0x274>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7fb fb78 	bl	8001494 <HAL_InitTick>
 8005da4:	4603      	mov	r3, r0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3718      	adds	r7, #24
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	bf00      	nop
 8005db0:	40022000 	.word	0x40022000
 8005db4:	40021000 	.word	0x40021000
 8005db8:	04c4b400 	.word	0x04c4b400
 8005dbc:	0800b200 	.word	0x0800b200
 8005dc0:	20000000 	.word	0x20000000
 8005dc4:	20000004 	.word	0x20000004

08005dc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b087      	sub	sp, #28
 8005dcc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005dce:	4b2c      	ldr	r3, [pc, #176]	@ (8005e80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	f003 030c 	and.w	r3, r3, #12
 8005dd6:	2b04      	cmp	r3, #4
 8005dd8:	d102      	bne.n	8005de0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005dda:	4b2a      	ldr	r3, [pc, #168]	@ (8005e84 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005ddc:	613b      	str	r3, [r7, #16]
 8005dde:	e047      	b.n	8005e70 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005de0:	4b27      	ldr	r3, [pc, #156]	@ (8005e80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	f003 030c 	and.w	r3, r3, #12
 8005de8:	2b08      	cmp	r3, #8
 8005dea:	d102      	bne.n	8005df2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005dec:	4b26      	ldr	r3, [pc, #152]	@ (8005e88 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005dee:	613b      	str	r3, [r7, #16]
 8005df0:	e03e      	b.n	8005e70 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005df2:	4b23      	ldr	r3, [pc, #140]	@ (8005e80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	f003 030c 	and.w	r3, r3, #12
 8005dfa:	2b0c      	cmp	r3, #12
 8005dfc:	d136      	bne.n	8005e6c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005dfe:	4b20      	ldr	r3, [pc, #128]	@ (8005e80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e00:	68db      	ldr	r3, [r3, #12]
 8005e02:	f003 0303 	and.w	r3, r3, #3
 8005e06:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005e08:	4b1d      	ldr	r3, [pc, #116]	@ (8005e80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	091b      	lsrs	r3, r3, #4
 8005e0e:	f003 030f 	and.w	r3, r3, #15
 8005e12:	3301      	adds	r3, #1
 8005e14:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2b03      	cmp	r3, #3
 8005e1a:	d10c      	bne.n	8005e36 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005e1c:	4a1a      	ldr	r2, [pc, #104]	@ (8005e88 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e24:	4a16      	ldr	r2, [pc, #88]	@ (8005e80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e26:	68d2      	ldr	r2, [r2, #12]
 8005e28:	0a12      	lsrs	r2, r2, #8
 8005e2a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005e2e:	fb02 f303 	mul.w	r3, r2, r3
 8005e32:	617b      	str	r3, [r7, #20]
      break;
 8005e34:	e00c      	b.n	8005e50 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005e36:	4a13      	ldr	r2, [pc, #76]	@ (8005e84 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e3e:	4a10      	ldr	r2, [pc, #64]	@ (8005e80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e40:	68d2      	ldr	r2, [r2, #12]
 8005e42:	0a12      	lsrs	r2, r2, #8
 8005e44:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005e48:	fb02 f303 	mul.w	r3, r2, r3
 8005e4c:	617b      	str	r3, [r7, #20]
      break;
 8005e4e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005e50:	4b0b      	ldr	r3, [pc, #44]	@ (8005e80 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	0e5b      	lsrs	r3, r3, #25
 8005e56:	f003 0303 	and.w	r3, r3, #3
 8005e5a:	3301      	adds	r3, #1
 8005e5c:	005b      	lsls	r3, r3, #1
 8005e5e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005e60:	697a      	ldr	r2, [r7, #20]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e68:	613b      	str	r3, [r7, #16]
 8005e6a:	e001      	b.n	8005e70 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005e70:	693b      	ldr	r3, [r7, #16]
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	371c      	adds	r7, #28
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr
 8005e7e:	bf00      	nop
 8005e80:	40021000 	.word	0x40021000
 8005e84:	00f42400 	.word	0x00f42400
 8005e88:	007a1200 	.word	0x007a1200

08005e8c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e90:	4b03      	ldr	r3, [pc, #12]	@ (8005ea0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005e92:	681b      	ldr	r3, [r3, #0]
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	46bd      	mov	sp, r7
 8005e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop
 8005ea0:	20000000 	.word	0x20000000

08005ea4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005ea8:	f7ff fff0 	bl	8005e8c <HAL_RCC_GetHCLKFreq>
 8005eac:	4602      	mov	r2, r0
 8005eae:	4b06      	ldr	r3, [pc, #24]	@ (8005ec8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	0a1b      	lsrs	r3, r3, #8
 8005eb4:	f003 0307 	and.w	r3, r3, #7
 8005eb8:	4904      	ldr	r1, [pc, #16]	@ (8005ecc <HAL_RCC_GetPCLK1Freq+0x28>)
 8005eba:	5ccb      	ldrb	r3, [r1, r3]
 8005ebc:	f003 031f 	and.w	r3, r3, #31
 8005ec0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	40021000 	.word	0x40021000
 8005ecc:	0800b210 	.word	0x0800b210

08005ed0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005ed4:	f7ff ffda 	bl	8005e8c <HAL_RCC_GetHCLKFreq>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	4b06      	ldr	r3, [pc, #24]	@ (8005ef4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	0adb      	lsrs	r3, r3, #11
 8005ee0:	f003 0307 	and.w	r3, r3, #7
 8005ee4:	4904      	ldr	r1, [pc, #16]	@ (8005ef8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005ee6:	5ccb      	ldrb	r3, [r1, r3]
 8005ee8:	f003 031f 	and.w	r3, r3, #31
 8005eec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	bd80      	pop	{r7, pc}
 8005ef4:	40021000 	.word	0x40021000
 8005ef8:	0800b210 	.word	0x0800b210

08005efc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b087      	sub	sp, #28
 8005f00:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005f02:	4b1e      	ldr	r3, [pc, #120]	@ (8005f7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f04:	68db      	ldr	r3, [r3, #12]
 8005f06:	f003 0303 	and.w	r3, r3, #3
 8005f0a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8005f7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	091b      	lsrs	r3, r3, #4
 8005f12:	f003 030f 	and.w	r3, r3, #15
 8005f16:	3301      	adds	r3, #1
 8005f18:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	2b03      	cmp	r3, #3
 8005f1e:	d10c      	bne.n	8005f3a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f20:	4a17      	ldr	r2, [pc, #92]	@ (8005f80 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f28:	4a14      	ldr	r2, [pc, #80]	@ (8005f7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f2a:	68d2      	ldr	r2, [r2, #12]
 8005f2c:	0a12      	lsrs	r2, r2, #8
 8005f2e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005f32:	fb02 f303 	mul.w	r3, r2, r3
 8005f36:	617b      	str	r3, [r7, #20]
    break;
 8005f38:	e00c      	b.n	8005f54 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f3a:	4a12      	ldr	r2, [pc, #72]	@ (8005f84 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f42:	4a0e      	ldr	r2, [pc, #56]	@ (8005f7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f44:	68d2      	ldr	r2, [r2, #12]
 8005f46:	0a12      	lsrs	r2, r2, #8
 8005f48:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005f4c:	fb02 f303 	mul.w	r3, r2, r3
 8005f50:	617b      	str	r3, [r7, #20]
    break;
 8005f52:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005f54:	4b09      	ldr	r3, [pc, #36]	@ (8005f7c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	0e5b      	lsrs	r3, r3, #25
 8005f5a:	f003 0303 	and.w	r3, r3, #3
 8005f5e:	3301      	adds	r3, #1
 8005f60:	005b      	lsls	r3, r3, #1
 8005f62:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005f64:	697a      	ldr	r2, [r7, #20]
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f6c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005f6e:	687b      	ldr	r3, [r7, #4]
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	371c      	adds	r7, #28
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr
 8005f7c:	40021000 	.word	0x40021000
 8005f80:	007a1200 	.word	0x007a1200
 8005f84:	00f42400 	.word	0x00f42400

08005f88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b086      	sub	sp, #24
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005f90:	2300      	movs	r3, #0
 8005f92:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005f94:	2300      	movs	r3, #0
 8005f96:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	f000 8098 	beq.w	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005faa:	4b43      	ldr	r3, [pc, #268]	@ (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d10d      	bne.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fb6:	4b40      	ldr	r3, [pc, #256]	@ (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fba:	4a3f      	ldr	r2, [pc, #252]	@ (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8005fc2:	4b3d      	ldr	r3, [pc, #244]	@ (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fca:	60bb      	str	r3, [r7, #8]
 8005fcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005fd2:	4b3a      	ldr	r3, [pc, #232]	@ (80060bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a39      	ldr	r2, [pc, #228]	@ (80060bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005fd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fdc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005fde:	f7fb faa5 	bl	800152c <HAL_GetTick>
 8005fe2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005fe4:	e009      	b.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fe6:	f7fb faa1 	bl	800152c <HAL_GetTick>
 8005fea:	4602      	mov	r2, r0
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	1ad3      	subs	r3, r2, r3
 8005ff0:	2b02      	cmp	r3, #2
 8005ff2:	d902      	bls.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005ff4:	2303      	movs	r3, #3
 8005ff6:	74fb      	strb	r3, [r7, #19]
        break;
 8005ff8:	e005      	b.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ffa:	4b30      	ldr	r3, [pc, #192]	@ (80060bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006002:	2b00      	cmp	r3, #0
 8006004:	d0ef      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006006:	7cfb      	ldrb	r3, [r7, #19]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d159      	bne.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800600c:	4b2a      	ldr	r3, [pc, #168]	@ (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800600e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006012:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006016:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d01e      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006022:	697a      	ldr	r2, [r7, #20]
 8006024:	429a      	cmp	r2, r3
 8006026:	d019      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006028:	4b23      	ldr	r3, [pc, #140]	@ (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800602a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800602e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006032:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006034:	4b20      	ldr	r3, [pc, #128]	@ (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006036:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800603a:	4a1f      	ldr	r2, [pc, #124]	@ (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800603c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006040:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006044:	4b1c      	ldr	r3, [pc, #112]	@ (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800604a:	4a1b      	ldr	r2, [pc, #108]	@ (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800604c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006050:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006054:	4a18      	ldr	r2, [pc, #96]	@ (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	f003 0301 	and.w	r3, r3, #1
 8006062:	2b00      	cmp	r3, #0
 8006064:	d016      	beq.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006066:	f7fb fa61 	bl	800152c <HAL_GetTick>
 800606a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800606c:	e00b      	b.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800606e:	f7fb fa5d 	bl	800152c <HAL_GetTick>
 8006072:	4602      	mov	r2, r0
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	1ad3      	subs	r3, r2, r3
 8006078:	f241 3288 	movw	r2, #5000	@ 0x1388
 800607c:	4293      	cmp	r3, r2
 800607e:	d902      	bls.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006080:	2303      	movs	r3, #3
 8006082:	74fb      	strb	r3, [r7, #19]
            break;
 8006084:	e006      	b.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006086:	4b0c      	ldr	r3, [pc, #48]	@ (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006088:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800608c:	f003 0302 	and.w	r3, r3, #2
 8006090:	2b00      	cmp	r3, #0
 8006092:	d0ec      	beq.n	800606e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006094:	7cfb      	ldrb	r3, [r7, #19]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d10b      	bne.n	80060b2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800609a:	4b07      	ldr	r3, [pc, #28]	@ (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800609c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060a8:	4903      	ldr	r1, [pc, #12]	@ (80060b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060aa:	4313      	orrs	r3, r2
 80060ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80060b0:	e008      	b.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80060b2:	7cfb      	ldrb	r3, [r7, #19]
 80060b4:	74bb      	strb	r3, [r7, #18]
 80060b6:	e005      	b.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80060b8:	40021000 	.word	0x40021000
 80060bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060c0:	7cfb      	ldrb	r3, [r7, #19]
 80060c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80060c4:	7c7b      	ldrb	r3, [r7, #17]
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	d105      	bne.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060ca:	4ba6      	ldr	r3, [pc, #664]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060ce:	4aa5      	ldr	r2, [pc, #660]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80060d4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f003 0301 	and.w	r3, r3, #1
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d00a      	beq.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80060e2:	4ba0      	ldr	r3, [pc, #640]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060e8:	f023 0203 	bic.w	r2, r3, #3
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	499c      	ldr	r1, [pc, #624]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060f2:	4313      	orrs	r3, r2
 80060f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 0302 	and.w	r3, r3, #2
 8006100:	2b00      	cmp	r3, #0
 8006102:	d00a      	beq.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006104:	4b97      	ldr	r3, [pc, #604]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800610a:	f023 020c 	bic.w	r2, r3, #12
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	4994      	ldr	r1, [pc, #592]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006114:	4313      	orrs	r3, r2
 8006116:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 0304 	and.w	r3, r3, #4
 8006122:	2b00      	cmp	r3, #0
 8006124:	d00a      	beq.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006126:	4b8f      	ldr	r3, [pc, #572]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800612c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	68db      	ldr	r3, [r3, #12]
 8006134:	498b      	ldr	r1, [pc, #556]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006136:	4313      	orrs	r3, r2
 8006138:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0308 	and.w	r3, r3, #8
 8006144:	2b00      	cmp	r3, #0
 8006146:	d00a      	beq.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006148:	4b86      	ldr	r3, [pc, #536]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800614a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800614e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	691b      	ldr	r3, [r3, #16]
 8006156:	4983      	ldr	r1, [pc, #524]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006158:	4313      	orrs	r3, r2
 800615a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f003 0320 	and.w	r3, r3, #32
 8006166:	2b00      	cmp	r3, #0
 8006168:	d00a      	beq.n	8006180 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800616a:	4b7e      	ldr	r3, [pc, #504]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800616c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006170:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	695b      	ldr	r3, [r3, #20]
 8006178:	497a      	ldr	r1, [pc, #488]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800617a:	4313      	orrs	r3, r2
 800617c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006188:	2b00      	cmp	r3, #0
 800618a:	d00a      	beq.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800618c:	4b75      	ldr	r3, [pc, #468]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800618e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006192:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	699b      	ldr	r3, [r3, #24]
 800619a:	4972      	ldr	r1, [pc, #456]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800619c:	4313      	orrs	r3, r2
 800619e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d00a      	beq.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80061ae:	4b6d      	ldr	r3, [pc, #436]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061b4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	69db      	ldr	r3, [r3, #28]
 80061bc:	4969      	ldr	r1, [pc, #420]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061be:	4313      	orrs	r3, r2
 80061c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d00a      	beq.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80061d0:	4b64      	ldr	r3, [pc, #400]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061d6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6a1b      	ldr	r3, [r3, #32]
 80061de:	4961      	ldr	r1, [pc, #388]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061e0:	4313      	orrs	r3, r2
 80061e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d00a      	beq.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80061f2:	4b5c      	ldr	r3, [pc, #368]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061f8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006200:	4958      	ldr	r1, [pc, #352]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006202:	4313      	orrs	r3, r2
 8006204:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006210:	2b00      	cmp	r3, #0
 8006212:	d015      	beq.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006214:	4b53      	ldr	r3, [pc, #332]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800621a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006222:	4950      	ldr	r1, [pc, #320]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006224:	4313      	orrs	r3, r2
 8006226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800622e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006232:	d105      	bne.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006234:	4b4b      	ldr	r3, [pc, #300]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006236:	68db      	ldr	r3, [r3, #12]
 8006238:	4a4a      	ldr	r2, [pc, #296]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800623a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800623e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006248:	2b00      	cmp	r3, #0
 800624a:	d015      	beq.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800624c:	4b45      	ldr	r3, [pc, #276]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800624e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006252:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800625a:	4942      	ldr	r1, [pc, #264]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800625c:	4313      	orrs	r3, r2
 800625e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006266:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800626a:	d105      	bne.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800626c:	4b3d      	ldr	r3, [pc, #244]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800626e:	68db      	ldr	r3, [r3, #12]
 8006270:	4a3c      	ldr	r2, [pc, #240]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006272:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006276:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006280:	2b00      	cmp	r3, #0
 8006282:	d015      	beq.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006284:	4b37      	ldr	r3, [pc, #220]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800628a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006292:	4934      	ldr	r1, [pc, #208]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006294:	4313      	orrs	r3, r2
 8006296:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800629e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80062a2:	d105      	bne.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062a4:	4b2f      	ldr	r3, [pc, #188]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	4a2e      	ldr	r2, [pc, #184]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062ae:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d015      	beq.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80062bc:	4b29      	ldr	r3, [pc, #164]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062ca:	4926      	ldr	r1, [pc, #152]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062cc:	4313      	orrs	r3, r2
 80062ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062da:	d105      	bne.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062dc:	4b21      	ldr	r3, [pc, #132]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062de:	68db      	ldr	r3, [r3, #12]
 80062e0:	4a20      	ldr	r2, [pc, #128]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062e6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d015      	beq.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80062f4:	4b1b      	ldr	r3, [pc, #108]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006302:	4918      	ldr	r1, [pc, #96]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006304:	4313      	orrs	r3, r2
 8006306:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800630e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006312:	d105      	bne.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006314:	4b13      	ldr	r3, [pc, #76]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006316:	68db      	ldr	r3, [r3, #12]
 8006318:	4a12      	ldr	r2, [pc, #72]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800631a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800631e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006328:	2b00      	cmp	r3, #0
 800632a:	d015      	beq.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800632c:	4b0d      	ldr	r3, [pc, #52]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800632e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006332:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800633a:	490a      	ldr	r1, [pc, #40]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800633c:	4313      	orrs	r3, r2
 800633e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006346:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800634a:	d105      	bne.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800634c:	4b05      	ldr	r3, [pc, #20]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800634e:	68db      	ldr	r3, [r3, #12]
 8006350:	4a04      	ldr	r2, [pc, #16]	@ (8006364 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006352:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006356:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006358:	7cbb      	ldrb	r3, [r7, #18]
}
 800635a:	4618      	mov	r0, r3
 800635c:	3718      	adds	r7, #24
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	40021000 	.word	0x40021000

08006368 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b088      	sub	sp, #32
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006380:	69bb      	ldr	r3, [r7, #24]
 8006382:	099b      	lsrs	r3, r3, #6
 8006384:	f003 0301 	and.w	r3, r3, #1
 8006388:	2b00      	cmp	r3, #0
 800638a:	d10f      	bne.n	80063ac <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800638c:	69bb      	ldr	r3, [r7, #24]
 800638e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006392:	2b00      	cmp	r3, #0
 8006394:	d00a      	beq.n	80063ac <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006396:	69fb      	ldr	r3, [r7, #28]
 8006398:	099b      	lsrs	r3, r3, #6
 800639a:	f003 0301 	and.w	r3, r3, #1
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d004      	beq.n	80063ac <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	4798      	blx	r3
    return;
 80063aa:	e0d7      	b.n	800655c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80063ac:	69bb      	ldr	r3, [r7, #24]
 80063ae:	085b      	lsrs	r3, r3, #1
 80063b0:	f003 0301 	and.w	r3, r3, #1
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d00a      	beq.n	80063ce <HAL_SPI_IRQHandler+0x66>
 80063b8:	69fb      	ldr	r3, [r7, #28]
 80063ba:	09db      	lsrs	r3, r3, #7
 80063bc:	f003 0301 	and.w	r3, r3, #1
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d004      	beq.n	80063ce <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	4798      	blx	r3
    return;
 80063cc:	e0c6      	b.n	800655c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80063ce:	69bb      	ldr	r3, [r7, #24]
 80063d0:	095b      	lsrs	r3, r3, #5
 80063d2:	f003 0301 	and.w	r3, r3, #1
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d10c      	bne.n	80063f4 <HAL_SPI_IRQHandler+0x8c>
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	099b      	lsrs	r3, r3, #6
 80063de:	f003 0301 	and.w	r3, r3, #1
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d106      	bne.n	80063f4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80063e6:	69bb      	ldr	r3, [r7, #24]
 80063e8:	0a1b      	lsrs	r3, r3, #8
 80063ea:	f003 0301 	and.w	r3, r3, #1
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	f000 80b4 	beq.w	800655c <HAL_SPI_IRQHandler+0x1f4>
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	095b      	lsrs	r3, r3, #5
 80063f8:	f003 0301 	and.w	r3, r3, #1
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	f000 80ad 	beq.w	800655c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006402:	69bb      	ldr	r3, [r7, #24]
 8006404:	099b      	lsrs	r3, r3, #6
 8006406:	f003 0301 	and.w	r3, r3, #1
 800640a:	2b00      	cmp	r3, #0
 800640c:	d023      	beq.n	8006456 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b03      	cmp	r3, #3
 8006418:	d011      	beq.n	800643e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800641e:	f043 0204 	orr.w	r2, r3, #4
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006426:	2300      	movs	r3, #0
 8006428:	617b      	str	r3, [r7, #20]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	68db      	ldr	r3, [r3, #12]
 8006430:	617b      	str	r3, [r7, #20]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	617b      	str	r3, [r7, #20]
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	e00b      	b.n	8006456 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800643e:	2300      	movs	r3, #0
 8006440:	613b      	str	r3, [r7, #16]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	613b      	str	r3, [r7, #16]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	613b      	str	r3, [r7, #16]
 8006452:	693b      	ldr	r3, [r7, #16]
        return;
 8006454:	e082      	b.n	800655c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006456:	69bb      	ldr	r3, [r7, #24]
 8006458:	095b      	lsrs	r3, r3, #5
 800645a:	f003 0301 	and.w	r3, r3, #1
 800645e:	2b00      	cmp	r3, #0
 8006460:	d014      	beq.n	800648c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006466:	f043 0201 	orr.w	r2, r3, #1
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800646e:	2300      	movs	r3, #0
 8006470:	60fb      	str	r3, [r7, #12]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	60fb      	str	r3, [r7, #12]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006488:	601a      	str	r2, [r3, #0]
 800648a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800648c:	69bb      	ldr	r3, [r7, #24]
 800648e:	0a1b      	lsrs	r3, r3, #8
 8006490:	f003 0301 	and.w	r3, r3, #1
 8006494:	2b00      	cmp	r3, #0
 8006496:	d00c      	beq.n	80064b2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800649c:	f043 0208 	orr.w	r2, r3, #8
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80064a4:	2300      	movs	r3, #0
 80064a6:	60bb      	str	r3, [r7, #8]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	60bb      	str	r3, [r7, #8]
 80064b0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d04f      	beq.n	800655a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	685a      	ldr	r2, [r3, #4]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80064c8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2201      	movs	r2, #1
 80064ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80064d2:	69fb      	ldr	r3, [r7, #28]
 80064d4:	f003 0302 	and.w	r3, r3, #2
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d104      	bne.n	80064e6 <HAL_SPI_IRQHandler+0x17e>
 80064dc:	69fb      	ldr	r3, [r7, #28]
 80064de:	f003 0301 	and.w	r3, r3, #1
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d034      	beq.n	8006550 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	685a      	ldr	r2, [r3, #4]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f022 0203 	bic.w	r2, r2, #3
 80064f4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d011      	beq.n	8006522 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006502:	4a18      	ldr	r2, [pc, #96]	@ (8006564 <HAL_SPI_IRQHandler+0x1fc>)
 8006504:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800650a:	4618      	mov	r0, r3
 800650c:	f7fc fd0c 	bl	8002f28 <HAL_DMA_Abort_IT>
 8006510:	4603      	mov	r3, r0
 8006512:	2b00      	cmp	r3, #0
 8006514:	d005      	beq.n	8006522 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800651a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006526:	2b00      	cmp	r3, #0
 8006528:	d016      	beq.n	8006558 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800652e:	4a0d      	ldr	r2, [pc, #52]	@ (8006564 <HAL_SPI_IRQHandler+0x1fc>)
 8006530:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006536:	4618      	mov	r0, r3
 8006538:	f7fc fcf6 	bl	8002f28 <HAL_DMA_Abort_IT>
 800653c:	4603      	mov	r3, r0
 800653e:	2b00      	cmp	r3, #0
 8006540:	d00a      	beq.n	8006558 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006546:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800654e:	e003      	b.n	8006558 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f000 f809 	bl	8006568 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006556:	e000      	b.n	800655a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006558:	bf00      	nop
    return;
 800655a:	bf00      	nop
  }
}
 800655c:	3720      	adds	r7, #32
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}
 8006562:	bf00      	nop
 8006564:	0800657d 	.word	0x0800657d

08006568 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006570:	bf00      	nop
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b084      	sub	sp, #16
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006588:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2200      	movs	r2, #0
 800658e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2200      	movs	r2, #0
 8006596:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f7ff ffe5 	bl	8006568 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800659e:	bf00      	nop
 80065a0:	3710      	adds	r7, #16
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}

080065a6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b082      	sub	sp, #8
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d101      	bne.n	80065b8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	e042      	b.n	800663e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d106      	bne.n	80065d0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f7fa fe72 	bl	80012b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2224      	movs	r2, #36	@ 0x24
 80065d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f022 0201 	bic.w	r2, r2, #1
 80065e6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d002      	beq.n	80065f6 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	f000 faf5 	bl	8006be0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f000 f826 	bl	8006648 <UART_SetConfig>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d101      	bne.n	8006606 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	e01b      	b.n	800663e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	685a      	ldr	r2, [r3, #4]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006614:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	689a      	ldr	r2, [r3, #8]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006624:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f042 0201 	orr.w	r2, r2, #1
 8006634:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f000 fb74 	bl	8006d24 <UART_CheckIdleState>
 800663c:	4603      	mov	r3, r0
}
 800663e:	4618      	mov	r0, r3
 8006640:	3708      	adds	r7, #8
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
	...

08006648 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006648:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800664c:	b08c      	sub	sp, #48	@ 0x30
 800664e:	af00      	add	r7, sp, #0
 8006650:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006652:	2300      	movs	r3, #0
 8006654:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	689a      	ldr	r2, [r3, #8]
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	691b      	ldr	r3, [r3, #16]
 8006660:	431a      	orrs	r2, r3
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	695b      	ldr	r3, [r3, #20]
 8006666:	431a      	orrs	r2, r3
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	69db      	ldr	r3, [r3, #28]
 800666c:	4313      	orrs	r3, r2
 800666e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	4bab      	ldr	r3, [pc, #684]	@ (8006924 <UART_SetConfig+0x2dc>)
 8006678:	4013      	ands	r3, r2
 800667a:	697a      	ldr	r2, [r7, #20]
 800667c:	6812      	ldr	r2, [r2, #0]
 800667e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006680:	430b      	orrs	r3, r1
 8006682:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	68da      	ldr	r2, [r3, #12]
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	430a      	orrs	r2, r1
 8006698:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	699b      	ldr	r3, [r3, #24]
 800669e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4aa0      	ldr	r2, [pc, #640]	@ (8006928 <UART_SetConfig+0x2e0>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d004      	beq.n	80066b4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	6a1b      	ldr	r3, [r3, #32]
 80066ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066b0:	4313      	orrs	r3, r2
 80066b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	689b      	ldr	r3, [r3, #8]
 80066ba:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80066be:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80066c2:	697a      	ldr	r2, [r7, #20]
 80066c4:	6812      	ldr	r2, [r2, #0]
 80066c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066c8:	430b      	orrs	r3, r1
 80066ca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066d2:	f023 010f 	bic.w	r1, r3, #15
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	430a      	orrs	r2, r1
 80066e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a91      	ldr	r2, [pc, #580]	@ (800692c <UART_SetConfig+0x2e4>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d125      	bne.n	8006738 <UART_SetConfig+0xf0>
 80066ec:	4b90      	ldr	r3, [pc, #576]	@ (8006930 <UART_SetConfig+0x2e8>)
 80066ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066f2:	f003 0303 	and.w	r3, r3, #3
 80066f6:	2b03      	cmp	r3, #3
 80066f8:	d81a      	bhi.n	8006730 <UART_SetConfig+0xe8>
 80066fa:	a201      	add	r2, pc, #4	@ (adr r2, 8006700 <UART_SetConfig+0xb8>)
 80066fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006700:	08006711 	.word	0x08006711
 8006704:	08006721 	.word	0x08006721
 8006708:	08006719 	.word	0x08006719
 800670c:	08006729 	.word	0x08006729
 8006710:	2301      	movs	r3, #1
 8006712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006716:	e0d6      	b.n	80068c6 <UART_SetConfig+0x27e>
 8006718:	2302      	movs	r3, #2
 800671a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800671e:	e0d2      	b.n	80068c6 <UART_SetConfig+0x27e>
 8006720:	2304      	movs	r3, #4
 8006722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006726:	e0ce      	b.n	80068c6 <UART_SetConfig+0x27e>
 8006728:	2308      	movs	r3, #8
 800672a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800672e:	e0ca      	b.n	80068c6 <UART_SetConfig+0x27e>
 8006730:	2310      	movs	r3, #16
 8006732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006736:	e0c6      	b.n	80068c6 <UART_SetConfig+0x27e>
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a7d      	ldr	r2, [pc, #500]	@ (8006934 <UART_SetConfig+0x2ec>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d138      	bne.n	80067b4 <UART_SetConfig+0x16c>
 8006742:	4b7b      	ldr	r3, [pc, #492]	@ (8006930 <UART_SetConfig+0x2e8>)
 8006744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006748:	f003 030c 	and.w	r3, r3, #12
 800674c:	2b0c      	cmp	r3, #12
 800674e:	d82d      	bhi.n	80067ac <UART_SetConfig+0x164>
 8006750:	a201      	add	r2, pc, #4	@ (adr r2, 8006758 <UART_SetConfig+0x110>)
 8006752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006756:	bf00      	nop
 8006758:	0800678d 	.word	0x0800678d
 800675c:	080067ad 	.word	0x080067ad
 8006760:	080067ad 	.word	0x080067ad
 8006764:	080067ad 	.word	0x080067ad
 8006768:	0800679d 	.word	0x0800679d
 800676c:	080067ad 	.word	0x080067ad
 8006770:	080067ad 	.word	0x080067ad
 8006774:	080067ad 	.word	0x080067ad
 8006778:	08006795 	.word	0x08006795
 800677c:	080067ad 	.word	0x080067ad
 8006780:	080067ad 	.word	0x080067ad
 8006784:	080067ad 	.word	0x080067ad
 8006788:	080067a5 	.word	0x080067a5
 800678c:	2300      	movs	r3, #0
 800678e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006792:	e098      	b.n	80068c6 <UART_SetConfig+0x27e>
 8006794:	2302      	movs	r3, #2
 8006796:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800679a:	e094      	b.n	80068c6 <UART_SetConfig+0x27e>
 800679c:	2304      	movs	r3, #4
 800679e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067a2:	e090      	b.n	80068c6 <UART_SetConfig+0x27e>
 80067a4:	2308      	movs	r3, #8
 80067a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067aa:	e08c      	b.n	80068c6 <UART_SetConfig+0x27e>
 80067ac:	2310      	movs	r3, #16
 80067ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067b2:	e088      	b.n	80068c6 <UART_SetConfig+0x27e>
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a5f      	ldr	r2, [pc, #380]	@ (8006938 <UART_SetConfig+0x2f0>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d125      	bne.n	800680a <UART_SetConfig+0x1c2>
 80067be:	4b5c      	ldr	r3, [pc, #368]	@ (8006930 <UART_SetConfig+0x2e8>)
 80067c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067c4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80067c8:	2b30      	cmp	r3, #48	@ 0x30
 80067ca:	d016      	beq.n	80067fa <UART_SetConfig+0x1b2>
 80067cc:	2b30      	cmp	r3, #48	@ 0x30
 80067ce:	d818      	bhi.n	8006802 <UART_SetConfig+0x1ba>
 80067d0:	2b20      	cmp	r3, #32
 80067d2:	d00a      	beq.n	80067ea <UART_SetConfig+0x1a2>
 80067d4:	2b20      	cmp	r3, #32
 80067d6:	d814      	bhi.n	8006802 <UART_SetConfig+0x1ba>
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d002      	beq.n	80067e2 <UART_SetConfig+0x19a>
 80067dc:	2b10      	cmp	r3, #16
 80067de:	d008      	beq.n	80067f2 <UART_SetConfig+0x1aa>
 80067e0:	e00f      	b.n	8006802 <UART_SetConfig+0x1ba>
 80067e2:	2300      	movs	r3, #0
 80067e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067e8:	e06d      	b.n	80068c6 <UART_SetConfig+0x27e>
 80067ea:	2302      	movs	r3, #2
 80067ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067f0:	e069      	b.n	80068c6 <UART_SetConfig+0x27e>
 80067f2:	2304      	movs	r3, #4
 80067f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067f8:	e065      	b.n	80068c6 <UART_SetConfig+0x27e>
 80067fa:	2308      	movs	r3, #8
 80067fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006800:	e061      	b.n	80068c6 <UART_SetConfig+0x27e>
 8006802:	2310      	movs	r3, #16
 8006804:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006808:	e05d      	b.n	80068c6 <UART_SetConfig+0x27e>
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a4b      	ldr	r2, [pc, #300]	@ (800693c <UART_SetConfig+0x2f4>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d125      	bne.n	8006860 <UART_SetConfig+0x218>
 8006814:	4b46      	ldr	r3, [pc, #280]	@ (8006930 <UART_SetConfig+0x2e8>)
 8006816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800681a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800681e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006820:	d016      	beq.n	8006850 <UART_SetConfig+0x208>
 8006822:	2bc0      	cmp	r3, #192	@ 0xc0
 8006824:	d818      	bhi.n	8006858 <UART_SetConfig+0x210>
 8006826:	2b80      	cmp	r3, #128	@ 0x80
 8006828:	d00a      	beq.n	8006840 <UART_SetConfig+0x1f8>
 800682a:	2b80      	cmp	r3, #128	@ 0x80
 800682c:	d814      	bhi.n	8006858 <UART_SetConfig+0x210>
 800682e:	2b00      	cmp	r3, #0
 8006830:	d002      	beq.n	8006838 <UART_SetConfig+0x1f0>
 8006832:	2b40      	cmp	r3, #64	@ 0x40
 8006834:	d008      	beq.n	8006848 <UART_SetConfig+0x200>
 8006836:	e00f      	b.n	8006858 <UART_SetConfig+0x210>
 8006838:	2300      	movs	r3, #0
 800683a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800683e:	e042      	b.n	80068c6 <UART_SetConfig+0x27e>
 8006840:	2302      	movs	r3, #2
 8006842:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006846:	e03e      	b.n	80068c6 <UART_SetConfig+0x27e>
 8006848:	2304      	movs	r3, #4
 800684a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800684e:	e03a      	b.n	80068c6 <UART_SetConfig+0x27e>
 8006850:	2308      	movs	r3, #8
 8006852:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006856:	e036      	b.n	80068c6 <UART_SetConfig+0x27e>
 8006858:	2310      	movs	r3, #16
 800685a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800685e:	e032      	b.n	80068c6 <UART_SetConfig+0x27e>
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a30      	ldr	r2, [pc, #192]	@ (8006928 <UART_SetConfig+0x2e0>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d12a      	bne.n	80068c0 <UART_SetConfig+0x278>
 800686a:	4b31      	ldr	r3, [pc, #196]	@ (8006930 <UART_SetConfig+0x2e8>)
 800686c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006870:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006874:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006878:	d01a      	beq.n	80068b0 <UART_SetConfig+0x268>
 800687a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800687e:	d81b      	bhi.n	80068b8 <UART_SetConfig+0x270>
 8006880:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006884:	d00c      	beq.n	80068a0 <UART_SetConfig+0x258>
 8006886:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800688a:	d815      	bhi.n	80068b8 <UART_SetConfig+0x270>
 800688c:	2b00      	cmp	r3, #0
 800688e:	d003      	beq.n	8006898 <UART_SetConfig+0x250>
 8006890:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006894:	d008      	beq.n	80068a8 <UART_SetConfig+0x260>
 8006896:	e00f      	b.n	80068b8 <UART_SetConfig+0x270>
 8006898:	2300      	movs	r3, #0
 800689a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800689e:	e012      	b.n	80068c6 <UART_SetConfig+0x27e>
 80068a0:	2302      	movs	r3, #2
 80068a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068a6:	e00e      	b.n	80068c6 <UART_SetConfig+0x27e>
 80068a8:	2304      	movs	r3, #4
 80068aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068ae:	e00a      	b.n	80068c6 <UART_SetConfig+0x27e>
 80068b0:	2308      	movs	r3, #8
 80068b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068b6:	e006      	b.n	80068c6 <UART_SetConfig+0x27e>
 80068b8:	2310      	movs	r3, #16
 80068ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068be:	e002      	b.n	80068c6 <UART_SetConfig+0x27e>
 80068c0:	2310      	movs	r3, #16
 80068c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a17      	ldr	r2, [pc, #92]	@ (8006928 <UART_SetConfig+0x2e0>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	f040 80a8 	bne.w	8006a22 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80068d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80068d6:	2b08      	cmp	r3, #8
 80068d8:	d834      	bhi.n	8006944 <UART_SetConfig+0x2fc>
 80068da:	a201      	add	r2, pc, #4	@ (adr r2, 80068e0 <UART_SetConfig+0x298>)
 80068dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068e0:	08006905 	.word	0x08006905
 80068e4:	08006945 	.word	0x08006945
 80068e8:	0800690d 	.word	0x0800690d
 80068ec:	08006945 	.word	0x08006945
 80068f0:	08006913 	.word	0x08006913
 80068f4:	08006945 	.word	0x08006945
 80068f8:	08006945 	.word	0x08006945
 80068fc:	08006945 	.word	0x08006945
 8006900:	0800691b 	.word	0x0800691b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006904:	f7ff face 	bl	8005ea4 <HAL_RCC_GetPCLK1Freq>
 8006908:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800690a:	e021      	b.n	8006950 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800690c:	4b0c      	ldr	r3, [pc, #48]	@ (8006940 <UART_SetConfig+0x2f8>)
 800690e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006910:	e01e      	b.n	8006950 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006912:	f7ff fa59 	bl	8005dc8 <HAL_RCC_GetSysClockFreq>
 8006916:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006918:	e01a      	b.n	8006950 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800691a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800691e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006920:	e016      	b.n	8006950 <UART_SetConfig+0x308>
 8006922:	bf00      	nop
 8006924:	cfff69f3 	.word	0xcfff69f3
 8006928:	40008000 	.word	0x40008000
 800692c:	40013800 	.word	0x40013800
 8006930:	40021000 	.word	0x40021000
 8006934:	40004400 	.word	0x40004400
 8006938:	40004800 	.word	0x40004800
 800693c:	40004c00 	.word	0x40004c00
 8006940:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006944:	2300      	movs	r3, #0
 8006946:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800694e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006952:	2b00      	cmp	r3, #0
 8006954:	f000 812a 	beq.w	8006bac <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800695c:	4a9e      	ldr	r2, [pc, #632]	@ (8006bd8 <UART_SetConfig+0x590>)
 800695e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006962:	461a      	mov	r2, r3
 8006964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006966:	fbb3 f3f2 	udiv	r3, r3, r2
 800696a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	685a      	ldr	r2, [r3, #4]
 8006970:	4613      	mov	r3, r2
 8006972:	005b      	lsls	r3, r3, #1
 8006974:	4413      	add	r3, r2
 8006976:	69ba      	ldr	r2, [r7, #24]
 8006978:	429a      	cmp	r2, r3
 800697a:	d305      	bcc.n	8006988 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006982:	69ba      	ldr	r2, [r7, #24]
 8006984:	429a      	cmp	r2, r3
 8006986:	d903      	bls.n	8006990 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800698e:	e10d      	b.n	8006bac <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006992:	2200      	movs	r2, #0
 8006994:	60bb      	str	r3, [r7, #8]
 8006996:	60fa      	str	r2, [r7, #12]
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800699c:	4a8e      	ldr	r2, [pc, #568]	@ (8006bd8 <UART_SetConfig+0x590>)
 800699e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80069a2:	b29b      	uxth	r3, r3
 80069a4:	2200      	movs	r2, #0
 80069a6:	603b      	str	r3, [r7, #0]
 80069a8:	607a      	str	r2, [r7, #4]
 80069aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069ae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80069b2:	f7f9 fc31 	bl	8000218 <__aeabi_uldivmod>
 80069b6:	4602      	mov	r2, r0
 80069b8:	460b      	mov	r3, r1
 80069ba:	4610      	mov	r0, r2
 80069bc:	4619      	mov	r1, r3
 80069be:	f04f 0200 	mov.w	r2, #0
 80069c2:	f04f 0300 	mov.w	r3, #0
 80069c6:	020b      	lsls	r3, r1, #8
 80069c8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80069cc:	0202      	lsls	r2, r0, #8
 80069ce:	6979      	ldr	r1, [r7, #20]
 80069d0:	6849      	ldr	r1, [r1, #4]
 80069d2:	0849      	lsrs	r1, r1, #1
 80069d4:	2000      	movs	r0, #0
 80069d6:	460c      	mov	r4, r1
 80069d8:	4605      	mov	r5, r0
 80069da:	eb12 0804 	adds.w	r8, r2, r4
 80069de:	eb43 0905 	adc.w	r9, r3, r5
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	2200      	movs	r2, #0
 80069e8:	469a      	mov	sl, r3
 80069ea:	4693      	mov	fp, r2
 80069ec:	4652      	mov	r2, sl
 80069ee:	465b      	mov	r3, fp
 80069f0:	4640      	mov	r0, r8
 80069f2:	4649      	mov	r1, r9
 80069f4:	f7f9 fc10 	bl	8000218 <__aeabi_uldivmod>
 80069f8:	4602      	mov	r2, r0
 80069fa:	460b      	mov	r3, r1
 80069fc:	4613      	mov	r3, r2
 80069fe:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006a00:	6a3b      	ldr	r3, [r7, #32]
 8006a02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a06:	d308      	bcc.n	8006a1a <UART_SetConfig+0x3d2>
 8006a08:	6a3b      	ldr	r3, [r7, #32]
 8006a0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a0e:	d204      	bcs.n	8006a1a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	6a3a      	ldr	r2, [r7, #32]
 8006a16:	60da      	str	r2, [r3, #12]
 8006a18:	e0c8      	b.n	8006bac <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006a20:	e0c4      	b.n	8006bac <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	69db      	ldr	r3, [r3, #28]
 8006a26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a2a:	d167      	bne.n	8006afc <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8006a2c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006a30:	2b08      	cmp	r3, #8
 8006a32:	d828      	bhi.n	8006a86 <UART_SetConfig+0x43e>
 8006a34:	a201      	add	r2, pc, #4	@ (adr r2, 8006a3c <UART_SetConfig+0x3f4>)
 8006a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a3a:	bf00      	nop
 8006a3c:	08006a61 	.word	0x08006a61
 8006a40:	08006a69 	.word	0x08006a69
 8006a44:	08006a71 	.word	0x08006a71
 8006a48:	08006a87 	.word	0x08006a87
 8006a4c:	08006a77 	.word	0x08006a77
 8006a50:	08006a87 	.word	0x08006a87
 8006a54:	08006a87 	.word	0x08006a87
 8006a58:	08006a87 	.word	0x08006a87
 8006a5c:	08006a7f 	.word	0x08006a7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a60:	f7ff fa20 	bl	8005ea4 <HAL_RCC_GetPCLK1Freq>
 8006a64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a66:	e014      	b.n	8006a92 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a68:	f7ff fa32 	bl	8005ed0 <HAL_RCC_GetPCLK2Freq>
 8006a6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a6e:	e010      	b.n	8006a92 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a70:	4b5a      	ldr	r3, [pc, #360]	@ (8006bdc <UART_SetConfig+0x594>)
 8006a72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a74:	e00d      	b.n	8006a92 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a76:	f7ff f9a7 	bl	8005dc8 <HAL_RCC_GetSysClockFreq>
 8006a7a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006a7c:	e009      	b.n	8006a92 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006a84:	e005      	b.n	8006a92 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8006a86:	2300      	movs	r3, #0
 8006a88:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006a90:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	f000 8089 	beq.w	8006bac <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a9e:	4a4e      	ldr	r2, [pc, #312]	@ (8006bd8 <UART_SetConfig+0x590>)
 8006aa0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa8:	fbb3 f3f2 	udiv	r3, r3, r2
 8006aac:	005a      	lsls	r2, r3, #1
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	085b      	lsrs	r3, r3, #1
 8006ab4:	441a      	add	r2, r3
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8006abe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ac0:	6a3b      	ldr	r3, [r7, #32]
 8006ac2:	2b0f      	cmp	r3, #15
 8006ac4:	d916      	bls.n	8006af4 <UART_SetConfig+0x4ac>
 8006ac6:	6a3b      	ldr	r3, [r7, #32]
 8006ac8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006acc:	d212      	bcs.n	8006af4 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ace:	6a3b      	ldr	r3, [r7, #32]
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	f023 030f 	bic.w	r3, r3, #15
 8006ad6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ad8:	6a3b      	ldr	r3, [r7, #32]
 8006ada:	085b      	lsrs	r3, r3, #1
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	f003 0307 	and.w	r3, r3, #7
 8006ae2:	b29a      	uxth	r2, r3
 8006ae4:	8bfb      	ldrh	r3, [r7, #30]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	8bfa      	ldrh	r2, [r7, #30]
 8006af0:	60da      	str	r2, [r3, #12]
 8006af2:	e05b      	b.n	8006bac <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006af4:	2301      	movs	r3, #1
 8006af6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006afa:	e057      	b.n	8006bac <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006afc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006b00:	2b08      	cmp	r3, #8
 8006b02:	d828      	bhi.n	8006b56 <UART_SetConfig+0x50e>
 8006b04:	a201      	add	r2, pc, #4	@ (adr r2, 8006b0c <UART_SetConfig+0x4c4>)
 8006b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b0a:	bf00      	nop
 8006b0c:	08006b31 	.word	0x08006b31
 8006b10:	08006b39 	.word	0x08006b39
 8006b14:	08006b41 	.word	0x08006b41
 8006b18:	08006b57 	.word	0x08006b57
 8006b1c:	08006b47 	.word	0x08006b47
 8006b20:	08006b57 	.word	0x08006b57
 8006b24:	08006b57 	.word	0x08006b57
 8006b28:	08006b57 	.word	0x08006b57
 8006b2c:	08006b4f 	.word	0x08006b4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b30:	f7ff f9b8 	bl	8005ea4 <HAL_RCC_GetPCLK1Freq>
 8006b34:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b36:	e014      	b.n	8006b62 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b38:	f7ff f9ca 	bl	8005ed0 <HAL_RCC_GetPCLK2Freq>
 8006b3c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b3e:	e010      	b.n	8006b62 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b40:	4b26      	ldr	r3, [pc, #152]	@ (8006bdc <UART_SetConfig+0x594>)
 8006b42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b44:	e00d      	b.n	8006b62 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b46:	f7ff f93f 	bl	8005dc8 <HAL_RCC_GetSysClockFreq>
 8006b4a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b4c:	e009      	b.n	8006b62 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b52:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b54:	e005      	b.n	8006b62 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8006b56:	2300      	movs	r3, #0
 8006b58:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006b60:	bf00      	nop
    }

    if (pclk != 0U)
 8006b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d021      	beq.n	8006bac <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b6c:	4a1a      	ldr	r2, [pc, #104]	@ (8006bd8 <UART_SetConfig+0x590>)
 8006b6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b72:	461a      	mov	r2, r3
 8006b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b76:	fbb3 f2f2 	udiv	r2, r3, r2
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	085b      	lsrs	r3, r3, #1
 8006b80:	441a      	add	r2, r3
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b8a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b8c:	6a3b      	ldr	r3, [r7, #32]
 8006b8e:	2b0f      	cmp	r3, #15
 8006b90:	d909      	bls.n	8006ba6 <UART_SetConfig+0x55e>
 8006b92:	6a3b      	ldr	r3, [r7, #32]
 8006b94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b98:	d205      	bcs.n	8006ba6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006b9a:	6a3b      	ldr	r3, [r7, #32]
 8006b9c:	b29a      	uxth	r2, r3
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	60da      	str	r2, [r3, #12]
 8006ba4:	e002      	b.n	8006bac <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	2201      	movs	r2, #1
 8006bb0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006bc8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3730      	adds	r7, #48	@ 0x30
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bd6:	bf00      	nop
 8006bd8:	0800b218 	.word	0x0800b218
 8006bdc:	00f42400 	.word	0x00f42400

08006be0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b083      	sub	sp, #12
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bec:	f003 0308 	and.w	r3, r3, #8
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d00a      	beq.n	8006c0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	430a      	orrs	r2, r1
 8006c08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d00a      	beq.n	8006c2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	430a      	orrs	r2, r1
 8006c2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c30:	f003 0302 	and.w	r3, r3, #2
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d00a      	beq.n	8006c4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	430a      	orrs	r2, r1
 8006c4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c52:	f003 0304 	and.w	r3, r3, #4
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d00a      	beq.n	8006c70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	430a      	orrs	r2, r1
 8006c6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c74:	f003 0310 	and.w	r3, r3, #16
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d00a      	beq.n	8006c92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	430a      	orrs	r2, r1
 8006c90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c96:	f003 0320 	and.w	r3, r3, #32
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d00a      	beq.n	8006cb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	430a      	orrs	r2, r1
 8006cb2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d01a      	beq.n	8006cf6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	430a      	orrs	r2, r1
 8006cd4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006cde:	d10a      	bne.n	8006cf6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	430a      	orrs	r2, r1
 8006cf4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d00a      	beq.n	8006d18 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	430a      	orrs	r2, r1
 8006d16:	605a      	str	r2, [r3, #4]
  }
}
 8006d18:	bf00      	nop
 8006d1a:	370c      	adds	r7, #12
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d22:	4770      	bx	lr

08006d24 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b098      	sub	sp, #96	@ 0x60
 8006d28:	af02      	add	r7, sp, #8
 8006d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d34:	f7fa fbfa 	bl	800152c <HAL_GetTick>
 8006d38:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f003 0308 	and.w	r3, r3, #8
 8006d44:	2b08      	cmp	r3, #8
 8006d46:	d12f      	bne.n	8006da8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d48:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006d4c:	9300      	str	r3, [sp, #0]
 8006d4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d50:	2200      	movs	r2, #0
 8006d52:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f000 f88e 	bl	8006e78 <UART_WaitOnFlagUntilTimeout>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d022      	beq.n	8006da8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d6a:	e853 3f00 	ldrex	r3, [r3]
 8006d6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d76:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d80:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d82:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d88:	e841 2300 	strex	r3, r2, [r1]
 8006d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d1e6      	bne.n	8006d62 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2220      	movs	r2, #32
 8006d98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006da4:	2303      	movs	r3, #3
 8006da6:	e063      	b.n	8006e70 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f003 0304 	and.w	r3, r3, #4
 8006db2:	2b04      	cmp	r3, #4
 8006db4:	d149      	bne.n	8006e4a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006db6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006dba:	9300      	str	r3, [sp, #0]
 8006dbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f000 f857 	bl	8006e78 <UART_WaitOnFlagUntilTimeout>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d03c      	beq.n	8006e4a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd8:	e853 3f00 	ldrex	r3, [r3]
 8006ddc:	623b      	str	r3, [r7, #32]
   return(result);
 8006dde:	6a3b      	ldr	r3, [r7, #32]
 8006de0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006de4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	461a      	mov	r2, r3
 8006dec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dee:	633b      	str	r3, [r7, #48]	@ 0x30
 8006df0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006df4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006df6:	e841 2300 	strex	r3, r2, [r1]
 8006dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d1e6      	bne.n	8006dd0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	3308      	adds	r3, #8
 8006e08:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	e853 3f00 	ldrex	r3, [r3]
 8006e10:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	f023 0301 	bic.w	r3, r3, #1
 8006e18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	3308      	adds	r3, #8
 8006e20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e22:	61fa      	str	r2, [r7, #28]
 8006e24:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e26:	69b9      	ldr	r1, [r7, #24]
 8006e28:	69fa      	ldr	r2, [r7, #28]
 8006e2a:	e841 2300 	strex	r3, r2, [r1]
 8006e2e:	617b      	str	r3, [r7, #20]
   return(result);
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d1e5      	bne.n	8006e02 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2220      	movs	r2, #32
 8006e3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2200      	movs	r2, #0
 8006e42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e46:	2303      	movs	r3, #3
 8006e48:	e012      	b.n	8006e70 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2220      	movs	r2, #32
 8006e4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2220      	movs	r2, #32
 8006e56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	3758      	adds	r7, #88	@ 0x58
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b084      	sub	sp, #16
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	60f8      	str	r0, [r7, #12]
 8006e80:	60b9      	str	r1, [r7, #8]
 8006e82:	603b      	str	r3, [r7, #0]
 8006e84:	4613      	mov	r3, r2
 8006e86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e88:	e04f      	b.n	8006f2a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e8a:	69bb      	ldr	r3, [r7, #24]
 8006e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e90:	d04b      	beq.n	8006f2a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e92:	f7fa fb4b 	bl	800152c <HAL_GetTick>
 8006e96:	4602      	mov	r2, r0
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	1ad3      	subs	r3, r2, r3
 8006e9c:	69ba      	ldr	r2, [r7, #24]
 8006e9e:	429a      	cmp	r2, r3
 8006ea0:	d302      	bcc.n	8006ea8 <UART_WaitOnFlagUntilTimeout+0x30>
 8006ea2:	69bb      	ldr	r3, [r7, #24]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d101      	bne.n	8006eac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ea8:	2303      	movs	r3, #3
 8006eaa:	e04e      	b.n	8006f4a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f003 0304 	and.w	r3, r3, #4
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d037      	beq.n	8006f2a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	2b80      	cmp	r3, #128	@ 0x80
 8006ebe:	d034      	beq.n	8006f2a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	2b40      	cmp	r3, #64	@ 0x40
 8006ec4:	d031      	beq.n	8006f2a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	69db      	ldr	r3, [r3, #28]
 8006ecc:	f003 0308 	and.w	r3, r3, #8
 8006ed0:	2b08      	cmp	r3, #8
 8006ed2:	d110      	bne.n	8006ef6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	2208      	movs	r2, #8
 8006eda:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006edc:	68f8      	ldr	r0, [r7, #12]
 8006ede:	f000 f838 	bl	8006f52 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2208      	movs	r2, #8
 8006ee6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2200      	movs	r2, #0
 8006eee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e029      	b.n	8006f4a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	69db      	ldr	r3, [r3, #28]
 8006efc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f04:	d111      	bne.n	8006f2a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f10:	68f8      	ldr	r0, [r7, #12]
 8006f12:	f000 f81e 	bl	8006f52 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2220      	movs	r2, #32
 8006f1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2200      	movs	r2, #0
 8006f22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006f26:	2303      	movs	r3, #3
 8006f28:	e00f      	b.n	8006f4a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	69da      	ldr	r2, [r3, #28]
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	4013      	ands	r3, r2
 8006f34:	68ba      	ldr	r2, [r7, #8]
 8006f36:	429a      	cmp	r2, r3
 8006f38:	bf0c      	ite	eq
 8006f3a:	2301      	moveq	r3, #1
 8006f3c:	2300      	movne	r3, #0
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	461a      	mov	r2, r3
 8006f42:	79fb      	ldrb	r3, [r7, #7]
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d0a0      	beq.n	8006e8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f48:	2300      	movs	r3, #0
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	3710      	adds	r7, #16
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}

08006f52 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f52:	b480      	push	{r7}
 8006f54:	b095      	sub	sp, #84	@ 0x54
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f62:	e853 3f00 	ldrex	r3, [r3]
 8006f66:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f6a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	461a      	mov	r2, r3
 8006f76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f78:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f7a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f7c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006f7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f80:	e841 2300 	strex	r3, r2, [r1]
 8006f84:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d1e6      	bne.n	8006f5a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	3308      	adds	r3, #8
 8006f92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f94:	6a3b      	ldr	r3, [r7, #32]
 8006f96:	e853 3f00 	ldrex	r3, [r3]
 8006f9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f9c:	69fb      	ldr	r3, [r7, #28]
 8006f9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006fa2:	f023 0301 	bic.w	r3, r3, #1
 8006fa6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	3308      	adds	r3, #8
 8006fae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006fb0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006fb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006fb8:	e841 2300 	strex	r3, r2, [r1]
 8006fbc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d1e3      	bne.n	8006f8c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d118      	bne.n	8006ffe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	e853 3f00 	ldrex	r3, [r3]
 8006fd8:	60bb      	str	r3, [r7, #8]
   return(result);
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	f023 0310 	bic.w	r3, r3, #16
 8006fe0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fea:	61bb      	str	r3, [r7, #24]
 8006fec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fee:	6979      	ldr	r1, [r7, #20]
 8006ff0:	69ba      	ldr	r2, [r7, #24]
 8006ff2:	e841 2300 	strex	r3, r2, [r1]
 8006ff6:	613b      	str	r3, [r7, #16]
   return(result);
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d1e6      	bne.n	8006fcc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2220      	movs	r2, #32
 8007002:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2200      	movs	r2, #0
 800700a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2200      	movs	r2, #0
 8007010:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007012:	bf00      	nop
 8007014:	3754      	adds	r7, #84	@ 0x54
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr

0800701e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800701e:	b480      	push	{r7}
 8007020:	b085      	sub	sp, #20
 8007022:	af00      	add	r7, sp, #0
 8007024:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800702c:	2b01      	cmp	r3, #1
 800702e:	d101      	bne.n	8007034 <HAL_UARTEx_DisableFifoMode+0x16>
 8007030:	2302      	movs	r3, #2
 8007032:	e027      	b.n	8007084 <HAL_UARTEx_DisableFifoMode+0x66>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2224      	movs	r2, #36	@ 0x24
 8007040:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f022 0201 	bic.w	r2, r2, #1
 800705a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007062:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	68fa      	ldr	r2, [r7, #12]
 8007070:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2220      	movs	r2, #32
 8007076:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2200      	movs	r2, #0
 800707e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007082:	2300      	movs	r3, #0
}
 8007084:	4618      	mov	r0, r3
 8007086:	3714      	adds	r7, #20
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b084      	sub	sp, #16
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
 8007098:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80070a0:	2b01      	cmp	r3, #1
 80070a2:	d101      	bne.n	80070a8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80070a4:	2302      	movs	r3, #2
 80070a6:	e02d      	b.n	8007104 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2201      	movs	r2, #1
 80070ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2224      	movs	r2, #36	@ 0x24
 80070b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f022 0201 	bic.w	r2, r2, #1
 80070ce:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	683a      	ldr	r2, [r7, #0]
 80070e0:	430a      	orrs	r2, r1
 80070e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f000 f84f 	bl	8007188 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	68fa      	ldr	r2, [r7, #12]
 80070f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2220      	movs	r2, #32
 80070f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2200      	movs	r2, #0
 80070fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007102:	2300      	movs	r3, #0
}
 8007104:	4618      	mov	r0, r3
 8007106:	3710      	adds	r7, #16
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}

0800710c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b084      	sub	sp, #16
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
 8007114:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800711c:	2b01      	cmp	r3, #1
 800711e:	d101      	bne.n	8007124 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007120:	2302      	movs	r3, #2
 8007122:	e02d      	b.n	8007180 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2201      	movs	r2, #1
 8007128:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2224      	movs	r2, #36	@ 0x24
 8007130:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f022 0201 	bic.w	r2, r2, #1
 800714a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	689b      	ldr	r3, [r3, #8]
 8007152:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	683a      	ldr	r2, [r7, #0]
 800715c:	430a      	orrs	r2, r1
 800715e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f000 f811 	bl	8007188 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68fa      	ldr	r2, [r7, #12]
 800716c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2220      	movs	r2, #32
 8007172:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800717e:	2300      	movs	r3, #0
}
 8007180:	4618      	mov	r0, r3
 8007182:	3710      	adds	r7, #16
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}

08007188 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007188:	b480      	push	{r7}
 800718a:	b085      	sub	sp, #20
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007194:	2b00      	cmp	r3, #0
 8007196:	d108      	bne.n	80071aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2201      	movs	r2, #1
 800719c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2201      	movs	r2, #1
 80071a4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80071a8:	e031      	b.n	800720e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80071aa:	2308      	movs	r3, #8
 80071ac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80071ae:	2308      	movs	r3, #8
 80071b0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	689b      	ldr	r3, [r3, #8]
 80071b8:	0e5b      	lsrs	r3, r3, #25
 80071ba:	b2db      	uxtb	r3, r3
 80071bc:	f003 0307 	and.w	r3, r3, #7
 80071c0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	689b      	ldr	r3, [r3, #8]
 80071c8:	0f5b      	lsrs	r3, r3, #29
 80071ca:	b2db      	uxtb	r3, r3
 80071cc:	f003 0307 	and.w	r3, r3, #7
 80071d0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071d2:	7bbb      	ldrb	r3, [r7, #14]
 80071d4:	7b3a      	ldrb	r2, [r7, #12]
 80071d6:	4911      	ldr	r1, [pc, #68]	@ (800721c <UARTEx_SetNbDataToProcess+0x94>)
 80071d8:	5c8a      	ldrb	r2, [r1, r2]
 80071da:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80071de:	7b3a      	ldrb	r2, [r7, #12]
 80071e0:	490f      	ldr	r1, [pc, #60]	@ (8007220 <UARTEx_SetNbDataToProcess+0x98>)
 80071e2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80071e8:	b29a      	uxth	r2, r3
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071f0:	7bfb      	ldrb	r3, [r7, #15]
 80071f2:	7b7a      	ldrb	r2, [r7, #13]
 80071f4:	4909      	ldr	r1, [pc, #36]	@ (800721c <UARTEx_SetNbDataToProcess+0x94>)
 80071f6:	5c8a      	ldrb	r2, [r1, r2]
 80071f8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80071fc:	7b7a      	ldrb	r2, [r7, #13]
 80071fe:	4908      	ldr	r1, [pc, #32]	@ (8007220 <UARTEx_SetNbDataToProcess+0x98>)
 8007200:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007202:	fb93 f3f2 	sdiv	r3, r3, r2
 8007206:	b29a      	uxth	r2, r3
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800720e:	bf00      	nop
 8007210:	3714      	adds	r7, #20
 8007212:	46bd      	mov	sp, r7
 8007214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007218:	4770      	bx	lr
 800721a:	bf00      	nop
 800721c:	0800b230 	.word	0x0800b230
 8007220:	0800b238 	.word	0x0800b238

08007224 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007224:	b480      	push	{r7}
 8007226:	b085      	sub	sp, #20
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007234:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8007238:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	b29a      	uxth	r2, r3
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007244:	2300      	movs	r3, #0
}
 8007246:	4618      	mov	r0, r3
 8007248:	3714      	adds	r7, #20
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr

08007252 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007252:	b480      	push	{r7}
 8007254:	b085      	sub	sp, #20
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800725a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800725e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007266:	b29a      	uxth	r2, r3
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	b29b      	uxth	r3, r3
 800726c:	43db      	mvns	r3, r3
 800726e:	b29b      	uxth	r3, r3
 8007270:	4013      	ands	r3, r2
 8007272:	b29a      	uxth	r2, r3
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800727a:	2300      	movs	r3, #0
}
 800727c:	4618      	mov	r0, r3
 800727e:	3714      	adds	r7, #20
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr

08007288 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007288:	b480      	push	{r7}
 800728a:	b085      	sub	sp, #20
 800728c:	af00      	add	r7, sp, #0
 800728e:	60f8      	str	r0, [r7, #12]
 8007290:	1d3b      	adds	r3, r7, #4
 8007292:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2201      	movs	r2, #1
 800729a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	2200      	movs	r2, #0
 80072a2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	2200      	movs	r2, #0
 80072aa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2200      	movs	r2, #0
 80072b2:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80072b6:	2300      	movs	r3, #0
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3714      	adds	r7, #20
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b0a7      	sub	sp, #156	@ 0x9c
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80072ce:	2300      	movs	r3, #0
 80072d0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80072d4:	687a      	ldr	r2, [r7, #4]
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	781b      	ldrb	r3, [r3, #0]
 80072da:	009b      	lsls	r3, r3, #2
 80072dc:	4413      	add	r3, r2
 80072de:	881b      	ldrh	r3, [r3, #0]
 80072e0:	b29b      	uxth	r3, r3
 80072e2:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80072e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072ea:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	78db      	ldrb	r3, [r3, #3]
 80072f2:	2b03      	cmp	r3, #3
 80072f4:	d81f      	bhi.n	8007336 <USB_ActivateEndpoint+0x72>
 80072f6:	a201      	add	r2, pc, #4	@ (adr r2, 80072fc <USB_ActivateEndpoint+0x38>)
 80072f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072fc:	0800730d 	.word	0x0800730d
 8007300:	08007329 	.word	0x08007329
 8007304:	0800733f 	.word	0x0800733f
 8007308:	0800731b 	.word	0x0800731b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800730c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007310:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007314:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007318:	e012      	b.n	8007340 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800731a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800731e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8007322:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007326:	e00b      	b.n	8007340 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007328:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800732c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007330:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007334:	e004      	b.n	8007340 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007336:	2301      	movs	r3, #1
 8007338:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800733c:	e000      	b.n	8007340 <USB_ActivateEndpoint+0x7c>
      break;
 800733e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007340:	687a      	ldr	r2, [r7, #4]
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	781b      	ldrb	r3, [r3, #0]
 8007346:	009b      	lsls	r3, r3, #2
 8007348:	441a      	add	r2, r3
 800734a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800734e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007352:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007356:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800735a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800735e:	b29b      	uxth	r3, r3
 8007360:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007362:	687a      	ldr	r2, [r7, #4]
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	781b      	ldrb	r3, [r3, #0]
 8007368:	009b      	lsls	r3, r3, #2
 800736a:	4413      	add	r3, r2
 800736c:	881b      	ldrh	r3, [r3, #0]
 800736e:	b29b      	uxth	r3, r3
 8007370:	b21b      	sxth	r3, r3
 8007372:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007376:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800737a:	b21a      	sxth	r2, r3
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	781b      	ldrb	r3, [r3, #0]
 8007380:	b21b      	sxth	r3, r3
 8007382:	4313      	orrs	r3, r2
 8007384:	b21b      	sxth	r3, r3
 8007386:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	781b      	ldrb	r3, [r3, #0]
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	441a      	add	r2, r3
 8007394:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8007398:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800739c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073a8:	b29b      	uxth	r3, r3
 80073aa:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	7b1b      	ldrb	r3, [r3, #12]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	f040 8180 	bne.w	80076b6 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	785b      	ldrb	r3, [r3, #1]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	f000 8084 	beq.w	80074c8 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	61bb      	str	r3, [r7, #24]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	461a      	mov	r2, r3
 80073ce:	69bb      	ldr	r3, [r7, #24]
 80073d0:	4413      	add	r3, r2
 80073d2:	61bb      	str	r3, [r7, #24]
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	781b      	ldrb	r3, [r3, #0]
 80073d8:	00da      	lsls	r2, r3, #3
 80073da:	69bb      	ldr	r3, [r7, #24]
 80073dc:	4413      	add	r3, r2
 80073de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80073e2:	617b      	str	r3, [r7, #20]
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	88db      	ldrh	r3, [r3, #6]
 80073e8:	085b      	lsrs	r3, r3, #1
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	005b      	lsls	r3, r3, #1
 80073ee:	b29a      	uxth	r2, r3
 80073f0:	697b      	ldr	r3, [r7, #20]
 80073f2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	009b      	lsls	r3, r3, #2
 80073fc:	4413      	add	r3, r2
 80073fe:	881b      	ldrh	r3, [r3, #0]
 8007400:	827b      	strh	r3, [r7, #18]
 8007402:	8a7b      	ldrh	r3, [r7, #18]
 8007404:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007408:	2b00      	cmp	r3, #0
 800740a:	d01b      	beq.n	8007444 <USB_ActivateEndpoint+0x180>
 800740c:	687a      	ldr	r2, [r7, #4]
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	781b      	ldrb	r3, [r3, #0]
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	4413      	add	r3, r2
 8007416:	881b      	ldrh	r3, [r3, #0]
 8007418:	b29b      	uxth	r3, r3
 800741a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800741e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007422:	823b      	strh	r3, [r7, #16]
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	781b      	ldrb	r3, [r3, #0]
 800742a:	009b      	lsls	r3, r3, #2
 800742c:	441a      	add	r2, r3
 800742e:	8a3b      	ldrh	r3, [r7, #16]
 8007430:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007434:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007438:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800743c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007440:	b29b      	uxth	r3, r3
 8007442:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	78db      	ldrb	r3, [r3, #3]
 8007448:	2b01      	cmp	r3, #1
 800744a:	d020      	beq.n	800748e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800744c:	687a      	ldr	r2, [r7, #4]
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	781b      	ldrb	r3, [r3, #0]
 8007452:	009b      	lsls	r3, r3, #2
 8007454:	4413      	add	r3, r2
 8007456:	881b      	ldrh	r3, [r3, #0]
 8007458:	b29b      	uxth	r3, r3
 800745a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800745e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007462:	81bb      	strh	r3, [r7, #12]
 8007464:	89bb      	ldrh	r3, [r7, #12]
 8007466:	f083 0320 	eor.w	r3, r3, #32
 800746a:	81bb      	strh	r3, [r7, #12]
 800746c:	687a      	ldr	r2, [r7, #4]
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	009b      	lsls	r3, r3, #2
 8007474:	441a      	add	r2, r3
 8007476:	89bb      	ldrh	r3, [r7, #12]
 8007478:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800747c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007480:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007484:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007488:	b29b      	uxth	r3, r3
 800748a:	8013      	strh	r3, [r2, #0]
 800748c:	e3f9      	b.n	8007c82 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800748e:	687a      	ldr	r2, [r7, #4]
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	781b      	ldrb	r3, [r3, #0]
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	4413      	add	r3, r2
 8007498:	881b      	ldrh	r3, [r3, #0]
 800749a:	b29b      	uxth	r3, r3
 800749c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074a4:	81fb      	strh	r3, [r7, #14]
 80074a6:	687a      	ldr	r2, [r7, #4]
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	781b      	ldrb	r3, [r3, #0]
 80074ac:	009b      	lsls	r3, r3, #2
 80074ae:	441a      	add	r2, r3
 80074b0:	89fb      	ldrh	r3, [r7, #14]
 80074b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074c2:	b29b      	uxth	r3, r3
 80074c4:	8013      	strh	r3, [r2, #0]
 80074c6:	e3dc      	b.n	8007c82 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074d2:	b29b      	uxth	r3, r3
 80074d4:	461a      	mov	r2, r3
 80074d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d8:	4413      	add	r3, r2
 80074da:	633b      	str	r3, [r7, #48]	@ 0x30
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	00da      	lsls	r2, r3, #3
 80074e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e4:	4413      	add	r3, r2
 80074e6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80074ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	88db      	ldrh	r3, [r3, #6]
 80074f0:	085b      	lsrs	r3, r3, #1
 80074f2:	b29b      	uxth	r3, r3
 80074f4:	005b      	lsls	r3, r3, #1
 80074f6:	b29a      	uxth	r2, r3
 80074f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074fa:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007506:	b29b      	uxth	r3, r3
 8007508:	461a      	mov	r2, r3
 800750a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800750c:	4413      	add	r3, r2
 800750e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	781b      	ldrb	r3, [r3, #0]
 8007514:	00da      	lsls	r2, r3, #3
 8007516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007518:	4413      	add	r3, r2
 800751a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800751e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007522:	881b      	ldrh	r3, [r3, #0]
 8007524:	b29b      	uxth	r3, r3
 8007526:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800752a:	b29a      	uxth	r2, r3
 800752c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800752e:	801a      	strh	r2, [r3, #0]
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	691b      	ldr	r3, [r3, #16]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d10a      	bne.n	800754e <USB_ActivateEndpoint+0x28a>
 8007538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753a:	881b      	ldrh	r3, [r3, #0]
 800753c:	b29b      	uxth	r3, r3
 800753e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007542:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007546:	b29a      	uxth	r2, r3
 8007548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800754a:	801a      	strh	r2, [r3, #0]
 800754c:	e041      	b.n	80075d2 <USB_ActivateEndpoint+0x30e>
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	691b      	ldr	r3, [r3, #16]
 8007552:	2b3e      	cmp	r3, #62	@ 0x3e
 8007554:	d81c      	bhi.n	8007590 <USB_ActivateEndpoint+0x2cc>
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	691b      	ldr	r3, [r3, #16]
 800755a:	085b      	lsrs	r3, r3, #1
 800755c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	691b      	ldr	r3, [r3, #16]
 8007564:	f003 0301 	and.w	r3, r3, #1
 8007568:	2b00      	cmp	r3, #0
 800756a:	d004      	beq.n	8007576 <USB_ActivateEndpoint+0x2b2>
 800756c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007570:	3301      	adds	r3, #1
 8007572:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007578:	881b      	ldrh	r3, [r3, #0]
 800757a:	b29a      	uxth	r2, r3
 800757c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007580:	b29b      	uxth	r3, r3
 8007582:	029b      	lsls	r3, r3, #10
 8007584:	b29b      	uxth	r3, r3
 8007586:	4313      	orrs	r3, r2
 8007588:	b29a      	uxth	r2, r3
 800758a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800758c:	801a      	strh	r2, [r3, #0]
 800758e:	e020      	b.n	80075d2 <USB_ActivateEndpoint+0x30e>
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	691b      	ldr	r3, [r3, #16]
 8007594:	095b      	lsrs	r3, r3, #5
 8007596:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	691b      	ldr	r3, [r3, #16]
 800759e:	f003 031f 	and.w	r3, r3, #31
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d104      	bne.n	80075b0 <USB_ActivateEndpoint+0x2ec>
 80075a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80075aa:	3b01      	subs	r3, #1
 80075ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80075b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b2:	881b      	ldrh	r3, [r3, #0]
 80075b4:	b29a      	uxth	r2, r3
 80075b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	029b      	lsls	r3, r3, #10
 80075be:	b29b      	uxth	r3, r3
 80075c0:	4313      	orrs	r3, r2
 80075c2:	b29b      	uxth	r3, r3
 80075c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075cc:	b29a      	uxth	r2, r3
 80075ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075d0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80075d2:	687a      	ldr	r2, [r7, #4]
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	781b      	ldrb	r3, [r3, #0]
 80075d8:	009b      	lsls	r3, r3, #2
 80075da:	4413      	add	r3, r2
 80075dc:	881b      	ldrh	r3, [r3, #0]
 80075de:	847b      	strh	r3, [r7, #34]	@ 0x22
 80075e0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80075e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d01b      	beq.n	8007622 <USB_ActivateEndpoint+0x35e>
 80075ea:	687a      	ldr	r2, [r7, #4]
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	781b      	ldrb	r3, [r3, #0]
 80075f0:	009b      	lsls	r3, r3, #2
 80075f2:	4413      	add	r3, r2
 80075f4:	881b      	ldrh	r3, [r3, #0]
 80075f6:	b29b      	uxth	r3, r3
 80075f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007600:	843b      	strh	r3, [r7, #32]
 8007602:	687a      	ldr	r2, [r7, #4]
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	781b      	ldrb	r3, [r3, #0]
 8007608:	009b      	lsls	r3, r3, #2
 800760a:	441a      	add	r2, r3
 800760c:	8c3b      	ldrh	r3, [r7, #32]
 800760e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007612:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007616:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800761a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800761e:	b29b      	uxth	r3, r3
 8007620:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	781b      	ldrb	r3, [r3, #0]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d124      	bne.n	8007674 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800762a:	687a      	ldr	r2, [r7, #4]
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	781b      	ldrb	r3, [r3, #0]
 8007630:	009b      	lsls	r3, r3, #2
 8007632:	4413      	add	r3, r2
 8007634:	881b      	ldrh	r3, [r3, #0]
 8007636:	b29b      	uxth	r3, r3
 8007638:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800763c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007640:	83bb      	strh	r3, [r7, #28]
 8007642:	8bbb      	ldrh	r3, [r7, #28]
 8007644:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007648:	83bb      	strh	r3, [r7, #28]
 800764a:	8bbb      	ldrh	r3, [r7, #28]
 800764c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007650:	83bb      	strh	r3, [r7, #28]
 8007652:	687a      	ldr	r2, [r7, #4]
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	781b      	ldrb	r3, [r3, #0]
 8007658:	009b      	lsls	r3, r3, #2
 800765a:	441a      	add	r2, r3
 800765c:	8bbb      	ldrh	r3, [r7, #28]
 800765e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007662:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007666:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800766a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800766e:	b29b      	uxth	r3, r3
 8007670:	8013      	strh	r3, [r2, #0]
 8007672:	e306      	b.n	8007c82 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	781b      	ldrb	r3, [r3, #0]
 800767a:	009b      	lsls	r3, r3, #2
 800767c:	4413      	add	r3, r2
 800767e:	881b      	ldrh	r3, [r3, #0]
 8007680:	b29b      	uxth	r3, r3
 8007682:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800768a:	83fb      	strh	r3, [r7, #30]
 800768c:	8bfb      	ldrh	r3, [r7, #30]
 800768e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007692:	83fb      	strh	r3, [r7, #30]
 8007694:	687a      	ldr	r2, [r7, #4]
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	781b      	ldrb	r3, [r3, #0]
 800769a:	009b      	lsls	r3, r3, #2
 800769c:	441a      	add	r2, r3
 800769e:	8bfb      	ldrh	r3, [r7, #30]
 80076a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076b0:	b29b      	uxth	r3, r3
 80076b2:	8013      	strh	r3, [r2, #0]
 80076b4:	e2e5      	b.n	8007c82 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	78db      	ldrb	r3, [r3, #3]
 80076ba:	2b02      	cmp	r3, #2
 80076bc:	d11e      	bne.n	80076fc <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80076be:	687a      	ldr	r2, [r7, #4]
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	781b      	ldrb	r3, [r3, #0]
 80076c4:	009b      	lsls	r3, r3, #2
 80076c6:	4413      	add	r3, r2
 80076c8:	881b      	ldrh	r3, [r3, #0]
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076d4:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 80076d8:	687a      	ldr	r2, [r7, #4]
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	781b      	ldrb	r3, [r3, #0]
 80076de:	009b      	lsls	r3, r3, #2
 80076e0:	441a      	add	r2, r3
 80076e2:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80076e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076ee:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80076f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	8013      	strh	r3, [r2, #0]
 80076fa:	e01d      	b.n	8007738 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80076fc:	687a      	ldr	r2, [r7, #4]
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	781b      	ldrb	r3, [r3, #0]
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	4413      	add	r3, r2
 8007706:	881b      	ldrh	r3, [r3, #0]
 8007708:	b29b      	uxth	r3, r3
 800770a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800770e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007712:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8007716:	687a      	ldr	r2, [r7, #4]
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	441a      	add	r2, r3
 8007720:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8007724:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007728:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800772c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007730:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007734:	b29b      	uxth	r3, r3
 8007736:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007742:	b29b      	uxth	r3, r3
 8007744:	461a      	mov	r2, r3
 8007746:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007748:	4413      	add	r3, r2
 800774a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	781b      	ldrb	r3, [r3, #0]
 8007750:	00da      	lsls	r2, r3, #3
 8007752:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007754:	4413      	add	r3, r2
 8007756:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800775a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	891b      	ldrh	r3, [r3, #8]
 8007760:	085b      	lsrs	r3, r3, #1
 8007762:	b29b      	uxth	r3, r3
 8007764:	005b      	lsls	r3, r3, #1
 8007766:	b29a      	uxth	r2, r3
 8007768:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800776a:	801a      	strh	r2, [r3, #0]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007776:	b29b      	uxth	r3, r3
 8007778:	461a      	mov	r2, r3
 800777a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800777c:	4413      	add	r3, r2
 800777e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	00da      	lsls	r2, r3, #3
 8007786:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007788:	4413      	add	r3, r2
 800778a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800778e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	895b      	ldrh	r3, [r3, #10]
 8007794:	085b      	lsrs	r3, r3, #1
 8007796:	b29b      	uxth	r3, r3
 8007798:	005b      	lsls	r3, r3, #1
 800779a:	b29a      	uxth	r2, r3
 800779c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800779e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	785b      	ldrb	r3, [r3, #1]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	f040 81af 	bne.w	8007b08 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80077aa:	687a      	ldr	r2, [r7, #4]
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	781b      	ldrb	r3, [r3, #0]
 80077b0:	009b      	lsls	r3, r3, #2
 80077b2:	4413      	add	r3, r2
 80077b4:	881b      	ldrh	r3, [r3, #0]
 80077b6:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 80077ba:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80077be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d01d      	beq.n	8007802 <USB_ActivateEndpoint+0x53e>
 80077c6:	687a      	ldr	r2, [r7, #4]
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	781b      	ldrb	r3, [r3, #0]
 80077cc:	009b      	lsls	r3, r3, #2
 80077ce:	4413      	add	r3, r2
 80077d0:	881b      	ldrh	r3, [r3, #0]
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077dc:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80077e0:	687a      	ldr	r2, [r7, #4]
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	009b      	lsls	r3, r3, #2
 80077e8:	441a      	add	r2, r3
 80077ea:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80077ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80077fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077fe:	b29b      	uxth	r3, r3
 8007800:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007802:	687a      	ldr	r2, [r7, #4]
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	781b      	ldrb	r3, [r3, #0]
 8007808:	009b      	lsls	r3, r3, #2
 800780a:	4413      	add	r3, r2
 800780c:	881b      	ldrh	r3, [r3, #0]
 800780e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8007812:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8007816:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800781a:	2b00      	cmp	r3, #0
 800781c:	d01d      	beq.n	800785a <USB_ActivateEndpoint+0x596>
 800781e:	687a      	ldr	r2, [r7, #4]
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	781b      	ldrb	r3, [r3, #0]
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	4413      	add	r3, r2
 8007828:	881b      	ldrh	r3, [r3, #0]
 800782a:	b29b      	uxth	r3, r3
 800782c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007830:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007834:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8007838:	687a      	ldr	r2, [r7, #4]
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	781b      	ldrb	r3, [r3, #0]
 800783e:	009b      	lsls	r3, r3, #2
 8007840:	441a      	add	r2, r3
 8007842:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8007846:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800784a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800784e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007852:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007856:	b29b      	uxth	r3, r3
 8007858:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	785b      	ldrb	r3, [r3, #1]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d16b      	bne.n	800793a <USB_ActivateEndpoint+0x676>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800786c:	b29b      	uxth	r3, r3
 800786e:	461a      	mov	r2, r3
 8007870:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007872:	4413      	add	r3, r2
 8007874:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	781b      	ldrb	r3, [r3, #0]
 800787a:	00da      	lsls	r2, r3, #3
 800787c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800787e:	4413      	add	r3, r2
 8007880:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007884:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007886:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007888:	881b      	ldrh	r3, [r3, #0]
 800788a:	b29b      	uxth	r3, r3
 800788c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007890:	b29a      	uxth	r2, r3
 8007892:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007894:	801a      	strh	r2, [r3, #0]
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	691b      	ldr	r3, [r3, #16]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d10a      	bne.n	80078b4 <USB_ActivateEndpoint+0x5f0>
 800789e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078a0:	881b      	ldrh	r3, [r3, #0]
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078ac:	b29a      	uxth	r2, r3
 80078ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078b0:	801a      	strh	r2, [r3, #0]
 80078b2:	e05d      	b.n	8007970 <USB_ActivateEndpoint+0x6ac>
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	691b      	ldr	r3, [r3, #16]
 80078b8:	2b3e      	cmp	r3, #62	@ 0x3e
 80078ba:	d81c      	bhi.n	80078f6 <USB_ActivateEndpoint+0x632>
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	691b      	ldr	r3, [r3, #16]
 80078c0:	085b      	lsrs	r3, r3, #1
 80078c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	691b      	ldr	r3, [r3, #16]
 80078ca:	f003 0301 	and.w	r3, r3, #1
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d004      	beq.n	80078dc <USB_ActivateEndpoint+0x618>
 80078d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80078d6:	3301      	adds	r3, #1
 80078d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80078dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078de:	881b      	ldrh	r3, [r3, #0]
 80078e0:	b29a      	uxth	r2, r3
 80078e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80078e6:	b29b      	uxth	r3, r3
 80078e8:	029b      	lsls	r3, r3, #10
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	4313      	orrs	r3, r2
 80078ee:	b29a      	uxth	r2, r3
 80078f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078f2:	801a      	strh	r2, [r3, #0]
 80078f4:	e03c      	b.n	8007970 <USB_ActivateEndpoint+0x6ac>
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	691b      	ldr	r3, [r3, #16]
 80078fa:	095b      	lsrs	r3, r3, #5
 80078fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	691b      	ldr	r3, [r3, #16]
 8007904:	f003 031f 	and.w	r3, r3, #31
 8007908:	2b00      	cmp	r3, #0
 800790a:	d104      	bne.n	8007916 <USB_ActivateEndpoint+0x652>
 800790c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007910:	3b01      	subs	r3, #1
 8007912:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007916:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007918:	881b      	ldrh	r3, [r3, #0]
 800791a:	b29a      	uxth	r2, r3
 800791c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007920:	b29b      	uxth	r3, r3
 8007922:	029b      	lsls	r3, r3, #10
 8007924:	b29b      	uxth	r3, r3
 8007926:	4313      	orrs	r3, r2
 8007928:	b29b      	uxth	r3, r3
 800792a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800792e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007932:	b29a      	uxth	r2, r3
 8007934:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007936:	801a      	strh	r2, [r3, #0]
 8007938:	e01a      	b.n	8007970 <USB_ActivateEndpoint+0x6ac>
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	785b      	ldrb	r3, [r3, #1]
 800793e:	2b01      	cmp	r3, #1
 8007940:	d116      	bne.n	8007970 <USB_ActivateEndpoint+0x6ac>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	657b      	str	r3, [r7, #84]	@ 0x54
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800794c:	b29b      	uxth	r3, r3
 800794e:	461a      	mov	r2, r3
 8007950:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007952:	4413      	add	r3, r2
 8007954:	657b      	str	r3, [r7, #84]	@ 0x54
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	781b      	ldrb	r3, [r3, #0]
 800795a:	00da      	lsls	r2, r3, #3
 800795c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800795e:	4413      	add	r3, r2
 8007960:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007964:	653b      	str	r3, [r7, #80]	@ 0x50
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	691b      	ldr	r3, [r3, #16]
 800796a:	b29a      	uxth	r2, r3
 800796c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800796e:	801a      	strh	r2, [r3, #0]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	647b      	str	r3, [r7, #68]	@ 0x44
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	785b      	ldrb	r3, [r3, #1]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d16b      	bne.n	8007a54 <USB_ActivateEndpoint+0x790>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007986:	b29b      	uxth	r3, r3
 8007988:	461a      	mov	r2, r3
 800798a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800798c:	4413      	add	r3, r2
 800798e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	781b      	ldrb	r3, [r3, #0]
 8007994:	00da      	lsls	r2, r3, #3
 8007996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007998:	4413      	add	r3, r2
 800799a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800799e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80079a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079a2:	881b      	ldrh	r3, [r3, #0]
 80079a4:	b29b      	uxth	r3, r3
 80079a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079aa:	b29a      	uxth	r2, r3
 80079ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079ae:	801a      	strh	r2, [r3, #0]
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	691b      	ldr	r3, [r3, #16]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d10a      	bne.n	80079ce <USB_ActivateEndpoint+0x70a>
 80079b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079ba:	881b      	ldrh	r3, [r3, #0]
 80079bc:	b29b      	uxth	r3, r3
 80079be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079c6:	b29a      	uxth	r2, r3
 80079c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079ca:	801a      	strh	r2, [r3, #0]
 80079cc:	e05b      	b.n	8007a86 <USB_ActivateEndpoint+0x7c2>
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	691b      	ldr	r3, [r3, #16]
 80079d2:	2b3e      	cmp	r3, #62	@ 0x3e
 80079d4:	d81c      	bhi.n	8007a10 <USB_ActivateEndpoint+0x74c>
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	691b      	ldr	r3, [r3, #16]
 80079da:	085b      	lsrs	r3, r3, #1
 80079dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	691b      	ldr	r3, [r3, #16]
 80079e4:	f003 0301 	and.w	r3, r3, #1
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d004      	beq.n	80079f6 <USB_ActivateEndpoint+0x732>
 80079ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80079f0:	3301      	adds	r3, #1
 80079f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80079f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079f8:	881b      	ldrh	r3, [r3, #0]
 80079fa:	b29a      	uxth	r2, r3
 80079fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	029b      	lsls	r3, r3, #10
 8007a04:	b29b      	uxth	r3, r3
 8007a06:	4313      	orrs	r3, r2
 8007a08:	b29a      	uxth	r2, r3
 8007a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a0c:	801a      	strh	r2, [r3, #0]
 8007a0e:	e03a      	b.n	8007a86 <USB_ActivateEndpoint+0x7c2>
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	691b      	ldr	r3, [r3, #16]
 8007a14:	095b      	lsrs	r3, r3, #5
 8007a16:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	691b      	ldr	r3, [r3, #16]
 8007a1e:	f003 031f 	and.w	r3, r3, #31
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d104      	bne.n	8007a30 <USB_ActivateEndpoint+0x76c>
 8007a26:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a2a:	3b01      	subs	r3, #1
 8007a2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a32:	881b      	ldrh	r3, [r3, #0]
 8007a34:	b29a      	uxth	r2, r3
 8007a36:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	029b      	lsls	r3, r3, #10
 8007a3e:	b29b      	uxth	r3, r3
 8007a40:	4313      	orrs	r3, r2
 8007a42:	b29b      	uxth	r3, r3
 8007a44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a4c:	b29a      	uxth	r2, r3
 8007a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a50:	801a      	strh	r2, [r3, #0]
 8007a52:	e018      	b.n	8007a86 <USB_ActivateEndpoint+0x7c2>
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	785b      	ldrb	r3, [r3, #1]
 8007a58:	2b01      	cmp	r3, #1
 8007a5a:	d114      	bne.n	8007a86 <USB_ActivateEndpoint+0x7c2>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a62:	b29b      	uxth	r3, r3
 8007a64:	461a      	mov	r2, r3
 8007a66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a68:	4413      	add	r3, r2
 8007a6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	781b      	ldrb	r3, [r3, #0]
 8007a70:	00da      	lsls	r2, r3, #3
 8007a72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a74:	4413      	add	r3, r2
 8007a76:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007a7a:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	691b      	ldr	r3, [r3, #16]
 8007a80:	b29a      	uxth	r2, r3
 8007a82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a84:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007a86:	687a      	ldr	r2, [r7, #4]
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	781b      	ldrb	r3, [r3, #0]
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	4413      	add	r3, r2
 8007a90:	881b      	ldrh	r3, [r3, #0]
 8007a92:	b29b      	uxth	r3, r3
 8007a94:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a9c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007a9e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007aa0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007aa4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007aa6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007aa8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007aac:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007aae:	687a      	ldr	r2, [r7, #4]
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	781b      	ldrb	r3, [r3, #0]
 8007ab4:	009b      	lsls	r3, r3, #2
 8007ab6:	441a      	add	r2, r3
 8007ab8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007aba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007abe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ac2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ac6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007aca:	b29b      	uxth	r3, r3
 8007acc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007ace:	687a      	ldr	r2, [r7, #4]
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	781b      	ldrb	r3, [r3, #0]
 8007ad4:	009b      	lsls	r3, r3, #2
 8007ad6:	4413      	add	r3, r2
 8007ad8:	881b      	ldrh	r3, [r3, #0]
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ae0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ae4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	781b      	ldrb	r3, [r3, #0]
 8007aec:	009b      	lsls	r3, r3, #2
 8007aee:	441a      	add	r2, r3
 8007af0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007af2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007af6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007afa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007afe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b02:	b29b      	uxth	r3, r3
 8007b04:	8013      	strh	r3, [r2, #0]
 8007b06:	e0bc      	b.n	8007c82 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	781b      	ldrb	r3, [r3, #0]
 8007b0e:	009b      	lsls	r3, r3, #2
 8007b10:	4413      	add	r3, r2
 8007b12:	881b      	ldrh	r3, [r3, #0]
 8007b14:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8007b18:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007b1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d01d      	beq.n	8007b60 <USB_ActivateEndpoint+0x89c>
 8007b24:	687a      	ldr	r2, [r7, #4]
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	781b      	ldrb	r3, [r3, #0]
 8007b2a:	009b      	lsls	r3, r3, #2
 8007b2c:	4413      	add	r3, r2
 8007b2e:	881b      	ldrh	r3, [r3, #0]
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b3a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8007b3e:	687a      	ldr	r2, [r7, #4]
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	781b      	ldrb	r3, [r3, #0]
 8007b44:	009b      	lsls	r3, r3, #2
 8007b46:	441a      	add	r2, r3
 8007b48:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007b4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007b58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007b60:	687a      	ldr	r2, [r7, #4]
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	781b      	ldrb	r3, [r3, #0]
 8007b66:	009b      	lsls	r3, r3, #2
 8007b68:	4413      	add	r3, r2
 8007b6a:	881b      	ldrh	r3, [r3, #0]
 8007b6c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8007b70:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8007b74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d01d      	beq.n	8007bb8 <USB_ActivateEndpoint+0x8f4>
 8007b7c:	687a      	ldr	r2, [r7, #4]
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	781b      	ldrb	r3, [r3, #0]
 8007b82:	009b      	lsls	r3, r3, #2
 8007b84:	4413      	add	r3, r2
 8007b86:	881b      	ldrh	r3, [r3, #0]
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b92:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	009b      	lsls	r3, r3, #2
 8007b9e:	441a      	add	r2, r3
 8007ba0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8007ba4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ba8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007bac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007bb0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007bb4:	b29b      	uxth	r3, r3
 8007bb6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	78db      	ldrb	r3, [r3, #3]
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d024      	beq.n	8007c0a <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007bc0:	687a      	ldr	r2, [r7, #4]
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	781b      	ldrb	r3, [r3, #0]
 8007bc6:	009b      	lsls	r3, r3, #2
 8007bc8:	4413      	add	r3, r2
 8007bca:	881b      	ldrh	r3, [r3, #0]
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007bd2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bd6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007bda:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007bde:	f083 0320 	eor.w	r3, r3, #32
 8007be2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007be6:	687a      	ldr	r2, [r7, #4]
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	781b      	ldrb	r3, [r3, #0]
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	441a      	add	r2, r3
 8007bf0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007bf4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007bf8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007bfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	8013      	strh	r3, [r2, #0]
 8007c08:	e01d      	b.n	8007c46 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007c0a:	687a      	ldr	r2, [r7, #4]
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	781b      	ldrb	r3, [r3, #0]
 8007c10:	009b      	lsls	r3, r3, #2
 8007c12:	4413      	add	r3, r2
 8007c14:	881b      	ldrh	r3, [r3, #0]
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c20:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8007c24:	687a      	ldr	r2, [r7, #4]
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	781b      	ldrb	r3, [r3, #0]
 8007c2a:	009b      	lsls	r3, r3, #2
 8007c2c:	441a      	add	r2, r3
 8007c2e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007c32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c42:	b29b      	uxth	r3, r3
 8007c44:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007c46:	687a      	ldr	r2, [r7, #4]
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	781b      	ldrb	r3, [r3, #0]
 8007c4c:	009b      	lsls	r3, r3, #2
 8007c4e:	4413      	add	r3, r2
 8007c50:	881b      	ldrh	r3, [r3, #0]
 8007c52:	b29b      	uxth	r3, r3
 8007c54:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c5c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007c60:	687a      	ldr	r2, [r7, #4]
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	781b      	ldrb	r3, [r3, #0]
 8007c66:	009b      	lsls	r3, r3, #2
 8007c68:	441a      	add	r2, r3
 8007c6a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007c6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007c82:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8007c86:	4618      	mov	r0, r3
 8007c88:	379c      	adds	r7, #156	@ 0x9c
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c90:	4770      	bx	lr
 8007c92:	bf00      	nop

08007c94 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b08d      	sub	sp, #52	@ 0x34
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
 8007c9c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	7b1b      	ldrb	r3, [r3, #12]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	f040 808e 	bne.w	8007dc4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	785b      	ldrb	r3, [r3, #1]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d044      	beq.n	8007d3a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007cb0:	687a      	ldr	r2, [r7, #4]
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	781b      	ldrb	r3, [r3, #0]
 8007cb6:	009b      	lsls	r3, r3, #2
 8007cb8:	4413      	add	r3, r2
 8007cba:	881b      	ldrh	r3, [r3, #0]
 8007cbc:	81bb      	strh	r3, [r7, #12]
 8007cbe:	89bb      	ldrh	r3, [r7, #12]
 8007cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d01b      	beq.n	8007d00 <USB_DeactivateEndpoint+0x6c>
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	781b      	ldrb	r3, [r3, #0]
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	4413      	add	r3, r2
 8007cd2:	881b      	ldrh	r3, [r3, #0]
 8007cd4:	b29b      	uxth	r3, r3
 8007cd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007cda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cde:	817b      	strh	r3, [r7, #10]
 8007ce0:	687a      	ldr	r2, [r7, #4]
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	781b      	ldrb	r3, [r3, #0]
 8007ce6:	009b      	lsls	r3, r3, #2
 8007ce8:	441a      	add	r2, r3
 8007cea:	897b      	ldrh	r3, [r7, #10]
 8007cec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007cf0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007cf4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007cf8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007cfc:	b29b      	uxth	r3, r3
 8007cfe:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007d00:	687a      	ldr	r2, [r7, #4]
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	781b      	ldrb	r3, [r3, #0]
 8007d06:	009b      	lsls	r3, r3, #2
 8007d08:	4413      	add	r3, r2
 8007d0a:	881b      	ldrh	r3, [r3, #0]
 8007d0c:	b29b      	uxth	r3, r3
 8007d0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d16:	813b      	strh	r3, [r7, #8]
 8007d18:	687a      	ldr	r2, [r7, #4]
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	781b      	ldrb	r3, [r3, #0]
 8007d1e:	009b      	lsls	r3, r3, #2
 8007d20:	441a      	add	r2, r3
 8007d22:	893b      	ldrh	r3, [r7, #8]
 8007d24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d34:	b29b      	uxth	r3, r3
 8007d36:	8013      	strh	r3, [r2, #0]
 8007d38:	e192      	b.n	8008060 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007d3a:	687a      	ldr	r2, [r7, #4]
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	781b      	ldrb	r3, [r3, #0]
 8007d40:	009b      	lsls	r3, r3, #2
 8007d42:	4413      	add	r3, r2
 8007d44:	881b      	ldrh	r3, [r3, #0]
 8007d46:	827b      	strh	r3, [r7, #18]
 8007d48:	8a7b      	ldrh	r3, [r7, #18]
 8007d4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d01b      	beq.n	8007d8a <USB_DeactivateEndpoint+0xf6>
 8007d52:	687a      	ldr	r2, [r7, #4]
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	781b      	ldrb	r3, [r3, #0]
 8007d58:	009b      	lsls	r3, r3, #2
 8007d5a:	4413      	add	r3, r2
 8007d5c:	881b      	ldrh	r3, [r3, #0]
 8007d5e:	b29b      	uxth	r3, r3
 8007d60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d68:	823b      	strh	r3, [r7, #16]
 8007d6a:	687a      	ldr	r2, [r7, #4]
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	781b      	ldrb	r3, [r3, #0]
 8007d70:	009b      	lsls	r3, r3, #2
 8007d72:	441a      	add	r2, r3
 8007d74:	8a3b      	ldrh	r3, [r7, #16]
 8007d76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d7e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007d82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d86:	b29b      	uxth	r3, r3
 8007d88:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007d8a:	687a      	ldr	r2, [r7, #4]
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	781b      	ldrb	r3, [r3, #0]
 8007d90:	009b      	lsls	r3, r3, #2
 8007d92:	4413      	add	r3, r2
 8007d94:	881b      	ldrh	r3, [r3, #0]
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007da0:	81fb      	strh	r3, [r7, #14]
 8007da2:	687a      	ldr	r2, [r7, #4]
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	781b      	ldrb	r3, [r3, #0]
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	441a      	add	r2, r3
 8007dac:	89fb      	ldrh	r3, [r7, #14]
 8007dae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007db2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007db6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007dba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	8013      	strh	r3, [r2, #0]
 8007dc2:	e14d      	b.n	8008060 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	785b      	ldrb	r3, [r3, #1]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	f040 80a5 	bne.w	8007f18 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007dce:	687a      	ldr	r2, [r7, #4]
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	781b      	ldrb	r3, [r3, #0]
 8007dd4:	009b      	lsls	r3, r3, #2
 8007dd6:	4413      	add	r3, r2
 8007dd8:	881b      	ldrh	r3, [r3, #0]
 8007dda:	843b      	strh	r3, [r7, #32]
 8007ddc:	8c3b      	ldrh	r3, [r7, #32]
 8007dde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d01b      	beq.n	8007e1e <USB_DeactivateEndpoint+0x18a>
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	781b      	ldrb	r3, [r3, #0]
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	4413      	add	r3, r2
 8007df0:	881b      	ldrh	r3, [r3, #0]
 8007df2:	b29b      	uxth	r3, r3
 8007df4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007df8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dfc:	83fb      	strh	r3, [r7, #30]
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	781b      	ldrb	r3, [r3, #0]
 8007e04:	009b      	lsls	r3, r3, #2
 8007e06:	441a      	add	r2, r3
 8007e08:	8bfb      	ldrh	r3, [r7, #30]
 8007e0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e12:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007e16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e1a:	b29b      	uxth	r3, r3
 8007e1c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007e1e:	687a      	ldr	r2, [r7, #4]
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	781b      	ldrb	r3, [r3, #0]
 8007e24:	009b      	lsls	r3, r3, #2
 8007e26:	4413      	add	r3, r2
 8007e28:	881b      	ldrh	r3, [r3, #0]
 8007e2a:	83bb      	strh	r3, [r7, #28]
 8007e2c:	8bbb      	ldrh	r3, [r7, #28]
 8007e2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d01b      	beq.n	8007e6e <USB_DeactivateEndpoint+0x1da>
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	781b      	ldrb	r3, [r3, #0]
 8007e3c:	009b      	lsls	r3, r3, #2
 8007e3e:	4413      	add	r3, r2
 8007e40:	881b      	ldrh	r3, [r3, #0]
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e4c:	837b      	strh	r3, [r7, #26]
 8007e4e:	687a      	ldr	r2, [r7, #4]
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	781b      	ldrb	r3, [r3, #0]
 8007e54:	009b      	lsls	r3, r3, #2
 8007e56:	441a      	add	r2, r3
 8007e58:	8b7b      	ldrh	r3, [r7, #26]
 8007e5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e66:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007e6a:	b29b      	uxth	r3, r3
 8007e6c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8007e6e:	687a      	ldr	r2, [r7, #4]
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	781b      	ldrb	r3, [r3, #0]
 8007e74:	009b      	lsls	r3, r3, #2
 8007e76:	4413      	add	r3, r2
 8007e78:	881b      	ldrh	r3, [r3, #0]
 8007e7a:	b29b      	uxth	r3, r3
 8007e7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e84:	833b      	strh	r3, [r7, #24]
 8007e86:	687a      	ldr	r2, [r7, #4]
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	781b      	ldrb	r3, [r3, #0]
 8007e8c:	009b      	lsls	r3, r3, #2
 8007e8e:	441a      	add	r2, r3
 8007e90:	8b3b      	ldrh	r3, [r7, #24]
 8007e92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e9e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007ea6:	687a      	ldr	r2, [r7, #4]
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	781b      	ldrb	r3, [r3, #0]
 8007eac:	009b      	lsls	r3, r3, #2
 8007eae:	4413      	add	r3, r2
 8007eb0:	881b      	ldrh	r3, [r3, #0]
 8007eb2:	b29b      	uxth	r3, r3
 8007eb4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007eb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ebc:	82fb      	strh	r3, [r7, #22]
 8007ebe:	687a      	ldr	r2, [r7, #4]
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	781b      	ldrb	r3, [r3, #0]
 8007ec4:	009b      	lsls	r3, r3, #2
 8007ec6:	441a      	add	r2, r3
 8007ec8:	8afb      	ldrh	r3, [r7, #22]
 8007eca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ece:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ed2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ed6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007eda:	b29b      	uxth	r3, r3
 8007edc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007ede:	687a      	ldr	r2, [r7, #4]
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	781b      	ldrb	r3, [r3, #0]
 8007ee4:	009b      	lsls	r3, r3, #2
 8007ee6:	4413      	add	r3, r2
 8007ee8:	881b      	ldrh	r3, [r3, #0]
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ef0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ef4:	82bb      	strh	r3, [r7, #20]
 8007ef6:	687a      	ldr	r2, [r7, #4]
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	781b      	ldrb	r3, [r3, #0]
 8007efc:	009b      	lsls	r3, r3, #2
 8007efe:	441a      	add	r2, r3
 8007f00:	8abb      	ldrh	r3, [r7, #20]
 8007f02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	8013      	strh	r3, [r2, #0]
 8007f16:	e0a3      	b.n	8008060 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007f18:	687a      	ldr	r2, [r7, #4]
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	781b      	ldrb	r3, [r3, #0]
 8007f1e:	009b      	lsls	r3, r3, #2
 8007f20:	4413      	add	r3, r2
 8007f22:	881b      	ldrh	r3, [r3, #0]
 8007f24:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8007f26:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007f28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d01b      	beq.n	8007f68 <USB_DeactivateEndpoint+0x2d4>
 8007f30:	687a      	ldr	r2, [r7, #4]
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	781b      	ldrb	r3, [r3, #0]
 8007f36:	009b      	lsls	r3, r3, #2
 8007f38:	4413      	add	r3, r2
 8007f3a:	881b      	ldrh	r3, [r3, #0]
 8007f3c:	b29b      	uxth	r3, r3
 8007f3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f46:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8007f48:	687a      	ldr	r2, [r7, #4]
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	781b      	ldrb	r3, [r3, #0]
 8007f4e:	009b      	lsls	r3, r3, #2
 8007f50:	441a      	add	r2, r3
 8007f52:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007f54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007f60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f64:	b29b      	uxth	r3, r3
 8007f66:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007f68:	687a      	ldr	r2, [r7, #4]
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	781b      	ldrb	r3, [r3, #0]
 8007f6e:	009b      	lsls	r3, r3, #2
 8007f70:	4413      	add	r3, r2
 8007f72:	881b      	ldrh	r3, [r3, #0]
 8007f74:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8007f76:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007f78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d01b      	beq.n	8007fb8 <USB_DeactivateEndpoint+0x324>
 8007f80:	687a      	ldr	r2, [r7, #4]
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	781b      	ldrb	r3, [r3, #0]
 8007f86:	009b      	lsls	r3, r3, #2
 8007f88:	4413      	add	r3, r2
 8007f8a:	881b      	ldrh	r3, [r3, #0]
 8007f8c:	b29b      	uxth	r3, r3
 8007f8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f96:	853b      	strh	r3, [r7, #40]	@ 0x28
 8007f98:	687a      	ldr	r2, [r7, #4]
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	781b      	ldrb	r3, [r3, #0]
 8007f9e:	009b      	lsls	r3, r3, #2
 8007fa0:	441a      	add	r2, r3
 8007fa2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007fa4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007fa8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007fac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007fb0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007fb8:	687a      	ldr	r2, [r7, #4]
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	781b      	ldrb	r3, [r3, #0]
 8007fbe:	009b      	lsls	r3, r3, #2
 8007fc0:	4413      	add	r3, r2
 8007fc2:	881b      	ldrh	r3, [r3, #0]
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007fca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fce:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8007fd0:	687a      	ldr	r2, [r7, #4]
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	781b      	ldrb	r3, [r3, #0]
 8007fd6:	009b      	lsls	r3, r3, #2
 8007fd8:	441a      	add	r2, r3
 8007fda:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007fdc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007fe0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007fe4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007fe8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fec:	b29b      	uxth	r3, r3
 8007fee:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007ff0:	687a      	ldr	r2, [r7, #4]
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	781b      	ldrb	r3, [r3, #0]
 8007ff6:	009b      	lsls	r3, r3, #2
 8007ff8:	4413      	add	r3, r2
 8007ffa:	881b      	ldrh	r3, [r3, #0]
 8007ffc:	b29b      	uxth	r3, r3
 8007ffe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008002:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008006:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008008:	687a      	ldr	r2, [r7, #4]
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	781b      	ldrb	r3, [r3, #0]
 800800e:	009b      	lsls	r3, r3, #2
 8008010:	441a      	add	r2, r3
 8008012:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008014:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008018:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800801c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008020:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008024:	b29b      	uxth	r3, r3
 8008026:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008028:	687a      	ldr	r2, [r7, #4]
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	781b      	ldrb	r3, [r3, #0]
 800802e:	009b      	lsls	r3, r3, #2
 8008030:	4413      	add	r3, r2
 8008032:	881b      	ldrh	r3, [r3, #0]
 8008034:	b29b      	uxth	r3, r3
 8008036:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800803a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800803e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008040:	687a      	ldr	r2, [r7, #4]
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	781b      	ldrb	r3, [r3, #0]
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	441a      	add	r2, r3
 800804a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800804c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008050:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008054:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008058:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800805c:	b29b      	uxth	r3, r3
 800805e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008060:	2300      	movs	r3, #0
}
 8008062:	4618      	mov	r0, r3
 8008064:	3734      	adds	r7, #52	@ 0x34
 8008066:	46bd      	mov	sp, r7
 8008068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806c:	4770      	bx	lr

0800806e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800806e:	b580      	push	{r7, lr}
 8008070:	b0ac      	sub	sp, #176	@ 0xb0
 8008072:	af00      	add	r7, sp, #0
 8008074:	6078      	str	r0, [r7, #4]
 8008076:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	785b      	ldrb	r3, [r3, #1]
 800807c:	2b01      	cmp	r3, #1
 800807e:	f040 84ca 	bne.w	8008a16 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	699a      	ldr	r2, [r3, #24]
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	691b      	ldr	r3, [r3, #16]
 800808a:	429a      	cmp	r2, r3
 800808c:	d904      	bls.n	8008098 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	691b      	ldr	r3, [r3, #16]
 8008092:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008096:	e003      	b.n	80080a0 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	699b      	ldr	r3, [r3, #24]
 800809c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	7b1b      	ldrb	r3, [r3, #12]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d122      	bne.n	80080ee <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	6959      	ldr	r1, [r3, #20]
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	88da      	ldrh	r2, [r3, #6]
 80080b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80080b4:	b29b      	uxth	r3, r3
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f000 febd 	bl	8008e36 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	613b      	str	r3, [r7, #16]
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080c6:	b29b      	uxth	r3, r3
 80080c8:	461a      	mov	r2, r3
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	4413      	add	r3, r2
 80080ce:	613b      	str	r3, [r7, #16]
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	781b      	ldrb	r3, [r3, #0]
 80080d4:	00da      	lsls	r2, r3, #3
 80080d6:	693b      	ldr	r3, [r7, #16]
 80080d8:	4413      	add	r3, r2
 80080da:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80080de:	60fb      	str	r3, [r7, #12]
 80080e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80080e4:	b29a      	uxth	r2, r3
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	801a      	strh	r2, [r3, #0]
 80080ea:	f000 bc6f 	b.w	80089cc <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	78db      	ldrb	r3, [r3, #3]
 80080f2:	2b02      	cmp	r3, #2
 80080f4:	f040 831e 	bne.w	8008734 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	6a1a      	ldr	r2, [r3, #32]
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	691b      	ldr	r3, [r3, #16]
 8008100:	429a      	cmp	r2, r3
 8008102:	f240 82cf 	bls.w	80086a4 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008106:	687a      	ldr	r2, [r7, #4]
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	009b      	lsls	r3, r3, #2
 800810e:	4413      	add	r3, r2
 8008110:	881b      	ldrh	r3, [r3, #0]
 8008112:	b29b      	uxth	r3, r3
 8008114:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008118:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800811c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8008120:	687a      	ldr	r2, [r7, #4]
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	781b      	ldrb	r3, [r3, #0]
 8008126:	009b      	lsls	r3, r3, #2
 8008128:	441a      	add	r2, r3
 800812a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800812e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008132:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008136:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800813a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800813e:	b29b      	uxth	r3, r3
 8008140:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	6a1a      	ldr	r2, [r3, #32]
 8008146:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800814a:	1ad2      	subs	r2, r2, r3
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008150:	687a      	ldr	r2, [r7, #4]
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	781b      	ldrb	r3, [r3, #0]
 8008156:	009b      	lsls	r3, r3, #2
 8008158:	4413      	add	r3, r2
 800815a:	881b      	ldrh	r3, [r3, #0]
 800815c:	b29b      	uxth	r3, r3
 800815e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008162:	2b00      	cmp	r3, #0
 8008164:	f000 814f 	beq.w	8008406 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	633b      	str	r3, [r7, #48]	@ 0x30
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	785b      	ldrb	r3, [r3, #1]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d16b      	bne.n	800824c <USB_EPStartXfer+0x1de>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800817e:	b29b      	uxth	r3, r3
 8008180:	461a      	mov	r2, r3
 8008182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008184:	4413      	add	r3, r2
 8008186:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	781b      	ldrb	r3, [r3, #0]
 800818c:	00da      	lsls	r2, r3, #3
 800818e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008190:	4413      	add	r3, r2
 8008192:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008196:	627b      	str	r3, [r7, #36]	@ 0x24
 8008198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819a:	881b      	ldrh	r3, [r3, #0]
 800819c:	b29b      	uxth	r3, r3
 800819e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80081a2:	b29a      	uxth	r2, r3
 80081a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a6:	801a      	strh	r2, [r3, #0]
 80081a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d10a      	bne.n	80081c6 <USB_EPStartXfer+0x158>
 80081b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b2:	881b      	ldrh	r3, [r3, #0]
 80081b4:	b29b      	uxth	r3, r3
 80081b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081be:	b29a      	uxth	r2, r3
 80081c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c2:	801a      	strh	r2, [r3, #0]
 80081c4:	e05b      	b.n	800827e <USB_EPStartXfer+0x210>
 80081c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081ca:	2b3e      	cmp	r3, #62	@ 0x3e
 80081cc:	d81c      	bhi.n	8008208 <USB_EPStartXfer+0x19a>
 80081ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081d2:	085b      	lsrs	r3, r3, #1
 80081d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80081d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081dc:	f003 0301 	and.w	r3, r3, #1
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d004      	beq.n	80081ee <USB_EPStartXfer+0x180>
 80081e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80081e8:	3301      	adds	r3, #1
 80081ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80081ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f0:	881b      	ldrh	r3, [r3, #0]
 80081f2:	b29a      	uxth	r2, r3
 80081f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	029b      	lsls	r3, r3, #10
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	4313      	orrs	r3, r2
 8008200:	b29a      	uxth	r2, r3
 8008202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008204:	801a      	strh	r2, [r3, #0]
 8008206:	e03a      	b.n	800827e <USB_EPStartXfer+0x210>
 8008208:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800820c:	095b      	lsrs	r3, r3, #5
 800820e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008212:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008216:	f003 031f 	and.w	r3, r3, #31
 800821a:	2b00      	cmp	r3, #0
 800821c:	d104      	bne.n	8008228 <USB_EPStartXfer+0x1ba>
 800821e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008222:	3b01      	subs	r3, #1
 8008224:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800822a:	881b      	ldrh	r3, [r3, #0]
 800822c:	b29a      	uxth	r2, r3
 800822e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008232:	b29b      	uxth	r3, r3
 8008234:	029b      	lsls	r3, r3, #10
 8008236:	b29b      	uxth	r3, r3
 8008238:	4313      	orrs	r3, r2
 800823a:	b29b      	uxth	r3, r3
 800823c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008240:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008244:	b29a      	uxth	r2, r3
 8008246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008248:	801a      	strh	r2, [r3, #0]
 800824a:	e018      	b.n	800827e <USB_EPStartXfer+0x210>
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	785b      	ldrb	r3, [r3, #1]
 8008250:	2b01      	cmp	r3, #1
 8008252:	d114      	bne.n	800827e <USB_EPStartXfer+0x210>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800825a:	b29b      	uxth	r3, r3
 800825c:	461a      	mov	r2, r3
 800825e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008260:	4413      	add	r3, r2
 8008262:	633b      	str	r3, [r7, #48]	@ 0x30
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	781b      	ldrb	r3, [r3, #0]
 8008268:	00da      	lsls	r2, r3, #3
 800826a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800826c:	4413      	add	r3, r2
 800826e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008272:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008274:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008278:	b29a      	uxth	r2, r3
 800827a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800827c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	895b      	ldrh	r3, [r3, #10]
 8008282:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	6959      	ldr	r1, [r3, #20]
 800828a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800828e:	b29b      	uxth	r3, r3
 8008290:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f000 fdce 	bl	8008e36 <USB_WritePMA>
            ep->xfer_buff += len;
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	695a      	ldr	r2, [r3, #20]
 800829e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80082a2:	441a      	add	r2, r3
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	6a1a      	ldr	r2, [r3, #32]
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	691b      	ldr	r3, [r3, #16]
 80082b0:	429a      	cmp	r2, r3
 80082b2:	d907      	bls.n	80082c4 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	6a1a      	ldr	r2, [r3, #32]
 80082b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80082bc:	1ad2      	subs	r2, r2, r3
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	621a      	str	r2, [r3, #32]
 80082c2:	e006      	b.n	80082d2 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	6a1b      	ldr	r3, [r3, #32]
 80082c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	2200      	movs	r2, #0
 80082d0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	785b      	ldrb	r3, [r3, #1]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d16b      	bne.n	80083b2 <USB_EPStartXfer+0x344>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	61bb      	str	r3, [r7, #24]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	461a      	mov	r2, r3
 80082e8:	69bb      	ldr	r3, [r7, #24]
 80082ea:	4413      	add	r3, r2
 80082ec:	61bb      	str	r3, [r7, #24]
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	781b      	ldrb	r3, [r3, #0]
 80082f2:	00da      	lsls	r2, r3, #3
 80082f4:	69bb      	ldr	r3, [r7, #24]
 80082f6:	4413      	add	r3, r2
 80082f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80082fc:	617b      	str	r3, [r7, #20]
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	881b      	ldrh	r3, [r3, #0]
 8008302:	b29b      	uxth	r3, r3
 8008304:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008308:	b29a      	uxth	r2, r3
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	801a      	strh	r2, [r3, #0]
 800830e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008312:	2b00      	cmp	r3, #0
 8008314:	d10a      	bne.n	800832c <USB_EPStartXfer+0x2be>
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	881b      	ldrh	r3, [r3, #0]
 800831a:	b29b      	uxth	r3, r3
 800831c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008320:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008324:	b29a      	uxth	r2, r3
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	801a      	strh	r2, [r3, #0]
 800832a:	e05d      	b.n	80083e8 <USB_EPStartXfer+0x37a>
 800832c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008330:	2b3e      	cmp	r3, #62	@ 0x3e
 8008332:	d81c      	bhi.n	800836e <USB_EPStartXfer+0x300>
 8008334:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008338:	085b      	lsrs	r3, r3, #1
 800833a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800833e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008342:	f003 0301 	and.w	r3, r3, #1
 8008346:	2b00      	cmp	r3, #0
 8008348:	d004      	beq.n	8008354 <USB_EPStartXfer+0x2e6>
 800834a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800834e:	3301      	adds	r3, #1
 8008350:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008354:	697b      	ldr	r3, [r7, #20]
 8008356:	881b      	ldrh	r3, [r3, #0]
 8008358:	b29a      	uxth	r2, r3
 800835a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800835e:	b29b      	uxth	r3, r3
 8008360:	029b      	lsls	r3, r3, #10
 8008362:	b29b      	uxth	r3, r3
 8008364:	4313      	orrs	r3, r2
 8008366:	b29a      	uxth	r2, r3
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	801a      	strh	r2, [r3, #0]
 800836c:	e03c      	b.n	80083e8 <USB_EPStartXfer+0x37a>
 800836e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008372:	095b      	lsrs	r3, r3, #5
 8008374:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008378:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800837c:	f003 031f 	and.w	r3, r3, #31
 8008380:	2b00      	cmp	r3, #0
 8008382:	d104      	bne.n	800838e <USB_EPStartXfer+0x320>
 8008384:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008388:	3b01      	subs	r3, #1
 800838a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	881b      	ldrh	r3, [r3, #0]
 8008392:	b29a      	uxth	r2, r3
 8008394:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008398:	b29b      	uxth	r3, r3
 800839a:	029b      	lsls	r3, r3, #10
 800839c:	b29b      	uxth	r3, r3
 800839e:	4313      	orrs	r3, r2
 80083a0:	b29b      	uxth	r3, r3
 80083a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80083a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80083aa:	b29a      	uxth	r2, r3
 80083ac:	697b      	ldr	r3, [r7, #20]
 80083ae:	801a      	strh	r2, [r3, #0]
 80083b0:	e01a      	b.n	80083e8 <USB_EPStartXfer+0x37a>
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	785b      	ldrb	r3, [r3, #1]
 80083b6:	2b01      	cmp	r3, #1
 80083b8:	d116      	bne.n	80083e8 <USB_EPStartXfer+0x37a>
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	623b      	str	r3, [r7, #32]
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80083c4:	b29b      	uxth	r3, r3
 80083c6:	461a      	mov	r2, r3
 80083c8:	6a3b      	ldr	r3, [r7, #32]
 80083ca:	4413      	add	r3, r2
 80083cc:	623b      	str	r3, [r7, #32]
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	781b      	ldrb	r3, [r3, #0]
 80083d2:	00da      	lsls	r2, r3, #3
 80083d4:	6a3b      	ldr	r3, [r7, #32]
 80083d6:	4413      	add	r3, r2
 80083d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80083dc:	61fb      	str	r3, [r7, #28]
 80083de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083e2:	b29a      	uxth	r2, r3
 80083e4:	69fb      	ldr	r3, [r7, #28]
 80083e6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	891b      	ldrh	r3, [r3, #8]
 80083ec:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	6959      	ldr	r1, [r3, #20]
 80083f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f000 fd19 	bl	8008e36 <USB_WritePMA>
 8008404:	e2e2      	b.n	80089cc <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	785b      	ldrb	r3, [r3, #1]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d16b      	bne.n	80084e6 <USB_EPStartXfer+0x478>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008418:	b29b      	uxth	r3, r3
 800841a:	461a      	mov	r2, r3
 800841c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800841e:	4413      	add	r3, r2
 8008420:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	781b      	ldrb	r3, [r3, #0]
 8008426:	00da      	lsls	r2, r3, #3
 8008428:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800842a:	4413      	add	r3, r2
 800842c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008430:	647b      	str	r3, [r7, #68]	@ 0x44
 8008432:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008434:	881b      	ldrh	r3, [r3, #0]
 8008436:	b29b      	uxth	r3, r3
 8008438:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800843c:	b29a      	uxth	r2, r3
 800843e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008440:	801a      	strh	r2, [r3, #0]
 8008442:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008446:	2b00      	cmp	r3, #0
 8008448:	d10a      	bne.n	8008460 <USB_EPStartXfer+0x3f2>
 800844a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800844c:	881b      	ldrh	r3, [r3, #0]
 800844e:	b29b      	uxth	r3, r3
 8008450:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008454:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008458:	b29a      	uxth	r2, r3
 800845a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800845c:	801a      	strh	r2, [r3, #0]
 800845e:	e05d      	b.n	800851c <USB_EPStartXfer+0x4ae>
 8008460:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008464:	2b3e      	cmp	r3, #62	@ 0x3e
 8008466:	d81c      	bhi.n	80084a2 <USB_EPStartXfer+0x434>
 8008468:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800846c:	085b      	lsrs	r3, r3, #1
 800846e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008472:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008476:	f003 0301 	and.w	r3, r3, #1
 800847a:	2b00      	cmp	r3, #0
 800847c:	d004      	beq.n	8008488 <USB_EPStartXfer+0x41a>
 800847e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008482:	3301      	adds	r3, #1
 8008484:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008488:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800848a:	881b      	ldrh	r3, [r3, #0]
 800848c:	b29a      	uxth	r2, r3
 800848e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008492:	b29b      	uxth	r3, r3
 8008494:	029b      	lsls	r3, r3, #10
 8008496:	b29b      	uxth	r3, r3
 8008498:	4313      	orrs	r3, r2
 800849a:	b29a      	uxth	r2, r3
 800849c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800849e:	801a      	strh	r2, [r3, #0]
 80084a0:	e03c      	b.n	800851c <USB_EPStartXfer+0x4ae>
 80084a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80084a6:	095b      	lsrs	r3, r3, #5
 80084a8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80084ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80084b0:	f003 031f 	and.w	r3, r3, #31
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d104      	bne.n	80084c2 <USB_EPStartXfer+0x454>
 80084b8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084bc:	3b01      	subs	r3, #1
 80084be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80084c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084c4:	881b      	ldrh	r3, [r3, #0]
 80084c6:	b29a      	uxth	r2, r3
 80084c8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084cc:	b29b      	uxth	r3, r3
 80084ce:	029b      	lsls	r3, r3, #10
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	4313      	orrs	r3, r2
 80084d4:	b29b      	uxth	r3, r3
 80084d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084de:	b29a      	uxth	r2, r3
 80084e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084e2:	801a      	strh	r2, [r3, #0]
 80084e4:	e01a      	b.n	800851c <USB_EPStartXfer+0x4ae>
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	785b      	ldrb	r3, [r3, #1]
 80084ea:	2b01      	cmp	r3, #1
 80084ec:	d116      	bne.n	800851c <USB_EPStartXfer+0x4ae>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	653b      	str	r3, [r7, #80]	@ 0x50
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084f8:	b29b      	uxth	r3, r3
 80084fa:	461a      	mov	r2, r3
 80084fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80084fe:	4413      	add	r3, r2
 8008500:	653b      	str	r3, [r7, #80]	@ 0x50
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	781b      	ldrb	r3, [r3, #0]
 8008506:	00da      	lsls	r2, r3, #3
 8008508:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800850a:	4413      	add	r3, r2
 800850c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008510:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008512:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008516:	b29a      	uxth	r2, r3
 8008518:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800851a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	891b      	ldrh	r3, [r3, #8]
 8008520:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	6959      	ldr	r1, [r3, #20]
 8008528:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800852c:	b29b      	uxth	r3, r3
 800852e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 fc7f 	bl	8008e36 <USB_WritePMA>
            ep->xfer_buff += len;
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	695a      	ldr	r2, [r3, #20]
 800853c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008540:	441a      	add	r2, r3
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	6a1a      	ldr	r2, [r3, #32]
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	691b      	ldr	r3, [r3, #16]
 800854e:	429a      	cmp	r2, r3
 8008550:	d907      	bls.n	8008562 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	6a1a      	ldr	r2, [r3, #32]
 8008556:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800855a:	1ad2      	subs	r2, r2, r3
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	621a      	str	r2, [r3, #32]
 8008560:	e006      	b.n	8008570 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	6a1b      	ldr	r3, [r3, #32]
 8008566:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	2200      	movs	r2, #0
 800856e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	643b      	str	r3, [r7, #64]	@ 0x40
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	785b      	ldrb	r3, [r3, #1]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d16b      	bne.n	8008654 <USB_EPStartXfer+0x5e6>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008586:	b29b      	uxth	r3, r3
 8008588:	461a      	mov	r2, r3
 800858a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800858c:	4413      	add	r3, r2
 800858e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	781b      	ldrb	r3, [r3, #0]
 8008594:	00da      	lsls	r2, r3, #3
 8008596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008598:	4413      	add	r3, r2
 800859a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800859e:	637b      	str	r3, [r7, #52]	@ 0x34
 80085a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085a2:	881b      	ldrh	r3, [r3, #0]
 80085a4:	b29b      	uxth	r3, r3
 80085a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085aa:	b29a      	uxth	r2, r3
 80085ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ae:	801a      	strh	r2, [r3, #0]
 80085b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d10a      	bne.n	80085ce <USB_EPStartXfer+0x560>
 80085b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ba:	881b      	ldrh	r3, [r3, #0]
 80085bc:	b29b      	uxth	r3, r3
 80085be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085c6:	b29a      	uxth	r2, r3
 80085c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ca:	801a      	strh	r2, [r3, #0]
 80085cc:	e05b      	b.n	8008686 <USB_EPStartXfer+0x618>
 80085ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80085d2:	2b3e      	cmp	r3, #62	@ 0x3e
 80085d4:	d81c      	bhi.n	8008610 <USB_EPStartXfer+0x5a2>
 80085d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80085da:	085b      	lsrs	r3, r3, #1
 80085dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80085e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80085e4:	f003 0301 	and.w	r3, r3, #1
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d004      	beq.n	80085f6 <USB_EPStartXfer+0x588>
 80085ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80085f0:	3301      	adds	r3, #1
 80085f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80085f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085f8:	881b      	ldrh	r3, [r3, #0]
 80085fa:	b29a      	uxth	r2, r3
 80085fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008600:	b29b      	uxth	r3, r3
 8008602:	029b      	lsls	r3, r3, #10
 8008604:	b29b      	uxth	r3, r3
 8008606:	4313      	orrs	r3, r2
 8008608:	b29a      	uxth	r2, r3
 800860a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800860c:	801a      	strh	r2, [r3, #0]
 800860e:	e03a      	b.n	8008686 <USB_EPStartXfer+0x618>
 8008610:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008614:	095b      	lsrs	r3, r3, #5
 8008616:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800861a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800861e:	f003 031f 	and.w	r3, r3, #31
 8008622:	2b00      	cmp	r3, #0
 8008624:	d104      	bne.n	8008630 <USB_EPStartXfer+0x5c2>
 8008626:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800862a:	3b01      	subs	r3, #1
 800862c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008632:	881b      	ldrh	r3, [r3, #0]
 8008634:	b29a      	uxth	r2, r3
 8008636:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800863a:	b29b      	uxth	r3, r3
 800863c:	029b      	lsls	r3, r3, #10
 800863e:	b29b      	uxth	r3, r3
 8008640:	4313      	orrs	r3, r2
 8008642:	b29b      	uxth	r3, r3
 8008644:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008648:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800864c:	b29a      	uxth	r2, r3
 800864e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008650:	801a      	strh	r2, [r3, #0]
 8008652:	e018      	b.n	8008686 <USB_EPStartXfer+0x618>
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	785b      	ldrb	r3, [r3, #1]
 8008658:	2b01      	cmp	r3, #1
 800865a:	d114      	bne.n	8008686 <USB_EPStartXfer+0x618>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008662:	b29b      	uxth	r3, r3
 8008664:	461a      	mov	r2, r3
 8008666:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008668:	4413      	add	r3, r2
 800866a:	643b      	str	r3, [r7, #64]	@ 0x40
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	781b      	ldrb	r3, [r3, #0]
 8008670:	00da      	lsls	r2, r3, #3
 8008672:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008674:	4413      	add	r3, r2
 8008676:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800867a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800867c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008680:	b29a      	uxth	r2, r3
 8008682:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008684:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	895b      	ldrh	r3, [r3, #10]
 800868a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	6959      	ldr	r1, [r3, #20]
 8008692:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008696:	b29b      	uxth	r3, r3
 8008698:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f000 fbca 	bl	8008e36 <USB_WritePMA>
 80086a2:	e193      	b.n	80089cc <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	6a1b      	ldr	r3, [r3, #32]
 80086a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80086ac:	687a      	ldr	r2, [r7, #4]
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	009b      	lsls	r3, r3, #2
 80086b4:	4413      	add	r3, r2
 80086b6:	881b      	ldrh	r3, [r3, #0]
 80086b8:	b29b      	uxth	r3, r3
 80086ba:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80086be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086c2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80086c6:	687a      	ldr	r2, [r7, #4]
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	781b      	ldrb	r3, [r3, #0]
 80086cc:	009b      	lsls	r3, r3, #2
 80086ce:	441a      	add	r2, r3
 80086d0:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80086d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086e4:	b29b      	uxth	r3, r3
 80086e6:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086f2:	b29b      	uxth	r3, r3
 80086f4:	461a      	mov	r2, r3
 80086f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80086f8:	4413      	add	r3, r2
 80086fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	781b      	ldrb	r3, [r3, #0]
 8008700:	00da      	lsls	r2, r3, #3
 8008702:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008704:	4413      	add	r3, r2
 8008706:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800870a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800870c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008710:	b29a      	uxth	r2, r3
 8008712:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008714:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	891b      	ldrh	r3, [r3, #8]
 800871a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	6959      	ldr	r1, [r3, #20]
 8008722:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008726:	b29b      	uxth	r3, r3
 8008728:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800872c:	6878      	ldr	r0, [r7, #4]
 800872e:	f000 fb82 	bl	8008e36 <USB_WritePMA>
 8008732:	e14b      	b.n	80089cc <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	6a1a      	ldr	r2, [r3, #32]
 8008738:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800873c:	1ad2      	subs	r2, r2, r3
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008742:	687a      	ldr	r2, [r7, #4]
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	781b      	ldrb	r3, [r3, #0]
 8008748:	009b      	lsls	r3, r3, #2
 800874a:	4413      	add	r3, r2
 800874c:	881b      	ldrh	r3, [r3, #0]
 800874e:	b29b      	uxth	r3, r3
 8008750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008754:	2b00      	cmp	r3, #0
 8008756:	f000 809a 	beq.w	800888e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	673b      	str	r3, [r7, #112]	@ 0x70
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	785b      	ldrb	r3, [r3, #1]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d16b      	bne.n	800883e <USB_EPStartXfer+0x7d0>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	66bb      	str	r3, [r7, #104]	@ 0x68
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008770:	b29b      	uxth	r3, r3
 8008772:	461a      	mov	r2, r3
 8008774:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008776:	4413      	add	r3, r2
 8008778:	66bb      	str	r3, [r7, #104]	@ 0x68
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	781b      	ldrb	r3, [r3, #0]
 800877e:	00da      	lsls	r2, r3, #3
 8008780:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008782:	4413      	add	r3, r2
 8008784:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008788:	667b      	str	r3, [r7, #100]	@ 0x64
 800878a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800878c:	881b      	ldrh	r3, [r3, #0]
 800878e:	b29b      	uxth	r3, r3
 8008790:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008794:	b29a      	uxth	r2, r3
 8008796:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008798:	801a      	strh	r2, [r3, #0]
 800879a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d10a      	bne.n	80087b8 <USB_EPStartXfer+0x74a>
 80087a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087a4:	881b      	ldrh	r3, [r3, #0]
 80087a6:	b29b      	uxth	r3, r3
 80087a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087b0:	b29a      	uxth	r2, r3
 80087b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087b4:	801a      	strh	r2, [r3, #0]
 80087b6:	e05b      	b.n	8008870 <USB_EPStartXfer+0x802>
 80087b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80087bc:	2b3e      	cmp	r3, #62	@ 0x3e
 80087be:	d81c      	bhi.n	80087fa <USB_EPStartXfer+0x78c>
 80087c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80087c4:	085b      	lsrs	r3, r3, #1
 80087c6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80087ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80087ce:	f003 0301 	and.w	r3, r3, #1
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d004      	beq.n	80087e0 <USB_EPStartXfer+0x772>
 80087d6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80087da:	3301      	adds	r3, #1
 80087dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80087e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087e2:	881b      	ldrh	r3, [r3, #0]
 80087e4:	b29a      	uxth	r2, r3
 80087e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80087ea:	b29b      	uxth	r3, r3
 80087ec:	029b      	lsls	r3, r3, #10
 80087ee:	b29b      	uxth	r3, r3
 80087f0:	4313      	orrs	r3, r2
 80087f2:	b29a      	uxth	r2, r3
 80087f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087f6:	801a      	strh	r2, [r3, #0]
 80087f8:	e03a      	b.n	8008870 <USB_EPStartXfer+0x802>
 80087fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80087fe:	095b      	lsrs	r3, r3, #5
 8008800:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008804:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008808:	f003 031f 	and.w	r3, r3, #31
 800880c:	2b00      	cmp	r3, #0
 800880e:	d104      	bne.n	800881a <USB_EPStartXfer+0x7ac>
 8008810:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008814:	3b01      	subs	r3, #1
 8008816:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800881a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800881c:	881b      	ldrh	r3, [r3, #0]
 800881e:	b29a      	uxth	r2, r3
 8008820:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008824:	b29b      	uxth	r3, r3
 8008826:	029b      	lsls	r3, r3, #10
 8008828:	b29b      	uxth	r3, r3
 800882a:	4313      	orrs	r3, r2
 800882c:	b29b      	uxth	r3, r3
 800882e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008832:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008836:	b29a      	uxth	r2, r3
 8008838:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800883a:	801a      	strh	r2, [r3, #0]
 800883c:	e018      	b.n	8008870 <USB_EPStartXfer+0x802>
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	785b      	ldrb	r3, [r3, #1]
 8008842:	2b01      	cmp	r3, #1
 8008844:	d114      	bne.n	8008870 <USB_EPStartXfer+0x802>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800884c:	b29b      	uxth	r3, r3
 800884e:	461a      	mov	r2, r3
 8008850:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008852:	4413      	add	r3, r2
 8008854:	673b      	str	r3, [r7, #112]	@ 0x70
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	781b      	ldrb	r3, [r3, #0]
 800885a:	00da      	lsls	r2, r3, #3
 800885c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800885e:	4413      	add	r3, r2
 8008860:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008864:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008866:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800886a:	b29a      	uxth	r2, r3
 800886c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800886e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	895b      	ldrh	r3, [r3, #10]
 8008874:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	6959      	ldr	r1, [r3, #20]
 800887c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008880:	b29b      	uxth	r3, r3
 8008882:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	f000 fad5 	bl	8008e36 <USB_WritePMA>
 800888c:	e09e      	b.n	80089cc <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	785b      	ldrb	r3, [r3, #1]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d16b      	bne.n	800896e <USB_EPStartXfer+0x900>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088a0:	b29b      	uxth	r3, r3
 80088a2:	461a      	mov	r2, r3
 80088a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80088a6:	4413      	add	r3, r2
 80088a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	781b      	ldrb	r3, [r3, #0]
 80088ae:	00da      	lsls	r2, r3, #3
 80088b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80088b2:	4413      	add	r3, r2
 80088b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80088b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80088ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088bc:	881b      	ldrh	r3, [r3, #0]
 80088be:	b29b      	uxth	r3, r3
 80088c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088c4:	b29a      	uxth	r2, r3
 80088c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088c8:	801a      	strh	r2, [r3, #0]
 80088ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d10a      	bne.n	80088e8 <USB_EPStartXfer+0x87a>
 80088d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088d4:	881b      	ldrh	r3, [r3, #0]
 80088d6:	b29b      	uxth	r3, r3
 80088d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088e0:	b29a      	uxth	r2, r3
 80088e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088e4:	801a      	strh	r2, [r3, #0]
 80088e6:	e063      	b.n	80089b0 <USB_EPStartXfer+0x942>
 80088e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088ec:	2b3e      	cmp	r3, #62	@ 0x3e
 80088ee:	d81c      	bhi.n	800892a <USB_EPStartXfer+0x8bc>
 80088f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088f4:	085b      	lsrs	r3, r3, #1
 80088f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80088fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088fe:	f003 0301 	and.w	r3, r3, #1
 8008902:	2b00      	cmp	r3, #0
 8008904:	d004      	beq.n	8008910 <USB_EPStartXfer+0x8a2>
 8008906:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800890a:	3301      	adds	r3, #1
 800890c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008910:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008912:	881b      	ldrh	r3, [r3, #0]
 8008914:	b29a      	uxth	r2, r3
 8008916:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800891a:	b29b      	uxth	r3, r3
 800891c:	029b      	lsls	r3, r3, #10
 800891e:	b29b      	uxth	r3, r3
 8008920:	4313      	orrs	r3, r2
 8008922:	b29a      	uxth	r2, r3
 8008924:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008926:	801a      	strh	r2, [r3, #0]
 8008928:	e042      	b.n	80089b0 <USB_EPStartXfer+0x942>
 800892a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800892e:	095b      	lsrs	r3, r3, #5
 8008930:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008934:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008938:	f003 031f 	and.w	r3, r3, #31
 800893c:	2b00      	cmp	r3, #0
 800893e:	d104      	bne.n	800894a <USB_EPStartXfer+0x8dc>
 8008940:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008944:	3b01      	subs	r3, #1
 8008946:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800894a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800894c:	881b      	ldrh	r3, [r3, #0]
 800894e:	b29a      	uxth	r2, r3
 8008950:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008954:	b29b      	uxth	r3, r3
 8008956:	029b      	lsls	r3, r3, #10
 8008958:	b29b      	uxth	r3, r3
 800895a:	4313      	orrs	r3, r2
 800895c:	b29b      	uxth	r3, r3
 800895e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008962:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008966:	b29a      	uxth	r2, r3
 8008968:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800896a:	801a      	strh	r2, [r3, #0]
 800896c:	e020      	b.n	80089b0 <USB_EPStartXfer+0x942>
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	785b      	ldrb	r3, [r3, #1]
 8008972:	2b01      	cmp	r3, #1
 8008974:	d11c      	bne.n	80089b0 <USB_EPStartXfer+0x942>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008982:	b29b      	uxth	r3, r3
 8008984:	461a      	mov	r2, r3
 8008986:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800898a:	4413      	add	r3, r2
 800898c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	781b      	ldrb	r3, [r3, #0]
 8008994:	00da      	lsls	r2, r3, #3
 8008996:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800899a:	4413      	add	r3, r2
 800899c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80089a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80089a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80089a8:	b29a      	uxth	r2, r3
 80089aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80089ae:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	891b      	ldrh	r3, [r3, #8]
 80089b4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	6959      	ldr	r1, [r3, #20]
 80089bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80089c0:	b29b      	uxth	r3, r3
 80089c2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f000 fa35 	bl	8008e36 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	781b      	ldrb	r3, [r3, #0]
 80089d2:	009b      	lsls	r3, r3, #2
 80089d4:	4413      	add	r3, r2
 80089d6:	881b      	ldrh	r3, [r3, #0]
 80089d8:	b29b      	uxth	r3, r3
 80089da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80089de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089e2:	817b      	strh	r3, [r7, #10]
 80089e4:	897b      	ldrh	r3, [r7, #10]
 80089e6:	f083 0310 	eor.w	r3, r3, #16
 80089ea:	817b      	strh	r3, [r7, #10]
 80089ec:	897b      	ldrh	r3, [r7, #10]
 80089ee:	f083 0320 	eor.w	r3, r3, #32
 80089f2:	817b      	strh	r3, [r7, #10]
 80089f4:	687a      	ldr	r2, [r7, #4]
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	781b      	ldrb	r3, [r3, #0]
 80089fa:	009b      	lsls	r3, r3, #2
 80089fc:	441a      	add	r2, r3
 80089fe:	897b      	ldrh	r3, [r7, #10]
 8008a00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a10:	b29b      	uxth	r3, r3
 8008a12:	8013      	strh	r3, [r2, #0]
 8008a14:	e0d5      	b.n	8008bc2 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	7b1b      	ldrb	r3, [r3, #12]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d156      	bne.n	8008acc <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	699b      	ldr	r3, [r3, #24]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d122      	bne.n	8008a6c <USB_EPStartXfer+0x9fe>
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	78db      	ldrb	r3, [r3, #3]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d11e      	bne.n	8008a6c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8008a2e:	687a      	ldr	r2, [r7, #4]
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	781b      	ldrb	r3, [r3, #0]
 8008a34:	009b      	lsls	r3, r3, #2
 8008a36:	4413      	add	r3, r2
 8008a38:	881b      	ldrh	r3, [r3, #0]
 8008a3a:	b29b      	uxth	r3, r3
 8008a3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a44:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8008a48:	687a      	ldr	r2, [r7, #4]
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	781b      	ldrb	r3, [r3, #0]
 8008a4e:	009b      	lsls	r3, r3, #2
 8008a50:	441a      	add	r2, r3
 8008a52:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008a56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a5e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8008a62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a66:	b29b      	uxth	r3, r3
 8008a68:	8013      	strh	r3, [r2, #0]
 8008a6a:	e01d      	b.n	8008aa8 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8008a6c:	687a      	ldr	r2, [r7, #4]
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	781b      	ldrb	r3, [r3, #0]
 8008a72:	009b      	lsls	r3, r3, #2
 8008a74:	4413      	add	r3, r2
 8008a76:	881b      	ldrh	r3, [r3, #0]
 8008a78:	b29b      	uxth	r3, r3
 8008a7a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8008a7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a82:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	009b      	lsls	r3, r3, #2
 8008a8e:	441a      	add	r2, r3
 8008a90:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8008a94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008aa0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008aa4:	b29b      	uxth	r3, r3
 8008aa6:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	699a      	ldr	r2, [r3, #24]
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	691b      	ldr	r3, [r3, #16]
 8008ab0:	429a      	cmp	r2, r3
 8008ab2:	d907      	bls.n	8008ac4 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	699a      	ldr	r2, [r3, #24]
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	691b      	ldr	r3, [r3, #16]
 8008abc:	1ad2      	subs	r2, r2, r3
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	619a      	str	r2, [r3, #24]
 8008ac2:	e054      	b.n	8008b6e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	619a      	str	r2, [r3, #24]
 8008aca:	e050      	b.n	8008b6e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	78db      	ldrb	r3, [r3, #3]
 8008ad0:	2b02      	cmp	r3, #2
 8008ad2:	d142      	bne.n	8008b5a <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	69db      	ldr	r3, [r3, #28]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d048      	beq.n	8008b6e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008adc:	687a      	ldr	r2, [r7, #4]
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	781b      	ldrb	r3, [r3, #0]
 8008ae2:	009b      	lsls	r3, r3, #2
 8008ae4:	4413      	add	r3, r2
 8008ae6:	881b      	ldrh	r3, [r3, #0]
 8008ae8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008aec:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008af0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d005      	beq.n	8008b04 <USB_EPStartXfer+0xa96>
 8008af8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008afc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d10b      	bne.n	8008b1c <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008b04:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008b08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d12e      	bne.n	8008b6e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008b10:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008b14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d128      	bne.n	8008b6e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	781b      	ldrb	r3, [r3, #0]
 8008b22:	009b      	lsls	r3, r3, #2
 8008b24:	4413      	add	r3, r2
 8008b26:	881b      	ldrh	r3, [r3, #0]
 8008b28:	b29b      	uxth	r3, r3
 8008b2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b32:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8008b36:	687a      	ldr	r2, [r7, #4]
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	781b      	ldrb	r3, [r3, #0]
 8008b3c:	009b      	lsls	r3, r3, #2
 8008b3e:	441a      	add	r2, r3
 8008b40:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8008b44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b50:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008b54:	b29b      	uxth	r3, r3
 8008b56:	8013      	strh	r3, [r2, #0]
 8008b58:	e009      	b.n	8008b6e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	78db      	ldrb	r3, [r3, #3]
 8008b5e:	2b01      	cmp	r3, #1
 8008b60:	d103      	bne.n	8008b6a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	2200      	movs	r2, #0
 8008b66:	619a      	str	r2, [r3, #24]
 8008b68:	e001      	b.n	8008b6e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	e02a      	b.n	8008bc4 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008b6e:	687a      	ldr	r2, [r7, #4]
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	781b      	ldrb	r3, [r3, #0]
 8008b74:	009b      	lsls	r3, r3, #2
 8008b76:	4413      	add	r3, r2
 8008b78:	881b      	ldrh	r3, [r3, #0]
 8008b7a:	b29b      	uxth	r3, r3
 8008b7c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b84:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008b88:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008b8c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008b90:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008b94:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008b98:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008b9c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008ba0:	687a      	ldr	r2, [r7, #4]
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	781b      	ldrb	r3, [r3, #0]
 8008ba6:	009b      	lsls	r3, r3, #2
 8008ba8:	441a      	add	r2, r3
 8008baa:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008bae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008bb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008bb6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008bba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bbe:	b29b      	uxth	r3, r3
 8008bc0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008bc2:	2300      	movs	r3, #0
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	37b0      	adds	r7, #176	@ 0xb0
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}

08008bcc <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008bcc:	b480      	push	{r7}
 8008bce:	b085      	sub	sp, #20
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
 8008bd4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	785b      	ldrb	r3, [r3, #1]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d020      	beq.n	8008c20 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008bde:	687a      	ldr	r2, [r7, #4]
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	781b      	ldrb	r3, [r3, #0]
 8008be4:	009b      	lsls	r3, r3, #2
 8008be6:	4413      	add	r3, r2
 8008be8:	881b      	ldrh	r3, [r3, #0]
 8008bea:	b29b      	uxth	r3, r3
 8008bec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008bf0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bf4:	81bb      	strh	r3, [r7, #12]
 8008bf6:	89bb      	ldrh	r3, [r7, #12]
 8008bf8:	f083 0310 	eor.w	r3, r3, #16
 8008bfc:	81bb      	strh	r3, [r7, #12]
 8008bfe:	687a      	ldr	r2, [r7, #4]
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	781b      	ldrb	r3, [r3, #0]
 8008c04:	009b      	lsls	r3, r3, #2
 8008c06:	441a      	add	r2, r3
 8008c08:	89bb      	ldrh	r3, [r7, #12]
 8008c0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c1a:	b29b      	uxth	r3, r3
 8008c1c:	8013      	strh	r3, [r2, #0]
 8008c1e:	e01f      	b.n	8008c60 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008c20:	687a      	ldr	r2, [r7, #4]
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	781b      	ldrb	r3, [r3, #0]
 8008c26:	009b      	lsls	r3, r3, #2
 8008c28:	4413      	add	r3, r2
 8008c2a:	881b      	ldrh	r3, [r3, #0]
 8008c2c:	b29b      	uxth	r3, r3
 8008c2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c36:	81fb      	strh	r3, [r7, #14]
 8008c38:	89fb      	ldrh	r3, [r7, #14]
 8008c3a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008c3e:	81fb      	strh	r3, [r7, #14]
 8008c40:	687a      	ldr	r2, [r7, #4]
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	781b      	ldrb	r3, [r3, #0]
 8008c46:	009b      	lsls	r3, r3, #2
 8008c48:	441a      	add	r2, r3
 8008c4a:	89fb      	ldrh	r3, [r7, #14]
 8008c4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008c60:	2300      	movs	r3, #0
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	3714      	adds	r7, #20
 8008c66:	46bd      	mov	sp, r7
 8008c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6c:	4770      	bx	lr

08008c6e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008c6e:	b480      	push	{r7}
 8008c70:	b087      	sub	sp, #28
 8008c72:	af00      	add	r7, sp, #0
 8008c74:	6078      	str	r0, [r7, #4]
 8008c76:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	785b      	ldrb	r3, [r3, #1]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d04c      	beq.n	8008d1a <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008c80:	687a      	ldr	r2, [r7, #4]
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	781b      	ldrb	r3, [r3, #0]
 8008c86:	009b      	lsls	r3, r3, #2
 8008c88:	4413      	add	r3, r2
 8008c8a:	881b      	ldrh	r3, [r3, #0]
 8008c8c:	823b      	strh	r3, [r7, #16]
 8008c8e:	8a3b      	ldrh	r3, [r7, #16]
 8008c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d01b      	beq.n	8008cd0 <USB_EPClearStall+0x62>
 8008c98:	687a      	ldr	r2, [r7, #4]
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	781b      	ldrb	r3, [r3, #0]
 8008c9e:	009b      	lsls	r3, r3, #2
 8008ca0:	4413      	add	r3, r2
 8008ca2:	881b      	ldrh	r3, [r3, #0]
 8008ca4:	b29b      	uxth	r3, r3
 8008ca6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008caa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cae:	81fb      	strh	r3, [r7, #14]
 8008cb0:	687a      	ldr	r2, [r7, #4]
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	781b      	ldrb	r3, [r3, #0]
 8008cb6:	009b      	lsls	r3, r3, #2
 8008cb8:	441a      	add	r2, r3
 8008cba:	89fb      	ldrh	r3, [r7, #14]
 8008cbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008cc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008cc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008cc8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008ccc:	b29b      	uxth	r3, r3
 8008cce:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	78db      	ldrb	r3, [r3, #3]
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d06c      	beq.n	8008db2 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	781b      	ldrb	r3, [r3, #0]
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	4413      	add	r3, r2
 8008ce2:	881b      	ldrh	r3, [r3, #0]
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008cea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008cee:	81bb      	strh	r3, [r7, #12]
 8008cf0:	89bb      	ldrh	r3, [r7, #12]
 8008cf2:	f083 0320 	eor.w	r3, r3, #32
 8008cf6:	81bb      	strh	r3, [r7, #12]
 8008cf8:	687a      	ldr	r2, [r7, #4]
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	781b      	ldrb	r3, [r3, #0]
 8008cfe:	009b      	lsls	r3, r3, #2
 8008d00:	441a      	add	r2, r3
 8008d02:	89bb      	ldrh	r3, [r7, #12]
 8008d04:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d08:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d14:	b29b      	uxth	r3, r3
 8008d16:	8013      	strh	r3, [r2, #0]
 8008d18:	e04b      	b.n	8008db2 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008d1a:	687a      	ldr	r2, [r7, #4]
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	781b      	ldrb	r3, [r3, #0]
 8008d20:	009b      	lsls	r3, r3, #2
 8008d22:	4413      	add	r3, r2
 8008d24:	881b      	ldrh	r3, [r3, #0]
 8008d26:	82fb      	strh	r3, [r7, #22]
 8008d28:	8afb      	ldrh	r3, [r7, #22]
 8008d2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d01b      	beq.n	8008d6a <USB_EPClearStall+0xfc>
 8008d32:	687a      	ldr	r2, [r7, #4]
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	781b      	ldrb	r3, [r3, #0]
 8008d38:	009b      	lsls	r3, r3, #2
 8008d3a:	4413      	add	r3, r2
 8008d3c:	881b      	ldrh	r3, [r3, #0]
 8008d3e:	b29b      	uxth	r3, r3
 8008d40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d48:	82bb      	strh	r3, [r7, #20]
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	781b      	ldrb	r3, [r3, #0]
 8008d50:	009b      	lsls	r3, r3, #2
 8008d52:	441a      	add	r2, r3
 8008d54:	8abb      	ldrh	r3, [r7, #20]
 8008d56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d5e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008d62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d66:	b29b      	uxth	r3, r3
 8008d68:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008d6a:	687a      	ldr	r2, [r7, #4]
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	781b      	ldrb	r3, [r3, #0]
 8008d70:	009b      	lsls	r3, r3, #2
 8008d72:	4413      	add	r3, r2
 8008d74:	881b      	ldrh	r3, [r3, #0]
 8008d76:	b29b      	uxth	r3, r3
 8008d78:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008d7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d80:	827b      	strh	r3, [r7, #18]
 8008d82:	8a7b      	ldrh	r3, [r7, #18]
 8008d84:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008d88:	827b      	strh	r3, [r7, #18]
 8008d8a:	8a7b      	ldrh	r3, [r7, #18]
 8008d8c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008d90:	827b      	strh	r3, [r7, #18]
 8008d92:	687a      	ldr	r2, [r7, #4]
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	781b      	ldrb	r3, [r3, #0]
 8008d98:	009b      	lsls	r3, r3, #2
 8008d9a:	441a      	add	r2, r3
 8008d9c:	8a7b      	ldrh	r3, [r7, #18]
 8008d9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008da2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008da6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008daa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008dae:	b29b      	uxth	r3, r3
 8008db0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008db2:	2300      	movs	r3, #0
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	371c      	adds	r7, #28
 8008db8:	46bd      	mov	sp, r7
 8008dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbe:	4770      	bx	lr

08008dc0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	b083      	sub	sp, #12
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
 8008dc8:	460b      	mov	r3, r1
 8008dca:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008dcc:	78fb      	ldrb	r3, [r7, #3]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d103      	bne.n	8008dda <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2280      	movs	r2, #128	@ 0x80
 8008dd6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8008dda:	2300      	movs	r3, #0
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	370c      	adds	r7, #12
 8008de0:	46bd      	mov	sp, r7
 8008de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de6:	4770      	bx	lr

08008de8 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b083      	sub	sp, #12
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008df6:	b29b      	uxth	r3, r3
 8008df8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008dfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e00:	b29a      	uxth	r2, r3
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8008e08:	2300      	movs	r3, #0
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	370c      	adds	r7, #12
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e14:	4770      	bx	lr

08008e16 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8008e16:	b480      	push	{r7}
 8008e18:	b085      	sub	sp, #20
 8008e1a:	af00      	add	r7, sp, #0
 8008e1c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008e24:	b29b      	uxth	r3, r3
 8008e26:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008e28:	68fb      	ldr	r3, [r7, #12]
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	3714      	adds	r7, #20
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr

08008e36 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008e36:	b480      	push	{r7}
 8008e38:	b08b      	sub	sp, #44	@ 0x2c
 8008e3a:	af00      	add	r7, sp, #0
 8008e3c:	60f8      	str	r0, [r7, #12]
 8008e3e:	60b9      	str	r1, [r7, #8]
 8008e40:	4611      	mov	r1, r2
 8008e42:	461a      	mov	r2, r3
 8008e44:	460b      	mov	r3, r1
 8008e46:	80fb      	strh	r3, [r7, #6]
 8008e48:	4613      	mov	r3, r2
 8008e4a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008e4c:	88bb      	ldrh	r3, [r7, #4]
 8008e4e:	3301      	adds	r3, #1
 8008e50:	085b      	lsrs	r3, r3, #1
 8008e52:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008e5c:	88fa      	ldrh	r2, [r7, #6]
 8008e5e:	697b      	ldr	r3, [r7, #20]
 8008e60:	4413      	add	r3, r2
 8008e62:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008e66:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008e68:	69bb      	ldr	r3, [r7, #24]
 8008e6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e6c:	e01c      	b.n	8008ea8 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8008e6e:	69fb      	ldr	r3, [r7, #28]
 8008e70:	781b      	ldrb	r3, [r3, #0]
 8008e72:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8008e74:	69fb      	ldr	r3, [r7, #28]
 8008e76:	3301      	adds	r3, #1
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	b21b      	sxth	r3, r3
 8008e7c:	021b      	lsls	r3, r3, #8
 8008e7e:	b21a      	sxth	r2, r3
 8008e80:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008e84:	4313      	orrs	r3, r2
 8008e86:	b21b      	sxth	r3, r3
 8008e88:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8008e8a:	6a3b      	ldr	r3, [r7, #32]
 8008e8c:	8a7a      	ldrh	r2, [r7, #18]
 8008e8e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008e90:	6a3b      	ldr	r3, [r7, #32]
 8008e92:	3302      	adds	r3, #2
 8008e94:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8008e96:	69fb      	ldr	r3, [r7, #28]
 8008e98:	3301      	adds	r3, #1
 8008e9a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8008e9c:	69fb      	ldr	r3, [r7, #28]
 8008e9e:	3301      	adds	r3, #1
 8008ea0:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ea4:	3b01      	subs	r3, #1
 8008ea6:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d1df      	bne.n	8008e6e <USB_WritePMA+0x38>
  }
}
 8008eae:	bf00      	nop
 8008eb0:	bf00      	nop
 8008eb2:	372c      	adds	r7, #44	@ 0x2c
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eba:	4770      	bx	lr

08008ebc <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b08b      	sub	sp, #44	@ 0x2c
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	60f8      	str	r0, [r7, #12]
 8008ec4:	60b9      	str	r1, [r7, #8]
 8008ec6:	4611      	mov	r1, r2
 8008ec8:	461a      	mov	r2, r3
 8008eca:	460b      	mov	r3, r1
 8008ecc:	80fb      	strh	r3, [r7, #6]
 8008ece:	4613      	mov	r3, r2
 8008ed0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008ed2:	88bb      	ldrh	r3, [r7, #4]
 8008ed4:	085b      	lsrs	r3, r3, #1
 8008ed6:	b29b      	uxth	r3, r3
 8008ed8:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008ee2:	88fa      	ldrh	r2, [r7, #6]
 8008ee4:	697b      	ldr	r3, [r7, #20]
 8008ee6:	4413      	add	r3, r2
 8008ee8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008eec:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008eee:	69bb      	ldr	r3, [r7, #24]
 8008ef0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ef2:	e018      	b.n	8008f26 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8008ef4:	6a3b      	ldr	r3, [r7, #32]
 8008ef6:	881b      	ldrh	r3, [r3, #0]
 8008ef8:	b29b      	uxth	r3, r3
 8008efa:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008efc:	6a3b      	ldr	r3, [r7, #32]
 8008efe:	3302      	adds	r3, #2
 8008f00:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	b2da      	uxtb	r2, r3
 8008f06:	69fb      	ldr	r3, [r7, #28]
 8008f08:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008f0a:	69fb      	ldr	r3, [r7, #28]
 8008f0c:	3301      	adds	r3, #1
 8008f0e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8008f10:	693b      	ldr	r3, [r7, #16]
 8008f12:	0a1b      	lsrs	r3, r3, #8
 8008f14:	b2da      	uxtb	r2, r3
 8008f16:	69fb      	ldr	r3, [r7, #28]
 8008f18:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008f1a:	69fb      	ldr	r3, [r7, #28]
 8008f1c:	3301      	adds	r3, #1
 8008f1e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f22:	3b01      	subs	r3, #1
 8008f24:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d1e3      	bne.n	8008ef4 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8008f2c:	88bb      	ldrh	r3, [r7, #4]
 8008f2e:	f003 0301 	and.w	r3, r3, #1
 8008f32:	b29b      	uxth	r3, r3
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d007      	beq.n	8008f48 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8008f38:	6a3b      	ldr	r3, [r7, #32]
 8008f3a:	881b      	ldrh	r3, [r3, #0]
 8008f3c:	b29b      	uxth	r3, r3
 8008f3e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008f40:	693b      	ldr	r3, [r7, #16]
 8008f42:	b2da      	uxtb	r2, r3
 8008f44:	69fb      	ldr	r3, [r7, #28]
 8008f46:	701a      	strb	r2, [r3, #0]
  }
}
 8008f48:	bf00      	nop
 8008f4a:	372c      	adds	r7, #44	@ 0x2c
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f52:	4770      	bx	lr

08008f54 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b084      	sub	sp, #16
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
 8008f5c:	460b      	mov	r3, r1
 8008f5e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008f60:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008f64:	f002 f8a6 	bl	800b0b4 <USBD_static_malloc>
 8008f68:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d105      	bne.n	8008f7c <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2200      	movs	r2, #0
 8008f74:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8008f78:	2302      	movs	r3, #2
 8008f7a:	e066      	b.n	800904a <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	68fa      	ldr	r2, [r7, #12]
 8008f80:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	7c1b      	ldrb	r3, [r3, #16]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d119      	bne.n	8008fc0 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008f8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008f90:	2202      	movs	r2, #2
 8008f92:	2181      	movs	r1, #129	@ 0x81
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	f001 ff34 	bl	800ae02 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2201      	movs	r2, #1
 8008f9e:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008fa0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008fa4:	2202      	movs	r2, #2
 8008fa6:	2101      	movs	r1, #1
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f001 ff2a 	bl	800ae02 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2210      	movs	r2, #16
 8008fba:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8008fbe:	e016      	b.n	8008fee <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008fc0:	2340      	movs	r3, #64	@ 0x40
 8008fc2:	2202      	movs	r2, #2
 8008fc4:	2181      	movs	r1, #129	@ 0x81
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f001 ff1b 	bl	800ae02 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2201      	movs	r2, #1
 8008fd0:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008fd2:	2340      	movs	r3, #64	@ 0x40
 8008fd4:	2202      	movs	r2, #2
 8008fd6:	2101      	movs	r1, #1
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f001 ff12 	bl	800ae02 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2201      	movs	r2, #1
 8008fe2:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2210      	movs	r2, #16
 8008fea:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008fee:	2308      	movs	r3, #8
 8008ff0:	2203      	movs	r2, #3
 8008ff2:	2182      	movs	r1, #130	@ 0x82
 8008ff4:	6878      	ldr	r0, [r7, #4]
 8008ff6:	f001 ff04 	bl	800ae02 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2200      	movs	r2, #0
 8009010:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	2200      	movs	r2, #0
 8009018:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	7c1b      	ldrb	r3, [r3, #16]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d109      	bne.n	8009038 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800902a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800902e:	2101      	movs	r1, #1
 8009030:	6878      	ldr	r0, [r7, #4]
 8009032:	f001 ffd5 	bl	800afe0 <USBD_LL_PrepareReceive>
 8009036:	e007      	b.n	8009048 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800903e:	2340      	movs	r3, #64	@ 0x40
 8009040:	2101      	movs	r1, #1
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f001 ffcc 	bl	800afe0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009048:	2300      	movs	r3, #0
}
 800904a:	4618      	mov	r0, r3
 800904c:	3710      	adds	r7, #16
 800904e:	46bd      	mov	sp, r7
 8009050:	bd80      	pop	{r7, pc}

08009052 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009052:	b580      	push	{r7, lr}
 8009054:	b082      	sub	sp, #8
 8009056:	af00      	add	r7, sp, #0
 8009058:	6078      	str	r0, [r7, #4]
 800905a:	460b      	mov	r3, r1
 800905c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800905e:	2181      	movs	r1, #129	@ 0x81
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f001 fef4 	bl	800ae4e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2200      	movs	r2, #0
 800906a:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800906c:	2101      	movs	r1, #1
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f001 feed 	bl	800ae4e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2200      	movs	r2, #0
 8009078:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800907c:	2182      	movs	r1, #130	@ 0x82
 800907e:	6878      	ldr	r0, [r7, #4]
 8009080:	f001 fee5 	bl	800ae4e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2200      	movs	r2, #0
 8009088:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2200      	movs	r2, #0
 8009090:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800909a:	2b00      	cmp	r3, #0
 800909c:	d00e      	beq.n	80090bc <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80090ae:	4618      	mov	r0, r3
 80090b0:	f002 f80e 	bl	800b0d0 <USBD_static_free>
    pdev->pClassData = NULL;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2200      	movs	r2, #0
 80090b8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80090bc:	2300      	movs	r3, #0
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3708      	adds	r7, #8
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}
	...

080090c8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b086      	sub	sp, #24
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
 80090d0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80090d8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80090da:	2300      	movs	r3, #0
 80090dc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80090de:	2300      	movs	r3, #0
 80090e0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80090e2:	2300      	movs	r3, #0
 80090e4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d101      	bne.n	80090f0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80090ec:	2303      	movs	r3, #3
 80090ee:	e0af      	b.n	8009250 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	781b      	ldrb	r3, [r3, #0]
 80090f4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d03f      	beq.n	800917c <USBD_CDC_Setup+0xb4>
 80090fc:	2b20      	cmp	r3, #32
 80090fe:	f040 809f 	bne.w	8009240 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	88db      	ldrh	r3, [r3, #6]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d02e      	beq.n	8009168 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	781b      	ldrb	r3, [r3, #0]
 800910e:	b25b      	sxtb	r3, r3
 8009110:	2b00      	cmp	r3, #0
 8009112:	da16      	bge.n	8009142 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	683a      	ldr	r2, [r7, #0]
 800911e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8009120:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009122:	683a      	ldr	r2, [r7, #0]
 8009124:	88d2      	ldrh	r2, [r2, #6]
 8009126:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	88db      	ldrh	r3, [r3, #6]
 800912c:	2b07      	cmp	r3, #7
 800912e:	bf28      	it	cs
 8009130:	2307      	movcs	r3, #7
 8009132:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	89fa      	ldrh	r2, [r7, #14]
 8009138:	4619      	mov	r1, r3
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f001 fa9f 	bl	800a67e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8009140:	e085      	b.n	800924e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	785a      	ldrb	r2, [r3, #1]
 8009146:	693b      	ldr	r3, [r7, #16]
 8009148:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	88db      	ldrh	r3, [r3, #6]
 8009150:	b2da      	uxtb	r2, r3
 8009152:	693b      	ldr	r3, [r7, #16]
 8009154:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8009158:	6939      	ldr	r1, [r7, #16]
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	88db      	ldrh	r3, [r3, #6]
 800915e:	461a      	mov	r2, r3
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f001 fab8 	bl	800a6d6 <USBD_CtlPrepareRx>
      break;
 8009166:	e072      	b.n	800924e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800916e:	689b      	ldr	r3, [r3, #8]
 8009170:	683a      	ldr	r2, [r7, #0]
 8009172:	7850      	ldrb	r0, [r2, #1]
 8009174:	2200      	movs	r2, #0
 8009176:	6839      	ldr	r1, [r7, #0]
 8009178:	4798      	blx	r3
      break;
 800917a:	e068      	b.n	800924e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	785b      	ldrb	r3, [r3, #1]
 8009180:	2b0b      	cmp	r3, #11
 8009182:	d852      	bhi.n	800922a <USBD_CDC_Setup+0x162>
 8009184:	a201      	add	r2, pc, #4	@ (adr r2, 800918c <USBD_CDC_Setup+0xc4>)
 8009186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800918a:	bf00      	nop
 800918c:	080091bd 	.word	0x080091bd
 8009190:	08009239 	.word	0x08009239
 8009194:	0800922b 	.word	0x0800922b
 8009198:	0800922b 	.word	0x0800922b
 800919c:	0800922b 	.word	0x0800922b
 80091a0:	0800922b 	.word	0x0800922b
 80091a4:	0800922b 	.word	0x0800922b
 80091a8:	0800922b 	.word	0x0800922b
 80091ac:	0800922b 	.word	0x0800922b
 80091b0:	0800922b 	.word	0x0800922b
 80091b4:	080091e7 	.word	0x080091e7
 80091b8:	08009211 	.word	0x08009211
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091c2:	b2db      	uxtb	r3, r3
 80091c4:	2b03      	cmp	r3, #3
 80091c6:	d107      	bne.n	80091d8 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80091c8:	f107 030a 	add.w	r3, r7, #10
 80091cc:	2202      	movs	r2, #2
 80091ce:	4619      	mov	r1, r3
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f001 fa54 	bl	800a67e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80091d6:	e032      	b.n	800923e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80091d8:	6839      	ldr	r1, [r7, #0]
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f001 f9de 	bl	800a59c <USBD_CtlError>
            ret = USBD_FAIL;
 80091e0:	2303      	movs	r3, #3
 80091e2:	75fb      	strb	r3, [r7, #23]
          break;
 80091e4:	e02b      	b.n	800923e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091ec:	b2db      	uxtb	r3, r3
 80091ee:	2b03      	cmp	r3, #3
 80091f0:	d107      	bne.n	8009202 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80091f2:	f107 030d 	add.w	r3, r7, #13
 80091f6:	2201      	movs	r2, #1
 80091f8:	4619      	mov	r1, r3
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f001 fa3f 	bl	800a67e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009200:	e01d      	b.n	800923e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8009202:	6839      	ldr	r1, [r7, #0]
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f001 f9c9 	bl	800a59c <USBD_CtlError>
            ret = USBD_FAIL;
 800920a:	2303      	movs	r3, #3
 800920c:	75fb      	strb	r3, [r7, #23]
          break;
 800920e:	e016      	b.n	800923e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009216:	b2db      	uxtb	r3, r3
 8009218:	2b03      	cmp	r3, #3
 800921a:	d00f      	beq.n	800923c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800921c:	6839      	ldr	r1, [r7, #0]
 800921e:	6878      	ldr	r0, [r7, #4]
 8009220:	f001 f9bc 	bl	800a59c <USBD_CtlError>
            ret = USBD_FAIL;
 8009224:	2303      	movs	r3, #3
 8009226:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009228:	e008      	b.n	800923c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800922a:	6839      	ldr	r1, [r7, #0]
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f001 f9b5 	bl	800a59c <USBD_CtlError>
          ret = USBD_FAIL;
 8009232:	2303      	movs	r3, #3
 8009234:	75fb      	strb	r3, [r7, #23]
          break;
 8009236:	e002      	b.n	800923e <USBD_CDC_Setup+0x176>
          break;
 8009238:	bf00      	nop
 800923a:	e008      	b.n	800924e <USBD_CDC_Setup+0x186>
          break;
 800923c:	bf00      	nop
      }
      break;
 800923e:	e006      	b.n	800924e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8009240:	6839      	ldr	r1, [r7, #0]
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f001 f9aa 	bl	800a59c <USBD_CtlError>
      ret = USBD_FAIL;
 8009248:	2303      	movs	r3, #3
 800924a:	75fb      	strb	r3, [r7, #23]
      break;
 800924c:	bf00      	nop
  }

  return (uint8_t)ret;
 800924e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009250:	4618      	mov	r0, r3
 8009252:	3718      	adds	r7, #24
 8009254:	46bd      	mov	sp, r7
 8009256:	bd80      	pop	{r7, pc}

08009258 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b084      	sub	sp, #16
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
 8009260:	460b      	mov	r3, r1
 8009262:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800926a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009272:	2b00      	cmp	r3, #0
 8009274:	d101      	bne.n	800927a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009276:	2303      	movs	r3, #3
 8009278:	e04f      	b.n	800931a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009280:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009282:	78fa      	ldrb	r2, [r7, #3]
 8009284:	6879      	ldr	r1, [r7, #4]
 8009286:	4613      	mov	r3, r2
 8009288:	009b      	lsls	r3, r3, #2
 800928a:	4413      	add	r3, r2
 800928c:	009b      	lsls	r3, r3, #2
 800928e:	440b      	add	r3, r1
 8009290:	3318      	adds	r3, #24
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d029      	beq.n	80092ec <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009298:	78fa      	ldrb	r2, [r7, #3]
 800929a:	6879      	ldr	r1, [r7, #4]
 800929c:	4613      	mov	r3, r2
 800929e:	009b      	lsls	r3, r3, #2
 80092a0:	4413      	add	r3, r2
 80092a2:	009b      	lsls	r3, r3, #2
 80092a4:	440b      	add	r3, r1
 80092a6:	3318      	adds	r3, #24
 80092a8:	681a      	ldr	r2, [r3, #0]
 80092aa:	78f9      	ldrb	r1, [r7, #3]
 80092ac:	68f8      	ldr	r0, [r7, #12]
 80092ae:	460b      	mov	r3, r1
 80092b0:	009b      	lsls	r3, r3, #2
 80092b2:	440b      	add	r3, r1
 80092b4:	00db      	lsls	r3, r3, #3
 80092b6:	4403      	add	r3, r0
 80092b8:	3320      	adds	r3, #32
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	fbb2 f1f3 	udiv	r1, r2, r3
 80092c0:	fb01 f303 	mul.w	r3, r1, r3
 80092c4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d110      	bne.n	80092ec <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80092ca:	78fa      	ldrb	r2, [r7, #3]
 80092cc:	6879      	ldr	r1, [r7, #4]
 80092ce:	4613      	mov	r3, r2
 80092d0:	009b      	lsls	r3, r3, #2
 80092d2:	4413      	add	r3, r2
 80092d4:	009b      	lsls	r3, r3, #2
 80092d6:	440b      	add	r3, r1
 80092d8:	3318      	adds	r3, #24
 80092da:	2200      	movs	r2, #0
 80092dc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80092de:	78f9      	ldrb	r1, [r7, #3]
 80092e0:	2300      	movs	r3, #0
 80092e2:	2200      	movs	r2, #0
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f001 fe5a 	bl	800af9e <USBD_LL_Transmit>
 80092ea:	e015      	b.n	8009318 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	2200      	movs	r2, #0
 80092f0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80092fa:	691b      	ldr	r3, [r3, #16]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d00b      	beq.n	8009318 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009306:	691b      	ldr	r3, [r3, #16]
 8009308:	68ba      	ldr	r2, [r7, #8]
 800930a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800930e:	68ba      	ldr	r2, [r7, #8]
 8009310:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009314:	78fa      	ldrb	r2, [r7, #3]
 8009316:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009318:	2300      	movs	r3, #0
}
 800931a:	4618      	mov	r0, r3
 800931c:	3710      	adds	r7, #16
 800931e:	46bd      	mov	sp, r7
 8009320:	bd80      	pop	{r7, pc}

08009322 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009322:	b580      	push	{r7, lr}
 8009324:	b084      	sub	sp, #16
 8009326:	af00      	add	r7, sp, #0
 8009328:	6078      	str	r0, [r7, #4]
 800932a:	460b      	mov	r3, r1
 800932c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009334:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800933c:	2b00      	cmp	r3, #0
 800933e:	d101      	bne.n	8009344 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009340:	2303      	movs	r3, #3
 8009342:	e015      	b.n	8009370 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009344:	78fb      	ldrb	r3, [r7, #3]
 8009346:	4619      	mov	r1, r3
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f001 fe6a 	bl	800b022 <USBD_LL_GetRxDataSize>
 800934e:	4602      	mov	r2, r0
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800935c:	68db      	ldr	r3, [r3, #12]
 800935e:	68fa      	ldr	r2, [r7, #12]
 8009360:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009364:	68fa      	ldr	r2, [r7, #12]
 8009366:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800936a:	4611      	mov	r1, r2
 800936c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800936e:	2300      	movs	r3, #0
}
 8009370:	4618      	mov	r0, r3
 8009372:	3710      	adds	r7, #16
 8009374:	46bd      	mov	sp, r7
 8009376:	bd80      	pop	{r7, pc}

08009378 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b084      	sub	sp, #16
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009386:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d101      	bne.n	8009392 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800938e:	2303      	movs	r3, #3
 8009390:	e01a      	b.n	80093c8 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009398:	2b00      	cmp	r3, #0
 800939a:	d014      	beq.n	80093c6 <USBD_CDC_EP0_RxReady+0x4e>
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80093a2:	2bff      	cmp	r3, #255	@ 0xff
 80093a4:	d00f      	beq.n	80093c6 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80093ac:	689b      	ldr	r3, [r3, #8]
 80093ae:	68fa      	ldr	r2, [r7, #12]
 80093b0:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 80093b4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80093b6:	68fa      	ldr	r2, [r7, #12]
 80093b8:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80093bc:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	22ff      	movs	r2, #255	@ 0xff
 80093c2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80093c6:	2300      	movs	r3, #0
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3710      	adds	r7, #16
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bd80      	pop	{r7, pc}

080093d0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80093d0:	b480      	push	{r7}
 80093d2:	b083      	sub	sp, #12
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2243      	movs	r2, #67	@ 0x43
 80093dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80093de:	4b03      	ldr	r3, [pc, #12]	@ (80093ec <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	370c      	adds	r7, #12
 80093e4:	46bd      	mov	sp, r7
 80093e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ea:	4770      	bx	lr
 80093ec:	20000094 	.word	0x20000094

080093f0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80093f0:	b480      	push	{r7}
 80093f2:	b083      	sub	sp, #12
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2243      	movs	r2, #67	@ 0x43
 80093fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80093fe:	4b03      	ldr	r3, [pc, #12]	@ (800940c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009400:	4618      	mov	r0, r3
 8009402:	370c      	adds	r7, #12
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr
 800940c:	20000050 	.word	0x20000050

08009410 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009410:	b480      	push	{r7}
 8009412:	b083      	sub	sp, #12
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2243      	movs	r2, #67	@ 0x43
 800941c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800941e:	4b03      	ldr	r3, [pc, #12]	@ (800942c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009420:	4618      	mov	r0, r3
 8009422:	370c      	adds	r7, #12
 8009424:	46bd      	mov	sp, r7
 8009426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942a:	4770      	bx	lr
 800942c:	200000d8 	.word	0x200000d8

08009430 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009430:	b480      	push	{r7}
 8009432:	b083      	sub	sp, #12
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	220a      	movs	r2, #10
 800943c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800943e:	4b03      	ldr	r3, [pc, #12]	@ (800944c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009440:	4618      	mov	r0, r3
 8009442:	370c      	adds	r7, #12
 8009444:	46bd      	mov	sp, r7
 8009446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944a:	4770      	bx	lr
 800944c:	2000000c 	.word	0x2000000c

08009450 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009450:	b480      	push	{r7}
 8009452:	b083      	sub	sp, #12
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
 8009458:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d101      	bne.n	8009464 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009460:	2303      	movs	r3, #3
 8009462:	e004      	b.n	800946e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	683a      	ldr	r2, [r7, #0]
 8009468:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800946c:	2300      	movs	r3, #0
}
 800946e:	4618      	mov	r0, r3
 8009470:	370c      	adds	r7, #12
 8009472:	46bd      	mov	sp, r7
 8009474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009478:	4770      	bx	lr

0800947a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800947a:	b480      	push	{r7}
 800947c:	b087      	sub	sp, #28
 800947e:	af00      	add	r7, sp, #0
 8009480:	60f8      	str	r0, [r7, #12]
 8009482:	60b9      	str	r1, [r7, #8]
 8009484:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800948c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800948e:	697b      	ldr	r3, [r7, #20]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d101      	bne.n	8009498 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8009494:	2303      	movs	r3, #3
 8009496:	e008      	b.n	80094aa <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	68ba      	ldr	r2, [r7, #8]
 800949c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80094a0:	697b      	ldr	r3, [r7, #20]
 80094a2:	687a      	ldr	r2, [r7, #4]
 80094a4:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80094a8:	2300      	movs	r3, #0
}
 80094aa:	4618      	mov	r0, r3
 80094ac:	371c      	adds	r7, #28
 80094ae:	46bd      	mov	sp, r7
 80094b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b4:	4770      	bx	lr

080094b6 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80094b6:	b480      	push	{r7}
 80094b8:	b085      	sub	sp, #20
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	6078      	str	r0, [r7, #4]
 80094be:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80094c6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d101      	bne.n	80094d2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 80094ce:	2303      	movs	r3, #3
 80094d0:	e004      	b.n	80094dc <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	683a      	ldr	r2, [r7, #0]
 80094d6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80094da:	2300      	movs	r3, #0
}
 80094dc:	4618      	mov	r0, r3
 80094de:	3714      	adds	r7, #20
 80094e0:	46bd      	mov	sp, r7
 80094e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e6:	4770      	bx	lr

080094e8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b084      	sub	sp, #16
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80094f6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d101      	bne.n	8009506 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8009502:	2303      	movs	r3, #3
 8009504:	e016      	b.n	8009534 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	7c1b      	ldrb	r3, [r3, #16]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d109      	bne.n	8009522 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009514:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009518:	2101      	movs	r1, #1
 800951a:	6878      	ldr	r0, [r7, #4]
 800951c:	f001 fd60 	bl	800afe0 <USBD_LL_PrepareReceive>
 8009520:	e007      	b.n	8009532 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009528:	2340      	movs	r3, #64	@ 0x40
 800952a:	2101      	movs	r1, #1
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f001 fd57 	bl	800afe0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009532:	2300      	movs	r3, #0
}
 8009534:	4618      	mov	r0, r3
 8009536:	3710      	adds	r7, #16
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}

0800953c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b086      	sub	sp, #24
 8009540:	af00      	add	r7, sp, #0
 8009542:	60f8      	str	r0, [r7, #12]
 8009544:	60b9      	str	r1, [r7, #8]
 8009546:	4613      	mov	r3, r2
 8009548:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d101      	bne.n	8009554 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009550:	2303      	movs	r3, #3
 8009552:	e01f      	b.n	8009594 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	2200      	movs	r2, #0
 8009558:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	2200      	movs	r2, #0
 8009560:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	2200      	movs	r2, #0
 8009568:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d003      	beq.n	800957a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	68ba      	ldr	r2, [r7, #8]
 8009576:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	2201      	movs	r2, #1
 800957e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	79fa      	ldrb	r2, [r7, #7]
 8009586:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009588:	68f8      	ldr	r0, [r7, #12]
 800958a:	f001 fbbf 	bl	800ad0c <USBD_LL_Init>
 800958e:	4603      	mov	r3, r0
 8009590:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009592:	7dfb      	ldrb	r3, [r7, #23]
}
 8009594:	4618      	mov	r0, r3
 8009596:	3718      	adds	r7, #24
 8009598:	46bd      	mov	sp, r7
 800959a:	bd80      	pop	{r7, pc}

0800959c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b084      	sub	sp, #16
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
 80095a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80095a6:	2300      	movs	r3, #0
 80095a8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80095aa:	683b      	ldr	r3, [r7, #0]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d101      	bne.n	80095b4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80095b0:	2303      	movs	r3, #3
 80095b2:	e016      	b.n	80095e2 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	683a      	ldr	r2, [r7, #0]
 80095b8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d00b      	beq.n	80095e0 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095d0:	f107 020e 	add.w	r2, r7, #14
 80095d4:	4610      	mov	r0, r2
 80095d6:	4798      	blx	r3
 80095d8:	4602      	mov	r2, r0
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80095e0:	2300      	movs	r3, #0
}
 80095e2:	4618      	mov	r0, r3
 80095e4:	3710      	adds	r7, #16
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}

080095ea <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80095ea:	b580      	push	{r7, lr}
 80095ec:	b082      	sub	sp, #8
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80095f2:	6878      	ldr	r0, [r7, #4]
 80095f4:	f001 fbea 	bl	800adcc <USBD_LL_Start>
 80095f8:	4603      	mov	r3, r0
}
 80095fa:	4618      	mov	r0, r3
 80095fc:	3708      	adds	r7, #8
 80095fe:	46bd      	mov	sp, r7
 8009600:	bd80      	pop	{r7, pc}

08009602 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009602:	b480      	push	{r7}
 8009604:	b083      	sub	sp, #12
 8009606:	af00      	add	r7, sp, #0
 8009608:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800960a:	2300      	movs	r3, #0
}
 800960c:	4618      	mov	r0, r3
 800960e:	370c      	adds	r7, #12
 8009610:	46bd      	mov	sp, r7
 8009612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009616:	4770      	bx	lr

08009618 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b084      	sub	sp, #16
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
 8009620:	460b      	mov	r3, r1
 8009622:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009624:	2303      	movs	r3, #3
 8009626:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800962e:	2b00      	cmp	r3, #0
 8009630:	d009      	beq.n	8009646 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	78fa      	ldrb	r2, [r7, #3]
 800963c:	4611      	mov	r1, r2
 800963e:	6878      	ldr	r0, [r7, #4]
 8009640:	4798      	blx	r3
 8009642:	4603      	mov	r3, r0
 8009644:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009646:	7bfb      	ldrb	r3, [r7, #15]
}
 8009648:	4618      	mov	r0, r3
 800964a:	3710      	adds	r7, #16
 800964c:	46bd      	mov	sp, r7
 800964e:	bd80      	pop	{r7, pc}

08009650 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b082      	sub	sp, #8
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
 8009658:	460b      	mov	r3, r1
 800965a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009662:	2b00      	cmp	r3, #0
 8009664:	d007      	beq.n	8009676 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800966c:	685b      	ldr	r3, [r3, #4]
 800966e:	78fa      	ldrb	r2, [r7, #3]
 8009670:	4611      	mov	r1, r2
 8009672:	6878      	ldr	r0, [r7, #4]
 8009674:	4798      	blx	r3
  }

  return USBD_OK;
 8009676:	2300      	movs	r3, #0
}
 8009678:	4618      	mov	r0, r3
 800967a:	3708      	adds	r7, #8
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}

08009680 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b084      	sub	sp, #16
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
 8009688:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009690:	6839      	ldr	r1, [r7, #0]
 8009692:	4618      	mov	r0, r3
 8009694:	f000 ff48 	bl	800a528 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2201      	movs	r2, #1
 800969c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80096a6:	461a      	mov	r2, r3
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80096b4:	f003 031f 	and.w	r3, r3, #31
 80096b8:	2b02      	cmp	r3, #2
 80096ba:	d01a      	beq.n	80096f2 <USBD_LL_SetupStage+0x72>
 80096bc:	2b02      	cmp	r3, #2
 80096be:	d822      	bhi.n	8009706 <USBD_LL_SetupStage+0x86>
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d002      	beq.n	80096ca <USBD_LL_SetupStage+0x4a>
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d00a      	beq.n	80096de <USBD_LL_SetupStage+0x5e>
 80096c8:	e01d      	b.n	8009706 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80096d0:	4619      	mov	r1, r3
 80096d2:	6878      	ldr	r0, [r7, #4]
 80096d4:	f000 f9f0 	bl	8009ab8 <USBD_StdDevReq>
 80096d8:	4603      	mov	r3, r0
 80096da:	73fb      	strb	r3, [r7, #15]
      break;
 80096dc:	e020      	b.n	8009720 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80096e4:	4619      	mov	r1, r3
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f000 fa54 	bl	8009b94 <USBD_StdItfReq>
 80096ec:	4603      	mov	r3, r0
 80096ee:	73fb      	strb	r3, [r7, #15]
      break;
 80096f0:	e016      	b.n	8009720 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80096f8:	4619      	mov	r1, r3
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f000 fa93 	bl	8009c26 <USBD_StdEPReq>
 8009700:	4603      	mov	r3, r0
 8009702:	73fb      	strb	r3, [r7, #15]
      break;
 8009704:	e00c      	b.n	8009720 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800970c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009710:	b2db      	uxtb	r3, r3
 8009712:	4619      	mov	r1, r3
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f001 fbb9 	bl	800ae8c <USBD_LL_StallEP>
 800971a:	4603      	mov	r3, r0
 800971c:	73fb      	strb	r3, [r7, #15]
      break;
 800971e:	bf00      	nop
  }

  return ret;
 8009720:	7bfb      	ldrb	r3, [r7, #15]
}
 8009722:	4618      	mov	r0, r3
 8009724:	3710      	adds	r7, #16
 8009726:	46bd      	mov	sp, r7
 8009728:	bd80      	pop	{r7, pc}

0800972a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800972a:	b580      	push	{r7, lr}
 800972c:	b086      	sub	sp, #24
 800972e:	af00      	add	r7, sp, #0
 8009730:	60f8      	str	r0, [r7, #12]
 8009732:	460b      	mov	r3, r1
 8009734:	607a      	str	r2, [r7, #4]
 8009736:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009738:	7afb      	ldrb	r3, [r7, #11]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d138      	bne.n	80097b0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009744:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800974c:	2b03      	cmp	r3, #3
 800974e:	d14a      	bne.n	80097e6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8009750:	693b      	ldr	r3, [r7, #16]
 8009752:	689a      	ldr	r2, [r3, #8]
 8009754:	693b      	ldr	r3, [r7, #16]
 8009756:	68db      	ldr	r3, [r3, #12]
 8009758:	429a      	cmp	r2, r3
 800975a:	d913      	bls.n	8009784 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800975c:	693b      	ldr	r3, [r7, #16]
 800975e:	689a      	ldr	r2, [r3, #8]
 8009760:	693b      	ldr	r3, [r7, #16]
 8009762:	68db      	ldr	r3, [r3, #12]
 8009764:	1ad2      	subs	r2, r2, r3
 8009766:	693b      	ldr	r3, [r7, #16]
 8009768:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800976a:	693b      	ldr	r3, [r7, #16]
 800976c:	68da      	ldr	r2, [r3, #12]
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	689b      	ldr	r3, [r3, #8]
 8009772:	4293      	cmp	r3, r2
 8009774:	bf28      	it	cs
 8009776:	4613      	movcs	r3, r2
 8009778:	461a      	mov	r2, r3
 800977a:	6879      	ldr	r1, [r7, #4]
 800977c:	68f8      	ldr	r0, [r7, #12]
 800977e:	f000 ffc7 	bl	800a710 <USBD_CtlContinueRx>
 8009782:	e030      	b.n	80097e6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800978a:	b2db      	uxtb	r3, r3
 800978c:	2b03      	cmp	r3, #3
 800978e:	d10b      	bne.n	80097a8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009796:	691b      	ldr	r3, [r3, #16]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d005      	beq.n	80097a8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097a2:	691b      	ldr	r3, [r3, #16]
 80097a4:	68f8      	ldr	r0, [r7, #12]
 80097a6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80097a8:	68f8      	ldr	r0, [r7, #12]
 80097aa:	f000 ffc2 	bl	800a732 <USBD_CtlSendStatus>
 80097ae:	e01a      	b.n	80097e6 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097b6:	b2db      	uxtb	r3, r3
 80097b8:	2b03      	cmp	r3, #3
 80097ba:	d114      	bne.n	80097e6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097c2:	699b      	ldr	r3, [r3, #24]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d00e      	beq.n	80097e6 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097ce:	699b      	ldr	r3, [r3, #24]
 80097d0:	7afa      	ldrb	r2, [r7, #11]
 80097d2:	4611      	mov	r1, r2
 80097d4:	68f8      	ldr	r0, [r7, #12]
 80097d6:	4798      	blx	r3
 80097d8:	4603      	mov	r3, r0
 80097da:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80097dc:	7dfb      	ldrb	r3, [r7, #23]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d001      	beq.n	80097e6 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80097e2:	7dfb      	ldrb	r3, [r7, #23]
 80097e4:	e000      	b.n	80097e8 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80097e6:	2300      	movs	r3, #0
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3718      	adds	r7, #24
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b086      	sub	sp, #24
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	60f8      	str	r0, [r7, #12]
 80097f8:	460b      	mov	r3, r1
 80097fa:	607a      	str	r2, [r7, #4]
 80097fc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80097fe:	7afb      	ldrb	r3, [r7, #11]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d16b      	bne.n	80098dc <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	3314      	adds	r3, #20
 8009808:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009810:	2b02      	cmp	r3, #2
 8009812:	d156      	bne.n	80098c2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8009814:	693b      	ldr	r3, [r7, #16]
 8009816:	689a      	ldr	r2, [r3, #8]
 8009818:	693b      	ldr	r3, [r7, #16]
 800981a:	68db      	ldr	r3, [r3, #12]
 800981c:	429a      	cmp	r2, r3
 800981e:	d914      	bls.n	800984a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	689a      	ldr	r2, [r3, #8]
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	68db      	ldr	r3, [r3, #12]
 8009828:	1ad2      	subs	r2, r2, r3
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800982e:	693b      	ldr	r3, [r7, #16]
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	461a      	mov	r2, r3
 8009834:	6879      	ldr	r1, [r7, #4]
 8009836:	68f8      	ldr	r0, [r7, #12]
 8009838:	f000 ff3c 	bl	800a6b4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800983c:	2300      	movs	r3, #0
 800983e:	2200      	movs	r2, #0
 8009840:	2100      	movs	r1, #0
 8009842:	68f8      	ldr	r0, [r7, #12]
 8009844:	f001 fbcc 	bl	800afe0 <USBD_LL_PrepareReceive>
 8009848:	e03b      	b.n	80098c2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800984a:	693b      	ldr	r3, [r7, #16]
 800984c:	68da      	ldr	r2, [r3, #12]
 800984e:	693b      	ldr	r3, [r7, #16]
 8009850:	689b      	ldr	r3, [r3, #8]
 8009852:	429a      	cmp	r2, r3
 8009854:	d11c      	bne.n	8009890 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	685a      	ldr	r2, [r3, #4]
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800985e:	429a      	cmp	r2, r3
 8009860:	d316      	bcc.n	8009890 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	685a      	ldr	r2, [r3, #4]
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800986c:	429a      	cmp	r2, r3
 800986e:	d20f      	bcs.n	8009890 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009870:	2200      	movs	r2, #0
 8009872:	2100      	movs	r1, #0
 8009874:	68f8      	ldr	r0, [r7, #12]
 8009876:	f000 ff1d 	bl	800a6b4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	2200      	movs	r2, #0
 800987e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009882:	2300      	movs	r3, #0
 8009884:	2200      	movs	r2, #0
 8009886:	2100      	movs	r1, #0
 8009888:	68f8      	ldr	r0, [r7, #12]
 800988a:	f001 fba9 	bl	800afe0 <USBD_LL_PrepareReceive>
 800988e:	e018      	b.n	80098c2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009896:	b2db      	uxtb	r3, r3
 8009898:	2b03      	cmp	r3, #3
 800989a:	d10b      	bne.n	80098b4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098a2:	68db      	ldr	r3, [r3, #12]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d005      	beq.n	80098b4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098ae:	68db      	ldr	r3, [r3, #12]
 80098b0:	68f8      	ldr	r0, [r7, #12]
 80098b2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80098b4:	2180      	movs	r1, #128	@ 0x80
 80098b6:	68f8      	ldr	r0, [r7, #12]
 80098b8:	f001 fae8 	bl	800ae8c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80098bc:	68f8      	ldr	r0, [r7, #12]
 80098be:	f000 ff4b 	bl	800a758 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80098c8:	2b01      	cmp	r3, #1
 80098ca:	d122      	bne.n	8009912 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80098cc:	68f8      	ldr	r0, [r7, #12]
 80098ce:	f7ff fe98 	bl	8009602 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2200      	movs	r2, #0
 80098d6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80098da:	e01a      	b.n	8009912 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098e2:	b2db      	uxtb	r3, r3
 80098e4:	2b03      	cmp	r3, #3
 80098e6:	d114      	bne.n	8009912 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098ee:	695b      	ldr	r3, [r3, #20]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d00e      	beq.n	8009912 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80098fa:	695b      	ldr	r3, [r3, #20]
 80098fc:	7afa      	ldrb	r2, [r7, #11]
 80098fe:	4611      	mov	r1, r2
 8009900:	68f8      	ldr	r0, [r7, #12]
 8009902:	4798      	blx	r3
 8009904:	4603      	mov	r3, r0
 8009906:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8009908:	7dfb      	ldrb	r3, [r7, #23]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d001      	beq.n	8009912 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800990e:	7dfb      	ldrb	r3, [r7, #23]
 8009910:	e000      	b.n	8009914 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8009912:	2300      	movs	r3, #0
}
 8009914:	4618      	mov	r0, r3
 8009916:	3718      	adds	r7, #24
 8009918:	46bd      	mov	sp, r7
 800991a:	bd80      	pop	{r7, pc}

0800991c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b082      	sub	sp, #8
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2201      	movs	r2, #1
 8009928:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2200      	movs	r2, #0
 8009930:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2200      	movs	r2, #0
 8009938:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2200      	movs	r2, #0
 800993e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009948:	2b00      	cmp	r3, #0
 800994a:	d101      	bne.n	8009950 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800994c:	2303      	movs	r3, #3
 800994e:	e02f      	b.n	80099b0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009956:	2b00      	cmp	r3, #0
 8009958:	d00f      	beq.n	800997a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009960:	685b      	ldr	r3, [r3, #4]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d009      	beq.n	800997a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800996c:	685b      	ldr	r3, [r3, #4]
 800996e:	687a      	ldr	r2, [r7, #4]
 8009970:	6852      	ldr	r2, [r2, #4]
 8009972:	b2d2      	uxtb	r2, r2
 8009974:	4611      	mov	r1, r2
 8009976:	6878      	ldr	r0, [r7, #4]
 8009978:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800997a:	2340      	movs	r3, #64	@ 0x40
 800997c:	2200      	movs	r2, #0
 800997e:	2100      	movs	r1, #0
 8009980:	6878      	ldr	r0, [r7, #4]
 8009982:	f001 fa3e 	bl	800ae02 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2201      	movs	r2, #1
 800998a:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2240      	movs	r2, #64	@ 0x40
 8009992:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009996:	2340      	movs	r3, #64	@ 0x40
 8009998:	2200      	movs	r2, #0
 800999a:	2180      	movs	r1, #128	@ 0x80
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f001 fa30 	bl	800ae02 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2201      	movs	r2, #1
 80099a6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2240      	movs	r2, #64	@ 0x40
 80099ac:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80099ae:	2300      	movs	r3, #0
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	3708      	adds	r7, #8
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bd80      	pop	{r7, pc}

080099b8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b083      	sub	sp, #12
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
 80099c0:	460b      	mov	r3, r1
 80099c2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	78fa      	ldrb	r2, [r7, #3]
 80099c8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80099ca:	2300      	movs	r3, #0
}
 80099cc:	4618      	mov	r0, r3
 80099ce:	370c      	adds	r7, #12
 80099d0:	46bd      	mov	sp, r7
 80099d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d6:	4770      	bx	lr

080099d8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80099d8:	b480      	push	{r7}
 80099da:	b083      	sub	sp, #12
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099e6:	b2da      	uxtb	r2, r3
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2204      	movs	r2, #4
 80099f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80099f6:	2300      	movs	r3, #0
}
 80099f8:	4618      	mov	r0, r3
 80099fa:	370c      	adds	r7, #12
 80099fc:	46bd      	mov	sp, r7
 80099fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a02:	4770      	bx	lr

08009a04 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009a04:	b480      	push	{r7}
 8009a06:	b083      	sub	sp, #12
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a12:	b2db      	uxtb	r3, r3
 8009a14:	2b04      	cmp	r3, #4
 8009a16:	d106      	bne.n	8009a26 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009a1e:	b2da      	uxtb	r2, r3
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009a26:	2300      	movs	r3, #0
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	370c      	adds	r7, #12
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a32:	4770      	bx	lr

08009a34 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b082      	sub	sp, #8
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d101      	bne.n	8009a4a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8009a46:	2303      	movs	r3, #3
 8009a48:	e012      	b.n	8009a70 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a50:	b2db      	uxtb	r3, r3
 8009a52:	2b03      	cmp	r3, #3
 8009a54:	d10b      	bne.n	8009a6e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a5c:	69db      	ldr	r3, [r3, #28]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d005      	beq.n	8009a6e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a68:	69db      	ldr	r3, [r3, #28]
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009a6e:	2300      	movs	r3, #0
}
 8009a70:	4618      	mov	r0, r3
 8009a72:	3708      	adds	r7, #8
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bd80      	pop	{r7, pc}

08009a78 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b087      	sub	sp, #28
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009a84:	697b      	ldr	r3, [r7, #20]
 8009a86:	781b      	ldrb	r3, [r3, #0]
 8009a88:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009a8a:	697b      	ldr	r3, [r7, #20]
 8009a8c:	3301      	adds	r3, #1
 8009a8e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	781b      	ldrb	r3, [r3, #0]
 8009a94:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009a96:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009a9a:	021b      	lsls	r3, r3, #8
 8009a9c:	b21a      	sxth	r2, r3
 8009a9e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	b21b      	sxth	r3, r3
 8009aa6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009aa8:	89fb      	ldrh	r3, [r7, #14]
}
 8009aaa:	4618      	mov	r0, r3
 8009aac:	371c      	adds	r7, #28
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab4:	4770      	bx	lr
	...

08009ab8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b084      	sub	sp, #16
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
 8009ac0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	781b      	ldrb	r3, [r3, #0]
 8009aca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009ace:	2b40      	cmp	r3, #64	@ 0x40
 8009ad0:	d005      	beq.n	8009ade <USBD_StdDevReq+0x26>
 8009ad2:	2b40      	cmp	r3, #64	@ 0x40
 8009ad4:	d853      	bhi.n	8009b7e <USBD_StdDevReq+0xc6>
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d00b      	beq.n	8009af2 <USBD_StdDevReq+0x3a>
 8009ada:	2b20      	cmp	r3, #32
 8009adc:	d14f      	bne.n	8009b7e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ae4:	689b      	ldr	r3, [r3, #8]
 8009ae6:	6839      	ldr	r1, [r7, #0]
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	4798      	blx	r3
 8009aec:	4603      	mov	r3, r0
 8009aee:	73fb      	strb	r3, [r7, #15]
      break;
 8009af0:	e04a      	b.n	8009b88 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	785b      	ldrb	r3, [r3, #1]
 8009af6:	2b09      	cmp	r3, #9
 8009af8:	d83b      	bhi.n	8009b72 <USBD_StdDevReq+0xba>
 8009afa:	a201      	add	r2, pc, #4	@ (adr r2, 8009b00 <USBD_StdDevReq+0x48>)
 8009afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b00:	08009b55 	.word	0x08009b55
 8009b04:	08009b69 	.word	0x08009b69
 8009b08:	08009b73 	.word	0x08009b73
 8009b0c:	08009b5f 	.word	0x08009b5f
 8009b10:	08009b73 	.word	0x08009b73
 8009b14:	08009b33 	.word	0x08009b33
 8009b18:	08009b29 	.word	0x08009b29
 8009b1c:	08009b73 	.word	0x08009b73
 8009b20:	08009b4b 	.word	0x08009b4b
 8009b24:	08009b3d 	.word	0x08009b3d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009b28:	6839      	ldr	r1, [r7, #0]
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	f000 f9de 	bl	8009eec <USBD_GetDescriptor>
          break;
 8009b30:	e024      	b.n	8009b7c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009b32:	6839      	ldr	r1, [r7, #0]
 8009b34:	6878      	ldr	r0, [r7, #4]
 8009b36:	f000 fb6d 	bl	800a214 <USBD_SetAddress>
          break;
 8009b3a:	e01f      	b.n	8009b7c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009b3c:	6839      	ldr	r1, [r7, #0]
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	f000 fbac 	bl	800a29c <USBD_SetConfig>
 8009b44:	4603      	mov	r3, r0
 8009b46:	73fb      	strb	r3, [r7, #15]
          break;
 8009b48:	e018      	b.n	8009b7c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009b4a:	6839      	ldr	r1, [r7, #0]
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f000 fc4b 	bl	800a3e8 <USBD_GetConfig>
          break;
 8009b52:	e013      	b.n	8009b7c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009b54:	6839      	ldr	r1, [r7, #0]
 8009b56:	6878      	ldr	r0, [r7, #4]
 8009b58:	f000 fc7c 	bl	800a454 <USBD_GetStatus>
          break;
 8009b5c:	e00e      	b.n	8009b7c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009b5e:	6839      	ldr	r1, [r7, #0]
 8009b60:	6878      	ldr	r0, [r7, #4]
 8009b62:	f000 fcab 	bl	800a4bc <USBD_SetFeature>
          break;
 8009b66:	e009      	b.n	8009b7c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009b68:	6839      	ldr	r1, [r7, #0]
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f000 fcba 	bl	800a4e4 <USBD_ClrFeature>
          break;
 8009b70:	e004      	b.n	8009b7c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8009b72:	6839      	ldr	r1, [r7, #0]
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f000 fd11 	bl	800a59c <USBD_CtlError>
          break;
 8009b7a:	bf00      	nop
      }
      break;
 8009b7c:	e004      	b.n	8009b88 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8009b7e:	6839      	ldr	r1, [r7, #0]
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	f000 fd0b 	bl	800a59c <USBD_CtlError>
      break;
 8009b86:	bf00      	nop
  }

  return ret;
 8009b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3710      	adds	r7, #16
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}
 8009b92:	bf00      	nop

08009b94 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b084      	sub	sp, #16
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
 8009b9c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	781b      	ldrb	r3, [r3, #0]
 8009ba6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009baa:	2b40      	cmp	r3, #64	@ 0x40
 8009bac:	d005      	beq.n	8009bba <USBD_StdItfReq+0x26>
 8009bae:	2b40      	cmp	r3, #64	@ 0x40
 8009bb0:	d82f      	bhi.n	8009c12 <USBD_StdItfReq+0x7e>
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d001      	beq.n	8009bba <USBD_StdItfReq+0x26>
 8009bb6:	2b20      	cmp	r3, #32
 8009bb8:	d12b      	bne.n	8009c12 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bc0:	b2db      	uxtb	r3, r3
 8009bc2:	3b01      	subs	r3, #1
 8009bc4:	2b02      	cmp	r3, #2
 8009bc6:	d81d      	bhi.n	8009c04 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	889b      	ldrh	r3, [r3, #4]
 8009bcc:	b2db      	uxtb	r3, r3
 8009bce:	2b01      	cmp	r3, #1
 8009bd0:	d813      	bhi.n	8009bfa <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bd8:	689b      	ldr	r3, [r3, #8]
 8009bda:	6839      	ldr	r1, [r7, #0]
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	4798      	blx	r3
 8009be0:	4603      	mov	r3, r0
 8009be2:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	88db      	ldrh	r3, [r3, #6]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d110      	bne.n	8009c0e <USBD_StdItfReq+0x7a>
 8009bec:	7bfb      	ldrb	r3, [r7, #15]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d10d      	bne.n	8009c0e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f000 fd9d 	bl	800a732 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009bf8:	e009      	b.n	8009c0e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8009bfa:	6839      	ldr	r1, [r7, #0]
 8009bfc:	6878      	ldr	r0, [r7, #4]
 8009bfe:	f000 fccd 	bl	800a59c <USBD_CtlError>
          break;
 8009c02:	e004      	b.n	8009c0e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8009c04:	6839      	ldr	r1, [r7, #0]
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f000 fcc8 	bl	800a59c <USBD_CtlError>
          break;
 8009c0c:	e000      	b.n	8009c10 <USBD_StdItfReq+0x7c>
          break;
 8009c0e:	bf00      	nop
      }
      break;
 8009c10:	e004      	b.n	8009c1c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8009c12:	6839      	ldr	r1, [r7, #0]
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f000 fcc1 	bl	800a59c <USBD_CtlError>
      break;
 8009c1a:	bf00      	nop
  }

  return ret;
 8009c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3710      	adds	r7, #16
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}

08009c26 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c26:	b580      	push	{r7, lr}
 8009c28:	b084      	sub	sp, #16
 8009c2a:	af00      	add	r7, sp, #0
 8009c2c:	6078      	str	r0, [r7, #4]
 8009c2e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009c30:	2300      	movs	r3, #0
 8009c32:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	889b      	ldrh	r3, [r3, #4]
 8009c38:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	781b      	ldrb	r3, [r3, #0]
 8009c3e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009c42:	2b40      	cmp	r3, #64	@ 0x40
 8009c44:	d007      	beq.n	8009c56 <USBD_StdEPReq+0x30>
 8009c46:	2b40      	cmp	r3, #64	@ 0x40
 8009c48:	f200 8145 	bhi.w	8009ed6 <USBD_StdEPReq+0x2b0>
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d00c      	beq.n	8009c6a <USBD_StdEPReq+0x44>
 8009c50:	2b20      	cmp	r3, #32
 8009c52:	f040 8140 	bne.w	8009ed6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c5c:	689b      	ldr	r3, [r3, #8]
 8009c5e:	6839      	ldr	r1, [r7, #0]
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	4798      	blx	r3
 8009c64:	4603      	mov	r3, r0
 8009c66:	73fb      	strb	r3, [r7, #15]
      break;
 8009c68:	e13a      	b.n	8009ee0 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	785b      	ldrb	r3, [r3, #1]
 8009c6e:	2b03      	cmp	r3, #3
 8009c70:	d007      	beq.n	8009c82 <USBD_StdEPReq+0x5c>
 8009c72:	2b03      	cmp	r3, #3
 8009c74:	f300 8129 	bgt.w	8009eca <USBD_StdEPReq+0x2a4>
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d07f      	beq.n	8009d7c <USBD_StdEPReq+0x156>
 8009c7c:	2b01      	cmp	r3, #1
 8009c7e:	d03c      	beq.n	8009cfa <USBD_StdEPReq+0xd4>
 8009c80:	e123      	b.n	8009eca <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c88:	b2db      	uxtb	r3, r3
 8009c8a:	2b02      	cmp	r3, #2
 8009c8c:	d002      	beq.n	8009c94 <USBD_StdEPReq+0x6e>
 8009c8e:	2b03      	cmp	r3, #3
 8009c90:	d016      	beq.n	8009cc0 <USBD_StdEPReq+0x9a>
 8009c92:	e02c      	b.n	8009cee <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009c94:	7bbb      	ldrb	r3, [r7, #14]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d00d      	beq.n	8009cb6 <USBD_StdEPReq+0x90>
 8009c9a:	7bbb      	ldrb	r3, [r7, #14]
 8009c9c:	2b80      	cmp	r3, #128	@ 0x80
 8009c9e:	d00a      	beq.n	8009cb6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009ca0:	7bbb      	ldrb	r3, [r7, #14]
 8009ca2:	4619      	mov	r1, r3
 8009ca4:	6878      	ldr	r0, [r7, #4]
 8009ca6:	f001 f8f1 	bl	800ae8c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009caa:	2180      	movs	r1, #128	@ 0x80
 8009cac:	6878      	ldr	r0, [r7, #4]
 8009cae:	f001 f8ed 	bl	800ae8c <USBD_LL_StallEP>
 8009cb2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009cb4:	e020      	b.n	8009cf8 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8009cb6:	6839      	ldr	r1, [r7, #0]
 8009cb8:	6878      	ldr	r0, [r7, #4]
 8009cba:	f000 fc6f 	bl	800a59c <USBD_CtlError>
              break;
 8009cbe:	e01b      	b.n	8009cf8 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	885b      	ldrh	r3, [r3, #2]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d10e      	bne.n	8009ce6 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009cc8:	7bbb      	ldrb	r3, [r7, #14]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d00b      	beq.n	8009ce6 <USBD_StdEPReq+0xc0>
 8009cce:	7bbb      	ldrb	r3, [r7, #14]
 8009cd0:	2b80      	cmp	r3, #128	@ 0x80
 8009cd2:	d008      	beq.n	8009ce6 <USBD_StdEPReq+0xc0>
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	88db      	ldrh	r3, [r3, #6]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d104      	bne.n	8009ce6 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009cdc:	7bbb      	ldrb	r3, [r7, #14]
 8009cde:	4619      	mov	r1, r3
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f001 f8d3 	bl	800ae8c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f000 fd23 	bl	800a732 <USBD_CtlSendStatus>

              break;
 8009cec:	e004      	b.n	8009cf8 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8009cee:	6839      	ldr	r1, [r7, #0]
 8009cf0:	6878      	ldr	r0, [r7, #4]
 8009cf2:	f000 fc53 	bl	800a59c <USBD_CtlError>
              break;
 8009cf6:	bf00      	nop
          }
          break;
 8009cf8:	e0ec      	b.n	8009ed4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d00:	b2db      	uxtb	r3, r3
 8009d02:	2b02      	cmp	r3, #2
 8009d04:	d002      	beq.n	8009d0c <USBD_StdEPReq+0xe6>
 8009d06:	2b03      	cmp	r3, #3
 8009d08:	d016      	beq.n	8009d38 <USBD_StdEPReq+0x112>
 8009d0a:	e030      	b.n	8009d6e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009d0c:	7bbb      	ldrb	r3, [r7, #14]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d00d      	beq.n	8009d2e <USBD_StdEPReq+0x108>
 8009d12:	7bbb      	ldrb	r3, [r7, #14]
 8009d14:	2b80      	cmp	r3, #128	@ 0x80
 8009d16:	d00a      	beq.n	8009d2e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009d18:	7bbb      	ldrb	r3, [r7, #14]
 8009d1a:	4619      	mov	r1, r3
 8009d1c:	6878      	ldr	r0, [r7, #4]
 8009d1e:	f001 f8b5 	bl	800ae8c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009d22:	2180      	movs	r1, #128	@ 0x80
 8009d24:	6878      	ldr	r0, [r7, #4]
 8009d26:	f001 f8b1 	bl	800ae8c <USBD_LL_StallEP>
 8009d2a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009d2c:	e025      	b.n	8009d7a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8009d2e:	6839      	ldr	r1, [r7, #0]
 8009d30:	6878      	ldr	r0, [r7, #4]
 8009d32:	f000 fc33 	bl	800a59c <USBD_CtlError>
              break;
 8009d36:	e020      	b.n	8009d7a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	885b      	ldrh	r3, [r3, #2]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d11b      	bne.n	8009d78 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009d40:	7bbb      	ldrb	r3, [r7, #14]
 8009d42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d004      	beq.n	8009d54 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009d4a:	7bbb      	ldrb	r3, [r7, #14]
 8009d4c:	4619      	mov	r1, r3
 8009d4e:	6878      	ldr	r0, [r7, #4]
 8009d50:	f001 f8bb 	bl	800aeca <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009d54:	6878      	ldr	r0, [r7, #4]
 8009d56:	f000 fcec 	bl	800a732 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d60:	689b      	ldr	r3, [r3, #8]
 8009d62:	6839      	ldr	r1, [r7, #0]
 8009d64:	6878      	ldr	r0, [r7, #4]
 8009d66:	4798      	blx	r3
 8009d68:	4603      	mov	r3, r0
 8009d6a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8009d6c:	e004      	b.n	8009d78 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8009d6e:	6839      	ldr	r1, [r7, #0]
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f000 fc13 	bl	800a59c <USBD_CtlError>
              break;
 8009d76:	e000      	b.n	8009d7a <USBD_StdEPReq+0x154>
              break;
 8009d78:	bf00      	nop
          }
          break;
 8009d7a:	e0ab      	b.n	8009ed4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d82:	b2db      	uxtb	r3, r3
 8009d84:	2b02      	cmp	r3, #2
 8009d86:	d002      	beq.n	8009d8e <USBD_StdEPReq+0x168>
 8009d88:	2b03      	cmp	r3, #3
 8009d8a:	d032      	beq.n	8009df2 <USBD_StdEPReq+0x1cc>
 8009d8c:	e097      	b.n	8009ebe <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009d8e:	7bbb      	ldrb	r3, [r7, #14]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d007      	beq.n	8009da4 <USBD_StdEPReq+0x17e>
 8009d94:	7bbb      	ldrb	r3, [r7, #14]
 8009d96:	2b80      	cmp	r3, #128	@ 0x80
 8009d98:	d004      	beq.n	8009da4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8009d9a:	6839      	ldr	r1, [r7, #0]
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f000 fbfd 	bl	800a59c <USBD_CtlError>
                break;
 8009da2:	e091      	b.n	8009ec8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009da4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	da0b      	bge.n	8009dc4 <USBD_StdEPReq+0x19e>
 8009dac:	7bbb      	ldrb	r3, [r7, #14]
 8009dae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009db2:	4613      	mov	r3, r2
 8009db4:	009b      	lsls	r3, r3, #2
 8009db6:	4413      	add	r3, r2
 8009db8:	009b      	lsls	r3, r3, #2
 8009dba:	3310      	adds	r3, #16
 8009dbc:	687a      	ldr	r2, [r7, #4]
 8009dbe:	4413      	add	r3, r2
 8009dc0:	3304      	adds	r3, #4
 8009dc2:	e00b      	b.n	8009ddc <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009dc4:	7bbb      	ldrb	r3, [r7, #14]
 8009dc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009dca:	4613      	mov	r3, r2
 8009dcc:	009b      	lsls	r3, r3, #2
 8009dce:	4413      	add	r3, r2
 8009dd0:	009b      	lsls	r3, r3, #2
 8009dd2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009dd6:	687a      	ldr	r2, [r7, #4]
 8009dd8:	4413      	add	r3, r2
 8009dda:	3304      	adds	r3, #4
 8009ddc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009dde:	68bb      	ldr	r3, [r7, #8]
 8009de0:	2200      	movs	r2, #0
 8009de2:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	2202      	movs	r2, #2
 8009de8:	4619      	mov	r1, r3
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f000 fc47 	bl	800a67e <USBD_CtlSendData>
              break;
 8009df0:	e06a      	b.n	8009ec8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009df2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	da11      	bge.n	8009e1e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009dfa:	7bbb      	ldrb	r3, [r7, #14]
 8009dfc:	f003 020f 	and.w	r2, r3, #15
 8009e00:	6879      	ldr	r1, [r7, #4]
 8009e02:	4613      	mov	r3, r2
 8009e04:	009b      	lsls	r3, r3, #2
 8009e06:	4413      	add	r3, r2
 8009e08:	009b      	lsls	r3, r3, #2
 8009e0a:	440b      	add	r3, r1
 8009e0c:	3324      	adds	r3, #36	@ 0x24
 8009e0e:	881b      	ldrh	r3, [r3, #0]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d117      	bne.n	8009e44 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8009e14:	6839      	ldr	r1, [r7, #0]
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f000 fbc0 	bl	800a59c <USBD_CtlError>
                  break;
 8009e1c:	e054      	b.n	8009ec8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009e1e:	7bbb      	ldrb	r3, [r7, #14]
 8009e20:	f003 020f 	and.w	r2, r3, #15
 8009e24:	6879      	ldr	r1, [r7, #4]
 8009e26:	4613      	mov	r3, r2
 8009e28:	009b      	lsls	r3, r3, #2
 8009e2a:	4413      	add	r3, r2
 8009e2c:	009b      	lsls	r3, r3, #2
 8009e2e:	440b      	add	r3, r1
 8009e30:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009e34:	881b      	ldrh	r3, [r3, #0]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d104      	bne.n	8009e44 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8009e3a:	6839      	ldr	r1, [r7, #0]
 8009e3c:	6878      	ldr	r0, [r7, #4]
 8009e3e:	f000 fbad 	bl	800a59c <USBD_CtlError>
                  break;
 8009e42:	e041      	b.n	8009ec8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009e44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	da0b      	bge.n	8009e64 <USBD_StdEPReq+0x23e>
 8009e4c:	7bbb      	ldrb	r3, [r7, #14]
 8009e4e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009e52:	4613      	mov	r3, r2
 8009e54:	009b      	lsls	r3, r3, #2
 8009e56:	4413      	add	r3, r2
 8009e58:	009b      	lsls	r3, r3, #2
 8009e5a:	3310      	adds	r3, #16
 8009e5c:	687a      	ldr	r2, [r7, #4]
 8009e5e:	4413      	add	r3, r2
 8009e60:	3304      	adds	r3, #4
 8009e62:	e00b      	b.n	8009e7c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009e64:	7bbb      	ldrb	r3, [r7, #14]
 8009e66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009e6a:	4613      	mov	r3, r2
 8009e6c:	009b      	lsls	r3, r3, #2
 8009e6e:	4413      	add	r3, r2
 8009e70:	009b      	lsls	r3, r3, #2
 8009e72:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009e76:	687a      	ldr	r2, [r7, #4]
 8009e78:	4413      	add	r3, r2
 8009e7a:	3304      	adds	r3, #4
 8009e7c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009e7e:	7bbb      	ldrb	r3, [r7, #14]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d002      	beq.n	8009e8a <USBD_StdEPReq+0x264>
 8009e84:	7bbb      	ldrb	r3, [r7, #14]
 8009e86:	2b80      	cmp	r3, #128	@ 0x80
 8009e88:	d103      	bne.n	8009e92 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	601a      	str	r2, [r3, #0]
 8009e90:	e00e      	b.n	8009eb0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009e92:	7bbb      	ldrb	r3, [r7, #14]
 8009e94:	4619      	mov	r1, r3
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f001 f836 	bl	800af08 <USBD_LL_IsStallEP>
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d003      	beq.n	8009eaa <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	2201      	movs	r2, #1
 8009ea6:	601a      	str	r2, [r3, #0]
 8009ea8:	e002      	b.n	8009eb0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8009eaa:	68bb      	ldr	r3, [r7, #8]
 8009eac:	2200      	movs	r2, #0
 8009eae:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009eb0:	68bb      	ldr	r3, [r7, #8]
 8009eb2:	2202      	movs	r2, #2
 8009eb4:	4619      	mov	r1, r3
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f000 fbe1 	bl	800a67e <USBD_CtlSendData>
              break;
 8009ebc:	e004      	b.n	8009ec8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8009ebe:	6839      	ldr	r1, [r7, #0]
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	f000 fb6b 	bl	800a59c <USBD_CtlError>
              break;
 8009ec6:	bf00      	nop
          }
          break;
 8009ec8:	e004      	b.n	8009ed4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8009eca:	6839      	ldr	r1, [r7, #0]
 8009ecc:	6878      	ldr	r0, [r7, #4]
 8009ece:	f000 fb65 	bl	800a59c <USBD_CtlError>
          break;
 8009ed2:	bf00      	nop
      }
      break;
 8009ed4:	e004      	b.n	8009ee0 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8009ed6:	6839      	ldr	r1, [r7, #0]
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f000 fb5f 	bl	800a59c <USBD_CtlError>
      break;
 8009ede:	bf00      	nop
  }

  return ret;
 8009ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	3710      	adds	r7, #16
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	bd80      	pop	{r7, pc}
	...

08009eec <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b084      	sub	sp, #16
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
 8009ef4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009efa:	2300      	movs	r3, #0
 8009efc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009efe:	2300      	movs	r3, #0
 8009f00:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	885b      	ldrh	r3, [r3, #2]
 8009f06:	0a1b      	lsrs	r3, r3, #8
 8009f08:	b29b      	uxth	r3, r3
 8009f0a:	3b01      	subs	r3, #1
 8009f0c:	2b0e      	cmp	r3, #14
 8009f0e:	f200 8152 	bhi.w	800a1b6 <USBD_GetDescriptor+0x2ca>
 8009f12:	a201      	add	r2, pc, #4	@ (adr r2, 8009f18 <USBD_GetDescriptor+0x2c>)
 8009f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f18:	08009f89 	.word	0x08009f89
 8009f1c:	08009fa1 	.word	0x08009fa1
 8009f20:	08009fe1 	.word	0x08009fe1
 8009f24:	0800a1b7 	.word	0x0800a1b7
 8009f28:	0800a1b7 	.word	0x0800a1b7
 8009f2c:	0800a157 	.word	0x0800a157
 8009f30:	0800a183 	.word	0x0800a183
 8009f34:	0800a1b7 	.word	0x0800a1b7
 8009f38:	0800a1b7 	.word	0x0800a1b7
 8009f3c:	0800a1b7 	.word	0x0800a1b7
 8009f40:	0800a1b7 	.word	0x0800a1b7
 8009f44:	0800a1b7 	.word	0x0800a1b7
 8009f48:	0800a1b7 	.word	0x0800a1b7
 8009f4c:	0800a1b7 	.word	0x0800a1b7
 8009f50:	08009f55 	.word	0x08009f55
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f5a:	69db      	ldr	r3, [r3, #28]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d00b      	beq.n	8009f78 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f66:	69db      	ldr	r3, [r3, #28]
 8009f68:	687a      	ldr	r2, [r7, #4]
 8009f6a:	7c12      	ldrb	r2, [r2, #16]
 8009f6c:	f107 0108 	add.w	r1, r7, #8
 8009f70:	4610      	mov	r0, r2
 8009f72:	4798      	blx	r3
 8009f74:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009f76:	e126      	b.n	800a1c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009f78:	6839      	ldr	r1, [r7, #0]
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f000 fb0e 	bl	800a59c <USBD_CtlError>
        err++;
 8009f80:	7afb      	ldrb	r3, [r7, #11]
 8009f82:	3301      	adds	r3, #1
 8009f84:	72fb      	strb	r3, [r7, #11]
      break;
 8009f86:	e11e      	b.n	800a1c6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	687a      	ldr	r2, [r7, #4]
 8009f92:	7c12      	ldrb	r2, [r2, #16]
 8009f94:	f107 0108 	add.w	r1, r7, #8
 8009f98:	4610      	mov	r0, r2
 8009f9a:	4798      	blx	r3
 8009f9c:	60f8      	str	r0, [r7, #12]
      break;
 8009f9e:	e112      	b.n	800a1c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	7c1b      	ldrb	r3, [r3, #16]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d10d      	bne.n	8009fc4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fb0:	f107 0208 	add.w	r2, r7, #8
 8009fb4:	4610      	mov	r0, r2
 8009fb6:	4798      	blx	r3
 8009fb8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	3301      	adds	r3, #1
 8009fbe:	2202      	movs	r2, #2
 8009fc0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009fc2:	e100      	b.n	800a1c6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fcc:	f107 0208 	add.w	r2, r7, #8
 8009fd0:	4610      	mov	r0, r2
 8009fd2:	4798      	blx	r3
 8009fd4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	3301      	adds	r3, #1
 8009fda:	2202      	movs	r2, #2
 8009fdc:	701a      	strb	r2, [r3, #0]
      break;
 8009fde:	e0f2      	b.n	800a1c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	885b      	ldrh	r3, [r3, #2]
 8009fe4:	b2db      	uxtb	r3, r3
 8009fe6:	2b05      	cmp	r3, #5
 8009fe8:	f200 80ac 	bhi.w	800a144 <USBD_GetDescriptor+0x258>
 8009fec:	a201      	add	r2, pc, #4	@ (adr r2, 8009ff4 <USBD_GetDescriptor+0x108>)
 8009fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ff2:	bf00      	nop
 8009ff4:	0800a00d 	.word	0x0800a00d
 8009ff8:	0800a041 	.word	0x0800a041
 8009ffc:	0800a075 	.word	0x0800a075
 800a000:	0800a0a9 	.word	0x0800a0a9
 800a004:	0800a0dd 	.word	0x0800a0dd
 800a008:	0800a111 	.word	0x0800a111
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a012:	685b      	ldr	r3, [r3, #4]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d00b      	beq.n	800a030 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a01e:	685b      	ldr	r3, [r3, #4]
 800a020:	687a      	ldr	r2, [r7, #4]
 800a022:	7c12      	ldrb	r2, [r2, #16]
 800a024:	f107 0108 	add.w	r1, r7, #8
 800a028:	4610      	mov	r0, r2
 800a02a:	4798      	blx	r3
 800a02c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a02e:	e091      	b.n	800a154 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a030:	6839      	ldr	r1, [r7, #0]
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f000 fab2 	bl	800a59c <USBD_CtlError>
            err++;
 800a038:	7afb      	ldrb	r3, [r7, #11]
 800a03a:	3301      	adds	r3, #1
 800a03c:	72fb      	strb	r3, [r7, #11]
          break;
 800a03e:	e089      	b.n	800a154 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a046:	689b      	ldr	r3, [r3, #8]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d00b      	beq.n	800a064 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a052:	689b      	ldr	r3, [r3, #8]
 800a054:	687a      	ldr	r2, [r7, #4]
 800a056:	7c12      	ldrb	r2, [r2, #16]
 800a058:	f107 0108 	add.w	r1, r7, #8
 800a05c:	4610      	mov	r0, r2
 800a05e:	4798      	blx	r3
 800a060:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a062:	e077      	b.n	800a154 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a064:	6839      	ldr	r1, [r7, #0]
 800a066:	6878      	ldr	r0, [r7, #4]
 800a068:	f000 fa98 	bl	800a59c <USBD_CtlError>
            err++;
 800a06c:	7afb      	ldrb	r3, [r7, #11]
 800a06e:	3301      	adds	r3, #1
 800a070:	72fb      	strb	r3, [r7, #11]
          break;
 800a072:	e06f      	b.n	800a154 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a07a:	68db      	ldr	r3, [r3, #12]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d00b      	beq.n	800a098 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a086:	68db      	ldr	r3, [r3, #12]
 800a088:	687a      	ldr	r2, [r7, #4]
 800a08a:	7c12      	ldrb	r2, [r2, #16]
 800a08c:	f107 0108 	add.w	r1, r7, #8
 800a090:	4610      	mov	r0, r2
 800a092:	4798      	blx	r3
 800a094:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a096:	e05d      	b.n	800a154 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a098:	6839      	ldr	r1, [r7, #0]
 800a09a:	6878      	ldr	r0, [r7, #4]
 800a09c:	f000 fa7e 	bl	800a59c <USBD_CtlError>
            err++;
 800a0a0:	7afb      	ldrb	r3, [r7, #11]
 800a0a2:	3301      	adds	r3, #1
 800a0a4:	72fb      	strb	r3, [r7, #11]
          break;
 800a0a6:	e055      	b.n	800a154 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0ae:	691b      	ldr	r3, [r3, #16]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d00b      	beq.n	800a0cc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0ba:	691b      	ldr	r3, [r3, #16]
 800a0bc:	687a      	ldr	r2, [r7, #4]
 800a0be:	7c12      	ldrb	r2, [r2, #16]
 800a0c0:	f107 0108 	add.w	r1, r7, #8
 800a0c4:	4610      	mov	r0, r2
 800a0c6:	4798      	blx	r3
 800a0c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a0ca:	e043      	b.n	800a154 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a0cc:	6839      	ldr	r1, [r7, #0]
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f000 fa64 	bl	800a59c <USBD_CtlError>
            err++;
 800a0d4:	7afb      	ldrb	r3, [r7, #11]
 800a0d6:	3301      	adds	r3, #1
 800a0d8:	72fb      	strb	r3, [r7, #11]
          break;
 800a0da:	e03b      	b.n	800a154 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0e2:	695b      	ldr	r3, [r3, #20]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d00b      	beq.n	800a100 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a0ee:	695b      	ldr	r3, [r3, #20]
 800a0f0:	687a      	ldr	r2, [r7, #4]
 800a0f2:	7c12      	ldrb	r2, [r2, #16]
 800a0f4:	f107 0108 	add.w	r1, r7, #8
 800a0f8:	4610      	mov	r0, r2
 800a0fa:	4798      	blx	r3
 800a0fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a0fe:	e029      	b.n	800a154 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a100:	6839      	ldr	r1, [r7, #0]
 800a102:	6878      	ldr	r0, [r7, #4]
 800a104:	f000 fa4a 	bl	800a59c <USBD_CtlError>
            err++;
 800a108:	7afb      	ldrb	r3, [r7, #11]
 800a10a:	3301      	adds	r3, #1
 800a10c:	72fb      	strb	r3, [r7, #11]
          break;
 800a10e:	e021      	b.n	800a154 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a116:	699b      	ldr	r3, [r3, #24]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d00b      	beq.n	800a134 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a122:	699b      	ldr	r3, [r3, #24]
 800a124:	687a      	ldr	r2, [r7, #4]
 800a126:	7c12      	ldrb	r2, [r2, #16]
 800a128:	f107 0108 	add.w	r1, r7, #8
 800a12c:	4610      	mov	r0, r2
 800a12e:	4798      	blx	r3
 800a130:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a132:	e00f      	b.n	800a154 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a134:	6839      	ldr	r1, [r7, #0]
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f000 fa30 	bl	800a59c <USBD_CtlError>
            err++;
 800a13c:	7afb      	ldrb	r3, [r7, #11]
 800a13e:	3301      	adds	r3, #1
 800a140:	72fb      	strb	r3, [r7, #11]
          break;
 800a142:	e007      	b.n	800a154 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a144:	6839      	ldr	r1, [r7, #0]
 800a146:	6878      	ldr	r0, [r7, #4]
 800a148:	f000 fa28 	bl	800a59c <USBD_CtlError>
          err++;
 800a14c:	7afb      	ldrb	r3, [r7, #11]
 800a14e:	3301      	adds	r3, #1
 800a150:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800a152:	bf00      	nop
      }
      break;
 800a154:	e037      	b.n	800a1c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	7c1b      	ldrb	r3, [r3, #16]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d109      	bne.n	800a172 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a166:	f107 0208 	add.w	r2, r7, #8
 800a16a:	4610      	mov	r0, r2
 800a16c:	4798      	blx	r3
 800a16e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a170:	e029      	b.n	800a1c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a172:	6839      	ldr	r1, [r7, #0]
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f000 fa11 	bl	800a59c <USBD_CtlError>
        err++;
 800a17a:	7afb      	ldrb	r3, [r7, #11]
 800a17c:	3301      	adds	r3, #1
 800a17e:	72fb      	strb	r3, [r7, #11]
      break;
 800a180:	e021      	b.n	800a1c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	7c1b      	ldrb	r3, [r3, #16]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d10d      	bne.n	800a1a6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a192:	f107 0208 	add.w	r2, r7, #8
 800a196:	4610      	mov	r0, r2
 800a198:	4798      	blx	r3
 800a19a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	3301      	adds	r3, #1
 800a1a0:	2207      	movs	r2, #7
 800a1a2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a1a4:	e00f      	b.n	800a1c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a1a6:	6839      	ldr	r1, [r7, #0]
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f000 f9f7 	bl	800a59c <USBD_CtlError>
        err++;
 800a1ae:	7afb      	ldrb	r3, [r7, #11]
 800a1b0:	3301      	adds	r3, #1
 800a1b2:	72fb      	strb	r3, [r7, #11]
      break;
 800a1b4:	e007      	b.n	800a1c6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800a1b6:	6839      	ldr	r1, [r7, #0]
 800a1b8:	6878      	ldr	r0, [r7, #4]
 800a1ba:	f000 f9ef 	bl	800a59c <USBD_CtlError>
      err++;
 800a1be:	7afb      	ldrb	r3, [r7, #11]
 800a1c0:	3301      	adds	r3, #1
 800a1c2:	72fb      	strb	r3, [r7, #11]
      break;
 800a1c4:	bf00      	nop
  }

  if (err != 0U)
 800a1c6:	7afb      	ldrb	r3, [r7, #11]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d11e      	bne.n	800a20a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	88db      	ldrh	r3, [r3, #6]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d016      	beq.n	800a202 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800a1d4:	893b      	ldrh	r3, [r7, #8]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d00e      	beq.n	800a1f8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	88da      	ldrh	r2, [r3, #6]
 800a1de:	893b      	ldrh	r3, [r7, #8]
 800a1e0:	4293      	cmp	r3, r2
 800a1e2:	bf28      	it	cs
 800a1e4:	4613      	movcs	r3, r2
 800a1e6:	b29b      	uxth	r3, r3
 800a1e8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a1ea:	893b      	ldrh	r3, [r7, #8]
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	68f9      	ldr	r1, [r7, #12]
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f000 fa44 	bl	800a67e <USBD_CtlSendData>
 800a1f6:	e009      	b.n	800a20c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a1f8:	6839      	ldr	r1, [r7, #0]
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f000 f9ce 	bl	800a59c <USBD_CtlError>
 800a200:	e004      	b.n	800a20c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f000 fa95 	bl	800a732 <USBD_CtlSendStatus>
 800a208:	e000      	b.n	800a20c <USBD_GetDescriptor+0x320>
    return;
 800a20a:	bf00      	nop
  }
}
 800a20c:	3710      	adds	r7, #16
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}
 800a212:	bf00      	nop

0800a214 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b084      	sub	sp, #16
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
 800a21c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	889b      	ldrh	r3, [r3, #4]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d131      	bne.n	800a28a <USBD_SetAddress+0x76>
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	88db      	ldrh	r3, [r3, #6]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d12d      	bne.n	800a28a <USBD_SetAddress+0x76>
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	885b      	ldrh	r3, [r3, #2]
 800a232:	2b7f      	cmp	r3, #127	@ 0x7f
 800a234:	d829      	bhi.n	800a28a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	885b      	ldrh	r3, [r3, #2]
 800a23a:	b2db      	uxtb	r3, r3
 800a23c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a240:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a248:	b2db      	uxtb	r3, r3
 800a24a:	2b03      	cmp	r3, #3
 800a24c:	d104      	bne.n	800a258 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a24e:	6839      	ldr	r1, [r7, #0]
 800a250:	6878      	ldr	r0, [r7, #4]
 800a252:	f000 f9a3 	bl	800a59c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a256:	e01d      	b.n	800a294 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	7bfa      	ldrb	r2, [r7, #15]
 800a25c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a260:	7bfb      	ldrb	r3, [r7, #15]
 800a262:	4619      	mov	r1, r3
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f000 fe7b 	bl	800af60 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a26a:	6878      	ldr	r0, [r7, #4]
 800a26c:	f000 fa61 	bl	800a732 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a270:	7bfb      	ldrb	r3, [r7, #15]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d004      	beq.n	800a280 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2202      	movs	r2, #2
 800a27a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a27e:	e009      	b.n	800a294 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2201      	movs	r2, #1
 800a284:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a288:	e004      	b.n	800a294 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a28a:	6839      	ldr	r1, [r7, #0]
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f000 f985 	bl	800a59c <USBD_CtlError>
  }
}
 800a292:	bf00      	nop
 800a294:	bf00      	nop
 800a296:	3710      	adds	r7, #16
 800a298:	46bd      	mov	sp, r7
 800a29a:	bd80      	pop	{r7, pc}

0800a29c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b084      	sub	sp, #16
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
 800a2a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	885b      	ldrh	r3, [r3, #2]
 800a2ae:	b2da      	uxtb	r2, r3
 800a2b0:	4b4c      	ldr	r3, [pc, #304]	@ (800a3e4 <USBD_SetConfig+0x148>)
 800a2b2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a2b4:	4b4b      	ldr	r3, [pc, #300]	@ (800a3e4 <USBD_SetConfig+0x148>)
 800a2b6:	781b      	ldrb	r3, [r3, #0]
 800a2b8:	2b01      	cmp	r3, #1
 800a2ba:	d905      	bls.n	800a2c8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a2bc:	6839      	ldr	r1, [r7, #0]
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f000 f96c 	bl	800a59c <USBD_CtlError>
    return USBD_FAIL;
 800a2c4:	2303      	movs	r3, #3
 800a2c6:	e088      	b.n	800a3da <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2ce:	b2db      	uxtb	r3, r3
 800a2d0:	2b02      	cmp	r3, #2
 800a2d2:	d002      	beq.n	800a2da <USBD_SetConfig+0x3e>
 800a2d4:	2b03      	cmp	r3, #3
 800a2d6:	d025      	beq.n	800a324 <USBD_SetConfig+0x88>
 800a2d8:	e071      	b.n	800a3be <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a2da:	4b42      	ldr	r3, [pc, #264]	@ (800a3e4 <USBD_SetConfig+0x148>)
 800a2dc:	781b      	ldrb	r3, [r3, #0]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d01c      	beq.n	800a31c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800a2e2:	4b40      	ldr	r3, [pc, #256]	@ (800a3e4 <USBD_SetConfig+0x148>)
 800a2e4:	781b      	ldrb	r3, [r3, #0]
 800a2e6:	461a      	mov	r2, r3
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a2ec:	4b3d      	ldr	r3, [pc, #244]	@ (800a3e4 <USBD_SetConfig+0x148>)
 800a2ee:	781b      	ldrb	r3, [r3, #0]
 800a2f0:	4619      	mov	r1, r3
 800a2f2:	6878      	ldr	r0, [r7, #4]
 800a2f4:	f7ff f990 	bl	8009618 <USBD_SetClassConfig>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a2fc:	7bfb      	ldrb	r3, [r7, #15]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d004      	beq.n	800a30c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800a302:	6839      	ldr	r1, [r7, #0]
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	f000 f949 	bl	800a59c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a30a:	e065      	b.n	800a3d8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800a30c:	6878      	ldr	r0, [r7, #4]
 800a30e:	f000 fa10 	bl	800a732 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2203      	movs	r2, #3
 800a316:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a31a:	e05d      	b.n	800a3d8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f000 fa08 	bl	800a732 <USBD_CtlSendStatus>
      break;
 800a322:	e059      	b.n	800a3d8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a324:	4b2f      	ldr	r3, [pc, #188]	@ (800a3e4 <USBD_SetConfig+0x148>)
 800a326:	781b      	ldrb	r3, [r3, #0]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d112      	bne.n	800a352 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2202      	movs	r2, #2
 800a330:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a334:	4b2b      	ldr	r3, [pc, #172]	@ (800a3e4 <USBD_SetConfig+0x148>)
 800a336:	781b      	ldrb	r3, [r3, #0]
 800a338:	461a      	mov	r2, r3
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a33e:	4b29      	ldr	r3, [pc, #164]	@ (800a3e4 <USBD_SetConfig+0x148>)
 800a340:	781b      	ldrb	r3, [r3, #0]
 800a342:	4619      	mov	r1, r3
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f7ff f983 	bl	8009650 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a34a:	6878      	ldr	r0, [r7, #4]
 800a34c:	f000 f9f1 	bl	800a732 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a350:	e042      	b.n	800a3d8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800a352:	4b24      	ldr	r3, [pc, #144]	@ (800a3e4 <USBD_SetConfig+0x148>)
 800a354:	781b      	ldrb	r3, [r3, #0]
 800a356:	461a      	mov	r2, r3
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	685b      	ldr	r3, [r3, #4]
 800a35c:	429a      	cmp	r2, r3
 800a35e:	d02a      	beq.n	800a3b6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	685b      	ldr	r3, [r3, #4]
 800a364:	b2db      	uxtb	r3, r3
 800a366:	4619      	mov	r1, r3
 800a368:	6878      	ldr	r0, [r7, #4]
 800a36a:	f7ff f971 	bl	8009650 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a36e:	4b1d      	ldr	r3, [pc, #116]	@ (800a3e4 <USBD_SetConfig+0x148>)
 800a370:	781b      	ldrb	r3, [r3, #0]
 800a372:	461a      	mov	r2, r3
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a378:	4b1a      	ldr	r3, [pc, #104]	@ (800a3e4 <USBD_SetConfig+0x148>)
 800a37a:	781b      	ldrb	r3, [r3, #0]
 800a37c:	4619      	mov	r1, r3
 800a37e:	6878      	ldr	r0, [r7, #4]
 800a380:	f7ff f94a 	bl	8009618 <USBD_SetClassConfig>
 800a384:	4603      	mov	r3, r0
 800a386:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a388:	7bfb      	ldrb	r3, [r7, #15]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d00f      	beq.n	800a3ae <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800a38e:	6839      	ldr	r1, [r7, #0]
 800a390:	6878      	ldr	r0, [r7, #4]
 800a392:	f000 f903 	bl	800a59c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	685b      	ldr	r3, [r3, #4]
 800a39a:	b2db      	uxtb	r3, r3
 800a39c:	4619      	mov	r1, r3
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f7ff f956 	bl	8009650 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2202      	movs	r2, #2
 800a3a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a3ac:	e014      	b.n	800a3d8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800a3ae:	6878      	ldr	r0, [r7, #4]
 800a3b0:	f000 f9bf 	bl	800a732 <USBD_CtlSendStatus>
      break;
 800a3b4:	e010      	b.n	800a3d8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f000 f9bb 	bl	800a732 <USBD_CtlSendStatus>
      break;
 800a3bc:	e00c      	b.n	800a3d8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800a3be:	6839      	ldr	r1, [r7, #0]
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f000 f8eb 	bl	800a59c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a3c6:	4b07      	ldr	r3, [pc, #28]	@ (800a3e4 <USBD_SetConfig+0x148>)
 800a3c8:	781b      	ldrb	r3, [r3, #0]
 800a3ca:	4619      	mov	r1, r3
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	f7ff f93f 	bl	8009650 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a3d2:	2303      	movs	r3, #3
 800a3d4:	73fb      	strb	r3, [r7, #15]
      break;
 800a3d6:	bf00      	nop
  }

  return ret;
 800a3d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3da:	4618      	mov	r0, r3
 800a3dc:	3710      	adds	r7, #16
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bd80      	pop	{r7, pc}
 800a3e2:	bf00      	nop
 800a3e4:	200004d4 	.word	0x200004d4

0800a3e8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b082      	sub	sp, #8
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
 800a3f0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	88db      	ldrh	r3, [r3, #6]
 800a3f6:	2b01      	cmp	r3, #1
 800a3f8:	d004      	beq.n	800a404 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a3fa:	6839      	ldr	r1, [r7, #0]
 800a3fc:	6878      	ldr	r0, [r7, #4]
 800a3fe:	f000 f8cd 	bl	800a59c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a402:	e023      	b.n	800a44c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a40a:	b2db      	uxtb	r3, r3
 800a40c:	2b02      	cmp	r3, #2
 800a40e:	dc02      	bgt.n	800a416 <USBD_GetConfig+0x2e>
 800a410:	2b00      	cmp	r3, #0
 800a412:	dc03      	bgt.n	800a41c <USBD_GetConfig+0x34>
 800a414:	e015      	b.n	800a442 <USBD_GetConfig+0x5a>
 800a416:	2b03      	cmp	r3, #3
 800a418:	d00b      	beq.n	800a432 <USBD_GetConfig+0x4a>
 800a41a:	e012      	b.n	800a442 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	2200      	movs	r2, #0
 800a420:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	3308      	adds	r3, #8
 800a426:	2201      	movs	r2, #1
 800a428:	4619      	mov	r1, r3
 800a42a:	6878      	ldr	r0, [r7, #4]
 800a42c:	f000 f927 	bl	800a67e <USBD_CtlSendData>
        break;
 800a430:	e00c      	b.n	800a44c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	3304      	adds	r3, #4
 800a436:	2201      	movs	r2, #1
 800a438:	4619      	mov	r1, r3
 800a43a:	6878      	ldr	r0, [r7, #4]
 800a43c:	f000 f91f 	bl	800a67e <USBD_CtlSendData>
        break;
 800a440:	e004      	b.n	800a44c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a442:	6839      	ldr	r1, [r7, #0]
 800a444:	6878      	ldr	r0, [r7, #4]
 800a446:	f000 f8a9 	bl	800a59c <USBD_CtlError>
        break;
 800a44a:	bf00      	nop
}
 800a44c:	bf00      	nop
 800a44e:	3708      	adds	r7, #8
 800a450:	46bd      	mov	sp, r7
 800a452:	bd80      	pop	{r7, pc}

0800a454 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a454:	b580      	push	{r7, lr}
 800a456:	b082      	sub	sp, #8
 800a458:	af00      	add	r7, sp, #0
 800a45a:	6078      	str	r0, [r7, #4]
 800a45c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a464:	b2db      	uxtb	r3, r3
 800a466:	3b01      	subs	r3, #1
 800a468:	2b02      	cmp	r3, #2
 800a46a:	d81e      	bhi.n	800a4aa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	88db      	ldrh	r3, [r3, #6]
 800a470:	2b02      	cmp	r3, #2
 800a472:	d004      	beq.n	800a47e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a474:	6839      	ldr	r1, [r7, #0]
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	f000 f890 	bl	800a59c <USBD_CtlError>
        break;
 800a47c:	e01a      	b.n	800a4b4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	2201      	movs	r2, #1
 800a482:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d005      	beq.n	800a49a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	68db      	ldr	r3, [r3, #12]
 800a492:	f043 0202 	orr.w	r2, r3, #2
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	330c      	adds	r3, #12
 800a49e:	2202      	movs	r2, #2
 800a4a0:	4619      	mov	r1, r3
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f000 f8eb 	bl	800a67e <USBD_CtlSendData>
      break;
 800a4a8:	e004      	b.n	800a4b4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a4aa:	6839      	ldr	r1, [r7, #0]
 800a4ac:	6878      	ldr	r0, [r7, #4]
 800a4ae:	f000 f875 	bl	800a59c <USBD_CtlError>
      break;
 800a4b2:	bf00      	nop
  }
}
 800a4b4:	bf00      	nop
 800a4b6:	3708      	adds	r7, #8
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	bd80      	pop	{r7, pc}

0800a4bc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b082      	sub	sp, #8
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
 800a4c4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	885b      	ldrh	r3, [r3, #2]
 800a4ca:	2b01      	cmp	r3, #1
 800a4cc:	d106      	bne.n	800a4dc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	2201      	movs	r2, #1
 800a4d2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a4d6:	6878      	ldr	r0, [r7, #4]
 800a4d8:	f000 f92b 	bl	800a732 <USBD_CtlSendStatus>
  }
}
 800a4dc:	bf00      	nop
 800a4de:	3708      	adds	r7, #8
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	bd80      	pop	{r7, pc}

0800a4e4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b082      	sub	sp, #8
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
 800a4ec:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4f4:	b2db      	uxtb	r3, r3
 800a4f6:	3b01      	subs	r3, #1
 800a4f8:	2b02      	cmp	r3, #2
 800a4fa:	d80b      	bhi.n	800a514 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a4fc:	683b      	ldr	r3, [r7, #0]
 800a4fe:	885b      	ldrh	r3, [r3, #2]
 800a500:	2b01      	cmp	r3, #1
 800a502:	d10c      	bne.n	800a51e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2200      	movs	r2, #0
 800a508:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a50c:	6878      	ldr	r0, [r7, #4]
 800a50e:	f000 f910 	bl	800a732 <USBD_CtlSendStatus>
      }
      break;
 800a512:	e004      	b.n	800a51e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a514:	6839      	ldr	r1, [r7, #0]
 800a516:	6878      	ldr	r0, [r7, #4]
 800a518:	f000 f840 	bl	800a59c <USBD_CtlError>
      break;
 800a51c:	e000      	b.n	800a520 <USBD_ClrFeature+0x3c>
      break;
 800a51e:	bf00      	nop
  }
}
 800a520:	bf00      	nop
 800a522:	3708      	adds	r7, #8
 800a524:	46bd      	mov	sp, r7
 800a526:	bd80      	pop	{r7, pc}

0800a528 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b084      	sub	sp, #16
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
 800a530:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	781a      	ldrb	r2, [r3, #0]
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	3301      	adds	r3, #1
 800a542:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	781a      	ldrb	r2, [r3, #0]
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	3301      	adds	r3, #1
 800a550:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a552:	68f8      	ldr	r0, [r7, #12]
 800a554:	f7ff fa90 	bl	8009a78 <SWAPBYTE>
 800a558:	4603      	mov	r3, r0
 800a55a:	461a      	mov	r2, r3
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	3301      	adds	r3, #1
 800a564:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	3301      	adds	r3, #1
 800a56a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a56c:	68f8      	ldr	r0, [r7, #12]
 800a56e:	f7ff fa83 	bl	8009a78 <SWAPBYTE>
 800a572:	4603      	mov	r3, r0
 800a574:	461a      	mov	r2, r3
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	3301      	adds	r3, #1
 800a57e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	3301      	adds	r3, #1
 800a584:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a586:	68f8      	ldr	r0, [r7, #12]
 800a588:	f7ff fa76 	bl	8009a78 <SWAPBYTE>
 800a58c:	4603      	mov	r3, r0
 800a58e:	461a      	mov	r2, r3
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	80da      	strh	r2, [r3, #6]
}
 800a594:	bf00      	nop
 800a596:	3710      	adds	r7, #16
 800a598:	46bd      	mov	sp, r7
 800a59a:	bd80      	pop	{r7, pc}

0800a59c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b082      	sub	sp, #8
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
 800a5a4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a5a6:	2180      	movs	r1, #128	@ 0x80
 800a5a8:	6878      	ldr	r0, [r7, #4]
 800a5aa:	f000 fc6f 	bl	800ae8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a5ae:	2100      	movs	r1, #0
 800a5b0:	6878      	ldr	r0, [r7, #4]
 800a5b2:	f000 fc6b 	bl	800ae8c <USBD_LL_StallEP>
}
 800a5b6:	bf00      	nop
 800a5b8:	3708      	adds	r7, #8
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}

0800a5be <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a5be:	b580      	push	{r7, lr}
 800a5c0:	b086      	sub	sp, #24
 800a5c2:	af00      	add	r7, sp, #0
 800a5c4:	60f8      	str	r0, [r7, #12]
 800a5c6:	60b9      	str	r1, [r7, #8]
 800a5c8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d036      	beq.n	800a642 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a5d8:	6938      	ldr	r0, [r7, #16]
 800a5da:	f000 f836 	bl	800a64a <USBD_GetLen>
 800a5de:	4603      	mov	r3, r0
 800a5e0:	3301      	adds	r3, #1
 800a5e2:	b29b      	uxth	r3, r3
 800a5e4:	005b      	lsls	r3, r3, #1
 800a5e6:	b29a      	uxth	r2, r3
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a5ec:	7dfb      	ldrb	r3, [r7, #23]
 800a5ee:	68ba      	ldr	r2, [r7, #8]
 800a5f0:	4413      	add	r3, r2
 800a5f2:	687a      	ldr	r2, [r7, #4]
 800a5f4:	7812      	ldrb	r2, [r2, #0]
 800a5f6:	701a      	strb	r2, [r3, #0]
  idx++;
 800a5f8:	7dfb      	ldrb	r3, [r7, #23]
 800a5fa:	3301      	adds	r3, #1
 800a5fc:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a5fe:	7dfb      	ldrb	r3, [r7, #23]
 800a600:	68ba      	ldr	r2, [r7, #8]
 800a602:	4413      	add	r3, r2
 800a604:	2203      	movs	r2, #3
 800a606:	701a      	strb	r2, [r3, #0]
  idx++;
 800a608:	7dfb      	ldrb	r3, [r7, #23]
 800a60a:	3301      	adds	r3, #1
 800a60c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a60e:	e013      	b.n	800a638 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a610:	7dfb      	ldrb	r3, [r7, #23]
 800a612:	68ba      	ldr	r2, [r7, #8]
 800a614:	4413      	add	r3, r2
 800a616:	693a      	ldr	r2, [r7, #16]
 800a618:	7812      	ldrb	r2, [r2, #0]
 800a61a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a61c:	693b      	ldr	r3, [r7, #16]
 800a61e:	3301      	adds	r3, #1
 800a620:	613b      	str	r3, [r7, #16]
    idx++;
 800a622:	7dfb      	ldrb	r3, [r7, #23]
 800a624:	3301      	adds	r3, #1
 800a626:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a628:	7dfb      	ldrb	r3, [r7, #23]
 800a62a:	68ba      	ldr	r2, [r7, #8]
 800a62c:	4413      	add	r3, r2
 800a62e:	2200      	movs	r2, #0
 800a630:	701a      	strb	r2, [r3, #0]
    idx++;
 800a632:	7dfb      	ldrb	r3, [r7, #23]
 800a634:	3301      	adds	r3, #1
 800a636:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a638:	693b      	ldr	r3, [r7, #16]
 800a63a:	781b      	ldrb	r3, [r3, #0]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d1e7      	bne.n	800a610 <USBD_GetString+0x52>
 800a640:	e000      	b.n	800a644 <USBD_GetString+0x86>
    return;
 800a642:	bf00      	nop
  }
}
 800a644:	3718      	adds	r7, #24
 800a646:	46bd      	mov	sp, r7
 800a648:	bd80      	pop	{r7, pc}

0800a64a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a64a:	b480      	push	{r7}
 800a64c:	b085      	sub	sp, #20
 800a64e:	af00      	add	r7, sp, #0
 800a650:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a652:	2300      	movs	r3, #0
 800a654:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a65a:	e005      	b.n	800a668 <USBD_GetLen+0x1e>
  {
    len++;
 800a65c:	7bfb      	ldrb	r3, [r7, #15]
 800a65e:	3301      	adds	r3, #1
 800a660:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a662:	68bb      	ldr	r3, [r7, #8]
 800a664:	3301      	adds	r3, #1
 800a666:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	781b      	ldrb	r3, [r3, #0]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d1f5      	bne.n	800a65c <USBD_GetLen+0x12>
  }

  return len;
 800a670:	7bfb      	ldrb	r3, [r7, #15]
}
 800a672:	4618      	mov	r0, r3
 800a674:	3714      	adds	r7, #20
 800a676:	46bd      	mov	sp, r7
 800a678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67c:	4770      	bx	lr

0800a67e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a67e:	b580      	push	{r7, lr}
 800a680:	b084      	sub	sp, #16
 800a682:	af00      	add	r7, sp, #0
 800a684:	60f8      	str	r0, [r7, #12]
 800a686:	60b9      	str	r1, [r7, #8]
 800a688:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	2202      	movs	r2, #2
 800a68e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	687a      	ldr	r2, [r7, #4]
 800a696:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	687a      	ldr	r2, [r7, #4]
 800a69c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	68ba      	ldr	r2, [r7, #8]
 800a6a2:	2100      	movs	r1, #0
 800a6a4:	68f8      	ldr	r0, [r7, #12]
 800a6a6:	f000 fc7a 	bl	800af9e <USBD_LL_Transmit>

  return USBD_OK;
 800a6aa:	2300      	movs	r3, #0
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	3710      	adds	r7, #16
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd80      	pop	{r7, pc}

0800a6b4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b084      	sub	sp, #16
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	60f8      	str	r0, [r7, #12]
 800a6bc:	60b9      	str	r1, [r7, #8]
 800a6be:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	68ba      	ldr	r2, [r7, #8]
 800a6c4:	2100      	movs	r1, #0
 800a6c6:	68f8      	ldr	r0, [r7, #12]
 800a6c8:	f000 fc69 	bl	800af9e <USBD_LL_Transmit>

  return USBD_OK;
 800a6cc:	2300      	movs	r3, #0
}
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	3710      	adds	r7, #16
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bd80      	pop	{r7, pc}

0800a6d6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a6d6:	b580      	push	{r7, lr}
 800a6d8:	b084      	sub	sp, #16
 800a6da:	af00      	add	r7, sp, #0
 800a6dc:	60f8      	str	r0, [r7, #12]
 800a6de:	60b9      	str	r1, [r7, #8]
 800a6e0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	2203      	movs	r2, #3
 800a6e6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	687a      	ldr	r2, [r7, #4]
 800a6ee:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	687a      	ldr	r2, [r7, #4]
 800a6f6:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	68ba      	ldr	r2, [r7, #8]
 800a6fe:	2100      	movs	r1, #0
 800a700:	68f8      	ldr	r0, [r7, #12]
 800a702:	f000 fc6d 	bl	800afe0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a706:	2300      	movs	r3, #0
}
 800a708:	4618      	mov	r0, r3
 800a70a:	3710      	adds	r7, #16
 800a70c:	46bd      	mov	sp, r7
 800a70e:	bd80      	pop	{r7, pc}

0800a710 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b084      	sub	sp, #16
 800a714:	af00      	add	r7, sp, #0
 800a716:	60f8      	str	r0, [r7, #12]
 800a718:	60b9      	str	r1, [r7, #8]
 800a71a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	68ba      	ldr	r2, [r7, #8]
 800a720:	2100      	movs	r1, #0
 800a722:	68f8      	ldr	r0, [r7, #12]
 800a724:	f000 fc5c 	bl	800afe0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a728:	2300      	movs	r3, #0
}
 800a72a:	4618      	mov	r0, r3
 800a72c:	3710      	adds	r7, #16
 800a72e:	46bd      	mov	sp, r7
 800a730:	bd80      	pop	{r7, pc}

0800a732 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a732:	b580      	push	{r7, lr}
 800a734:	b082      	sub	sp, #8
 800a736:	af00      	add	r7, sp, #0
 800a738:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	2204      	movs	r2, #4
 800a73e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a742:	2300      	movs	r3, #0
 800a744:	2200      	movs	r2, #0
 800a746:	2100      	movs	r1, #0
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f000 fc28 	bl	800af9e <USBD_LL_Transmit>

  return USBD_OK;
 800a74e:	2300      	movs	r3, #0
}
 800a750:	4618      	mov	r0, r3
 800a752:	3708      	adds	r7, #8
 800a754:	46bd      	mov	sp, r7
 800a756:	bd80      	pop	{r7, pc}

0800a758 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b082      	sub	sp, #8
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2205      	movs	r2, #5
 800a764:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a768:	2300      	movs	r3, #0
 800a76a:	2200      	movs	r2, #0
 800a76c:	2100      	movs	r1, #0
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	f000 fc36 	bl	800afe0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a774:	2300      	movs	r3, #0
}
 800a776:	4618      	mov	r0, r3
 800a778:	3708      	adds	r7, #8
 800a77a:	46bd      	mov	sp, r7
 800a77c:	bd80      	pop	{r7, pc}
	...

0800a780 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800a784:	2200      	movs	r2, #0
 800a786:	4912      	ldr	r1, [pc, #72]	@ (800a7d0 <MX_USB_Device_Init+0x50>)
 800a788:	4812      	ldr	r0, [pc, #72]	@ (800a7d4 <MX_USB_Device_Init+0x54>)
 800a78a:	f7fe fed7 	bl	800953c <USBD_Init>
 800a78e:	4603      	mov	r3, r0
 800a790:	2b00      	cmp	r3, #0
 800a792:	d001      	beq.n	800a798 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800a794:	f7f6 face 	bl	8000d34 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800a798:	490f      	ldr	r1, [pc, #60]	@ (800a7d8 <MX_USB_Device_Init+0x58>)
 800a79a:	480e      	ldr	r0, [pc, #56]	@ (800a7d4 <MX_USB_Device_Init+0x54>)
 800a79c:	f7fe fefe 	bl	800959c <USBD_RegisterClass>
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d001      	beq.n	800a7aa <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800a7a6:	f7f6 fac5 	bl	8000d34 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800a7aa:	490c      	ldr	r1, [pc, #48]	@ (800a7dc <MX_USB_Device_Init+0x5c>)
 800a7ac:	4809      	ldr	r0, [pc, #36]	@ (800a7d4 <MX_USB_Device_Init+0x54>)
 800a7ae:	f7fe fe4f 	bl	8009450 <USBD_CDC_RegisterInterface>
 800a7b2:	4603      	mov	r3, r0
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d001      	beq.n	800a7bc <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800a7b8:	f7f6 fabc 	bl	8000d34 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800a7bc:	4805      	ldr	r0, [pc, #20]	@ (800a7d4 <MX_USB_Device_Init+0x54>)
 800a7be:	f7fe ff14 	bl	80095ea <USBD_Start>
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d001      	beq.n	800a7cc <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800a7c8:	f7f6 fab4 	bl	8000d34 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800a7cc:	bf00      	nop
 800a7ce:	bd80      	pop	{r7, pc}
 800a7d0:	20000130 	.word	0x20000130
 800a7d4:	200004d8 	.word	0x200004d8
 800a7d8:	20000018 	.word	0x20000018
 800a7dc:	2000011c 	.word	0x2000011c

0800a7e0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	4905      	ldr	r1, [pc, #20]	@ (800a7fc <CDC_Init_FS+0x1c>)
 800a7e8:	4805      	ldr	r0, [pc, #20]	@ (800a800 <CDC_Init_FS+0x20>)
 800a7ea:	f7fe fe46 	bl	800947a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a7ee:	4905      	ldr	r1, [pc, #20]	@ (800a804 <CDC_Init_FS+0x24>)
 800a7f0:	4803      	ldr	r0, [pc, #12]	@ (800a800 <CDC_Init_FS+0x20>)
 800a7f2:	f7fe fe60 	bl	80094b6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a7f6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	bd80      	pop	{r7, pc}
 800a7fc:	20000ba8 	.word	0x20000ba8
 800a800:	200004d8 	.word	0x200004d8
 800a804:	200007a8 	.word	0x200007a8

0800a808 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a808:	b480      	push	{r7}
 800a80a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a80c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a80e:	4618      	mov	r0, r3
 800a810:	46bd      	mov	sp, r7
 800a812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a816:	4770      	bx	lr

0800a818 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a818:	b480      	push	{r7}
 800a81a:	b083      	sub	sp, #12
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	4603      	mov	r3, r0
 800a820:	6039      	str	r1, [r7, #0]
 800a822:	71fb      	strb	r3, [r7, #7]
 800a824:	4613      	mov	r3, r2
 800a826:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a828:	79fb      	ldrb	r3, [r7, #7]
 800a82a:	2b23      	cmp	r3, #35	@ 0x23
 800a82c:	d84a      	bhi.n	800a8c4 <CDC_Control_FS+0xac>
 800a82e:	a201      	add	r2, pc, #4	@ (adr r2, 800a834 <CDC_Control_FS+0x1c>)
 800a830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a834:	0800a8c5 	.word	0x0800a8c5
 800a838:	0800a8c5 	.word	0x0800a8c5
 800a83c:	0800a8c5 	.word	0x0800a8c5
 800a840:	0800a8c5 	.word	0x0800a8c5
 800a844:	0800a8c5 	.word	0x0800a8c5
 800a848:	0800a8c5 	.word	0x0800a8c5
 800a84c:	0800a8c5 	.word	0x0800a8c5
 800a850:	0800a8c5 	.word	0x0800a8c5
 800a854:	0800a8c5 	.word	0x0800a8c5
 800a858:	0800a8c5 	.word	0x0800a8c5
 800a85c:	0800a8c5 	.word	0x0800a8c5
 800a860:	0800a8c5 	.word	0x0800a8c5
 800a864:	0800a8c5 	.word	0x0800a8c5
 800a868:	0800a8c5 	.word	0x0800a8c5
 800a86c:	0800a8c5 	.word	0x0800a8c5
 800a870:	0800a8c5 	.word	0x0800a8c5
 800a874:	0800a8c5 	.word	0x0800a8c5
 800a878:	0800a8c5 	.word	0x0800a8c5
 800a87c:	0800a8c5 	.word	0x0800a8c5
 800a880:	0800a8c5 	.word	0x0800a8c5
 800a884:	0800a8c5 	.word	0x0800a8c5
 800a888:	0800a8c5 	.word	0x0800a8c5
 800a88c:	0800a8c5 	.word	0x0800a8c5
 800a890:	0800a8c5 	.word	0x0800a8c5
 800a894:	0800a8c5 	.word	0x0800a8c5
 800a898:	0800a8c5 	.word	0x0800a8c5
 800a89c:	0800a8c5 	.word	0x0800a8c5
 800a8a0:	0800a8c5 	.word	0x0800a8c5
 800a8a4:	0800a8c5 	.word	0x0800a8c5
 800a8a8:	0800a8c5 	.word	0x0800a8c5
 800a8ac:	0800a8c5 	.word	0x0800a8c5
 800a8b0:	0800a8c5 	.word	0x0800a8c5
 800a8b4:	0800a8c5 	.word	0x0800a8c5
 800a8b8:	0800a8c5 	.word	0x0800a8c5
 800a8bc:	0800a8c5 	.word	0x0800a8c5
 800a8c0:	0800a8c5 	.word	0x0800a8c5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a8c4:	bf00      	nop
  }

  return (USBD_OK);
 800a8c6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	370c      	adds	r7, #12
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d2:	4770      	bx	lr

0800a8d4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b082      	sub	sp, #8
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
 800a8dc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a8de:	6879      	ldr	r1, [r7, #4]
 800a8e0:	4805      	ldr	r0, [pc, #20]	@ (800a8f8 <CDC_Receive_FS+0x24>)
 800a8e2:	f7fe fde8 	bl	80094b6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a8e6:	4804      	ldr	r0, [pc, #16]	@ (800a8f8 <CDC_Receive_FS+0x24>)
 800a8e8:	f7fe fdfe 	bl	80094e8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a8ec:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3708      	adds	r7, #8
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}
 800a8f6:	bf00      	nop
 800a8f8:	200004d8 	.word	0x200004d8

0800a8fc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a8fc:	b480      	push	{r7}
 800a8fe:	b087      	sub	sp, #28
 800a900:	af00      	add	r7, sp, #0
 800a902:	60f8      	str	r0, [r7, #12]
 800a904:	60b9      	str	r1, [r7, #8]
 800a906:	4613      	mov	r3, r2
 800a908:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a90a:	2300      	movs	r3, #0
 800a90c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a90e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a912:	4618      	mov	r0, r3
 800a914:	371c      	adds	r7, #28
 800a916:	46bd      	mov	sp, r7
 800a918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91c:	4770      	bx	lr
	...

0800a920 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a920:	b480      	push	{r7}
 800a922:	b083      	sub	sp, #12
 800a924:	af00      	add	r7, sp, #0
 800a926:	4603      	mov	r3, r0
 800a928:	6039      	str	r1, [r7, #0]
 800a92a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	2212      	movs	r2, #18
 800a930:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800a932:	4b03      	ldr	r3, [pc, #12]	@ (800a940 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800a934:	4618      	mov	r0, r3
 800a936:	370c      	adds	r7, #12
 800a938:	46bd      	mov	sp, r7
 800a93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a93e:	4770      	bx	lr
 800a940:	20000150 	.word	0x20000150

0800a944 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a944:	b480      	push	{r7}
 800a946:	b083      	sub	sp, #12
 800a948:	af00      	add	r7, sp, #0
 800a94a:	4603      	mov	r3, r0
 800a94c:	6039      	str	r1, [r7, #0]
 800a94e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	2204      	movs	r2, #4
 800a954:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a956:	4b03      	ldr	r3, [pc, #12]	@ (800a964 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800a958:	4618      	mov	r0, r3
 800a95a:	370c      	adds	r7, #12
 800a95c:	46bd      	mov	sp, r7
 800a95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a962:	4770      	bx	lr
 800a964:	20000164 	.word	0x20000164

0800a968 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a968:	b580      	push	{r7, lr}
 800a96a:	b082      	sub	sp, #8
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	4603      	mov	r3, r0
 800a970:	6039      	str	r1, [r7, #0]
 800a972:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a974:	79fb      	ldrb	r3, [r7, #7]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d105      	bne.n	800a986 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800a97a:	683a      	ldr	r2, [r7, #0]
 800a97c:	4907      	ldr	r1, [pc, #28]	@ (800a99c <USBD_CDC_ProductStrDescriptor+0x34>)
 800a97e:	4808      	ldr	r0, [pc, #32]	@ (800a9a0 <USBD_CDC_ProductStrDescriptor+0x38>)
 800a980:	f7ff fe1d 	bl	800a5be <USBD_GetString>
 800a984:	e004      	b.n	800a990 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800a986:	683a      	ldr	r2, [r7, #0]
 800a988:	4904      	ldr	r1, [pc, #16]	@ (800a99c <USBD_CDC_ProductStrDescriptor+0x34>)
 800a98a:	4805      	ldr	r0, [pc, #20]	@ (800a9a0 <USBD_CDC_ProductStrDescriptor+0x38>)
 800a98c:	f7ff fe17 	bl	800a5be <USBD_GetString>
  }
  return USBD_StrDesc;
 800a990:	4b02      	ldr	r3, [pc, #8]	@ (800a99c <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800a992:	4618      	mov	r0, r3
 800a994:	3708      	adds	r7, #8
 800a996:	46bd      	mov	sp, r7
 800a998:	bd80      	pop	{r7, pc}
 800a99a:	bf00      	nop
 800a99c:	20000fa8 	.word	0x20000fa8
 800a9a0:	0800b1b8 	.word	0x0800b1b8

0800a9a4 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b082      	sub	sp, #8
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	6039      	str	r1, [r7, #0]
 800a9ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a9b0:	683a      	ldr	r2, [r7, #0]
 800a9b2:	4904      	ldr	r1, [pc, #16]	@ (800a9c4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800a9b4:	4804      	ldr	r0, [pc, #16]	@ (800a9c8 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800a9b6:	f7ff fe02 	bl	800a5be <USBD_GetString>
  return USBD_StrDesc;
 800a9ba:	4b02      	ldr	r3, [pc, #8]	@ (800a9c4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	3708      	adds	r7, #8
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	bd80      	pop	{r7, pc}
 800a9c4:	20000fa8 	.word	0x20000fa8
 800a9c8:	0800b1d0 	.word	0x0800b1d0

0800a9cc <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a9cc:	b580      	push	{r7, lr}
 800a9ce:	b082      	sub	sp, #8
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	6039      	str	r1, [r7, #0]
 800a9d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	221a      	movs	r2, #26
 800a9dc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a9de:	f000 f843 	bl	800aa68 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800a9e2:	4b02      	ldr	r3, [pc, #8]	@ (800a9ec <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	3708      	adds	r7, #8
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	bd80      	pop	{r7, pc}
 800a9ec:	20000168 	.word	0x20000168

0800a9f0 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b082      	sub	sp, #8
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	6039      	str	r1, [r7, #0]
 800a9fa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a9fc:	79fb      	ldrb	r3, [r7, #7]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d105      	bne.n	800aa0e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800aa02:	683a      	ldr	r2, [r7, #0]
 800aa04:	4907      	ldr	r1, [pc, #28]	@ (800aa24 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800aa06:	4808      	ldr	r0, [pc, #32]	@ (800aa28 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800aa08:	f7ff fdd9 	bl	800a5be <USBD_GetString>
 800aa0c:	e004      	b.n	800aa18 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800aa0e:	683a      	ldr	r2, [r7, #0]
 800aa10:	4904      	ldr	r1, [pc, #16]	@ (800aa24 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800aa12:	4805      	ldr	r0, [pc, #20]	@ (800aa28 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800aa14:	f7ff fdd3 	bl	800a5be <USBD_GetString>
  }
  return USBD_StrDesc;
 800aa18:	4b02      	ldr	r3, [pc, #8]	@ (800aa24 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	3708      	adds	r7, #8
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	bd80      	pop	{r7, pc}
 800aa22:	bf00      	nop
 800aa24:	20000fa8 	.word	0x20000fa8
 800aa28:	0800b1e4 	.word	0x0800b1e4

0800aa2c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b082      	sub	sp, #8
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	4603      	mov	r3, r0
 800aa34:	6039      	str	r1, [r7, #0]
 800aa36:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800aa38:	79fb      	ldrb	r3, [r7, #7]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d105      	bne.n	800aa4a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800aa3e:	683a      	ldr	r2, [r7, #0]
 800aa40:	4907      	ldr	r1, [pc, #28]	@ (800aa60 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800aa42:	4808      	ldr	r0, [pc, #32]	@ (800aa64 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800aa44:	f7ff fdbb 	bl	800a5be <USBD_GetString>
 800aa48:	e004      	b.n	800aa54 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800aa4a:	683a      	ldr	r2, [r7, #0]
 800aa4c:	4904      	ldr	r1, [pc, #16]	@ (800aa60 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800aa4e:	4805      	ldr	r0, [pc, #20]	@ (800aa64 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800aa50:	f7ff fdb5 	bl	800a5be <USBD_GetString>
  }
  return USBD_StrDesc;
 800aa54:	4b02      	ldr	r3, [pc, #8]	@ (800aa60 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800aa56:	4618      	mov	r0, r3
 800aa58:	3708      	adds	r7, #8
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}
 800aa5e:	bf00      	nop
 800aa60:	20000fa8 	.word	0x20000fa8
 800aa64:	0800b1f0 	.word	0x0800b1f0

0800aa68 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b084      	sub	sp, #16
 800aa6c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800aa6e:	4b0f      	ldr	r3, [pc, #60]	@ (800aaac <Get_SerialNum+0x44>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800aa74:	4b0e      	ldr	r3, [pc, #56]	@ (800aab0 <Get_SerialNum+0x48>)
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800aa7a:	4b0e      	ldr	r3, [pc, #56]	@ (800aab4 <Get_SerialNum+0x4c>)
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800aa80:	68fa      	ldr	r2, [r7, #12]
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	4413      	add	r3, r2
 800aa86:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d009      	beq.n	800aaa2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800aa8e:	2208      	movs	r2, #8
 800aa90:	4909      	ldr	r1, [pc, #36]	@ (800aab8 <Get_SerialNum+0x50>)
 800aa92:	68f8      	ldr	r0, [r7, #12]
 800aa94:	f000 f814 	bl	800aac0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800aa98:	2204      	movs	r2, #4
 800aa9a:	4908      	ldr	r1, [pc, #32]	@ (800aabc <Get_SerialNum+0x54>)
 800aa9c:	68b8      	ldr	r0, [r7, #8]
 800aa9e:	f000 f80f 	bl	800aac0 <IntToUnicode>
  }
}
 800aaa2:	bf00      	nop
 800aaa4:	3710      	adds	r7, #16
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	bd80      	pop	{r7, pc}
 800aaaa:	bf00      	nop
 800aaac:	1fff7590 	.word	0x1fff7590
 800aab0:	1fff7594 	.word	0x1fff7594
 800aab4:	1fff7598 	.word	0x1fff7598
 800aab8:	2000016a 	.word	0x2000016a
 800aabc:	2000017a 	.word	0x2000017a

0800aac0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800aac0:	b480      	push	{r7}
 800aac2:	b087      	sub	sp, #28
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	60f8      	str	r0, [r7, #12]
 800aac8:	60b9      	str	r1, [r7, #8]
 800aaca:	4613      	mov	r3, r2
 800aacc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800aace:	2300      	movs	r3, #0
 800aad0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800aad2:	2300      	movs	r3, #0
 800aad4:	75fb      	strb	r3, [r7, #23]
 800aad6:	e027      	b.n	800ab28 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	0f1b      	lsrs	r3, r3, #28
 800aadc:	2b09      	cmp	r3, #9
 800aade:	d80b      	bhi.n	800aaf8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	0f1b      	lsrs	r3, r3, #28
 800aae4:	b2da      	uxtb	r2, r3
 800aae6:	7dfb      	ldrb	r3, [r7, #23]
 800aae8:	005b      	lsls	r3, r3, #1
 800aaea:	4619      	mov	r1, r3
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	440b      	add	r3, r1
 800aaf0:	3230      	adds	r2, #48	@ 0x30
 800aaf2:	b2d2      	uxtb	r2, r2
 800aaf4:	701a      	strb	r2, [r3, #0]
 800aaf6:	e00a      	b.n	800ab0e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	0f1b      	lsrs	r3, r3, #28
 800aafc:	b2da      	uxtb	r2, r3
 800aafe:	7dfb      	ldrb	r3, [r7, #23]
 800ab00:	005b      	lsls	r3, r3, #1
 800ab02:	4619      	mov	r1, r3
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	440b      	add	r3, r1
 800ab08:	3237      	adds	r2, #55	@ 0x37
 800ab0a:	b2d2      	uxtb	r2, r2
 800ab0c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	011b      	lsls	r3, r3, #4
 800ab12:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ab14:	7dfb      	ldrb	r3, [r7, #23]
 800ab16:	005b      	lsls	r3, r3, #1
 800ab18:	3301      	adds	r3, #1
 800ab1a:	68ba      	ldr	r2, [r7, #8]
 800ab1c:	4413      	add	r3, r2
 800ab1e:	2200      	movs	r2, #0
 800ab20:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ab22:	7dfb      	ldrb	r3, [r7, #23]
 800ab24:	3301      	adds	r3, #1
 800ab26:	75fb      	strb	r3, [r7, #23]
 800ab28:	7dfa      	ldrb	r2, [r7, #23]
 800ab2a:	79fb      	ldrb	r3, [r7, #7]
 800ab2c:	429a      	cmp	r2, r3
 800ab2e:	d3d3      	bcc.n	800aad8 <IntToUnicode+0x18>
  }
}
 800ab30:	bf00      	nop
 800ab32:	bf00      	nop
 800ab34:	371c      	adds	r7, #28
 800ab36:	46bd      	mov	sp, r7
 800ab38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3c:	4770      	bx	lr
	...

0800ab40 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b094      	sub	sp, #80	@ 0x50
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800ab48:	f107 030c 	add.w	r3, r7, #12
 800ab4c:	2244      	movs	r2, #68	@ 0x44
 800ab4e:	2100      	movs	r1, #0
 800ab50:	4618      	mov	r0, r3
 800ab52:	f000 faf9 	bl	800b148 <memset>
  if(pcdHandle->Instance==USB)
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	4a15      	ldr	r2, [pc, #84]	@ (800abb0 <HAL_PCD_MspInit+0x70>)
 800ab5c:	4293      	cmp	r3, r2
 800ab5e:	d122      	bne.n	800aba6 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800ab60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800ab64:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800ab66:	2300      	movs	r3, #0
 800ab68:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800ab6a:	f107 030c 	add.w	r3, r7, #12
 800ab6e:	4618      	mov	r0, r3
 800ab70:	f7fb fa0a 	bl	8005f88 <HAL_RCCEx_PeriphCLKConfig>
 800ab74:	4603      	mov	r3, r0
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d001      	beq.n	800ab7e <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800ab7a:	f7f6 f8db 	bl	8000d34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800ab7e:	4b0d      	ldr	r3, [pc, #52]	@ (800abb4 <HAL_PCD_MspInit+0x74>)
 800ab80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab82:	4a0c      	ldr	r2, [pc, #48]	@ (800abb4 <HAL_PCD_MspInit+0x74>)
 800ab84:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ab88:	6593      	str	r3, [r2, #88]	@ 0x58
 800ab8a:	4b0a      	ldr	r3, [pc, #40]	@ (800abb4 <HAL_PCD_MspInit+0x74>)
 800ab8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ab92:	60bb      	str	r3, [r7, #8]
 800ab94:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800ab96:	2200      	movs	r2, #0
 800ab98:	2100      	movs	r1, #0
 800ab9a:	2014      	movs	r0, #20
 800ab9c:	f7f7 ffb3 	bl	8002b06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800aba0:	2014      	movs	r0, #20
 800aba2:	f7f7 ffca 	bl	8002b3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800aba6:	bf00      	nop
 800aba8:	3750      	adds	r7, #80	@ 0x50
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}
 800abae:	bf00      	nop
 800abb0:	40005c00 	.word	0x40005c00
 800abb4:	40021000 	.word	0x40021000

0800abb8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abb8:	b580      	push	{r7, lr}
 800abba:	b082      	sub	sp, #8
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800abcc:	4619      	mov	r1, r3
 800abce:	4610      	mov	r0, r2
 800abd0:	f7fe fd56 	bl	8009680 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800abd4:	bf00      	nop
 800abd6:	3708      	adds	r7, #8
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}

0800abdc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b082      	sub	sp, #8
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
 800abe4:	460b      	mov	r3, r1
 800abe6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800abee:	78fa      	ldrb	r2, [r7, #3]
 800abf0:	6879      	ldr	r1, [r7, #4]
 800abf2:	4613      	mov	r3, r2
 800abf4:	009b      	lsls	r3, r3, #2
 800abf6:	4413      	add	r3, r2
 800abf8:	00db      	lsls	r3, r3, #3
 800abfa:	440b      	add	r3, r1
 800abfc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ac00:	681a      	ldr	r2, [r3, #0]
 800ac02:	78fb      	ldrb	r3, [r7, #3]
 800ac04:	4619      	mov	r1, r3
 800ac06:	f7fe fd90 	bl	800972a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800ac0a:	bf00      	nop
 800ac0c:	3708      	adds	r7, #8
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	bd80      	pop	{r7, pc}

0800ac12 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac12:	b580      	push	{r7, lr}
 800ac14:	b082      	sub	sp, #8
 800ac16:	af00      	add	r7, sp, #0
 800ac18:	6078      	str	r0, [r7, #4]
 800ac1a:	460b      	mov	r3, r1
 800ac1c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800ac24:	78fa      	ldrb	r2, [r7, #3]
 800ac26:	6879      	ldr	r1, [r7, #4]
 800ac28:	4613      	mov	r3, r2
 800ac2a:	009b      	lsls	r3, r3, #2
 800ac2c:	4413      	add	r3, r2
 800ac2e:	00db      	lsls	r3, r3, #3
 800ac30:	440b      	add	r3, r1
 800ac32:	3324      	adds	r3, #36	@ 0x24
 800ac34:	681a      	ldr	r2, [r3, #0]
 800ac36:	78fb      	ldrb	r3, [r7, #3]
 800ac38:	4619      	mov	r1, r3
 800ac3a:	f7fe fdd9 	bl	80097f0 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800ac3e:	bf00      	nop
 800ac40:	3708      	adds	r7, #8
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}

0800ac46 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac46:	b580      	push	{r7, lr}
 800ac48:	b082      	sub	sp, #8
 800ac4a:	af00      	add	r7, sp, #0
 800ac4c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ac54:	4618      	mov	r0, r3
 800ac56:	f7fe feed 	bl	8009a34 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800ac5a:	bf00      	nop
 800ac5c:	3708      	adds	r7, #8
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	bd80      	pop	{r7, pc}

0800ac62 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac62:	b580      	push	{r7, lr}
 800ac64:	b084      	sub	sp, #16
 800ac66:	af00      	add	r7, sp, #0
 800ac68:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ac6a:	2301      	movs	r3, #1
 800ac6c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	795b      	ldrb	r3, [r3, #5]
 800ac72:	2b02      	cmp	r3, #2
 800ac74:	d001      	beq.n	800ac7a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ac76:	f7f6 f85d 	bl	8000d34 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ac80:	7bfa      	ldrb	r2, [r7, #15]
 800ac82:	4611      	mov	r1, r2
 800ac84:	4618      	mov	r0, r3
 800ac86:	f7fe fe97 	bl	80099b8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ac90:	4618      	mov	r0, r3
 800ac92:	f7fe fe43 	bl	800991c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800ac96:	bf00      	nop
 800ac98:	3710      	adds	r7, #16
 800ac9a:	46bd      	mov	sp, r7
 800ac9c:	bd80      	pop	{r7, pc}
	...

0800aca0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b082      	sub	sp, #8
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800acae:	4618      	mov	r0, r3
 800acb0:	f7fe fe92 	bl	80099d8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	7a5b      	ldrb	r3, [r3, #9]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d005      	beq.n	800acc8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800acbc:	4b04      	ldr	r3, [pc, #16]	@ (800acd0 <HAL_PCD_SuspendCallback+0x30>)
 800acbe:	691b      	ldr	r3, [r3, #16]
 800acc0:	4a03      	ldr	r2, [pc, #12]	@ (800acd0 <HAL_PCD_SuspendCallback+0x30>)
 800acc2:	f043 0306 	orr.w	r3, r3, #6
 800acc6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800acc8:	bf00      	nop
 800acca:	3708      	adds	r7, #8
 800accc:	46bd      	mov	sp, r7
 800acce:	bd80      	pop	{r7, pc}
 800acd0:	e000ed00 	.word	0xe000ed00

0800acd4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b082      	sub	sp, #8
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	7a5b      	ldrb	r3, [r3, #9]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d007      	beq.n	800acf4 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ace4:	4b08      	ldr	r3, [pc, #32]	@ (800ad08 <HAL_PCD_ResumeCallback+0x34>)
 800ace6:	691b      	ldr	r3, [r3, #16]
 800ace8:	4a07      	ldr	r2, [pc, #28]	@ (800ad08 <HAL_PCD_ResumeCallback+0x34>)
 800acea:	f023 0306 	bic.w	r3, r3, #6
 800acee:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800acf0:	f000 f9f8 	bl	800b0e4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800acfa:	4618      	mov	r0, r3
 800acfc:	f7fe fe82 	bl	8009a04 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800ad00:	bf00      	nop
 800ad02:	3708      	adds	r7, #8
 800ad04:	46bd      	mov	sp, r7
 800ad06:	bd80      	pop	{r7, pc}
 800ad08:	e000ed00 	.word	0xe000ed00

0800ad0c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b082      	sub	sp, #8
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800ad14:	4a2b      	ldr	r2, [pc, #172]	@ (800adc4 <USBD_LL_Init+0xb8>)
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	4a29      	ldr	r2, [pc, #164]	@ (800adc4 <USBD_LL_Init+0xb8>)
 800ad20:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800ad24:	4b27      	ldr	r3, [pc, #156]	@ (800adc4 <USBD_LL_Init+0xb8>)
 800ad26:	4a28      	ldr	r2, [pc, #160]	@ (800adc8 <USBD_LL_Init+0xbc>)
 800ad28:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800ad2a:	4b26      	ldr	r3, [pc, #152]	@ (800adc4 <USBD_LL_Init+0xb8>)
 800ad2c:	2208      	movs	r2, #8
 800ad2e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800ad30:	4b24      	ldr	r3, [pc, #144]	@ (800adc4 <USBD_LL_Init+0xb8>)
 800ad32:	2202      	movs	r2, #2
 800ad34:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ad36:	4b23      	ldr	r3, [pc, #140]	@ (800adc4 <USBD_LL_Init+0xb8>)
 800ad38:	2202      	movs	r2, #2
 800ad3a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800ad3c:	4b21      	ldr	r3, [pc, #132]	@ (800adc4 <USBD_LL_Init+0xb8>)
 800ad3e:	2200      	movs	r2, #0
 800ad40:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800ad42:	4b20      	ldr	r3, [pc, #128]	@ (800adc4 <USBD_LL_Init+0xb8>)
 800ad44:	2200      	movs	r2, #0
 800ad46:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800ad48:	4b1e      	ldr	r3, [pc, #120]	@ (800adc4 <USBD_LL_Init+0xb8>)
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800ad4e:	4b1d      	ldr	r3, [pc, #116]	@ (800adc4 <USBD_LL_Init+0xb8>)
 800ad50:	2200      	movs	r2, #0
 800ad52:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800ad54:	481b      	ldr	r0, [pc, #108]	@ (800adc4 <USBD_LL_Init+0xb8>)
 800ad56:	f7f8 fe34 	bl	80039c2 <HAL_PCD_Init>
 800ad5a:	4603      	mov	r3, r0
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d001      	beq.n	800ad64 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800ad60:	f7f5 ffe8 	bl	8000d34 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ad6a:	2318      	movs	r3, #24
 800ad6c:	2200      	movs	r2, #0
 800ad6e:	2100      	movs	r1, #0
 800ad70:	f7fa fabb 	bl	80052ea <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ad7a:	2358      	movs	r3, #88	@ 0x58
 800ad7c:	2200      	movs	r2, #0
 800ad7e:	2180      	movs	r1, #128	@ 0x80
 800ad80:	f7fa fab3 	bl	80052ea <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ad8a:	23c0      	movs	r3, #192	@ 0xc0
 800ad8c:	2200      	movs	r2, #0
 800ad8e:	2181      	movs	r1, #129	@ 0x81
 800ad90:	f7fa faab 	bl	80052ea <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ad9a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800ad9e:	2200      	movs	r2, #0
 800ada0:	2101      	movs	r1, #1
 800ada2:	f7fa faa2 	bl	80052ea <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800adac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800adb0:	2200      	movs	r2, #0
 800adb2:	2182      	movs	r1, #130	@ 0x82
 800adb4:	f7fa fa99 	bl	80052ea <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800adb8:	2300      	movs	r3, #0
}
 800adba:	4618      	mov	r0, r3
 800adbc:	3708      	adds	r7, #8
 800adbe:	46bd      	mov	sp, r7
 800adc0:	bd80      	pop	{r7, pc}
 800adc2:	bf00      	nop
 800adc4:	200011a8 	.word	0x200011a8
 800adc8:	40005c00 	.word	0x40005c00

0800adcc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b084      	sub	sp, #16
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800add4:	2300      	movs	r3, #0
 800add6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800add8:	2300      	movs	r3, #0
 800adda:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ade2:	4618      	mov	r0, r3
 800ade4:	f7f8 febb 	bl	8003b5e <HAL_PCD_Start>
 800ade8:	4603      	mov	r3, r0
 800adea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800adec:	7bfb      	ldrb	r3, [r7, #15]
 800adee:	4618      	mov	r0, r3
 800adf0:	f000 f97e 	bl	800b0f0 <USBD_Get_USB_Status>
 800adf4:	4603      	mov	r3, r0
 800adf6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800adf8:	7bbb      	ldrb	r3, [r7, #14]
}
 800adfa:	4618      	mov	r0, r3
 800adfc:	3710      	adds	r7, #16
 800adfe:	46bd      	mov	sp, r7
 800ae00:	bd80      	pop	{r7, pc}

0800ae02 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ae02:	b580      	push	{r7, lr}
 800ae04:	b084      	sub	sp, #16
 800ae06:	af00      	add	r7, sp, #0
 800ae08:	6078      	str	r0, [r7, #4]
 800ae0a:	4608      	mov	r0, r1
 800ae0c:	4611      	mov	r1, r2
 800ae0e:	461a      	mov	r2, r3
 800ae10:	4603      	mov	r3, r0
 800ae12:	70fb      	strb	r3, [r7, #3]
 800ae14:	460b      	mov	r3, r1
 800ae16:	70bb      	strb	r3, [r7, #2]
 800ae18:	4613      	mov	r3, r2
 800ae1a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae20:	2300      	movs	r3, #0
 800ae22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ae2a:	78bb      	ldrb	r3, [r7, #2]
 800ae2c:	883a      	ldrh	r2, [r7, #0]
 800ae2e:	78f9      	ldrb	r1, [r7, #3]
 800ae30:	f7f9 f802 	bl	8003e38 <HAL_PCD_EP_Open>
 800ae34:	4603      	mov	r3, r0
 800ae36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae38:	7bfb      	ldrb	r3, [r7, #15]
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	f000 f958 	bl	800b0f0 <USBD_Get_USB_Status>
 800ae40:	4603      	mov	r3, r0
 800ae42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae44:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae46:	4618      	mov	r0, r3
 800ae48:	3710      	adds	r7, #16
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	bd80      	pop	{r7, pc}

0800ae4e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae4e:	b580      	push	{r7, lr}
 800ae50:	b084      	sub	sp, #16
 800ae52:	af00      	add	r7, sp, #0
 800ae54:	6078      	str	r0, [r7, #4]
 800ae56:	460b      	mov	r3, r1
 800ae58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae5e:	2300      	movs	r3, #0
 800ae60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ae68:	78fa      	ldrb	r2, [r7, #3]
 800ae6a:	4611      	mov	r1, r2
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f7f9 f842 	bl	8003ef6 <HAL_PCD_EP_Close>
 800ae72:	4603      	mov	r3, r0
 800ae74:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae76:	7bfb      	ldrb	r3, [r7, #15]
 800ae78:	4618      	mov	r0, r3
 800ae7a:	f000 f939 	bl	800b0f0 <USBD_Get_USB_Status>
 800ae7e:	4603      	mov	r3, r0
 800ae80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae82:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae84:	4618      	mov	r0, r3
 800ae86:	3710      	adds	r7, #16
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	bd80      	pop	{r7, pc}

0800ae8c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b084      	sub	sp, #16
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
 800ae94:	460b      	mov	r3, r1
 800ae96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae98:	2300      	movs	r3, #0
 800ae9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800aea6:	78fa      	ldrb	r2, [r7, #3]
 800aea8:	4611      	mov	r1, r2
 800aeaa:	4618      	mov	r0, r3
 800aeac:	f7f9 f8eb 	bl	8004086 <HAL_PCD_EP_SetStall>
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aeb4:	7bfb      	ldrb	r3, [r7, #15]
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	f000 f91a 	bl	800b0f0 <USBD_Get_USB_Status>
 800aebc:	4603      	mov	r3, r0
 800aebe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aec0:	7bbb      	ldrb	r3, [r7, #14]
}
 800aec2:	4618      	mov	r0, r3
 800aec4:	3710      	adds	r7, #16
 800aec6:	46bd      	mov	sp, r7
 800aec8:	bd80      	pop	{r7, pc}

0800aeca <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aeca:	b580      	push	{r7, lr}
 800aecc:	b084      	sub	sp, #16
 800aece:	af00      	add	r7, sp, #0
 800aed0:	6078      	str	r0, [r7, #4]
 800aed2:	460b      	mov	r3, r1
 800aed4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aed6:	2300      	movs	r3, #0
 800aed8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aeda:	2300      	movs	r3, #0
 800aedc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800aee4:	78fa      	ldrb	r2, [r7, #3]
 800aee6:	4611      	mov	r1, r2
 800aee8:	4618      	mov	r0, r3
 800aeea:	f7f9 f91e 	bl	800412a <HAL_PCD_EP_ClrStall>
 800aeee:	4603      	mov	r3, r0
 800aef0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aef2:	7bfb      	ldrb	r3, [r7, #15]
 800aef4:	4618      	mov	r0, r3
 800aef6:	f000 f8fb 	bl	800b0f0 <USBD_Get_USB_Status>
 800aefa:	4603      	mov	r3, r0
 800aefc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aefe:	7bbb      	ldrb	r3, [r7, #14]
}
 800af00:	4618      	mov	r0, r3
 800af02:	3710      	adds	r7, #16
 800af04:	46bd      	mov	sp, r7
 800af06:	bd80      	pop	{r7, pc}

0800af08 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af08:	b480      	push	{r7}
 800af0a:	b085      	sub	sp, #20
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	6078      	str	r0, [r7, #4]
 800af10:	460b      	mov	r3, r1
 800af12:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800af1a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800af1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800af20:	2b00      	cmp	r3, #0
 800af22:	da0b      	bge.n	800af3c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800af24:	78fb      	ldrb	r3, [r7, #3]
 800af26:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800af2a:	68f9      	ldr	r1, [r7, #12]
 800af2c:	4613      	mov	r3, r2
 800af2e:	009b      	lsls	r3, r3, #2
 800af30:	4413      	add	r3, r2
 800af32:	00db      	lsls	r3, r3, #3
 800af34:	440b      	add	r3, r1
 800af36:	3312      	adds	r3, #18
 800af38:	781b      	ldrb	r3, [r3, #0]
 800af3a:	e00b      	b.n	800af54 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800af3c:	78fb      	ldrb	r3, [r7, #3]
 800af3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800af42:	68f9      	ldr	r1, [r7, #12]
 800af44:	4613      	mov	r3, r2
 800af46:	009b      	lsls	r3, r3, #2
 800af48:	4413      	add	r3, r2
 800af4a:	00db      	lsls	r3, r3, #3
 800af4c:	440b      	add	r3, r1
 800af4e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800af52:	781b      	ldrb	r3, [r3, #0]
  }
}
 800af54:	4618      	mov	r0, r3
 800af56:	3714      	adds	r7, #20
 800af58:	46bd      	mov	sp, r7
 800af5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5e:	4770      	bx	lr

0800af60 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b084      	sub	sp, #16
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
 800af68:	460b      	mov	r3, r1
 800af6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af6c:	2300      	movs	r3, #0
 800af6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af70:	2300      	movs	r3, #0
 800af72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800af7a:	78fa      	ldrb	r2, [r7, #3]
 800af7c:	4611      	mov	r1, r2
 800af7e:	4618      	mov	r0, r3
 800af80:	f7f8 ff36 	bl	8003df0 <HAL_PCD_SetAddress>
 800af84:	4603      	mov	r3, r0
 800af86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af88:	7bfb      	ldrb	r3, [r7, #15]
 800af8a:	4618      	mov	r0, r3
 800af8c:	f000 f8b0 	bl	800b0f0 <USBD_Get_USB_Status>
 800af90:	4603      	mov	r3, r0
 800af92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af94:	7bbb      	ldrb	r3, [r7, #14]
}
 800af96:	4618      	mov	r0, r3
 800af98:	3710      	adds	r7, #16
 800af9a:	46bd      	mov	sp, r7
 800af9c:	bd80      	pop	{r7, pc}

0800af9e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800af9e:	b580      	push	{r7, lr}
 800afa0:	b086      	sub	sp, #24
 800afa2:	af00      	add	r7, sp, #0
 800afa4:	60f8      	str	r0, [r7, #12]
 800afa6:	607a      	str	r2, [r7, #4]
 800afa8:	603b      	str	r3, [r7, #0]
 800afaa:	460b      	mov	r3, r1
 800afac:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afae:	2300      	movs	r3, #0
 800afb0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afb2:	2300      	movs	r3, #0
 800afb4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800afbc:	7af9      	ldrb	r1, [r7, #11]
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	687a      	ldr	r2, [r7, #4]
 800afc2:	f7f9 f829 	bl	8004018 <HAL_PCD_EP_Transmit>
 800afc6:	4603      	mov	r3, r0
 800afc8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800afca:	7dfb      	ldrb	r3, [r7, #23]
 800afcc:	4618      	mov	r0, r3
 800afce:	f000 f88f 	bl	800b0f0 <USBD_Get_USB_Status>
 800afd2:	4603      	mov	r3, r0
 800afd4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800afd6:	7dbb      	ldrb	r3, [r7, #22]
}
 800afd8:	4618      	mov	r0, r3
 800afda:	3718      	adds	r7, #24
 800afdc:	46bd      	mov	sp, r7
 800afde:	bd80      	pop	{r7, pc}

0800afe0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b086      	sub	sp, #24
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	60f8      	str	r0, [r7, #12]
 800afe8:	607a      	str	r2, [r7, #4]
 800afea:	603b      	str	r3, [r7, #0]
 800afec:	460b      	mov	r3, r1
 800afee:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aff0:	2300      	movs	r3, #0
 800aff2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aff4:	2300      	movs	r3, #0
 800aff6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800affe:	7af9      	ldrb	r1, [r7, #11]
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	687a      	ldr	r2, [r7, #4]
 800b004:	f7f8 ffbf 	bl	8003f86 <HAL_PCD_EP_Receive>
 800b008:	4603      	mov	r3, r0
 800b00a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b00c:	7dfb      	ldrb	r3, [r7, #23]
 800b00e:	4618      	mov	r0, r3
 800b010:	f000 f86e 	bl	800b0f0 <USBD_Get_USB_Status>
 800b014:	4603      	mov	r3, r0
 800b016:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b018:	7dbb      	ldrb	r3, [r7, #22]
}
 800b01a:	4618      	mov	r0, r3
 800b01c:	3718      	adds	r7, #24
 800b01e:	46bd      	mov	sp, r7
 800b020:	bd80      	pop	{r7, pc}

0800b022 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b022:	b580      	push	{r7, lr}
 800b024:	b082      	sub	sp, #8
 800b026:	af00      	add	r7, sp, #0
 800b028:	6078      	str	r0, [r7, #4]
 800b02a:	460b      	mov	r3, r1
 800b02c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800b034:	78fa      	ldrb	r2, [r7, #3]
 800b036:	4611      	mov	r1, r2
 800b038:	4618      	mov	r0, r3
 800b03a:	f7f8 ffd5 	bl	8003fe8 <HAL_PCD_EP_GetRxCount>
 800b03e:	4603      	mov	r3, r0
}
 800b040:	4618      	mov	r0, r3
 800b042:	3708      	adds	r7, #8
 800b044:	46bd      	mov	sp, r7
 800b046:	bd80      	pop	{r7, pc}

0800b048 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b082      	sub	sp, #8
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
 800b050:	460b      	mov	r3, r1
 800b052:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800b054:	78fb      	ldrb	r3, [r7, #3]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d002      	beq.n	800b060 <HAL_PCDEx_LPM_Callback+0x18>
 800b05a:	2b01      	cmp	r3, #1
 800b05c:	d013      	beq.n	800b086 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800b05e:	e023      	b.n	800b0a8 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	7a5b      	ldrb	r3, [r3, #9]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d007      	beq.n	800b078 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800b068:	f000 f83c 	bl	800b0e4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b06c:	4b10      	ldr	r3, [pc, #64]	@ (800b0b0 <HAL_PCDEx_LPM_Callback+0x68>)
 800b06e:	691b      	ldr	r3, [r3, #16]
 800b070:	4a0f      	ldr	r2, [pc, #60]	@ (800b0b0 <HAL_PCDEx_LPM_Callback+0x68>)
 800b072:	f023 0306 	bic.w	r3, r3, #6
 800b076:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b07e:	4618      	mov	r0, r3
 800b080:	f7fe fcc0 	bl	8009a04 <USBD_LL_Resume>
    break;
 800b084:	e010      	b.n	800b0a8 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b08c:	4618      	mov	r0, r3
 800b08e:	f7fe fca3 	bl	80099d8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	7a5b      	ldrb	r3, [r3, #9]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d005      	beq.n	800b0a6 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b09a:	4b05      	ldr	r3, [pc, #20]	@ (800b0b0 <HAL_PCDEx_LPM_Callback+0x68>)
 800b09c:	691b      	ldr	r3, [r3, #16]
 800b09e:	4a04      	ldr	r2, [pc, #16]	@ (800b0b0 <HAL_PCDEx_LPM_Callback+0x68>)
 800b0a0:	f043 0306 	orr.w	r3, r3, #6
 800b0a4:	6113      	str	r3, [r2, #16]
    break;
 800b0a6:	bf00      	nop
}
 800b0a8:	bf00      	nop
 800b0aa:	3708      	adds	r7, #8
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	bd80      	pop	{r7, pc}
 800b0b0:	e000ed00 	.word	0xe000ed00

0800b0b4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b0b4:	b480      	push	{r7}
 800b0b6:	b083      	sub	sp, #12
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b0bc:	4b03      	ldr	r3, [pc, #12]	@ (800b0cc <USBD_static_malloc+0x18>)
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	370c      	adds	r7, #12
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c8:	4770      	bx	lr
 800b0ca:	bf00      	nop
 800b0cc:	20001484 	.word	0x20001484

0800b0d0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b0d0:	b480      	push	{r7}
 800b0d2:	b083      	sub	sp, #12
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]

}
 800b0d8:	bf00      	nop
 800b0da:	370c      	adds	r7, #12
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e2:	4770      	bx	lr

0800b0e4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800b0e8:	f7f5 fa5e 	bl	80005a8 <SystemClock_Config>
}
 800b0ec:	bf00      	nop
 800b0ee:	bd80      	pop	{r7, pc}

0800b0f0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b0f0:	b480      	push	{r7}
 800b0f2:	b085      	sub	sp, #20
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	4603      	mov	r3, r0
 800b0f8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b0fe:	79fb      	ldrb	r3, [r7, #7]
 800b100:	2b03      	cmp	r3, #3
 800b102:	d817      	bhi.n	800b134 <USBD_Get_USB_Status+0x44>
 800b104:	a201      	add	r2, pc, #4	@ (adr r2, 800b10c <USBD_Get_USB_Status+0x1c>)
 800b106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b10a:	bf00      	nop
 800b10c:	0800b11d 	.word	0x0800b11d
 800b110:	0800b123 	.word	0x0800b123
 800b114:	0800b129 	.word	0x0800b129
 800b118:	0800b12f 	.word	0x0800b12f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b11c:	2300      	movs	r3, #0
 800b11e:	73fb      	strb	r3, [r7, #15]
    break;
 800b120:	e00b      	b.n	800b13a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b122:	2303      	movs	r3, #3
 800b124:	73fb      	strb	r3, [r7, #15]
    break;
 800b126:	e008      	b.n	800b13a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b128:	2301      	movs	r3, #1
 800b12a:	73fb      	strb	r3, [r7, #15]
    break;
 800b12c:	e005      	b.n	800b13a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b12e:	2303      	movs	r3, #3
 800b130:	73fb      	strb	r3, [r7, #15]
    break;
 800b132:	e002      	b.n	800b13a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b134:	2303      	movs	r3, #3
 800b136:	73fb      	strb	r3, [r7, #15]
    break;
 800b138:	bf00      	nop
  }
  return usb_status;
 800b13a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	3714      	adds	r7, #20
 800b140:	46bd      	mov	sp, r7
 800b142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b146:	4770      	bx	lr

0800b148 <memset>:
 800b148:	4402      	add	r2, r0
 800b14a:	4603      	mov	r3, r0
 800b14c:	4293      	cmp	r3, r2
 800b14e:	d100      	bne.n	800b152 <memset+0xa>
 800b150:	4770      	bx	lr
 800b152:	f803 1b01 	strb.w	r1, [r3], #1
 800b156:	e7f9      	b.n	800b14c <memset+0x4>

0800b158 <__libc_init_array>:
 800b158:	b570      	push	{r4, r5, r6, lr}
 800b15a:	4d0d      	ldr	r5, [pc, #52]	@ (800b190 <__libc_init_array+0x38>)
 800b15c:	4c0d      	ldr	r4, [pc, #52]	@ (800b194 <__libc_init_array+0x3c>)
 800b15e:	1b64      	subs	r4, r4, r5
 800b160:	10a4      	asrs	r4, r4, #2
 800b162:	2600      	movs	r6, #0
 800b164:	42a6      	cmp	r6, r4
 800b166:	d109      	bne.n	800b17c <__libc_init_array+0x24>
 800b168:	4d0b      	ldr	r5, [pc, #44]	@ (800b198 <__libc_init_array+0x40>)
 800b16a:	4c0c      	ldr	r4, [pc, #48]	@ (800b19c <__libc_init_array+0x44>)
 800b16c:	f000 f818 	bl	800b1a0 <_init>
 800b170:	1b64      	subs	r4, r4, r5
 800b172:	10a4      	asrs	r4, r4, #2
 800b174:	2600      	movs	r6, #0
 800b176:	42a6      	cmp	r6, r4
 800b178:	d105      	bne.n	800b186 <__libc_init_array+0x2e>
 800b17a:	bd70      	pop	{r4, r5, r6, pc}
 800b17c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b180:	4798      	blx	r3
 800b182:	3601      	adds	r6, #1
 800b184:	e7ee      	b.n	800b164 <__libc_init_array+0xc>
 800b186:	f855 3b04 	ldr.w	r3, [r5], #4
 800b18a:	4798      	blx	r3
 800b18c:	3601      	adds	r6, #1
 800b18e:	e7f2      	b.n	800b176 <__libc_init_array+0x1e>
 800b190:	0800b248 	.word	0x0800b248
 800b194:	0800b248 	.word	0x0800b248
 800b198:	0800b248 	.word	0x0800b248
 800b19c:	0800b24c 	.word	0x0800b24c

0800b1a0 <_init>:
 800b1a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1a2:	bf00      	nop
 800b1a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1a6:	bc08      	pop	{r3}
 800b1a8:	469e      	mov	lr, r3
 800b1aa:	4770      	bx	lr

0800b1ac <_fini>:
 800b1ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1ae:	bf00      	nop
 800b1b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1b2:	bc08      	pop	{r3}
 800b1b4:	469e      	mov	lr, r3
 800b1b6:	4770      	bx	lr
