# RISC-V CPU

## Summary
This project involved designing, implementing, and verifying a RISC-V RV32I processor in SystemVerilog, starting from a fully functional single-cycle CPU and extending it into a pipelined 5 stage architecture. Our final design included instruction and data memory, full ALU and control logic, pipelining, a hazard detection unit, and support for running the provided reference program.

## Team Member Statements
- **Yi Dong** (yi.dong23@imperial.ac.uk)  
  - [Yi Dong's Statement](statements/YiDong.md)
- **Seth Gobina** (seth.gobina24@imperial.ac.uk)  
  - [Seth Gobina's Statement](statements/SethGobina.md)
- **Zain Asif** (zain.asif23@imperial.ac.uk)  
  - [Zain Asif's Statement](statements/ZainAsif.md)
- **Mingze Chen** (mingze.chen24@imperial.ac.uk)  
  - [Mingze Chen's Statement](statements/MingzeChen/MingzeChen.md)

## Architecture & Schematic

## Structure / Task Delegation

## Implementation Notes

## CPU Build Process

## Verification & Testing
