<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › unicore32 › include › mach › regs-nand.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>regs-nand.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * PKUnity NAND Controller Registers</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> * ID Reg. 0 NAND_IDR0</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_IDR0	(PKUNITY_NAND_BASE + 0x0000)</span>
<span class="cm">/*</span>
<span class="cm"> * ID Reg. 1 NAND_IDR1</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_IDR1	(PKUNITY_NAND_BASE + 0x0004)</span>
<span class="cm">/*</span>
<span class="cm"> * ID Reg. 2 NAND_IDR2</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_IDR2	(PKUNITY_NAND_BASE + 0x0008)</span>
<span class="cm">/*</span>
<span class="cm"> * ID Reg. 3 NAND_IDR3</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_IDR3	(PKUNITY_NAND_BASE + 0x000C)</span>
<span class="cm">/*</span>
<span class="cm"> * Page Address Reg 0 NAND_PAR0</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_PAR0	(PKUNITY_NAND_BASE + 0x0010)</span>
<span class="cm">/*</span>
<span class="cm"> * Page Address Reg 1 NAND_PAR1</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_PAR1	(PKUNITY_NAND_BASE + 0x0014)</span>
<span class="cm">/*</span>
<span class="cm"> * Page Address Reg 2 NAND_PAR2</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_PAR2	(PKUNITY_NAND_BASE + 0x0018)</span>
<span class="cm">/*</span>
<span class="cm"> * ECC Enable Reg NAND_ECCEN</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_ECCEN	(PKUNITY_NAND_BASE + 0x001C)</span>
<span class="cm">/*</span>
<span class="cm"> * Buffer Reg NAND_BUF</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_BUF	(PKUNITY_NAND_BASE + 0x0020)</span>
<span class="cm">/*</span>
<span class="cm"> * ECC Status Reg NAND_ECCSR</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_ECCSR	(PKUNITY_NAND_BASE + 0x0024)</span>
<span class="cm">/*</span>
<span class="cm"> * Command Reg NAND_CMD</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_CMD	(PKUNITY_NAND_BASE + 0x0028)</span>
<span class="cm">/*</span>
<span class="cm"> * DMA Configure Reg NAND_DMACR</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_DMACR	(PKUNITY_NAND_BASE + 0x002C)</span>
<span class="cm">/*</span>
<span class="cm"> * Interrupt Reg NAND_IR</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_IR		(PKUNITY_NAND_BASE + 0x0030)</span>
<span class="cm">/*</span>
<span class="cm"> * Interrupt Mask Reg NAND_IMR</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_IMR	(PKUNITY_NAND_BASE + 0x0034)</span>
<span class="cm">/*</span>
<span class="cm"> * Chip Enable Reg NAND_CHIPEN</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_CHIPEN	(PKUNITY_NAND_BASE + 0x0038)</span>
<span class="cm">/*</span>
<span class="cm"> * Address Reg NAND_ADDR</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_ADDR	(PKUNITY_NAND_BASE + 0x003C)</span>

<span class="cm">/*</span>
<span class="cm"> * Command bits NAND_CMD_CMD_MASK</span>
<span class="cm"> */</span>
<span class="cp">#define NAND_CMD_CMD_MASK		FMASK(4, 4)</span>
<span class="cp">#define NAND_CMD_CMD_READPAGE		FIELD(0x0, 4, 4)</span>
<span class="cp">#define NAND_CMD_CMD_ERASEBLOCK		FIELD(0x6, 4, 4)</span>
<span class="cp">#define NAND_CMD_CMD_READSTATUS		FIELD(0x7, 4, 4)</span>
<span class="cp">#define NAND_CMD_CMD_WRITEPAGE		FIELD(0x8, 4, 4)</span>
<span class="cp">#define NAND_CMD_CMD_READID		FIELD(0x9, 4, 4)</span>
<span class="cp">#define NAND_CMD_CMD_RESET		FIELD(0xf, 4, 4)</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
