<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AArch64GISelUtils Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;15.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1AArch64GISelUtils.html">AArch64GISelUtils</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">llvm::AArch64GISelUtils Namespace Reference</div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a698a57c6350d84d41c3892d6c5bb02ee" id="r_a698a57c6350d84d41c3892d6c5bb02ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a698a57c6350d84d41c3892d6c5bb02ee">isLegalArithImmed</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="namespacellvm_1_1CallingConv.html#a37e468bbd7e08b207208b08d875c3ea3afd841a49aec1539bc88abc8ff9e170fb">C</a>)</td></tr>
<tr class="separator:a698a57c6350d84d41c3892d6c5bb02ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a381ac0702f62aa83420cdc2034e7a606" id="r_a381ac0702f62aa83420cdc2034e7a606"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classllvm_1_1RegOrConstant.html">RegOrConstant</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a381ac0702f62aa83420cdc2034e7a606">getAArch64VectorSplat</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:a381ac0702f62aa83420cdc2034e7a606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f8e17930ece48b55b61d09f6b8f04bc" id="r_a7f8e17930ece48b55b61d09f6b8f04bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7f8e17930ece48b55b61d09f6b8f04bc">getAArch64VectorSplatScalar</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:a7f8e17930ece48b55b61d09f6b8f04bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecef689b4ba2a5bf1d3609151f448180" id="r_aecef689b4ba2a5bf1d3609151f448180"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aecef689b4ba2a5bf1d3609151f448180">isCMN</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">MaybeSub</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &amp;Pred, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:aecef689b4ba2a5bf1d3609151f448180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9922ec95e157a3432c8ccd4a8a6a2653" id="r_a9922ec95e157a3432c8ccd4a8a6a2653"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9922ec95e157a3432c8ccd4a8a6a2653">tryEmitBZero</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, <a class="el" href="classbool.html">bool</a> MinSize)</td></tr>
<tr class="memdesc:a9922ec95e157a3432c8ccd4a8a6a2653"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a G_MEMSET with a value of 0 with a G_BZERO instruction if it is supported and beneficial to do so.  <br /></td></tr>
<tr class="separator:a9922ec95e157a3432c8ccd4a8a6a2653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ac70c96c3ec3ca110703f1ebfe5e0ef" id="r_a6ac70c96c3ec3ca110703f1ebfe5e0ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ac70c96c3ec3ca110703f1ebfe5e0ef">changeFCMPPredToAArch64CC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CondCode2</a>)</td></tr>
<tr class="memdesc:a6ac70c96c3ec3ca110703f1ebfe5e0ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the <a class="el" href="namespacellvm_1_1AArch64.html">AArch64</a> condition codes necessary to represent <code>P</code> for a scalar floating point comparison.  <br /></td></tr>
<tr class="separator:a6ac70c96c3ec3ca110703f1ebfe5e0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a7906ef883e6d0a588e63caf3315cf" id="r_ab7a7906ef883e6d0a588e63caf3315cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab7a7906ef883e6d0a588e63caf3315cf">changeVectorFCMPPredToAArch64CC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CondCode2</a>, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Invert</a>)</td></tr>
<tr class="memdesc:ab7a7906ef883e6d0a588e63caf3315cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the <a class="el" href="namespacellvm_1_1AArch64.html">AArch64</a> condition codes necessary to represent <code>P</code> for a vector floating point comparison.  <br /></td></tr>
<tr class="separator:ab7a7906ef883e6d0a588e63caf3315cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="a6ac70c96c3ec3ca110703f1ebfe5e0ef" name="a6ac70c96c3ec3ca110703f1ebfe5e0ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ac70c96c3ec3ca110703f1ebfe5e0ef">&#9670;&#160;</a></span>changeFCMPPredToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::AArch64GISelUtils::changeFCMPPredToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a></td>          <td class="paramname"><span class="paramname"><em>P</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode2</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Find the <a class="el" href="namespacellvm_1_1AArch64.html">AArch64</a> condition codes necessary to represent <code>P</code> for a scalar floating point comparison. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">CondCode</td><td>is the first condition code. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">CondCode2</td><td>is the second condition code if necessary. <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a> otherwise. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00099">99</a> of file <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html">AArch64GlobalISelUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00722">llvm::CmpInst::FCMP_OEQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00724">llvm::CmpInst::FCMP_OGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00723">llvm::CmpInst::FCMP_OGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00726">llvm::CmpInst::FCMP_OLE</a>, <a class="el" href="InstrTypes_8h_source.html#l00725">llvm::CmpInst::FCMP_OLT</a>, <a class="el" href="InstrTypes_8h_source.html#l00727">llvm::CmpInst::FCMP_ONE</a>, <a class="el" href="InstrTypes_8h_source.html#l00728">llvm::CmpInst::FCMP_ORD</a>, <a class="el" href="InstrTypes_8h_source.html#l00730">llvm::CmpInst::FCMP_UEQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00732">llvm::CmpInst::FCMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00731">llvm::CmpInst::FCMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00734">llvm::CmpInst::FCMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00733">llvm::CmpInst::FCMP_ULT</a>, <a class="el" href="InstrTypes_8h_source.html#l00735">llvm::CmpInst::FCMP_UNE</a>, <a class="el" href="InstrTypes_8h_source.html#l00729">llvm::CmpInst::FCMP_UNO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00260">llvm::AArch64CC::PL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00262">llvm::AArch64CC::VC</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00261">llvm::AArch64CC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00153">changeVectorFCMPPredToAArch64CC()</a>.</p>

</div>
</div>
<a id="ab7a7906ef883e6d0a588e63caf3315cf" name="ab7a7906ef883e6d0a588e63caf3315cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7a7906ef883e6d0a588e63caf3315cf">&#9670;&#160;</a></span>changeVectorFCMPPredToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::AArch64GISelUtils::changeVectorFCMPPredToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a></td>          <td class="paramname"><span class="paramname"><em>P</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Invert</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Find the <a class="el" href="namespacellvm_1_1AArch64.html">AArch64</a> condition codes necessary to represent <code>P</code> for a vector floating point comparison. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">CondCode</td><td>- The first condition code. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">CondCode2</td><td>- The second condition code if necessary. <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a> otherwise. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">Invert</td><td>- True if the comparison must be inverted with a NOT. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00153">153</a> of file <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html">AArch64GlobalISelUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00099">changeFCMPPredToAArch64CC()</a>, <a class="el" href="InstrTypes_8h_source.html#l00728">llvm::CmpInst::FCMP_ORD</a>, <a class="el" href="InstrTypes_8h_source.html#l00730">llvm::CmpInst::FCMP_UEQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00732">llvm::CmpInst::FCMP_UGE</a>, <a class="el" href="InstrTypes_8h_source.html#l00731">llvm::CmpInst::FCMP_UGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00734">llvm::CmpInst::FCMP_ULE</a>, <a class="el" href="InstrTypes_8h_source.html#l00733">llvm::CmpInst::FCMP_ULT</a>, <a class="el" href="InstrTypes_8h_source.html#l00729">llvm::CmpInst::FCMP_UNO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="InstrTypes_8h_source.html#l00833">llvm::CmpInst::getInversePredicate()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, and <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00911">lowerVectorFCMP()</a>.</p>

</div>
</div>
<a id="a381ac0702f62aa83420cdc2034e7a606" name="a381ac0702f62aa83420cdc2034e7a606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a381ac0702f62aa83420cdc2034e7a606">&#9670;&#160;</a></span>getAArch64VectorSplat()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classllvm_1_1RegOrConstant.html">RegOrConstant</a> &gt; llvm::AArch64GISelUtils::getAArch64VectorSplat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>A value when <code>MI</code> is a vector splat of a <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> or constant. Checks for generic opcodes and AArch64-specific generic opcodes. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00021">21</a> of file <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html">AArch64GlobalISelUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00413">llvm::getAnyConstantVRegValWithLookThrough()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01125">llvm::getVectorSplat()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="None_8h_source.html#l00024">llvm::None</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00035">getAArch64VectorSplatScalar()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00911">lowerVectorFCMP()</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00722">matchBuildVectorToDup()</a>.</p>

</div>
</div>
<a id="a7f8e17930ece48b55b61d09f6b8f04bc" name="a7f8e17930ece48b55b61d09f6b8f04bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f8e17930ece48b55b61d09f6b8f04bc">&#9670;&#160;</a></span>getAArch64VectorSplatScalar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt; llvm::AArch64GISelUtils::getAArch64VectorSplatScalar </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>A value when <code>MI</code> is a constant vector splat. Checks for generic opcodes and AArch64-specific generic opcodes. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00035">35</a> of file <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html">AArch64GlobalISelUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00021">getAArch64VectorSplat()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="None_8h_source.html#l00024">llvm::None</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01744">getVectorShiftImm()</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00476">isVShiftRImm()</a>.</p>

</div>
</div>
<a id="aecef689b4ba2a5bf1d3609151f448180" name="aecef689b4ba2a5bf1d3609151f448180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecef689b4ba2a5bf1d3609151f448180">&#9670;&#160;</a></span>isCMN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AArch64GISelUtils::isCMN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MaybeSub</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Pred</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if <code>MaybeSub</code> and <code>Pred</code> are part of a CMN tree for an integer compare. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00043">43</a> of file <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html">AArch64GlobalISelUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00407">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="InstrTypes_8h_source.html#l00937">llvm::CmpInst::isEquality()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00802">trySwapICmpOperands()</a>.</p>

</div>
</div>
<a id="a698a57c6350d84d41c3892d6c5bb02ee" name="a698a57c6350d84d41c3892d6c5bb02ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698a57c6350d84d41c3892d6c5bb02ee">&#9670;&#160;</a></span>isLegalArithImmed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> <a class="el" href="classbool.html">bool</a> llvm::AArch64GISelUtils::isLegalArithImmed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a></td>          <td class="paramname"><span class="paramname"><em>C</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if <code>C</code> is a legal immediate operand for an arithmetic instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64GlobalISelUtils_8h_source.html#l00029">29</a> of file <a class="el" href="AArch64GlobalISelUtils_8h_source.html">AArch64GlobalISelUtils.h</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00520">tryAdjustICmpImmAndPred()</a>, and <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00802">trySwapICmpOperands()</a>.</p>

</div>
</div>
<a id="a9922ec95e157a3432c8ccd4a8a6a2653" name="a9922ec95e157a3432c8ccd4a8a6a2653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9922ec95e157a3432c8ccd4a8a6a2653">&#9670;&#160;</a></span>tryEmitBZero()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AArch64GISelUtils::tryEmitBZero </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIRBuilder</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>MinSize</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Replace a G_MEMSET with a value of 0 with a G_BZERO instruction if it is supported and beneficial to do so. </p>
<dl class="section note"><dt>Note</dt><dd>This only applies on Darwin.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>true if <code>MI</code> was replaced with a G_BZERO. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00063">63</a> of file <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html">AArch64GlobalISelUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00202">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00374">llvm::MachineIRBuilder::buildInstr()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00407">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00269">llvm::MachineIRBuilder::getMF()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00287">llvm::MachineIRBuilder::getMRI()</a>, <a class="el" href="MachineFunction_8h_source.html#l00656">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00097">llvm::TargetSubtargetInfo::getTargetLowering()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00349">llvm::MachineIRBuilder::setInstrAndDebugLoc()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:11:51 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
