
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.27

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.07 source latency tmp4131[7]$_SDFF_PP0_/CK ^
  -0.07 target latency tmp4132[3]$_SDFF_PP0_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: tmp4128[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp4131[0]$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.30    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.01    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   10.98    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ tmp4128[0]$_SDFF_PP0_/CK (DFF_X1)
     1    3.29    0.01    0.07    0.14 ^ tmp4128[0]$_SDFF_PP0_/QN (DFF_X1)
                                         _149_ (net)
                  0.01    0.00    0.14 ^ _259_/A (HA_X1)
     1    1.78    0.01    0.02    0.16 v _259_/S (HA_X1)
                                         _152_ (net)
                  0.01    0.00    0.16 v _180_/A1 (NOR2_X1)
     1    1.25    0.01    0.02    0.18 ^ _180_/ZN (NOR2_X1)
                                         _017_ (net)
                  0.01    0.00    0.18 ^ tmp4131[0]$_SDFF_PP0_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.30    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.01    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
     9   11.53    0.01    0.04    0.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.01    0.00    0.07 ^ tmp4131[0]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: tmp4129[3]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp4131[6]$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.30    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.01    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
     9   10.72    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ tmp4129[3]$_SDFF_PP0_/CK (DFF_X1)
     1    3.52    0.01    0.07    0.14 v tmp4129[3]$_SDFF_PP0_/QN (DFF_X1)
                                         _138_ (net)
                  0.01    0.00    0.14 v _253_/B (HA_X1)
     1    1.87    0.01    0.06    0.20 v _253_/S (HA_X1)
                                         _140_ (net)
                  0.01    0.00    0.20 v _156_/A (INV_X1)
     1    3.32    0.01    0.02    0.22 ^ _156_/ZN (INV_X1)
                                         _142_ (net)
                  0.01    0.00    0.22 ^ _255_/A (HA_X1)
     1    1.13    0.02    0.04    0.26 ^ _255_/S (HA_X1)
                                         _144_ (net)
                  0.02    0.00    0.26 ^ _183_/A (BUF_X1)
     5    9.52    0.02    0.04    0.31 ^ _183_/Z (BUF_X1)
                                         _036_ (net)
                  0.02    0.00    0.31 ^ _192_/B2 (OAI21_X1)
     2    3.37    0.01    0.02    0.33 v _192_/ZN (OAI21_X1)
                                         _044_ (net)
                  0.01    0.00    0.33 v _193_/A2 (NOR2_X1)
     2    3.90    0.03    0.04    0.37 ^ _193_/ZN (NOR2_X1)
                                         _045_ (net)
                  0.03    0.00    0.37 ^ _210_/S (MUX2_X1)
     1    0.87    0.01    0.06    0.43 v _210_/Z (MUX2_X1)
                                         _060_ (net)
                  0.01    0.00    0.43 v _214_/A1 (OR4_X1)
     1    1.38    0.02    0.08    0.51 v _214_/ZN (OR4_X1)
                                         _023_ (net)
                  0.02    0.00    0.51 v tmp4131[6]$_SDFF_PP0_/D (DFF_X1)
                                  0.51   data arrival time

                          0.75    0.75   clock clk (rise edge)
                          0.00    0.75   clock source latency
     1    6.30    0.00    0.00    0.75 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.75 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.01    0.01    0.03    0.78 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.78 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     9   10.71    0.01    0.04    0.82 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.82 ^ tmp4131[6]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.82   clock reconvergence pessimism
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: tmp4129[3]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp4131[6]$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.30    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.01    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
     9   10.72    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ tmp4129[3]$_SDFF_PP0_/CK (DFF_X1)
     1    3.52    0.01    0.07    0.14 v tmp4129[3]$_SDFF_PP0_/QN (DFF_X1)
                                         _138_ (net)
                  0.01    0.00    0.14 v _253_/B (HA_X1)
     1    1.87    0.01    0.06    0.20 v _253_/S (HA_X1)
                                         _140_ (net)
                  0.01    0.00    0.20 v _156_/A (INV_X1)
     1    3.32    0.01    0.02    0.22 ^ _156_/ZN (INV_X1)
                                         _142_ (net)
                  0.01    0.00    0.22 ^ _255_/A (HA_X1)
     1    1.13    0.02    0.04    0.26 ^ _255_/S (HA_X1)
                                         _144_ (net)
                  0.02    0.00    0.26 ^ _183_/A (BUF_X1)
     5    9.52    0.02    0.04    0.31 ^ _183_/Z (BUF_X1)
                                         _036_ (net)
                  0.02    0.00    0.31 ^ _192_/B2 (OAI21_X1)
     2    3.37    0.01    0.02    0.33 v _192_/ZN (OAI21_X1)
                                         _044_ (net)
                  0.01    0.00    0.33 v _193_/A2 (NOR2_X1)
     2    3.90    0.03    0.04    0.37 ^ _193_/ZN (NOR2_X1)
                                         _045_ (net)
                  0.03    0.00    0.37 ^ _210_/S (MUX2_X1)
     1    0.87    0.01    0.06    0.43 v _210_/Z (MUX2_X1)
                                         _060_ (net)
                  0.01    0.00    0.43 v _214_/A1 (OR4_X1)
     1    1.38    0.02    0.08    0.51 v _214_/ZN (OR4_X1)
                                         _023_ (net)
                  0.02    0.00    0.51 v tmp4131[6]$_SDFF_PP0_/D (DFF_X1)
                                  0.51   data arrival time

                          0.75    0.75   clock clk (rise edge)
                          0.00    0.75   clock source latency
     1    6.30    0.00    0.00    0.75 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.75 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.01    0.01    0.03    0.78 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.78 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     9   10.71    0.01    0.04    0.82 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.82 ^ tmp4131[6]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.82   clock reconvergence pessimism
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.14683161675930023

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7396

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
9.048250198364258

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8641

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: tmp4129[3]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp4131[6]$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ tmp4129[3]$_SDFF_PP0_/CK (DFF_X1)
   0.07    0.14 v tmp4129[3]$_SDFF_PP0_/QN (DFF_X1)
   0.06    0.20 v _253_/S (HA_X1)
   0.02    0.22 ^ _156_/ZN (INV_X1)
   0.04    0.26 ^ _255_/S (HA_X1)
   0.04    0.31 ^ _183_/Z (BUF_X1)
   0.02    0.33 v _192_/ZN (OAI21_X1)
   0.04    0.37 ^ _193_/ZN (NOR2_X1)
   0.06    0.43 v _210_/Z (MUX2_X1)
   0.08    0.51 v _214_/ZN (OR4_X1)
   0.00    0.51 v tmp4131[6]$_SDFF_PP0_/D (DFF_X1)
           0.51   data arrival time

   0.75    0.75   clock clk (rise edge)
   0.00    0.75   clock source latency
   0.00    0.75 ^ clk (in)
   0.03    0.78 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.82 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.82 ^ tmp4131[6]$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.82   clock reconvergence pessimism
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.51   data arrival time
---------------------------------------------------------
           0.27   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tmp4128[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp4131[0]$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ tmp4128[0]$_SDFF_PP0_/CK (DFF_X1)
   0.07    0.14 ^ tmp4128[0]$_SDFF_PP0_/QN (DFF_X1)
   0.02    0.16 v _259_/S (HA_X1)
   0.02    0.18 ^ _180_/ZN (NOR2_X1)
   0.00    0.18 ^ tmp4131[0]$_SDFF_PP0_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ tmp4131[0]$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.01    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.5134

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.2653

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
51.675107

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.79e-04   9.61e-06   2.66e-06   2.92e-04  50.1%
Combinational          6.75e-05   5.62e-05   3.81e-06   1.28e-04  21.9%
Clock                  7.78e-05   8.54e-05   1.75e-07   1.63e-04  28.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.25e-04   1.51e-04   6.65e-06   5.83e-04 100.0%
                          72.9%      26.0%       1.1%
