#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
<<<<<<< HEAD
S_0x55d255c2ee80 .scope module, "controller_tb" "controller_tb" 2 1;
 .timescale 0 0;
v0x55d255c67630_0 .net *"_s13", 14 0, v0x55d255c686f0_0;  1 drivers
RS_0x7f5c6fb6d018 .resolv tri, v0x55d255c2ce20_0, L_0x55d255c717b0;
v0x55d255c67730_0 .net8 "alucontrol", 2 0, RS_0x7f5c6fb6d018;  2 drivers
RS_0x7f5c6fb6d168 .resolv tri, L_0x55d255c702a0, L_0x55d255c70f20;
v0x55d255c677f0_0 .net8 "alusrca", 0 0, RS_0x7f5c6fb6d168;  2 drivers
RS_0x7f5c6fb6d198 .resolv tri, L_0x55d255c70760, L_0x55d255c71580;
v0x55d255c678e0_0 .net8 "alusrcb", 1 0, RS_0x7f5c6fb6d198;  2 drivers
v0x55d255c679d0_0 .var "clk", 0 0;
v0x55d255c67b10_0 .var "errors", 14 0;
v0x55d255c67bf0_0 .var "funct", 5 0;
RS_0x7f5c6fb6d258 .resolv tri, L_0x55d255c70420, L_0x55d255c71050;
v0x55d255c67d00_0 .net8 "iord", 0 0, RS_0x7f5c6fb6d258;  2 drivers
RS_0x7f5c6fb6d288 .resolv tri, L_0x55d255c70160, L_0x55d255c70c30;
v0x55d255c67df0_0 .net8 "irwrite", 0 0, RS_0x7f5c6fb6d288;  2 drivers
RS_0x7f5c6fb6d2b8 .resolv tri, L_0x55d255c704c0, L_0x55d255c711c0;
v0x55d255c67e90_0 .net8 "memtoreg", 0 0, RS_0x7f5c6fb6d2b8;  2 drivers
RS_0x7f5c6fb6d2e8 .resolv tri, L_0x55d255c70070, L_0x55d255c70b90;
v0x55d255c67f80_0 .net8 "memwrite", 0 0, RS_0x7f5c6fb6d2e8;  2 drivers
v0x55d255c68070_0 .var "op", 5 0;
RS_0x7f5c6fb6d798 .resolv tri, L_0x55d255bfadc0, L_0x55d255c70af0;
v0x55d255c68180_0 .net8 "pcen", 0 0, RS_0x7f5c6fb6d798;  2 drivers
RS_0x7f5c6fb6d378 .resolv tri, L_0x55d255c70860, L_0x55d255c71620;
v0x55d255c68220_0 .net8 "pcsrc", 1 0, RS_0x7f5c6fb6d378;  2 drivers
RS_0x7f5c6fb6d3d8 .resolv tri, L_0x55d255c706c0, L_0x55d255c712f0;
v0x55d255c68310_0 .net8 "regdst", 0 0, RS_0x7f5c6fb6d3d8;  2 drivers
RS_0x7f5c6fb6d408 .resolv tri, L_0x55d255c70200, L_0x55d255c70d60;
v0x55d255c68400_0 .net8 "regwrite", 0 0, RS_0x7f5c6fb6d408;  2 drivers
v0x55d255c684f0_0 .var "reset", 0 0;
v0x55d255c686f0_0 .var "result", 14 0;
v0x55d255c687d0_0 .var "result_expected", 14 0;
v0x55d255c688b0 .array "testvector", 0 6, 38 0;
v0x55d255c68970_0 .var "vectornum", 14 0;
v0x55d255c68a50_0 .var "zero", 0 0;
E_0x55d255c041e0 .event negedge, v0x55d255c65660_0;
E_0x55d255c03dc0 .event posedge, v0x55d255c65660_0;
L_0x55d255c70af0 .part v0x55d255c686f0_0, 14, 1;
L_0x55d255c70b90 .part v0x55d255c686f0_0, 13, 1;
L_0x55d255c70c30 .part v0x55d255c686f0_0, 12, 1;
L_0x55d255c70d60 .part v0x55d255c686f0_0, 11, 1;
L_0x55d255c70f20 .part v0x55d255c686f0_0, 10, 1;
L_0x55d255c71050 .part v0x55d255c686f0_0, 9, 1;
L_0x55d255c711c0 .part v0x55d255c686f0_0, 8, 1;
L_0x55d255c712f0 .part v0x55d255c686f0_0, 7, 1;
L_0x55d255c71580 .part v0x55d255c686f0_0, 5, 2;
L_0x55d255c71620 .part v0x55d255c686f0_0, 3, 2;
L_0x55d255c717b0 .part v0x55d255c686f0_0, 0, 3;
S_0x55d255c2bf60 .scope module, "dut" "controller" 2 13, 3 30 0, S_0x55d255c2ee80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 6 "funct"
    .port_info 4 /INPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "pcen"
    .port_info 6 /OUTPUT 1 "memwrite"
    .port_info 7 /OUTPUT 1 "irwrite"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrca"
    .port_info 10 /OUTPUT 1 "iord"
    .port_info 11 /OUTPUT 1 "memtoreg"
    .port_info 12 /OUTPUT 1 "regdst"
    .port_info 13 /OUTPUT 2 "alusrcb"
    .port_info 14 /OUTPUT 2 "pcsrc"
    .port_info 15 /OUTPUT 3 "alucontrol"
L_0x55d255bfacb0 .functor AND 1, L_0x55d255c70340, v0x55d255c68a50_0, C4<1>, C4<1>;
L_0x55d255bfadc0 .functor OR 1, L_0x55d255bfacb0, L_0x55d255c6ff80, C4<0>, C4<0>;
v0x55d255c66470_0 .net *"_s0", 0 0, L_0x55d255bfacb0;  1 drivers
v0x55d255c66570_0 .net8 "alucontrol", 2 0, RS_0x7f5c6fb6d018;  alias, 2 drivers
v0x55d255c66630_0 .net "aluop", 1 0, L_0x55d255c70900;  1 drivers
v0x55d255c66700_0 .net8 "alusrca", 0 0, RS_0x7f5c6fb6d168;  alias, 2 drivers
v0x55d255c667a0_0 .net8 "alusrcb", 1 0, RS_0x7f5c6fb6d198;  alias, 2 drivers
v0x55d255c66890_0 .net "branch", 0 0, L_0x55d255c70340;  1 drivers
v0x55d255c66960_0 .net "clk", 0 0, v0x55d255c679d0_0;  1 drivers
v0x55d255c66a30_0 .net "funct", 5 0, v0x55d255c67bf0_0;  1 drivers
v0x55d255c66b00_0 .net8 "iord", 0 0, RS_0x7f5c6fb6d258;  alias, 2 drivers
v0x55d255c66bd0_0 .net8 "irwrite", 0 0, RS_0x7f5c6fb6d288;  alias, 2 drivers
v0x55d255c66ca0_0 .net8 "memtoreg", 0 0, RS_0x7f5c6fb6d2b8;  alias, 2 drivers
v0x55d255c66d70_0 .net8 "memwrite", 0 0, RS_0x7f5c6fb6d2e8;  alias, 2 drivers
v0x55d255c66e40_0 .net "op", 5 0, v0x55d255c68070_0;  1 drivers
v0x55d255c66f10_0 .net8 "pcen", 0 0, RS_0x7f5c6fb6d798;  alias, 2 drivers
v0x55d255c66fb0_0 .net8 "pcsrc", 1 0, RS_0x7f5c6fb6d378;  alias, 2 drivers
v0x55d255c67080_0 .net "pcwrite", 0 0, L_0x55d255c6ff80;  1 drivers
v0x55d255c67150_0 .net8 "regdst", 0 0, RS_0x7f5c6fb6d3d8;  alias, 2 drivers
v0x55d255c67330_0 .net8 "regwrite", 0 0, RS_0x7f5c6fb6d408;  alias, 2 drivers
v0x55d255c67400_0 .net "reset", 0 0, v0x55d255c684f0_0;  1 drivers
v0x55d255c674d0_0 .net "zero", 0 0, v0x55d255c68a50_0;  1 drivers
S_0x55d255c2e820 .scope module, "ad" "aludec" 3 46, 3 139 0, S_0x55d255c2bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x55d255c2ce20_0 .var "alucontrol", 2 0;
v0x55d255c63f20_0 .net "aluop", 1 0, L_0x55d255c70900;  alias, 1 drivers
v0x55d255c64000_0 .net "funct", 5 0, v0x55d255c67bf0_0;  alias, 1 drivers
E_0x55d255c466b0 .event edge, v0x55d255c63f20_0, v0x55d255c64000_0;
S_0x55d255c64140 .scope module, "md" "maindec" 3 42, 3 51 0, S_0x55d255c2bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /OUTPUT 1 "pcwrite"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "irwrite"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "alusrca"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 1 "iord"
    .port_info 10 /OUTPUT 1 "memtoreg"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 2 "alusrcb"
    .port_info 13 /OUTPUT 2 "pcsrc"
    .port_info 14 /OUTPUT 2 "aluop"
P_0x55d255c64310 .param/l "ADDI" 0 3 76, C4<001000>;
P_0x55d255c64350 .param/l "ADDIEX" 0 3 68, C4<1001>;
P_0x55d255c64390 .param/l "ADDIWB" 0 3 69, C4<1010>;
P_0x55d255c643d0 .param/l "BEQ" 0 3 75, C4<000100>;
P_0x55d255c64410 .param/l "BEQEX" 0 3 67, C4<1000>;
P_0x55d255c64450 .param/l "DECODE" 0 3 60, C4<0001>;
P_0x55d255c64490 .param/l "FETCH" 0 3 59, C4<0000>;
P_0x55d255c644d0 .param/l "J" 0 3 77, C4<000010>;
P_0x55d255c64510 .param/l "JEX" 0 3 70, C4<1011>;
P_0x55d255c64550 .param/l "LW" 0 3 72, C4<100011>;
P_0x55d255c64590 .param/l "MEMADR" 0 3 61, C4<0010>;
P_0x55d255c645d0 .param/l "MEMRD" 0 3 62, C4<0011>;
P_0x55d255c64610 .param/l "MEMWB" 0 3 63, C4<0100>;
P_0x55d255c64650 .param/l "MEMWR" 0 3 64, C4<0101>;
P_0x55d255c64690 .param/l "RTYPE" 0 3 74, C4<000000>;
P_0x55d255c646d0 .param/l "RTYPEEX" 0 3 65, C4<0110>;
P_0x55d255c64710 .param/l "RTYPEWB" 0 3 66, C4<0111>;
P_0x55d255c64750 .param/l "SW" 0 3 73, C4<101011>;
v0x55d255c651d0_0 .net *"_s14", 14 0, v0x55d255c65720_0;  1 drivers
v0x55d255c652d0_0 .net "aluop", 1 0, L_0x55d255c70900;  alias, 1 drivers
v0x55d255c653c0_0 .net8 "alusrca", 0 0, RS_0x7f5c6fb6d168;  alias, 2 drivers
v0x55d255c65490_0 .net8 "alusrcb", 1 0, RS_0x7f5c6fb6d198;  alias, 2 drivers
v0x55d255c65550_0 .net "branch", 0 0, L_0x55d255c70340;  alias, 1 drivers
v0x55d255c65660_0 .net "clk", 0 0, v0x55d255c679d0_0;  alias, 1 drivers
v0x55d255c65720_0 .var "controls", 14 0;
v0x55d255c65800_0 .net8 "iord", 0 0, RS_0x7f5c6fb6d258;  alias, 2 drivers
v0x55d255c658c0_0 .net8 "irwrite", 0 0, RS_0x7f5c6fb6d288;  alias, 2 drivers
v0x55d255c65a10_0 .net8 "memtoreg", 0 0, RS_0x7f5c6fb6d2b8;  alias, 2 drivers
v0x55d255c65ad0_0 .net8 "memwrite", 0 0, RS_0x7f5c6fb6d2e8;  alias, 2 drivers
v0x55d255c65b90_0 .var "nextstate", 3 0;
v0x55d255c65c70_0 .net "op", 5 0, v0x55d255c68070_0;  alias, 1 drivers
v0x55d255c65d50_0 .net8 "pcsrc", 1 0, RS_0x7f5c6fb6d378;  alias, 2 drivers
v0x55d255c65e30_0 .net "pcwrite", 0 0, L_0x55d255c6ff80;  alias, 1 drivers
v0x55d255c65ef0_0 .net8 "regdst", 0 0, RS_0x7f5c6fb6d3d8;  alias, 2 drivers
v0x55d255c65fb0_0 .net8 "regwrite", 0 0, RS_0x7f5c6fb6d408;  alias, 2 drivers
v0x55d255c66070_0 .net "reset", 0 0, v0x55d255c684f0_0;  alias, 1 drivers
v0x55d255c66130_0 .var "state", 3 0;
E_0x55d255c46810 .event edge, v0x55d255c66130_0;
E_0x55d255c65110 .event edge, v0x55d255c66130_0, v0x55d255c65c70_0;
E_0x55d255c65170 .event posedge, v0x55d255c66070_0, v0x55d255c65660_0;
L_0x55d255c6ff80 .part v0x55d255c65720_0, 14, 1;
L_0x55d255c70070 .part v0x55d255c65720_0, 13, 1;
L_0x55d255c70160 .part v0x55d255c65720_0, 12, 1;
L_0x55d255c70200 .part v0x55d255c65720_0, 11, 1;
L_0x55d255c702a0 .part v0x55d255c65720_0, 10, 1;
L_0x55d255c70340 .part v0x55d255c65720_0, 9, 1;
L_0x55d255c70420 .part v0x55d255c65720_0, 8, 1;
L_0x55d255c704c0 .part v0x55d255c65720_0, 7, 1;
L_0x55d255c706c0 .part v0x55d255c65720_0, 6, 1;
L_0x55d255c70760 .part v0x55d255c65720_0, 4, 2;
L_0x55d255c70860 .part v0x55d255c65720_0, 2, 2;
L_0x55d255c70900 .part v0x55d255c65720_0, 0, 2;
S_0x55d255c2ea40 .scope module, "mips" "mips" 3 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "adr"
    .port_info 3 /OUTPUT 32 "writedata"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /INPUT 32 "readdata"
o0x7f5c6fb6e6c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d255c6ca80_0 .net "adr", 31 0, o0x7f5c6fb6e6c8;  0 drivers
v0x55d255c6e240_0 .net "alucontrol", 2 0, v0x55d255c69130_0;  1 drivers
v0x55d255c6e2e0_0 .net "alusrca", 0 0, L_0x55d255c71c80;  1 drivers
v0x55d255c6e380_0 .net "alusrcb", 1 0, L_0x55d255c722a0;  1 drivers
o0x7f5c6fb6ddc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d255c6e420_0 .net "clk", 0 0, o0x7f5c6fb6ddc8;  0 drivers
v0x55d255c6e510_0 .net "funct", 5 0, L_0x55d255c727e0;  1 drivers
v0x55d255c6e5d0_0 .net "iord", 0 0, L_0x55d255c71e90;  1 drivers
v0x55d255c6e670_0 .net "irwrite", 0 0, L_0x55d255c71990;  1 drivers
v0x55d255c6e710_0 .net "memtoreg", 0 0, L_0x55d255c71fc0;  1 drivers
v0x55d255c6e7b0_0 .net "memwrite", 0 0, L_0x55d255c718f0;  1 drivers
v0x55d255c6e850_0 .net "op", 5 0, L_0x55d255c726b0;  1 drivers
v0x55d255c6e910_0 .net "pcen", 0 0, L_0x55d255bfb640;  1 drivers
v0x55d255c6ea00_0 .net "pcsrc", 1 0, L_0x55d255c72430;  1 drivers
o0x7f5c6fb6e728 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d255c6eac0_0 .net "readdata", 31 0, o0x7f5c6fb6e728;  0 drivers
v0x55d255c6eb80_0 .net "regdst", 0 0, L_0x55d255c72200;  1 drivers
v0x55d255c6ec20_0 .net "regwrite", 0 0, L_0x55d255c71ac0;  1 drivers
o0x7f5c6fb6e008 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d255c6ecc0_0 .net "reset", 0 0, o0x7f5c6fb6e008;  0 drivers
o0x7f5c6fb6e758 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d255c6ee70_0 .net "writedata", 31 0, o0x7f5c6fb6e758;  0 drivers
o0x7f5c6fb6e398 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d255c6ef10_0 .net "zero", 0 0, o0x7f5c6fb6e398;  0 drivers
S_0x55d255c68af0 .scope module, "c" "controller" 3 18, 3 30 0, S_0x55d255c2ea40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 6 "funct"
    .port_info 4 /INPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "pcen"
    .port_info 6 /OUTPUT 1 "memwrite"
    .port_info 7 /OUTPUT 1 "irwrite"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrca"
    .port_info 10 /OUTPUT 1 "iord"
    .port_info 11 /OUTPUT 1 "memtoreg"
    .port_info 12 /OUTPUT 1 "regdst"
    .port_info 13 /OUTPUT 2 "alusrcb"
    .port_info 14 /OUTPUT 2 "pcsrc"
    .port_info 15 /OUTPUT 3 "alucontrol"
L_0x55d255bfafe0 .functor AND 1, L_0x55d255c71db0, o0x7f5c6fb6e398, C4<1>, C4<1>;
L_0x55d255bfb640 .functor OR 1, L_0x55d255bfafe0, L_0x55d255c71850, C4<0>, C4<0>;
v0x55d255c6b7b0_0 .net *"_s0", 0 0, L_0x55d255bfafe0;  1 drivers
v0x55d255c6b8b0_0 .net "alucontrol", 2 0, v0x55d255c69130_0;  alias, 1 drivers
v0x55d255c6b970_0 .net "aluop", 1 0, L_0x55d255c72560;  1 drivers
v0x55d255c6ba10_0 .net "alusrca", 0 0, L_0x55d255c71c80;  alias, 1 drivers
v0x55d255c6bab0_0 .net "alusrcb", 1 0, L_0x55d255c722a0;  alias, 1 drivers
v0x55d255c6bba0_0 .net "branch", 0 0, L_0x55d255c71db0;  1 drivers
v0x55d255c6bc40_0 .net "clk", 0 0, o0x7f5c6fb6ddc8;  alias, 0 drivers
v0x55d255c6bce0_0 .net "funct", 5 0, L_0x55d255c727e0;  alias, 1 drivers
v0x55d255c6bdb0_0 .net "iord", 0 0, L_0x55d255c71e90;  alias, 1 drivers
v0x55d255c6be80_0 .net "irwrite", 0 0, L_0x55d255c71990;  alias, 1 drivers
v0x55d255c6bf50_0 .net "memtoreg", 0 0, L_0x55d255c71fc0;  alias, 1 drivers
v0x55d255c6c020_0 .net "memwrite", 0 0, L_0x55d255c718f0;  alias, 1 drivers
v0x55d255c6c0f0_0 .net "op", 5 0, L_0x55d255c726b0;  alias, 1 drivers
v0x55d255c6c1c0_0 .net "pcen", 0 0, L_0x55d255bfb640;  alias, 1 drivers
v0x55d255c6c260_0 .net "pcsrc", 1 0, L_0x55d255c72430;  alias, 1 drivers
v0x55d255c6c330_0 .net "pcwrite", 0 0, L_0x55d255c71850;  1 drivers
v0x55d255c6c400_0 .net "regdst", 0 0, L_0x55d255c72200;  alias, 1 drivers
v0x55d255c6c5e0_0 .net "regwrite", 0 0, L_0x55d255c71ac0;  alias, 1 drivers
v0x55d255c6c6b0_0 .net "reset", 0 0, o0x7f5c6fb6e008;  alias, 0 drivers
v0x55d255c6c780_0 .net "zero", 0 0, o0x7f5c6fb6e398;  alias, 0 drivers
S_0x55d255c68e50 .scope module, "ad" "aludec" 3 46, 3 139 0, S_0x55d255c68af0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x55d255c69130_0 .var "alucontrol", 2 0;
v0x55d255c69230_0 .net "aluop", 1 0, L_0x55d255c72560;  alias, 1 drivers
v0x55d255c69310_0 .net "funct", 5 0, L_0x55d255c727e0;  alias, 1 drivers
E_0x55d255c690b0 .event edge, v0x55d255c69230_0, v0x55d255c69310_0;
S_0x55d255c69450 .scope module, "md" "maindec" 3 42, 3 51 0, S_0x55d255c68af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /OUTPUT 1 "pcwrite"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "irwrite"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "alusrca"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 1 "iord"
    .port_info 10 /OUTPUT 1 "memtoreg"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 2 "alusrcb"
    .port_info 13 /OUTPUT 2 "pcsrc"
    .port_info 14 /OUTPUT 2 "aluop"
P_0x55d255c69620 .param/l "ADDI" 0 3 76, C4<001000>;
P_0x55d255c69660 .param/l "ADDIEX" 0 3 68, C4<1001>;
P_0x55d255c696a0 .param/l "ADDIWB" 0 3 69, C4<1010>;
P_0x55d255c696e0 .param/l "BEQ" 0 3 75, C4<000100>;
P_0x55d255c69720 .param/l "BEQEX" 0 3 67, C4<1000>;
P_0x55d255c69760 .param/l "DECODE" 0 3 60, C4<0001>;
P_0x55d255c697a0 .param/l "FETCH" 0 3 59, C4<0000>;
P_0x55d255c697e0 .param/l "J" 0 3 77, C4<000010>;
P_0x55d255c69820 .param/l "JEX" 0 3 70, C4<1011>;
P_0x55d255c69860 .param/l "LW" 0 3 72, C4<100011>;
P_0x55d255c698a0 .param/l "MEMADR" 0 3 61, C4<0010>;
P_0x55d255c698e0 .param/l "MEMRD" 0 3 62, C4<0011>;
P_0x55d255c69920 .param/l "MEMWB" 0 3 63, C4<0100>;
P_0x55d255c69960 .param/l "MEMWR" 0 3 64, C4<0101>;
P_0x55d255c699a0 .param/l "RTYPE" 0 3 74, C4<000000>;
P_0x55d255c699e0 .param/l "RTYPEEX" 0 3 65, C4<0110>;
P_0x55d255c69a20 .param/l "RTYPEWB" 0 3 66, C4<0111>;
P_0x55d255c69a60 .param/l "SW" 0 3 73, C4<101011>;
v0x55d255c6a460_0 .net *"_s14", 14 0, v0x55d255c6a950_0;  1 drivers
v0x55d255c6a560_0 .net "aluop", 1 0, L_0x55d255c72560;  alias, 1 drivers
v0x55d255c6a620_0 .net "alusrca", 0 0, L_0x55d255c71c80;  alias, 1 drivers
v0x55d255c6a6c0_0 .net "alusrcb", 1 0, L_0x55d255c722a0;  alias, 1 drivers
v0x55d255c6a780_0 .net "branch", 0 0, L_0x55d255c71db0;  alias, 1 drivers
v0x55d255c6a890_0 .net "clk", 0 0, o0x7f5c6fb6ddc8;  alias, 0 drivers
v0x55d255c6a950_0 .var "controls", 14 0;
v0x55d255c6aa30_0 .net "iord", 0 0, L_0x55d255c71e90;  alias, 1 drivers
v0x55d255c6aaf0_0 .net "irwrite", 0 0, L_0x55d255c71990;  alias, 1 drivers
v0x55d255c6ac40_0 .net "memtoreg", 0 0, L_0x55d255c71fc0;  alias, 1 drivers
v0x55d255c6ad00_0 .net "memwrite", 0 0, L_0x55d255c718f0;  alias, 1 drivers
v0x55d255c6adc0_0 .var "nextstate", 3 0;
v0x55d255c6aea0_0 .net "op", 5 0, L_0x55d255c726b0;  alias, 1 drivers
v0x55d255c6af80_0 .net "pcsrc", 1 0, L_0x55d255c72430;  alias, 1 drivers
v0x55d255c6b060_0 .net "pcwrite", 0 0, L_0x55d255c71850;  alias, 1 drivers
v0x55d255c6b120_0 .net "regdst", 0 0, L_0x55d255c72200;  alias, 1 drivers
v0x55d255c6b1e0_0 .net "regwrite", 0 0, L_0x55d255c71ac0;  alias, 1 drivers
v0x55d255c6b3b0_0 .net "reset", 0 0, o0x7f5c6fb6e008;  alias, 0 drivers
v0x55d255c6b470_0 .var "state", 3 0;
E_0x55d255c6a340 .event edge, v0x55d255c6b470_0;
E_0x55d255c6a3a0 .event edge, v0x55d255c6b470_0, v0x55d255c6aea0_0;
E_0x55d255c6a400 .event posedge, v0x55d255c6b3b0_0, v0x55d255c6a890_0;
L_0x55d255c71850 .part v0x55d255c6a950_0, 14, 1;
L_0x55d255c718f0 .part v0x55d255c6a950_0, 13, 1;
L_0x55d255c71990 .part v0x55d255c6a950_0, 12, 1;
L_0x55d255c71ac0 .part v0x55d255c6a950_0, 11, 1;
L_0x55d255c71c80 .part v0x55d255c6a950_0, 10, 1;
L_0x55d255c71db0 .part v0x55d255c6a950_0, 9, 1;
L_0x55d255c71e90 .part v0x55d255c6a950_0, 8, 1;
L_0x55d255c71fc0 .part v0x55d255c6a950_0, 7, 1;
L_0x55d255c72200 .part v0x55d255c6a950_0, 6, 1;
L_0x55d255c722a0 .part v0x55d255c6a950_0, 4, 2;
L_0x55d255c72430 .part v0x55d255c6a950_0, 2, 2;
L_0x55d255c72560 .part v0x55d255c6a950_0, 0, 2;
S_0x55d255c6c8e0 .scope module, "dp" "datapath" 3 22, 3 169 0, S_0x55d255c2ea40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "pcen"
    .port_info 3 /INPUT 1 "irwrite"
    .port_info 4 /INPUT 1 "regwrite"
    .port_info 5 /INPUT 1 "alusrca"
    .port_info 6 /INPUT 1 "iord"
    .port_info 7 /INPUT 1 "memtoreg"
    .port_info 8 /INPUT 1 "regdst"
    .port_info 9 /INPUT 2 "alusrcb"
    .port_info 10 /INPUT 2 "pcsrc"
    .port_info 11 /INPUT 3 "alucontrol"
    .port_info 12 /OUTPUT 6 "op"
    .port_info 13 /OUTPUT 6 "funct"
    .port_info 14 /OUTPUT 1 "zero"
    .port_info 15 /OUTPUT 32 "adr"
    .port_info 16 /OUTPUT 32 "writedata"
    .port_info 17 /INPUT 32 "readdata"
v0x55d255c6cce0_0 .net "adr", 31 0, o0x7f5c6fb6e6c8;  alias, 0 drivers
v0x55d255c6cdc0_0 .net "alucontrol", 2 0, v0x55d255c69130_0;  alias, 1 drivers
v0x55d255c6ced0_0 .net "alusrca", 0 0, L_0x55d255c71c80;  alias, 1 drivers
v0x55d255c6cfc0_0 .net "alusrcb", 1 0, L_0x55d255c722a0;  alias, 1 drivers
v0x55d255c6d0b0_0 .net "clk", 0 0, o0x7f5c6fb6ddc8;  alias, 0 drivers
v0x55d255c6d1f0_0 .net "funct", 5 0, L_0x55d255c727e0;  alias, 1 drivers
o0x7f5c6fb6e6f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d255c6d300_0 .net "instr", 31 0, o0x7f5c6fb6e6f8;  0 drivers
v0x55d255c6d3e0_0 .net "iord", 0 0, L_0x55d255c71e90;  alias, 1 drivers
v0x55d255c6d4d0_0 .net "irwrite", 0 0, L_0x55d255c71990;  alias, 1 drivers
v0x55d255c6d570_0 .net "memtoreg", 0 0, L_0x55d255c71fc0;  alias, 1 drivers
v0x55d255c6d660_0 .net "op", 5 0, L_0x55d255c726b0;  alias, 1 drivers
v0x55d255c6d770_0 .net "pcen", 0 0, L_0x55d255bfb640;  alias, 1 drivers
v0x55d255c6d810_0 .net "pcsrc", 1 0, L_0x55d255c72430;  alias, 1 drivers
v0x55d255c6d900_0 .net "readdata", 31 0, o0x7f5c6fb6e728;  alias, 0 drivers
v0x55d255c6d9e0_0 .net "regdst", 0 0, L_0x55d255c72200;  alias, 1 drivers
v0x55d255c6dad0_0 .net "regwrite", 0 0, L_0x55d255c71ac0;  alias, 1 drivers
v0x55d255c6dbc0_0 .net "reset", 0 0, o0x7f5c6fb6e008;  alias, 0 drivers
v0x55d255c6ddc0_0 .net "writedata", 31 0, o0x7f5c6fb6e758;  alias, 0 drivers
v0x55d255c6dea0_0 .net "zero", 0 0, o0x7f5c6fb6e398;  alias, 0 drivers
L_0x55d255c726b0 .part o0x7f5c6fb6e6f8, 26, 6;
L_0x55d255c727e0 .part o0x7f5c6fb6e6f8, 0, 6;
S_0x55d255c2d7e0 .scope module, "mux3" "mux3" 3 213;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 2 "s"
    .port_info 4 /OUTPUT 8 "y"
P_0x55d255c44370 .param/l "WIDTH" 0 3 213, +C4<00000000000000000000000000001000>;
v0x55d255c6f0e0_0 .net *"_s1", 0 0, L_0x55d255c72910;  1 drivers
v0x55d255c6f1e0_0 .net *"_s3", 0 0, L_0x55d255c729b0;  1 drivers
v0x55d255c6f2c0_0 .net *"_s4", 7 0, L_0x55d255c72a50;  1 drivers
o0x7f5c6fb6ec98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d255c6f380_0 .net "d0", 7 0, o0x7f5c6fb6ec98;  0 drivers
o0x7f5c6fb6ecc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d255c6f460_0 .net "d1", 7 0, o0x7f5c6fb6ecc8;  0 drivers
o0x7f5c6fb6ecf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d255c6f590_0 .net "d2", 7 0, o0x7f5c6fb6ecf8;  0 drivers
o0x7f5c6fb6ed28 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55d255c6f670_0 .net "s", 1 0, o0x7f5c6fb6ed28;  0 drivers
v0x55d255c6f750_0 .net "y", 7 0, L_0x55d255c72af0;  1 drivers
L_0x55d255c72910 .part o0x7f5c6fb6ed28, 1, 1;
L_0x55d255c729b0 .part o0x7f5c6fb6ed28, 0, 1;
L_0x55d255c72a50 .functor MUXZ 8, o0x7f5c6fb6ec98, o0x7f5c6fb6ecc8, L_0x55d255c729b0, C4<>;
L_0x55d255c72af0 .delay 8 (1,1,1) L_0x55d255c72af0/d;
L_0x55d255c72af0/d .functor MUXZ 8, L_0x55d255c72a50, o0x7f5c6fb6ecf8, L_0x55d255c72910, C4<>;
S_0x55d255c2d180 .scope module, "mux4" "mux4" 3 221;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x55d255c2b000 .param/l "WIDTH" 0 3 221, +C4<00000000000000000000000000001000>;
o0x7f5c6fb6ee78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d255c6f8f0_0 .net "d0", 7 0, o0x7f5c6fb6ee78;  0 drivers
o0x7f5c6fb6eea8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d255c6f9f0_0 .net "d1", 7 0, o0x7f5c6fb6eea8;  0 drivers
o0x7f5c6fb6eed8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d255c6fad0_0 .net "d2", 7 0, o0x7f5c6fb6eed8;  0 drivers
o0x7f5c6fb6ef08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d255c6fb90_0 .net "d3", 7 0, o0x7f5c6fb6ef08;  0 drivers
o0x7f5c6fb6ef38 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55d255c6fc70_0 .net "s", 1 0, o0x7f5c6fb6ef38;  0 drivers
v0x55d255c6fda0_0 .var "y", 7 0;
E_0x55d255bf4da0/0 .event edge, v0x55d255c6fc70_0, v0x55d255c6f8f0_0, v0x55d255c6f9f0_0, v0x55d255c6fad0_0;
E_0x55d255bf4da0/1 .event edge, v0x55d255c6fb90_0;
E_0x55d255bf4da0 .event/or E_0x55d255bf4da0/0, E_0x55d255bf4da0/1;
    .scope S_0x55d255c64140;
T_0 ;
    %wait E_0x55d255c65170;
    %load/vec4 v0x55d255c66070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d255c66130_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d255c65b90_0;
    %assign/vec4 v0x55d255c66130_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d255c64140;
T_1 ;
    %wait E_0x55d255c65110;
    %load/vec4 v0x55d255c66130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
=======
S_00F68210 .scope module, "controller_tb" "controller_tb" 2 1;
 .timescale 0 0;
v00FBC4C0_0 .net *"_s13", 14 0, v00FBC7D8_0; 1 drivers
RS_00F88C94 .resolv tri, v001FDD60_0, L_00FBFD80, C4<zzz>, C4<zzz>;
v00FBC0F8_0 .net8 "alucontrol", 2 0, RS_00F88C94; 2 drivers
RS_00F88CF4 .resolv tri, L_00FBFCD0, L_00FC0250, C4<z>, C4<z>;
v00FBC150_0 .net8 "alusrca", 0 0, RS_00F88CF4; 2 drivers
RS_00F88D0C .resolv tri, L_00FBFD28, L_00FC04B8, C4<zz>, C4<zz>;
v00FBC1A8_0 .net8 "alusrcb", 1 0, RS_00F88D0C; 2 drivers
v00FBBF40_0 .var "clk", 0 0;
v00FBC678_0 .var "errors", 14 0;
v00FBC200_0 .var "funct", 5 0;
RS_00F88D6C .resolv tri, L_00FBFC20, L_00FC02A8, C4<z>, C4<z>;
v00FBBE90_0 .net8 "iord", 0 0, RS_00F88D6C; 2 drivers
RS_00F88D84 .resolv tri, L_00FBFBC8, L_00FBFA10, C4<z>, C4<z>;
v00FBBEE8_0 .net8 "irwrite", 0 0, RS_00F88D84; 2 drivers
RS_00F88D9C .resolv tri, L_00FBFC78, L_00FC03B0, C4<z>, C4<z>;
v00FBC518_0 .net8 "memtoreg", 0 0, RS_00F88D9C; 2 drivers
RS_00F88DB4 .resolv tri, L_00FC01A0, L_00FBFDD8, C4<z>, C4<z>;
v00FBC258_0 .net8 "memwrite", 0 0, RS_00F88DB4; 2 drivers
v00FBC410_0 .var "op", 5 0;
RS_00F88EA4 .resolv tri, L_00FBFA68, L_00FBEF38, C4<z>, C4<z>;
v00FBC570_0 .net8 "pcen", 0 0, RS_00F88EA4; 2 drivers
RS_00F88DFC .resolv tri, L_00FC01F8, L_00FC0828, C4<zz>, C4<zz>;
v00FBC2B0_0 .net8 "pcsrc", 1 0, RS_00F88DFC; 2 drivers
RS_00F88E2C .resolv tri, L_00FBFFE8, L_00FC06C8, C4<z>, C4<z>;
v00FBC6D0_0 .net8 "regdst", 0 0, RS_00F88E2C; 2 drivers
RS_00F88E44 .resolv tri, L_00FC0300, L_00FC0040, C4<z>, C4<z>;
v00FBC728_0 .net8 "regwrite", 0 0, RS_00F88E44; 2 drivers
v00FBC780_0 .var "reset", 0 0;
v00FBC7D8_0 .var "result", 14 0;
v00FBBD30_0 .var "result_expected", 14 0;
v00FBBD88 .array "testvector", 0 6, 38 0;
v00FBBDE0_0 .var "vectornum", 14 0;
v00FBBE38_0 .var "zero", 0 0;
E_00F6D998 .event negedge, v001F3848_0;
E_00F6D9D8 .event posedge, v001F3848_0;
L_00FBFA68 .part v00FBC7D8_0, 14, 1;
L_00FC01A0 .part v00FBC7D8_0, 13, 1;
L_00FBFBC8 .part v00FBC7D8_0, 12, 1;
L_00FC0300 .part v00FBC7D8_0, 11, 1;
L_00FBFCD0 .part v00FBC7D8_0, 10, 1;
L_00FBFC20 .part v00FBC7D8_0, 9, 1;
L_00FBFC78 .part v00FBC7D8_0, 8, 1;
L_00FBFFE8 .part v00FBC7D8_0, 7, 1;
L_00FBFD28 .part v00FBC7D8_0, 5, 2;
L_00FC01F8 .part v00FBC7D8_0, 3, 2;
L_00FBFD80 .part v00FBC7D8_0, 0, 3;
S_00F67DD0 .scope module, "dut" "controller" 2 15, 3 30, S_00F68210;
 .timescale 0 0;
L_00FBEBB8 .functor AND 1, L_00FC0358, v00FBBE38_0, C4<1>, C4<1>;
L_00FBEF38 .functor OR 1, L_00FBEBB8, L_00FC0408, C4<0>, C4<0>;
v00FBB838_0 .net *"_s0", 0 0, L_00FBEBB8; 1 drivers
v00FBB520_0 .alias "alucontrol", 2 0, v00FBC0F8_0;
v00FBB890_0 .net "aluop", 1 0, L_00FC0880; 1 drivers
v00FBB578_0 .alias "alusrca", 0 0, v00FBC150_0;
v00FBB788_0 .alias "alusrcb", 1 0, v00FBC1A8_0;
v00FBBBA8_0 .net "branch", 0 0, L_00FC0358; 1 drivers
v00FBB5D0_0 .net "clk", 0 0, v00FBBF40_0; 1 drivers
v00FBB628_0 .net "funct", 5 0, v00FBC200_0; 1 drivers
v00FBB6D8_0 .alias "iord", 0 0, v00FBBE90_0;
v00FBB7E0_0 .alias "irwrite", 0 0, v00FBBEE8_0;
v00FBBFF0_0 .alias "memtoreg", 0 0, v00FBC518_0;
v00FBC308_0 .alias "memwrite", 0 0, v00FBC258_0;
v00FBC360_0 .net "op", 5 0, v00FBC410_0; 1 drivers
v00FBBF98_0 .alias "pcen", 0 0, v00FBC570_0;
v00FBC620_0 .alias "pcsrc", 1 0, v00FBC2B0_0;
v00FBC468_0 .net "pcwrite", 0 0, L_00FC0408; 1 drivers
v00FBC5C8_0 .alias "regdst", 0 0, v00FBC6D0_0;
v00FBC3B8_0 .alias "regwrite", 0 0, v00FBC728_0;
v00FBC048_0 .net "reset", 0 0, v00FBC780_0; 1 drivers
v00FBC0A0_0 .net "zero", 0 0, v00FBBE38_0; 1 drivers
S_00F68760 .scope module, "md" "maindec" 3 42, 3 51, S_00F67DD0;
 .timescale 0 0;
P_001FCE0C .param/l "ADDI" 3 76, C4<001000>;
P_001FCE20 .param/l "ADDIEX" 3 68, C4<1001>;
P_001FCE34 .param/l "ADDIWB" 3 69, C4<1010>;
P_001FCE48 .param/l "BEQ" 3 75, C4<000100>;
P_001FCE5C .param/l "BEQEX" 3 67, C4<1000>;
P_001FCE70 .param/l "DECODE" 3 60, C4<0001>;
P_001FCE84 .param/l "FETCH" 3 59, C4<0000>;
P_001FCE98 .param/l "J" 3 77, C4<000010>;
P_001FCEAC .param/l "JEX" 3 70, C4<1011>;
P_001FCEC0 .param/l "LW" 3 72, C4<100011>;
P_001FCED4 .param/l "MEMADR" 3 61, C4<0010>;
P_001FCEE8 .param/l "MEMRD" 3 62, C4<0011>;
P_001FCEFC .param/l "MEMWB" 3 63, C4<0100>;
P_001FCF10 .param/l "MEMWR" 3 64, C4<0101>;
P_001FCF24 .param/l "RTYPE" 3 74, C4<000000>;
P_001FCF38 .param/l "RTYPEEX" 3 65, C4<0110>;
P_001FCF4C .param/l "RTYPEWB" 3 66, C4<0111>;
P_001FCF60 .param/l "SW" 3 73, C4<101011>;
v00F7D638_0 .net *"_s14", 14 0, v001F38A0_0; 1 drivers
v00F7C3D8_0 .alias "aluop", 1 0, v00FBB890_0;
v00F7C430_0 .alias "alusrca", 0 0, v00FBC150_0;
v00F7C488_0 .alias "alusrcb", 1 0, v00FBC1A8_0;
v001F37F0_0 .alias "branch", 0 0, v00FBBBA8_0;
v001F3848_0 .alias "clk", 0 0, v00FBB5D0_0;
v001F38A0_0 .var "controls", 14 0;
v00FBB9F0_0 .alias "iord", 0 0, v00FBBE90_0;
v00FBB8E8_0 .alias "irwrite", 0 0, v00FBBEE8_0;
v00FBBC58_0 .alias "memtoreg", 0 0, v00FBC518_0;
v00FBB940_0 .alias "memwrite", 0 0, v00FBC258_0;
v00FBBAF8_0 .var "nextstate", 3 0;
v00FBB680_0 .alias "op", 5 0, v00FBC360_0;
v00FBBC00_0 .alias "pcsrc", 1 0, v00FBC2B0_0;
v00FBB998_0 .alias "pcwrite", 0 0, v00FBC468_0;
v00FBBB50_0 .alias "regdst", 0 0, v00FBC6D0_0;
v00FBBA48_0 .alias "regwrite", 0 0, v00FBC728_0;
v00FBB730_0 .alias "reset", 0 0, v00FBC048_0;
v00FBBAA0_0 .var "state", 3 0;
E_00F6D798 .event edge, v00FBBAA0_0;
E_00F6D6F8 .event edge, v00FBBAA0_0, v00FBB680_0;
E_00F6D9F8 .event posedge, v00FBB730_0, v001F3848_0;
L_00FC0408 .part v001F38A0_0, 14, 1;
L_00FBFDD8 .part v001F38A0_0, 13, 1;
L_00FBFA10 .part v001F38A0_0, 12, 1;
L_00FC0040 .part v001F38A0_0, 11, 1;
L_00FC0250 .part v001F38A0_0, 10, 1;
L_00FC0358 .part v001F38A0_0, 9, 1;
L_00FC02A8 .part v001F38A0_0, 8, 1;
L_00FC03B0 .part v001F38A0_0, 7, 1;
L_00FC06C8 .part v001F38A0_0, 6, 1;
L_00FC04B8 .part v001F38A0_0, 4, 2;
L_00FC0828 .part v001F38A0_0, 2, 2;
L_00FC0880 .part v001F38A0_0, 0, 2;
S_00F68430 .scope module, "ad" "aludec" 3 46, 3 157, S_00F67DD0;
 .timescale 0 0;
v001FDD60_0 .var "alucontrol", 2 0;
v00F7D588_0 .alias "aluop", 1 0, v00FBB890_0;
v00F7D5E0_0 .alias "funct", 5 0, v00FBB628_0;
E_00F6D818 .event edge, v00F7D588_0, v00F7D5E0_0;
S_00F68CB0 .scope module, "mips" "mips" 3 7;
 .timescale 0 0;
v00FBE2A0_0 .net "adr", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v00FBE5B8_0 .net "alucontrol", 2 0, v00FBD3C0_0; 1 drivers
v00FBE610_0 .net "alusrca", 0 0, L_00FC0720; 1 drivers
v00FBE2F8_0 .net "alusrcb", 1 0, L_00FC0618; 1 drivers
v00FBE3A8_0 .net "clk", 0 0, C4<z>; 0 drivers
v00FBE718_0 .net "funct", 5 0, L_00FC1A08; 1 drivers
v00FBE508_0 .net "iord", 0 0, L_00FC0510; 1 drivers
v00FBE400_0 .net "irwrite", 0 0, L_00FC07D0; 1 drivers
v00FBE1F0_0 .net "memtoreg", 0 0, L_00FC05C0; 1 drivers
v00FBE770_0 .net "memwrite", 0 0, L_00FC08D8; 1 drivers
v00FBE7C8_0 .net "op", 5 0, L_00FC18A8; 1 drivers
v00FBE560_0 .net "pcen", 0 0, L_00FBEC28; 1 drivers
v00FBE458_0 .net "pcsrc", 1 0, L_00FC1380; 1 drivers
v00FBE248_0 .net "readdata", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v00FBE4B0_0 .net "regdst", 0 0, L_00FC0568; 1 drivers
v00FBE668_0 .net "regwrite", 0 0, L_00FC0460; 1 drivers
v00FBE6C0_0 .net "reset", 0 0, C4<z>; 0 drivers
v00FBE820_0 .net "writedata", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v00FBE878_0 .net "zero", 0 0, C4<z>; 0 drivers
S_00F68870 .scope module, "c" "controller" 3 18, 3 30, S_00F68CB0;
 .timescale 0 0;
L_00FBEE20 .functor AND 1, L_00FC0778, C4<z>, C4<1>, C4<1>;
L_00FBEC28 .functor OR 1, L_00FBEE20, L_00FC0670, C4<0>, C4<0>;
v00FBCF48_0 .net *"_s0", 0 0, L_00FBEE20; 1 drivers
v00FBCEF0_0 .alias "alucontrol", 2 0, v00FBE5B8_0;
v00FBD100_0 .net "aluop", 1 0, L_00FC1B68; 1 drivers
v00FBD158_0 .alias "alusrca", 0 0, v00FBE610_0;
v00FBD208_0 .alias "alusrcb", 1 0, v00FBE2F8_0;
v00FBD890_0 .net "branch", 0 0, L_00FC0778; 1 drivers
v00FBDA48_0 .alias "clk", 0 0, v00FBE3A8_0;
v00FBDCB0_0 .alias "funct", 5 0, v00FBE718_0;
v00FBD9F0_0 .alias "iord", 0 0, v00FBE508_0;
v00FBD8E8_0 .alias "irwrite", 0 0, v00FBE400_0;
v00FBDAF8_0 .alias "memtoreg", 0 0, v00FBE1F0_0;
v00FBD940_0 .alias "memwrite", 0 0, v00FBE770_0;
v00FBDB50_0 .alias "op", 5 0, v00FBE7C8_0;
v00FBDAA0_0 .alias "pcen", 0 0, v00FBE560_0;
v00FBD838_0 .alias "pcsrc", 1 0, v00FBE458_0;
v00FBDBA8_0 .net "pcwrite", 0 0, L_00FC0670; 1 drivers
v00FBD998_0 .alias "regdst", 0 0, v00FBE4B0_0;
v00FBDC00_0 .alias "regwrite", 0 0, v00FBE668_0;
v00FBDC58_0 .alias "reset", 0 0, v00FBE6C0_0;
v00FBE350_0 .alias "zero", 0 0, v00FBE878_0;
S_00F67D48 .scope module, "md" "maindec" 3 42, 3 51, S_00F68870;
 .timescale 0 0;
P_001FD79C .param/l "ADDI" 3 76, C4<001000>;
P_001FD7B0 .param/l "ADDIEX" 3 68, C4<1001>;
P_001FD7C4 .param/l "ADDIWB" 3 69, C4<1010>;
P_001FD7D8 .param/l "BEQ" 3 75, C4<000100>;
P_001FD7EC .param/l "BEQEX" 3 67, C4<1000>;
P_001FD800 .param/l "DECODE" 3 60, C4<0001>;
P_001FD814 .param/l "FETCH" 3 59, C4<0000>;
P_001FD828 .param/l "J" 3 77, C4<000010>;
P_001FD83C .param/l "JEX" 3 70, C4<1011>;
P_001FD850 .param/l "LW" 3 72, C4<100011>;
P_001FD864 .param/l "MEMADR" 3 61, C4<0010>;
P_001FD878 .param/l "MEMRD" 3 62, C4<0011>;
P_001FD88C .param/l "MEMWB" 3 63, C4<0100>;
P_001FD8A0 .param/l "MEMWR" 3 64, C4<0101>;
P_001FD8B4 .param/l "RTYPE" 3 74, C4<000000>;
P_001FD8C8 .param/l "RTYPEEX" 3 65, C4<0110>;
P_001FD8DC .param/l "RTYPEWB" 3 66, C4<0111>;
P_001FD8F0 .param/l "SW" 3 73, C4<101011>;
v00FBD470_0 .net *"_s14", 14 0, v00FBD7E0_0; 1 drivers
v00FBD680_0 .alias "aluop", 1 0, v00FBD100_0;
v00FBD0A8_0 .alias "alusrca", 0 0, v00FBE610_0;
v00FBCFA0_0 .alias "alusrcb", 1 0, v00FBE2F8_0;
v00FBCFF8_0 .alias "branch", 0 0, v00FBD890_0;
v00FBD4C8_0 .alias "clk", 0 0, v00FBE3A8_0;
v00FBD7E0_0 .var "controls", 14 0;
v00FBD260_0 .alias "iord", 0 0, v00FBE508_0;
v00FBD050_0 .alias "irwrite", 0 0, v00FBE400_0;
v00FBD520_0 .alias "memtoreg", 0 0, v00FBE1F0_0;
v00FBD578_0 .alias "memwrite", 0 0, v00FBE770_0;
v00FBCDE8_0 .var "nextstate", 3 0;
v00FBD628_0 .alias "op", 5 0, v00FBE7C8_0;
v00FBD6D8_0 .alias "pcsrc", 1 0, v00FBE458_0;
v00FBD2B8_0 .alias "pcwrite", 0 0, v00FBDBA8_0;
v00FBCD38_0 .alias "regdst", 0 0, v00FBE4B0_0;
v00FBCD90_0 .alias "regwrite", 0 0, v00FBE668_0;
v00FBCE40_0 .alias "reset", 0 0, v00FBE6C0_0;
v00FBCE98_0 .var "state", 3 0;
E_00F6BCD8 .event edge, v00FBCE98_0;
E_00F6BD18 .event edge, v00FBCE98_0, v00FBCB48_0;
E_00F6BE18 .event posedge, v00FBD730_0, v00FBC888_0;
L_00FC0670 .part v00FBD7E0_0, 14, 1;
L_00FC08D8 .part v00FBD7E0_0, 13, 1;
L_00FC07D0 .part v00FBD7E0_0, 12, 1;
L_00FC0460 .part v00FBD7E0_0, 11, 1;
L_00FC0720 .part v00FBD7E0_0, 10, 1;
L_00FC0778 .part v00FBD7E0_0, 9, 1;
L_00FC0510 .part v00FBD7E0_0, 8, 1;
L_00FC05C0 .part v00FBD7E0_0, 7, 1;
L_00FC0568 .part v00FBD7E0_0, 6, 1;
L_00FC0618 .part v00FBD7E0_0, 4, 2;
L_00FC1380 .part v00FBD7E0_0, 2, 2;
L_00FC1B68 .part v00FBD7E0_0, 0, 2;
S_00F684B8 .scope module, "ad" "aludec" 3 46, 3 157, S_00F68870;
 .timescale 0 0;
v00FBD3C0_0 .var "alucontrol", 2 0;
v00FBD5D0_0 .alias "aluop", 1 0, v00FBD100_0;
v00FBD418_0 .alias "funct", 5 0, v00FBE718_0;
E_00F6BC98 .event edge, v00FBD5D0_0, v00FBC830_0;
S_00F67CC0 .scope module, "dp" "datapath" 3 22, 3 187, S_00F68CB0;
 .timescale 0 0;
v00FBCCA8_0 .alias "adr", 31 0, v00FBE2A0_0;
v00FBC9E8_0 .alias "alucontrol", 2 0, v00FBE5B8_0;
v00FBCAF0_0 .alias "alusrca", 0 0, v00FBE610_0;
v00FBCA40_0 .alias "alusrcb", 1 0, v00FBE2F8_0;
v00FBC888_0 .alias "clk", 0 0, v00FBE3A8_0;
v00FBC830_0 .alias "funct", 5 0, v00FBE718_0;
v00FBC8E0_0 .net "instr", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v00FBCBF8_0 .alias "iord", 0 0, v00FBE508_0;
v00FBCA98_0 .alias "irwrite", 0 0, v00FBE400_0;
v00FBCC50_0 .alias "memtoreg", 0 0, v00FBE1F0_0;
v00FBCB48_0 .alias "op", 5 0, v00FBE7C8_0;
v00FBC938_0 .alias "pcen", 0 0, v00FBE560_0;
v00FBCBA0_0 .alias "pcsrc", 1 0, v00FBE458_0;
v00FBC990_0 .alias "readdata", 31 0, v00FBE248_0;
v00FBD310_0 .alias "regdst", 0 0, v00FBE4B0_0;
v00FBD788_0 .alias "regwrite", 0 0, v00FBE668_0;
v00FBD730_0 .alias "reset", 0 0, v00FBE6C0_0;
v00FBD1B0_0 .alias "writedata", 31 0, v00FBE820_0;
v00FBD368_0 .alias "zero", 0 0, v00FBE878_0;
L_00FC18A8 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 26, 6;
L_00FC1A08 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 6;
S_00F68540 .scope module, "mux3" "mux3" 3 231;
 .timescale 0 0;
P_00F6D7DC .param/l "WIDTH" 3 231, +C4<01000>;
v00FBE198_0 .net *"_s1", 0 0, L_00FC17A0; 1 drivers
v00FBFEE0_0 .net *"_s3", 0 0, L_00FC1B10; 1 drivers
v00FC00F0_0 .net *"_s4", 7 0, L_00FC15E8; 1 drivers
v00FBFF38_0 .net "d0", 7 0, C4<zzzzzzzz>; 0 drivers
v00FC0148_0 .net "d1", 7 0, C4<zzzzzzzz>; 0 drivers
v00FBFE88_0 .net "d2", 7 0, C4<zzzzzzzz>; 0 drivers
v00FBF960_0 .net "s", 1 0, C4<zz>; 0 drivers
v00FBFE30_0 .net "y", 7 0, L_00FC12D0; 1 drivers
L_00FC17A0 .part C4<zz>, 1, 1;
L_00FC1B10 .part C4<zz>, 0, 1;
L_00FC15E8 .functor MUXZ 8, C4<zzzzzzzz>, C4<zzzzzzzz>, L_00FC1B10, C4<>;
L_00FC12D0 .delay (1,1,1) L_00FC12D0/d;
L_00FC12D0/d .functor MUXZ 8, L_00FC15E8, C4<zzzzzzzz>, L_00FC17A0, C4<>;
S_00F67FF0 .scope module, "mux4" "mux4" 3 239;
 .timescale 0 0;
P_00F6D89C .param/l "WIDTH" 3 239, +C4<01000>;
v00FBFB18_0 .net "d0", 7 0, C4<zzzzzzzz>; 0 drivers
v00FBFB70_0 .net "d1", 7 0, C4<zzzzzzzz>; 0 drivers
v00FBFAC0_0 .net "d2", 7 0, C4<zzzzzzzz>; 0 drivers
v00FBF9B8_0 .net "d3", 7 0, C4<zzzzzzzz>; 0 drivers
v00FBFF90_0 .net "s", 1 0, C4<zz>; 0 drivers
v00FC0098_0 .var "y", 7 0;
E_00F6BED8/0 .event edge, v00FBFF90_0, v00FBFB18_0, v00FBFB70_0, v00FBFAC0_0;
E_00F6BED8/1 .event edge, v00FBF9B8_0;
E_00F6BED8 .event/or E_00F6BED8/0, E_00F6BED8/1;
    .scope S_00F68760;
T_0 ;
    %wait E_00F6D9F8;
    %load/v 8, v00FBB730_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAA0_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v00FBBAF8_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAA0_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00F68760;
T_1 ;
    %wait E_00F6D6F8;
    %load/v 8, v00FBBAA0_0, 4;
    %cmpi/u 8, 0, 4;
>>>>>>> ecordovaa_features
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
<<<<<<< HEAD
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.13;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.13;
T_1.1 ;
    %load/vec4 v0x55d255c65c70_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
=======
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 2;
    %jmp T_1.13;
T_1.0 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 8;
    %jmp T_1.13;
T_1.1 ;
    %load/v 8, v00FBB680_0, 6;
    %cmpi/u 8, 35, 6;
>>>>>>> ecordovaa_features
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
<<<<<<< HEAD
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.21;
T_1.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.21;
T_1.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.21;
T_1.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.21;
T_1.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.21;
T_1.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
=======
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 2;
    %jmp T_1.21;
T_1.14 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 8;
    %jmp T_1.21;
T_1.15 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 8;
    %jmp T_1.21;
T_1.16 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 8;
    %jmp T_1.21;
T_1.17 ;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 8;
    %jmp T_1.21;
T_1.18 ;
    %movi 8, 9, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 8;
    %jmp T_1.21;
T_1.19 ;
    %movi 8, 11, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 8;
>>>>>>> ecordovaa_features
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.2 ;
<<<<<<< HEAD
    %load/vec4 v0x55d255c65c70_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
=======
    %load/v 8, v00FBB680_0, 6;
    %cmpi/u 8, 35, 6;
>>>>>>> ecordovaa_features
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
<<<<<<< HEAD
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.25;
T_1.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.25;
T_1.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
=======
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 2;
    %jmp T_1.25;
T_1.22 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 8;
    %jmp T_1.25;
T_1.23 ;
    %movi 8, 5, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 8;
>>>>>>> ecordovaa_features
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.3 ;
<<<<<<< HEAD
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d255c65b90_0, 0;
=======
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 8;
    %jmp T_1.13;
T_1.4 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 0;
    %jmp T_1.13;
T_1.5 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 0;
    %jmp T_1.13;
T_1.6 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 8;
    %jmp T_1.13;
T_1.7 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 0;
    %jmp T_1.13;
T_1.8 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 0;
    %jmp T_1.13;
T_1.9 ;
    %movi 8, 10, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 8;
    %jmp T_1.13;
T_1.10 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 0;
    %jmp T_1.13;
T_1.11 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBBAF8_0, 0, 0;
>>>>>>> ecordovaa_features
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
<<<<<<< HEAD
    .scope S_0x55d255c64140;
T_2 ;
    %wait E_0x55d255c46810;
    %load/vec4 v0x55d255c66130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
=======
    .scope S_00F68760;
T_2 ;
    %wait E_00F6D798;
    %load/v 8, v00FBBAA0_0, 4;
    %cmpi/u 8, 0, 4;
>>>>>>> ecordovaa_features
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
<<<<<<< HEAD
    %pushi/vec4 32767, 32767, 15;
    %assign/vec4 v0x55d255c65720_0, 0;
    %jmp T_2.13;
T_2.0 ;
    %pushi/vec4 20496, 0, 15;
    %assign/vec4 v0x55d255c65720_0, 0;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 48, 0, 15;
    %assign/vec4 v0x55d255c65720_0, 0;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x55d255c65720_0, 0;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 256, 0, 15;
    %assign/vec4 v0x55d255c65720_0, 0;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 2176, 0, 15;
    %assign/vec4 v0x55d255c65720_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 8448, 0, 15;
    %assign/vec4 v0x55d255c65720_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 1026, 0, 15;
    %assign/vec4 v0x55d255c65720_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 2112, 0, 15;
    %assign/vec4 v0x55d255c65720_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 1541, 0, 15;
    %assign/vec4 v0x55d255c65720_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x55d255c65720_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 4096, 0, 15;
    %assign/vec4 v0x55d255c65720_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 16392, 0, 15;
    %assign/vec4 v0x55d255c65720_0, 0;
=======
    %ix/load 0, 15, 0;
    %assign/v0 v001F38A0_0, 0, 2;
    %jmp T_2.13;
T_2.0 ;
    %movi 8, 20496, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v001F38A0_0, 0, 8;
    %jmp T_2.13;
T_2.1 ;
    %movi 8, 48, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v001F38A0_0, 0, 8;
    %jmp T_2.13;
T_2.2 ;
    %movi 8, 1056, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v001F38A0_0, 0, 8;
    %jmp T_2.13;
T_2.3 ;
    %movi 8, 256, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v001F38A0_0, 0, 8;
    %jmp T_2.13;
T_2.4 ;
    %movi 8, 2176, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v001F38A0_0, 0, 8;
    %jmp T_2.13;
T_2.5 ;
    %movi 8, 8448, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v001F38A0_0, 0, 8;
    %jmp T_2.13;
T_2.6 ;
    %movi 8, 1026, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v001F38A0_0, 0, 8;
    %jmp T_2.13;
T_2.7 ;
    %movi 8, 2112, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v001F38A0_0, 0, 8;
    %jmp T_2.13;
T_2.8 ;
    %movi 8, 1541, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v001F38A0_0, 0, 8;
    %jmp T_2.13;
T_2.9 ;
    %movi 8, 1056, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v001F38A0_0, 0, 8;
    %jmp T_2.13;
T_2.10 ;
    %movi 8, 4096, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v001F38A0_0, 0, 8;
    %jmp T_2.13;
T_2.11 ;
    %movi 8, 16392, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v001F38A0_0, 0, 8;
>>>>>>> ecordovaa_features
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
<<<<<<< HEAD
    .scope S_0x55d255c2e820;
T_3 ;
    %wait E_0x55d255c466b0;
    %load/vec4 v0x55d255c63f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
=======
    .scope S_00F68430;
T_3 ;
    %wait E_00F6D818;
    %load/v 8, v00F7D588_0, 2;
    %cmpi/u 8, 0, 2;
>>>>>>> ecordovaa_features
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
<<<<<<< HEAD
    %load/vec4 v0x55d255c64000_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
=======
    %load/v 8, v00F7D5E0_0, 6;
    %cmpi/u 8, 32, 6;
>>>>>>> ecordovaa_features
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
<<<<<<< HEAD
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55d255c2ce20_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55d255c2ce20_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55d255c2ce20_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d255c2ce20_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55d255c2ce20_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55d255c2ce20_0, 0;
=======
    %ix/load 0, 3, 0;
    %assign/v0 v001FDD60_0, 0, 2;
    %jmp T_3.10;
T_3.4 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v001FDD60_0, 0, 8;
    %jmp T_3.10;
T_3.5 ;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v001FDD60_0, 0, 8;
    %jmp T_3.10;
T_3.6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v001FDD60_0, 0, 0;
    %jmp T_3.10;
T_3.7 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v001FDD60_0, 0, 8;
    %jmp T_3.10;
T_3.8 ;
    %ix/load 0, 3, 0;
    %assign/v0 v001FDD60_0, 0, 1;
>>>>>>> ecordovaa_features
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.0 ;
<<<<<<< HEAD
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55d255c2ce20_0, 0;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55d255c2ce20_0, 0;
=======
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v001FDD60_0, 0, 8;
    %jmp T_3.3;
T_3.1 ;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v001FDD60_0, 0, 8;
>>>>>>> ecordovaa_features
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
<<<<<<< HEAD
    .scope S_0x55d255c2ee80;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d255c679d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d255c679d0_0, 0, 1;
=======
    .scope S_00F68210;
T_4 ;
    %set/v v00FBBF40_0, 1, 1;
    %delay 10, 0;
    %set/v v00FBBF40_0, 0, 1;
>>>>>>> ecordovaa_features
    %delay 10, 0;
    %set/v v00FBC780_0, 0, 1;
    %jmp T_4;
    .thread T_4;
<<<<<<< HEAD
    .scope S_0x55d255c2ee80;
T_5 ;
    %vpi_call 2 28 "$readmemh", "controller.tv", v0x55d255c688b0 {0 0 0};
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x55d255c68970_0, 0, 15;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x55d255c67b10_0, 0, 15;
    %end;
    .thread T_5;
    .scope S_0x55d255c2ee80;
T_6 ;
    %wait E_0x55d255c03dc0;
    %ix/getv 4, v0x55d255c68970_0;
    %load/vec4a v0x55d255c688b0, 4;
    %parti/s 6, 28, 6;
    %store/vec4 v0x55d255c68070_0, 0, 6;
    %ix/getv 4, v0x55d255c68970_0;
    %load/vec4a v0x55d255c688b0, 4;
    %parti/s 4, 22, 6;
    %pad/u 6;
    %store/vec4 v0x55d255c67bf0_0, 0, 6;
    %ix/getv 4, v0x55d255c68970_0;
    %load/vec4a v0x55d255c688b0, 4;
    %parti/s 1, 17, 6;
    %store/vec4 v0x55d255c68a50_0, 0, 1;
    %ix/getv 4, v0x55d255c68970_0;
    %load/vec4a v0x55d255c688b0, 4;
    %parti/s 15, 0, 2;
    %store/vec4 v0x55d255c687d0_0, 0, 15;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d255c2ee80;
T_7 ;
    %wait E_0x55d255c041e0;
    %load/vec4 v0x55d255c686f0_0;
    %load/vec4 v0x55d255c687d0_0;
    %cmp/ne;
    %jmp/0xz  T_7.0, 6;
    %vpi_call 2 41 "$display", "%b", &A<v0x55d255c688b0, v0x55d255c68970_0 > {0 0 0};
    %vpi_call 2 42 "$display", "Errors in vector %d", v0x55d255c68970_0 {0 0 0};
    %vpi_call 2 43 "$display", " Inputs: op = %b, funct = %b, zero = %b", v0x55d255c68070_0, v0x55d255c67bf0_0, v0x55d255c68a50_0 {0 0 0};
    %vpi_call 2 44 "$display", " Outputs: result = %h (%h expected)", v0x55d255c686f0_0, v0x55d255c687d0_0 {0 0 0};
    %load/vec4 v0x55d255c67b10_0;
    %addi 1, 0, 15;
    %store/vec4 v0x55d255c67b10_0, 0, 15;
T_7.0 ;
    %load/vec4 v0x55d255c68970_0;
    %addi 1, 0, 15;
    %store/vec4 v0x55d255c68970_0, 0, 15;
    %load/vec4 v0x55d255c68970_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.2, 6;
    %vpi_call 2 49 "$display", "%d tests completed with %d error(s)", v0x55d255c68970_0, v0x55d255c67b10_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55d255c2ee80;
T_8 ;
    %vpi_call 2 55 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55d255c69450;
T_9 ;
    %wait E_0x55d255c6a400;
    %load/vec4 v0x55d255c6b3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d255c6b470_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55d255c6adc0_0;
    %assign/vec4 v0x55d255c6b470_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d255c69450;
T_10 ;
    %wait E_0x55d255c6a3a0;
    %load/vec4 v0x55d255c6b470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
=======
    .scope S_00F68210;
T_5 ;
    %vpi_call 2 28 "$readmemh", "controller.tv", v00FBBD88;
    %set/v v00FBBDE0_0, 0, 15;
    %set/v v00FBC678_0, 0, 15;
    %set/v v00FBC780_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_00F68210;
T_6 ;
    %wait E_00F6D9D8;
    %movi 8, 28, 6;
    %ix/getv 3, v00FBBDE0_0;
    %jmp/1 T_6.0, 4;
    %ix/get/s 0, 8, 6;
T_6.0 ;
    %load/avx.p 8, v00FBBD88, 0;
    %load/avx.p 9, v00FBBD88, 0;
    %load/avx.p 10, v00FBBD88, 0;
    %load/avx.p 11, v00FBBD88, 0;
    %load/avx.p 12, v00FBBD88, 0;
    %load/avx.p 13, v00FBBD88, 0;
; Save base=8 wid=6 in lookaside.
    %set/v v00FBC410_0, 8, 6;
    %movi 8, 20, 6;
    %ix/getv 3, v00FBBDE0_0;
    %jmp/1 T_6.1, 4;
    %ix/get/s 0, 8, 6;
T_6.1 ;
    %load/avx.p 8, v00FBBD88, 0;
    %load/avx.p 9, v00FBBD88, 0;
    %load/avx.p 10, v00FBBD88, 0;
    %load/avx.p 11, v00FBBD88, 0;
    %load/avx.p 12, v00FBBD88, 0;
    %load/avx.p 13, v00FBBD88, 0;
; Save base=8 wid=6 in lookaside.
    %set/v v00FBC200_0, 8, 6;
    %movi 8, 15, 5;
    %ix/getv 3, v00FBBDE0_0;
    %jmp/1 T_6.2, 4;
    %ix/get/s 0, 8, 5;
T_6.2 ;
    %load/avx.p 8, v00FBBD88, 0;
; Save base=8 wid=1 in lookaside.
    %set/v v00FBBE38_0, 8, 1;
    %ix/getv 3, v00FBBDE0_0;
    %jmp/1 T_6.3, 4;
    %ix/get/s 0, 0, 2;
T_6.3 ;
    %load/avx.p 8, v00FBBD88, 0;
    %load/avx.p 9, v00FBBD88, 0;
    %load/avx.p 10, v00FBBD88, 0;
    %load/avx.p 11, v00FBBD88, 0;
    %load/avx.p 12, v00FBBD88, 0;
    %load/avx.p 13, v00FBBD88, 0;
    %load/avx.p 14, v00FBBD88, 0;
    %load/avx.p 15, v00FBBD88, 0;
    %load/avx.p 16, v00FBBD88, 0;
    %load/avx.p 17, v00FBBD88, 0;
    %load/avx.p 18, v00FBBD88, 0;
    %load/avx.p 19, v00FBBD88, 0;
    %load/avx.p 20, v00FBBD88, 0;
    %load/avx.p 21, v00FBBD88, 0;
    %load/avx.p 22, v00FBBD88, 0;
; Save base=8 wid=15 in lookaside.
    %set/v v00FBBD30_0, 8, 15;
    %jmp T_6;
    .thread T_6;
    .scope S_00F68210;
T_7 ;
    %wait E_00F6D998;
    %vpi_call 2 51 "$display", v00FBC7D8_0;
    %vpi_call 2 52 "$display", "%b, %b", v00FBC410_0, v00FBC200_0;
    %load/v 8, v00FBC7D8_0, 15;
    %load/v 23, v00FBBD30_0, 15;
    %cmp/u 8, 23, 15;
    %inv 6, 1;
    %jmp/0xz  T_7.0, 6;
    %vpi_call 2 55 "$display", "Errors in vector %d", v00FBBDE0_0;
    %vpi_call 2 56 "$display", " Inputs: op = %b, funct = %b, zero = %b", v00FBC410_0, v00FBC200_0, v00FBBE38_0;
    %vpi_call 2 57 "$display", " Outputs: result = %h (%h expected)", v00FBC7D8_0, v00FBBD30_0;
    %load/v 8, v00FBC678_0, 15;
    %mov 23, 0, 17;
    %addi 8, 1, 32;
    %set/v v00FBC678_0, 8, 15;
T_7.0 ;
    %load/v 8, v00FBBDE0_0, 15;
    %mov 23, 0, 17;
    %addi 8, 1, 32;
    %set/v v00FBBDE0_0, 8, 15;
    %load/v 8, v00FBBDE0_0, 15;
    %mov 23, 0, 1;
    %cmpi/u 8, 7, 16;
    %jmp/0xz  T_7.2, 6;
    %vpi_call 2 62 "$display", "%d tests completed with %d error(s)", v00FBBDE0_0, v00FBC678_0;
    %vpi_call 2 63 "$finish";
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00F68210;
T_8 ;
    %vpi_call 2 68 "$dumpfile", "mcp.vcd";
    %vpi_call 2 69 "$dumpvars";
    %end;
    .thread T_8;
    .scope S_00F67D48;
T_9 ;
    %wait E_00F6BE18;
    %load/v 8, v00FBCE40_0, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCE98_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v00FBCDE8_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCE98_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00F67D48;
T_10 ;
    %wait E_00F6BD18;
    %load/v 8, v00FBCE98_0, 4;
    %cmpi/u 8, 0, 4;
>>>>>>> ecordovaa_features
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
<<<<<<< HEAD
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.13;
T_10.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.13;
T_10.1 ;
    %load/vec4 v0x55d255c6aea0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
=======
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 2;
    %jmp T_10.13;
T_10.0 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 8;
    %jmp T_10.13;
T_10.1 ;
    %load/v 8, v00FBD628_0, 6;
    %cmpi/u 8, 35, 6;
>>>>>>> ecordovaa_features
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.19, 6;
<<<<<<< HEAD
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.21;
T_10.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.21;
T_10.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.21;
T_10.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.21;
T_10.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.21;
T_10.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.21;
T_10.19 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
=======
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 2;
    %jmp T_10.21;
T_10.14 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 8;
    %jmp T_10.21;
T_10.15 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 8;
    %jmp T_10.21;
T_10.16 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 8;
    %jmp T_10.21;
T_10.17 ;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 8;
    %jmp T_10.21;
T_10.18 ;
    %movi 8, 9, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 8;
    %jmp T_10.21;
T_10.19 ;
    %movi 8, 11, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 8;
>>>>>>> ecordovaa_features
    %jmp T_10.21;
T_10.21 ;
    %pop/vec4 1;
    %jmp T_10.13;
T_10.2 ;
<<<<<<< HEAD
    %load/vec4 v0x55d255c6aea0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
=======
    %load/v 8, v00FBD628_0, 6;
    %cmpi/u 8, 35, 6;
>>>>>>> ecordovaa_features
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.23, 6;
<<<<<<< HEAD
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.25;
T_10.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.25;
T_10.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
=======
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 2;
    %jmp T_10.25;
T_10.22 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 8;
    %jmp T_10.25;
T_10.23 ;
    %movi 8, 5, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 8;
>>>>>>> ecordovaa_features
    %jmp T_10.25;
T_10.25 ;
    %pop/vec4 1;
    %jmp T_10.13;
T_10.3 ;
<<<<<<< HEAD
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.13;
T_10.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.13;
T_10.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.13;
T_10.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.13;
T_10.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.13;
T_10.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.13;
T_10.9 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.13;
T_10.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
    %jmp T_10.13;
T_10.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d255c6adc0_0, 0;
=======
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 8;
    %jmp T_10.13;
T_10.4 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 0;
    %jmp T_10.13;
T_10.5 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 0;
    %jmp T_10.13;
T_10.6 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 8;
    %jmp T_10.13;
T_10.7 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 0;
    %jmp T_10.13;
T_10.8 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 0;
    %jmp T_10.13;
T_10.9 ;
    %movi 8, 10, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 8;
    %jmp T_10.13;
T_10.10 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 0;
    %jmp T_10.13;
T_10.11 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00FBCDE8_0, 0, 0;
>>>>>>> ecordovaa_features
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
<<<<<<< HEAD
    .scope S_0x55d255c69450;
T_11 ;
    %wait E_0x55d255c6a340;
    %load/vec4 v0x55d255c6b470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
=======
    .scope S_00F67D48;
T_11 ;
    %wait E_00F6BCD8;
    %load/v 8, v00FBCE98_0, 4;
    %cmpi/u 8, 0, 4;
>>>>>>> ecordovaa_features
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
<<<<<<< HEAD
    %pushi/vec4 32767, 32767, 15;
    %assign/vec4 v0x55d255c6a950_0, 0;
    %jmp T_11.13;
T_11.0 ;
    %pushi/vec4 20496, 0, 15;
    %assign/vec4 v0x55d255c6a950_0, 0;
    %jmp T_11.13;
T_11.1 ;
    %pushi/vec4 48, 0, 15;
    %assign/vec4 v0x55d255c6a950_0, 0;
    %jmp T_11.13;
T_11.2 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x55d255c6a950_0, 0;
    %jmp T_11.13;
T_11.3 ;
    %pushi/vec4 256, 0, 15;
    %assign/vec4 v0x55d255c6a950_0, 0;
    %jmp T_11.13;
T_11.4 ;
    %pushi/vec4 2176, 0, 15;
    %assign/vec4 v0x55d255c6a950_0, 0;
    %jmp T_11.13;
T_11.5 ;
    %pushi/vec4 8448, 0, 15;
    %assign/vec4 v0x55d255c6a950_0, 0;
    %jmp T_11.13;
T_11.6 ;
    %pushi/vec4 1026, 0, 15;
    %assign/vec4 v0x55d255c6a950_0, 0;
    %jmp T_11.13;
T_11.7 ;
    %pushi/vec4 2112, 0, 15;
    %assign/vec4 v0x55d255c6a950_0, 0;
    %jmp T_11.13;
T_11.8 ;
    %pushi/vec4 1541, 0, 15;
    %assign/vec4 v0x55d255c6a950_0, 0;
    %jmp T_11.13;
T_11.9 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0x55d255c6a950_0, 0;
    %jmp T_11.13;
T_11.10 ;
    %pushi/vec4 4096, 0, 15;
    %assign/vec4 v0x55d255c6a950_0, 0;
    %jmp T_11.13;
T_11.11 ;
    %pushi/vec4 16392, 0, 15;
    %assign/vec4 v0x55d255c6a950_0, 0;
=======
    %ix/load 0, 15, 0;
    %assign/v0 v00FBD7E0_0, 0, 2;
    %jmp T_11.13;
T_11.0 ;
    %movi 8, 20496, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v00FBD7E0_0, 0, 8;
    %jmp T_11.13;
T_11.1 ;
    %movi 8, 48, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v00FBD7E0_0, 0, 8;
    %jmp T_11.13;
T_11.2 ;
    %movi 8, 1056, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v00FBD7E0_0, 0, 8;
    %jmp T_11.13;
T_11.3 ;
    %movi 8, 256, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v00FBD7E0_0, 0, 8;
    %jmp T_11.13;
T_11.4 ;
    %movi 8, 2176, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v00FBD7E0_0, 0, 8;
    %jmp T_11.13;
T_11.5 ;
    %movi 8, 8448, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v00FBD7E0_0, 0, 8;
    %jmp T_11.13;
T_11.6 ;
    %movi 8, 1026, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v00FBD7E0_0, 0, 8;
    %jmp T_11.13;
T_11.7 ;
    %movi 8, 2112, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v00FBD7E0_0, 0, 8;
    %jmp T_11.13;
T_11.8 ;
    %movi 8, 1541, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v00FBD7E0_0, 0, 8;
    %jmp T_11.13;
T_11.9 ;
    %movi 8, 1056, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v00FBD7E0_0, 0, 8;
    %jmp T_11.13;
T_11.10 ;
    %movi 8, 4096, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v00FBD7E0_0, 0, 8;
    %jmp T_11.13;
T_11.11 ;
    %movi 8, 16392, 15;
    %ix/load 0, 15, 0;
    %assign/v0 v00FBD7E0_0, 0, 8;
>>>>>>> ecordovaa_features
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
<<<<<<< HEAD
    .scope S_0x55d255c68e50;
T_12 ;
    %wait E_0x55d255c690b0;
    %load/vec4 v0x55d255c69230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
=======
    .scope S_00F684B8;
T_12 ;
    %wait E_00F6BC98;
    %load/v 8, v00FBD5D0_0, 2;
    %cmpi/u 8, 0, 2;
>>>>>>> ecordovaa_features
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
<<<<<<< HEAD
    %load/vec4 v0x55d255c69310_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
=======
    %load/v 8, v00FBD418_0, 6;
    %cmpi/u 8, 32, 6;
>>>>>>> ecordovaa_features
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
<<<<<<< HEAD
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x55d255c69130_0, 0;
    %jmp T_12.10;
T_12.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55d255c69130_0, 0;
    %jmp T_12.10;
T_12.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55d255c69130_0, 0;
    %jmp T_12.10;
T_12.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d255c69130_0, 0;
    %jmp T_12.10;
T_12.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55d255c69130_0, 0;
    %jmp T_12.10;
T_12.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55d255c69130_0, 0;
=======
    %ix/load 0, 3, 0;
    %assign/v0 v00FBD3C0_0, 0, 2;
    %jmp T_12.10;
T_12.4 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00FBD3C0_0, 0, 8;
    %jmp T_12.10;
T_12.5 ;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00FBD3C0_0, 0, 8;
    %jmp T_12.10;
T_12.6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v00FBD3C0_0, 0, 0;
    %jmp T_12.10;
T_12.7 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00FBD3C0_0, 0, 8;
    %jmp T_12.10;
T_12.8 ;
    %ix/load 0, 3, 0;
    %assign/v0 v00FBD3C0_0, 0, 1;
>>>>>>> ecordovaa_features
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12.3;
T_12.0 ;
<<<<<<< HEAD
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55d255c69130_0, 0;
    %jmp T_12.3;
T_12.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55d255c69130_0, 0;
=======
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00FBD3C0_0, 0, 8;
    %jmp T_12.3;
T_12.1 ;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00FBD3C0_0, 0, 8;
>>>>>>> ecordovaa_features
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
<<<<<<< HEAD
    .scope S_0x55d255c2d180;
T_13 ;
    %wait E_0x55d255bf4da0;
    %load/vec4 v0x55d255c6fc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
=======
    .scope S_00F67FF0;
T_13 ;
    %wait E_00F6BED8;
    %load/v 8, v00FBFF90_0, 2;
    %cmpi/u 8, 0, 2;
>>>>>>> ecordovaa_features
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
<<<<<<< HEAD
    %load/vec4 v0x55d255c6f8f0_0;
    %assign/vec4 v0x55d255c6fda0_0, 0;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x55d255c6f9f0_0;
    %assign/vec4 v0x55d255c6fda0_0, 0;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x55d255c6fad0_0;
    %assign/vec4 v0x55d255c6fda0_0, 0;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x55d255c6fb90_0;
    %assign/vec4 v0x55d255c6fda0_0, 0;
=======
    %load/v 8, v00FBFB18_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00FC0098_0, 0, 8;
    %jmp T_13.4;
T_13.1 ;
    %load/v 8, v00FBFB70_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00FC0098_0, 0, 8;
    %jmp T_13.4;
T_13.2 ;
    %load/v 8, v00FBFAC0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00FC0098_0, 0, 8;
    %jmp T_13.4;
T_13.3 ;
    %load/v 8, v00FBF9B8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00FC0098_0, 0, 8;
>>>>>>> ecordovaa_features
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "mipsmulti.v";
