-- VHDL Entity Poetic_test.motor.symbol
--
-- Created:
--          by - jeann.UNKNOWN (DESKTOP-V46KISN)
--          at - 14:40:28 02.07.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;

ENTITY motor IS
    PORT( 
        Vapp  : IN     unsigned (11 DOWNTO 0);
        clock : IN     std_logic;
        reset : IN     std_logic;
        speed : OUT    std_ulogic_vector (11 DOWNTO 0)
    );

-- Declarations

END motor ;

