/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*Target Instruction Enum Values                                              *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace XCore {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    CFI_INSTRUCTION	= 2,
    EH_LABEL	= 3,
    GC_LABEL	= 4,
    KILL	= 5,
    EXTRACT_SUBREG	= 6,
    INSERT_SUBREG	= 7,
    IMPLICIT_DEF	= 8,
    SUBREG_TO_REG	= 9,
    COPY_TO_REGCLASS	= 10,
    DBG_VALUE	= 11,
    REG_SEQUENCE	= 12,
    COPY	= 13,
    BUNDLE	= 14,
    LIFETIME_START	= 15,
    LIFETIME_END	= 16,
    STACKMAP	= 17,
    PATCHPOINT	= 18,
    ADD_2rus	= 19,
    ADD_3r	= 20,
    ADJCALLSTACKDOWN	= 21,
    ADJCALLSTACKUP	= 22,
    ANDNOT_2r	= 23,
    AND_3r	= 24,
    ASHR_l2rus	= 25,
    ASHR_l3r	= 26,
    BAU_1r	= 27,
    BITREV_l2r	= 28,
    BLACP_lu10	= 29,
    BLACP_u10	= 30,
    BLAT_lu6	= 31,
    BLAT_u6	= 32,
    BLA_1r	= 33,
    BLRB_lu10	= 34,
    BLRB_u10	= 35,
    BLRF_lu10	= 36,
    BLRF_u10	= 37,
    BRBF_lru6	= 38,
    BRBF_ru6	= 39,
    BRBT_lru6	= 40,
    BRBT_ru6	= 41,
    BRBU_lu6	= 42,
    BRBU_u6	= 43,
    BRFF_lru6	= 44,
    BRFF_ru6	= 45,
    BRFT_lru6	= 46,
    BRFT_ru6	= 47,
    BRFU_lu6	= 48,
    BRFU_u6	= 49,
    BRU_1r	= 50,
    BR_JT	= 51,
    BR_JT32	= 52,
    BYTEREV_l2r	= 53,
    CHKCT_2r	= 54,
    CHKCT_rus	= 55,
    CLRE_0R	= 56,
    CLRPT_1R	= 57,
    CLRSR_branch_lu6	= 58,
    CLRSR_branch_u6	= 59,
    CLRSR_lu6	= 60,
    CLRSR_u6	= 61,
    CLZ_l2r	= 62,
    CRC8_l4r	= 63,
    CRC_l3r	= 64,
    DCALL_0R	= 65,
    DENTSP_0R	= 66,
    DGETREG_1r	= 67,
    DIVS_l3r	= 68,
    DIVU_l3r	= 69,
    DRESTSP_0R	= 70,
    DRET_0R	= 71,
    ECALLF_1r	= 72,
    ECALLT_1r	= 73,
    EDU_1r	= 74,
    EEF_2r	= 75,
    EET_2r	= 76,
    EEU_1r	= 77,
    EH_RETURN	= 78,
    ENDIN_2r	= 79,
    ENTSP_lu6	= 80,
    ENTSP_u6	= 81,
    EQ_2rus	= 82,
    EQ_3r	= 83,
    EXTDP_lu6	= 84,
    EXTDP_u6	= 85,
    EXTSP_lu6	= 86,
    EXTSP_u6	= 87,
    FRAME_TO_ARGS_OFFSET	= 88,
    FREER_1r	= 89,
    FREET_0R	= 90,
    GETD_l2r	= 91,
    GETED_0R	= 92,
    GETET_0R	= 93,
    GETID_0R	= 94,
    GETKEP_0R	= 95,
    GETKSP_0R	= 96,
    GETN_l2r	= 97,
    GETPS_l2r	= 98,
    GETR_rus	= 99,
    GETSR_lu6	= 100,
    GETSR_u6	= 101,
    GETST_2r	= 102,
    GETTS_2r	= 103,
    INCT_2r	= 104,
    INITCP_2r	= 105,
    INITDP_2r	= 106,
    INITLR_l2r	= 107,
    INITPC_2r	= 108,
    INITSP_2r	= 109,
    INPW_l2rus	= 110,
    INSHR_2r	= 111,
    INT_2r	= 112,
    IN_2r	= 113,
    Int_MemBarrier	= 114,
    KCALL_1r	= 115,
    KCALL_lu6	= 116,
    KCALL_u6	= 117,
    KENTSP_lu6	= 118,
    KENTSP_u6	= 119,
    KRESTSP_lu6	= 120,
    KRESTSP_u6	= 121,
    KRET_0R	= 122,
    LADD_l5r	= 123,
    LD16S_3r	= 124,
    LD8U_3r	= 125,
    LDA16B_l3r	= 126,
    LDA16F_l3r	= 127,
    LDAPB_lu10	= 128,
    LDAPB_u10	= 129,
    LDAPF_lu10	= 130,
    LDAPF_lu10_ba	= 131,
    LDAPF_u10	= 132,
    LDAWB_l2rus	= 133,
    LDAWB_l3r	= 134,
    LDAWCP_lu6	= 135,
    LDAWCP_u6	= 136,
    LDAWDP_lru6	= 137,
    LDAWDP_ru6	= 138,
    LDAWFI	= 139,
    LDAWF_l2rus	= 140,
    LDAWF_l3r	= 141,
    LDAWSP_lru6	= 142,
    LDAWSP_ru6	= 143,
    LDC_lru6	= 144,
    LDC_ru6	= 145,
    LDET_0R	= 146,
    LDIVU_l5r	= 147,
    LDSED_0R	= 148,
    LDSPC_0R	= 149,
    LDSSR_0R	= 150,
    LDWCP_lru6	= 151,
    LDWCP_lu10	= 152,
    LDWCP_ru6	= 153,
    LDWCP_u10	= 154,
    LDWDP_lru6	= 155,
    LDWDP_ru6	= 156,
    LDWFI	= 157,
    LDWSP_lru6	= 158,
    LDWSP_ru6	= 159,
    LDW_2rus	= 160,
    LDW_3r	= 161,
    LMUL_l6r	= 162,
    LSS_3r	= 163,
    LSUB_l5r	= 164,
    LSU_3r	= 165,
    MACCS_l4r	= 166,
    MACCU_l4r	= 167,
    MJOIN_1r	= 168,
    MKMSK_2r	= 169,
    MKMSK_rus	= 170,
    MSYNC_1r	= 171,
    MUL_l3r	= 172,
    NEG	= 173,
    NOT	= 174,
    OR_3r	= 175,
    OUTCT_2r	= 176,
    OUTCT_rus	= 177,
    OUTPW_l2rus	= 178,
    OUTSHR_2r	= 179,
    OUTT_2r	= 180,
    OUT_2r	= 181,
    PEEK_2r	= 182,
    REMS_l3r	= 183,
    REMU_l3r	= 184,
    RETSP_lu6	= 185,
    RETSP_u6	= 186,
    SELECT_CC	= 187,
    SETCLK_l2r	= 188,
    SETCP_1r	= 189,
    SETC_l2r	= 190,
    SETC_lru6	= 191,
    SETC_ru6	= 192,
    SETDP_1r	= 193,
    SETD_2r	= 194,
    SETEV_1r	= 195,
    SETKEP_0R	= 196,
    SETN_l2r	= 197,
    SETPSC_2r	= 198,
    SETPS_l2r	= 199,
    SETPT_2r	= 200,
    SETRDY_l2r	= 201,
    SETSP_1r	= 202,
    SETSR_branch_lu6	= 203,
    SETSR_branch_u6	= 204,
    SETSR_lu6	= 205,
    SETSR_u6	= 206,
    SETTW_l2r	= 207,
    SETV_1r	= 208,
    SEXT_2r	= 209,
    SEXT_rus	= 210,
    SHL_2rus	= 211,
    SHL_3r	= 212,
    SHR_2rus	= 213,
    SHR_3r	= 214,
    SSYNC_0r	= 215,
    ST16_l3r	= 216,
    ST8_l3r	= 217,
    STET_0R	= 218,
    STSED_0R	= 219,
    STSPC_0R	= 220,
    STSSR_0R	= 221,
    STWDP_lru6	= 222,
    STWDP_ru6	= 223,
    STWFI	= 224,
    STWSP_lru6	= 225,
    STWSP_ru6	= 226,
    STW_2rus	= 227,
    STW_l3r	= 228,
    SUB_2rus	= 229,
    SUB_3r	= 230,
    SYNCR_1r	= 231,
    TESTCT_2r	= 232,
    TESTLCL_l2r	= 233,
    TESTWCT_2r	= 234,
    TSETMR_2r	= 235,
    TSETR_3r	= 236,
    TSTART_1R	= 237,
    WAITEF_1R	= 238,
    WAITET_1R	= 239,
    WAITEU_0R	= 240,
    XOR_l3r	= 241,
    ZEXT_2r	= 242,
    ZEXT_rus	= 243,
    INSTRUCTION_LIST_END = 244
  };
namespace Sched {
  enum {
    NoInstrModel	= 0,
    SCHED_LIST_END = 1
  };
}
}
} // End llvm namespace 
#endif // GET_INSTRINFO_ENUM

/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*Target Instruction Descriptors                                              *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {

static const uint16_t ImplicitList1[] = { XCore::SP, 0 };
static const uint16_t ImplicitList2[] = { XCore::R0, XCore::R1, XCore::R2, XCore::R3, XCore::R11, XCore::LR, 0 };
static const uint16_t ImplicitList3[] = { XCore::R11, 0 };

static const MCOperandInfo OperandInfo2[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo8[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo9[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo10[] = { { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo11[] = { { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo12[] = { { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo13[] = { { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo14[] = { { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo15[] = { { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo16[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo17[] = { { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo18[] = { { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((1 << 16) | (1 << MCOI::TIED_TO)) }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo19[] = { { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo20[] = { { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo21[] = { { XCore::RRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo22[] = { { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
static const MCOperandInfo OperandInfo23[] = { { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo24[] = { { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((1 << 16) | (1 << MCOI::TIED_TO)) }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo25[] = { { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo26[] = { { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
static const MCOperandInfo OperandInfo27[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
static const MCOperandInfo OperandInfo28[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { XCore::GRRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };

extern const MCInstrDesc XCoreInsts[] = {
  { 0,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr,0,nullptr },  // Inst #0 = PHI
  { 1,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, nullptr, nullptr, nullptr,0,nullptr },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #2 = CFI_INSTRUCTION
  { 3,	1,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, nullptr, nullptr, nullptr,0,nullptr },  // Inst #5 = KILL
  { 6,	3,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo3,0,nullptr },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo4,0,nullptr },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo5,0,nullptr },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo6,0,nullptr },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo3,0,nullptr },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, nullptr, nullptr, nullptr,0,nullptr },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo5,0,nullptr },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo7,0,nullptr },  // Inst #13 = COPY
  { 14,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr,0,nullptr },  // Inst #14 = BUNDLE
  { 15,	1,	0,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #15 = LIFETIME_START
  { 16,	1,	0,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #16 = LIFETIME_END
  { 17,	2,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::UsesCustomInserter)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo8,0,nullptr },  // Inst #17 = STACKMAP
  { 18,	6,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::UsesCustomInserter)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo9,0,nullptr },  // Inst #18 = PATCHPOINT
  { 19,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo10,0,nullptr },  // Inst #19 = ADD_2rus
  { 20,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #20 = ADD_3r
  { 21,	1,	0,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2,0,nullptr },  // Inst #21 = ADJCALLSTACKDOWN
  { 22,	2,	0,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo8,0,nullptr },  // Inst #22 = ADJCALLSTACKUP
  { 23,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo12,0,nullptr },  // Inst #23 = ANDNOT_2r
  { 24,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #24 = AND_3r
  { 25,	3,	1,	0,	4,	0, 0x0ULL, nullptr, nullptr, OperandInfo10,0,nullptr },  // Inst #25 = ASHR_l2rus
  { 26,	3,	1,	0,	4,	0, 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #26 = ASHR_l3r
  { 27,	1,	0,	0,	2,	0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #27 = BAU_1r
  { 28,	2,	1,	0,	4,	0, 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #28 = BITREV_l2r
  { 29,	1,	0,	0,	4,	0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList2, OperandInfo2,0,nullptr },  // Inst #29 = BLACP_lu10
  { 30,	1,	0,	0,	2,	0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList2, OperandInfo2,0,nullptr },  // Inst #30 = BLACP_u10
  { 31,	1,	0,	0,	4,	0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList3, nullptr, OperandInfo2,0,nullptr },  // Inst #31 = BLAT_lu6
  { 32,	1,	0,	0,	2,	0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList3, nullptr, OperandInfo2,0,nullptr },  // Inst #32 = BLAT_u6
  { 33,	1,	0,	0,	2,	0|(1<<MCID::Call), 0x0ULL, ImplicitList1, ImplicitList2, OperandInfo13,0,nullptr },  // Inst #33 = BLA_1r
  { 34,	1,	0,	0,	4,	0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList2, OperandInfo5,0,nullptr },  // Inst #34 = BLRB_lu10
  { 35,	1,	0,	0,	2,	0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList2, OperandInfo5,0,nullptr },  // Inst #35 = BLRB_u10
  { 36,	1,	0,	0,	4,	0|(1<<MCID::Call), 0x0ULL, ImplicitList1, ImplicitList2, OperandInfo5,0,nullptr },  // Inst #36 = BLRF_lu10
  { 37,	1,	0,	0,	2,	0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList2, OperandInfo5,0,nullptr },  // Inst #37 = BLRF_u10
  { 38,	2,	0,	0,	4,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo15,0,nullptr },  // Inst #38 = BRBF_lru6
  { 39,	2,	0,	0,	2,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo15,0,nullptr },  // Inst #39 = BRBF_ru6
  { 40,	2,	0,	0,	4,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo15,0,nullptr },  // Inst #40 = BRBT_lru6
  { 41,	2,	0,	0,	2,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo15,0,nullptr },  // Inst #41 = BRBT_ru6
  { 42,	1,	0,	0,	4,	0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo5,0,nullptr },  // Inst #42 = BRBU_lu6
  { 43,	1,	0,	0,	2,	0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo5,0,nullptr },  // Inst #43 = BRBU_u6
  { 44,	2,	0,	0,	4,	0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo15,0,nullptr },  // Inst #44 = BRFF_lru6
  { 45,	2,	0,	0,	2,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo15,0,nullptr },  // Inst #45 = BRFF_ru6
  { 46,	2,	0,	0,	4,	0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo15,0,nullptr },  // Inst #46 = BRFT_lru6
  { 47,	2,	0,	0,	2,	0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo15,0,nullptr },  // Inst #47 = BRFT_ru6
  { 48,	1,	0,	0,	4,	0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo5,0,nullptr },  // Inst #48 = BRFU_lu6
  { 49,	1,	0,	0,	2,	0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo5,0,nullptr },  // Inst #49 = BRFU_u6
  { 50,	1,	0,	0,	2,	0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #50 = BRU_1r
  { 51,	2,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo16,0,nullptr },  // Inst #51 = BR_JT
  { 52,	2,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo16,0,nullptr },  // Inst #52 = BR_JT32
  { 53,	2,	1,	0,	4,	0, 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #53 = BYTEREV_l2r
  { 54,	2,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #54 = CHKCT_2r
  { 55,	2,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo17,0,nullptr },  // Inst #55 = CHKCT_rus
  { 56,	0,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr,0,nullptr },  // Inst #56 = CLRE_0R
  { 57,	1,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #57 = CLRPT_1R
  { 58,	1,	0,	0,	4,	0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #58 = CLRSR_branch_lu6
  { 59,	1,	0,	0,	2,	0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #59 = CLRSR_branch_u6
  { 60,	1,	0,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #60 = CLRSR_lu6
  { 61,	1,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #61 = CLRSR_u6
  { 62,	2,	1,	0,	4,	0, 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #62 = CLZ_l2r
  { 63,	5,	2,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo18,0,nullptr },  // Inst #63 = CRC8_l4r
  { 64,	4,	1,	0,	4,	0, 0x0ULL, nullptr, nullptr, OperandInfo19,0,nullptr },  // Inst #64 = CRC_l3r
  { 65,	0,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr,0,nullptr },  // Inst #65 = DCALL_0R
  { 66,	0,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList1, nullptr,0,nullptr },  // Inst #66 = DENTSP_0R
  { 67,	1,	1,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #67 = DGETREG_1r
  { 68,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #68 = DIVS_l3r
  { 69,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #69 = DIVU_l3r
  { 70,	0,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, nullptr,0,nullptr },  // Inst #70 = DRESTSP_0R
  { 71,	0,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr,0,nullptr },  // Inst #71 = DRET_0R
  { 72,	1,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #72 = ECALLF_1r
  { 73,	1,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #73 = ECALLT_1r
  { 74,	1,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #74 = EDU_1r
  { 75,	2,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #75 = EEF_2r
  { 76,	2,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #76 = EET_2r
  { 77,	1,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #77 = EEU_1r
  { 78,	2,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #78 = EH_RETURN
  { 79,	2,	1,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #79 = ENDIN_2r
  { 80,	1,	0,	0,	4,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2,0,nullptr },  // Inst #80 = ENTSP_lu6
  { 81,	1,	0,	0,	2,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2,0,nullptr },  // Inst #81 = ENTSP_u6
  { 82,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo10,0,nullptr },  // Inst #82 = EQ_2rus
  { 83,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #83 = EQ_3r
  { 84,	1,	0,	0,	4,	0, 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #84 = EXTDP_lu6
  { 85,	1,	0,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #85 = EXTDP_u6
  { 86,	1,	0,	0,	4,	0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2,0,nullptr },  // Inst #86 = EXTSP_lu6
  { 87,	1,	0,	0,	2,	0, 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2,0,nullptr },  // Inst #87 = EXTSP_u6
  { 88,	1,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #88 = FRAME_TO_ARGS_OFFSET
  { 89,	1,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #89 = FREER_1r
  { 90,	0,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr,0,nullptr },  // Inst #90 = FREET_0R
  { 91,	2,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #91 = GETD_l2r
  { 92,	0,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList3, nullptr,0,nullptr },  // Inst #92 = GETED_0R
  { 93,	0,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList3, nullptr,0,nullptr },  // Inst #93 = GETET_0R
  { 94,	0,	0,	0,	2,	0, 0x0ULL, nullptr, ImplicitList3, nullptr,0,nullptr },  // Inst #94 = GETID_0R
  { 95,	0,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList3, nullptr,0,nullptr },  // Inst #95 = GETKEP_0R
  { 96,	0,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList3, nullptr,0,nullptr },  // Inst #96 = GETKSP_0R
  { 97,	2,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #97 = GETN_l2r
  { 98,	2,	1,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #98 = GETPS_l2r
  { 99,	2,	1,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo17,0,nullptr },  // Inst #99 = GETR_rus
  { 100,	1,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList3, OperandInfo2,0,nullptr },  // Inst #100 = GETSR_lu6
  { 101,	1,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList3, OperandInfo2,0,nullptr },  // Inst #101 = GETSR_u6
  { 102,	2,	1,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #102 = GETST_2r
  { 103,	2,	1,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #103 = GETTS_2r
  { 104,	2,	1,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #104 = INCT_2r
  { 105,	2,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #105 = INITCP_2r
  { 106,	2,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #106 = INITDP_2r
  { 107,	2,	0,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #107 = INITLR_l2r
  { 108,	2,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #108 = INITPC_2r
  { 109,	2,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #109 = INITSP_2r
  { 110,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo10,0,nullptr },  // Inst #110 = INPW_l2rus
  { 111,	3,	1,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo12,0,nullptr },  // Inst #111 = INSHR_2r
  { 112,	2,	1,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #112 = INT_2r
  { 113,	2,	1,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #113 = IN_2r
  { 114,	0,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr,0,nullptr },  // Inst #114 = Int_MemBarrier
  { 115,	1,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #115 = KCALL_1r
  { 116,	1,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #116 = KCALL_lu6
  { 117,	1,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #117 = KCALL_u6
  { 118,	1,	0,	0,	4,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2,0,nullptr },  // Inst #118 = KENTSP_lu6
  { 119,	1,	0,	0,	2,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2,0,nullptr },  // Inst #119 = KENTSP_u6
  { 120,	1,	0,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2,0,nullptr },  // Inst #120 = KRESTSP_lu6
  { 121,	1,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2,0,nullptr },  // Inst #121 = KRESTSP_u6
  { 122,	0,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, nullptr,0,nullptr },  // Inst #122 = KRET_0R
  { 123,	5,	2,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo20,0,nullptr },  // Inst #123 = LADD_l5r
  { 124,	3,	1,	0,	2,	0|(1<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #124 = LD16S_3r
  { 125,	3,	1,	0,	2,	0|(1<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #125 = LD8U_3r
  { 126,	3,	1,	0,	4,	0, 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #126 = LDA16B_l3r
  { 127,	3,	1,	0,	4,	0, 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #127 = LDA16F_l3r
  { 128,	1,	0,	0,	4,	0|(1<<MCID::Rematerializable), 0x0ULL, nullptr, ImplicitList3, OperandInfo5,0,nullptr },  // Inst #128 = LDAPB_lu10
  { 129,	1,	0,	0,	2,	0|(1<<MCID::Rematerializable), 0x0ULL, nullptr, ImplicitList3, OperandInfo5,0,nullptr },  // Inst #129 = LDAPB_u10
  { 130,	1,	0,	0,	4,	0|(1<<MCID::Rematerializable), 0x0ULL, nullptr, ImplicitList3, OperandInfo5,0,nullptr },  // Inst #130 = LDAPF_lu10
  { 131,	1,	0,	0,	4,	0|(1<<MCID::Rematerializable), 0x0ULL, nullptr, ImplicitList3, OperandInfo5,0,nullptr },  // Inst #131 = LDAPF_lu10_ba
  { 132,	1,	0,	0,	2,	0|(1<<MCID::Rematerializable), 0x0ULL, nullptr, ImplicitList3, OperandInfo5,0,nullptr },  // Inst #132 = LDAPF_u10
  { 133,	3,	1,	0,	4,	0, 0x0ULL, nullptr, nullptr, OperandInfo10,0,nullptr },  // Inst #133 = LDAWB_l2rus
  { 134,	3,	1,	0,	4,	0, 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #134 = LDAWB_l3r
  { 135,	1,	0,	0,	4,	0|(1<<MCID::Rematerializable), 0x0ULL, nullptr, ImplicitList3, OperandInfo2,0,nullptr },  // Inst #135 = LDAWCP_lu6
  { 136,	1,	0,	0,	2,	0|(1<<MCID::Rematerializable), 0x0ULL, nullptr, ImplicitList3, OperandInfo2,0,nullptr },  // Inst #136 = LDAWCP_u6
  { 137,	2,	1,	0,	4,	0|(1<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo21,0,nullptr },  // Inst #137 = LDAWDP_lru6
  { 138,	2,	1,	0,	2,	0|(1<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo21,0,nullptr },  // Inst #138 = LDAWDP_ru6
  { 139,	3,	1,	0,	0,	0|(1<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo22,0,nullptr },  // Inst #139 = LDAWFI
  { 140,	3,	1,	0,	4,	0, 0x0ULL, nullptr, nullptr, OperandInfo10,0,nullptr },  // Inst #140 = LDAWF_l2rus
  { 141,	3,	1,	0,	4,	0, 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #141 = LDAWF_l3r
  { 142,	2,	1,	0,	4,	0, 0x0ULL, ImplicitList1, nullptr, OperandInfo21,0,nullptr },  // Inst #142 = LDAWSP_lru6
  { 143,	2,	1,	0,	2,	0, 0x0ULL, ImplicitList1, nullptr, OperandInfo21,0,nullptr },  // Inst #143 = LDAWSP_ru6
  { 144,	2,	1,	0,	4,	0|(1<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo21,0,nullptr },  // Inst #144 = LDC_lru6
  { 145,	2,	1,	0,	2,	0|(1<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo21,0,nullptr },  // Inst #145 = LDC_ru6
  { 146,	0,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, nullptr,0,nullptr },  // Inst #146 = LDET_0R
  { 147,	5,	2,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo20,0,nullptr },  // Inst #147 = LDIVU_l5r
  { 148,	0,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, nullptr,0,nullptr },  // Inst #148 = LDSED_0R
  { 149,	0,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, nullptr,0,nullptr },  // Inst #149 = LDSPC_0R
  { 150,	0,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, nullptr,0,nullptr },  // Inst #150 = LDSSR_0R
  { 151,	2,	1,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo21,0,nullptr },  // Inst #151 = LDWCP_lru6
  { 152,	1,	0,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, nullptr, ImplicitList3, OperandInfo2,0,nullptr },  // Inst #152 = LDWCP_lu10
  { 153,	2,	1,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo21,0,nullptr },  // Inst #153 = LDWCP_ru6
  { 154,	1,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, nullptr, ImplicitList3, OperandInfo2,0,nullptr },  // Inst #154 = LDWCP_u10
  { 155,	2,	1,	0,	4,	0|(1<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo21,0,nullptr },  // Inst #155 = LDWDP_lru6
  { 156,	2,	1,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21,0,nullptr },  // Inst #156 = LDWDP_ru6
  { 157,	3,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo22,0,nullptr },  // Inst #157 = LDWFI
  { 158,	2,	1,	0,	4,	0|(1<<MCID::MayLoad), 0x0ULL, ImplicitList1, nullptr, OperandInfo21,0,nullptr },  // Inst #158 = LDWSP_lru6
  { 159,	2,	1,	0,	2,	0|(1<<MCID::MayLoad), 0x0ULL, ImplicitList1, nullptr, OperandInfo21,0,nullptr },  // Inst #159 = LDWSP_ru6
  { 160,	3,	1,	0,	2,	0|(1<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo10,0,nullptr },  // Inst #160 = LDW_2rus
  { 161,	3,	1,	0,	2,	0|(1<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #161 = LDW_3r
  { 162,	6,	2,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo23,0,nullptr },  // Inst #162 = LMUL_l6r
  { 163,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #163 = LSS_3r
  { 164,	5,	2,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo20,0,nullptr },  // Inst #164 = LSUB_l5r
  { 165,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #165 = LSU_3r
  { 166,	6,	2,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo24,0,nullptr },  // Inst #166 = MACCS_l4r
  { 167,	6,	2,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo24,0,nullptr },  // Inst #167 = MACCU_l4r
  { 168,	1,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #168 = MJOIN_1r
  { 169,	2,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #169 = MKMSK_2r
  { 170,	2,	1,	0,	2,	0|(1<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo17,0,nullptr },  // Inst #170 = MKMSK_rus
  { 171,	1,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #171 = MSYNC_1r
  { 172,	3,	1,	0,	4,	0, 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #172 = MUL_l3r
  { 173,	2,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #173 = NEG
  { 174,	2,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #174 = NOT
  { 175,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #175 = OR_3r
  { 176,	2,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #176 = OUTCT_2r
  { 177,	2,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo17,0,nullptr },  // Inst #177 = OUTCT_rus
  { 178,	3,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo10,0,nullptr },  // Inst #178 = OUTPW_l2rus
  { 179,	3,	1,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo12,0,nullptr },  // Inst #179 = OUTSHR_2r
  { 180,	2,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #180 = OUTT_2r
  { 181,	2,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #181 = OUT_2r
  { 182,	2,	1,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #182 = PEEK_2r
  { 183,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #183 = REMS_l3r
  { 184,	3,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #184 = REMU_l3r
  { 185,	1,	0,	0,	4,	0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::MayLoad)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2,0,nullptr },  // Inst #185 = RETSP_lu6
  { 186,	1,	0,	0,	2,	0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::MayLoad)|(1<<MCID::Terminator), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2,0,nullptr },  // Inst #186 = RETSP_u6
  { 187,	4,	1,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo25,0,nullptr },  // Inst #187 = SELECT_CC
  { 188,	2,	0,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #188 = SETCLK_l2r
  { 189,	1,	0,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #189 = SETCP_1r
  { 190,	2,	0,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #190 = SETC_l2r
  { 191,	2,	0,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo17,0,nullptr },  // Inst #191 = SETC_lru6
  { 192,	2,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo17,0,nullptr },  // Inst #192 = SETC_ru6
  { 193,	1,	0,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #193 = SETDP_1r
  { 194,	2,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #194 = SETD_2r
  { 195,	1,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList3, nullptr, OperandInfo13,0,nullptr },  // Inst #195 = SETEV_1r
  { 196,	0,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList3, nullptr, nullptr,0,nullptr },  // Inst #196 = SETKEP_0R
  { 197,	2,	0,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #197 = SETN_l2r
  { 198,	2,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #198 = SETPSC_2r
  { 199,	2,	0,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #199 = SETPS_l2r
  { 200,	2,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #200 = SETPT_2r
  { 201,	2,	0,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #201 = SETRDY_l2r
  { 202,	1,	0,	0,	2,	0, 0x0ULL, nullptr, ImplicitList1, OperandInfo13,0,nullptr },  // Inst #202 = SETSP_1r
  { 203,	1,	0,	0,	4,	0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #203 = SETSR_branch_lu6
  { 204,	1,	0,	0,	2,	0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #204 = SETSR_branch_u6
  { 205,	1,	0,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #205 = SETSR_lu6
  { 206,	1,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2,0,nullptr },  // Inst #206 = SETSR_u6
  { 207,	2,	0,	0,	4,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #207 = SETTW_l2r
  { 208,	1,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList3, nullptr, OperandInfo13,0,nullptr },  // Inst #208 = SETV_1r
  { 209,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo12,0,nullptr },  // Inst #209 = SEXT_2r
  { 210,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo26,0,nullptr },  // Inst #210 = SEXT_rus
  { 211,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo10,0,nullptr },  // Inst #211 = SHL_2rus
  { 212,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #212 = SHL_3r
  { 213,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo10,0,nullptr },  // Inst #213 = SHR_2rus
  { 214,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #214 = SHR_3r
  { 215,	0,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr,0,nullptr },  // Inst #215 = SSYNC_0r
  { 216,	3,	0,	0,	4,	0|(1<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #216 = ST16_l3r
  { 217,	3,	0,	0,	4,	0|(1<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #217 = ST8_l3r
  { 218,	0,	0,	0,	2,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, nullptr,0,nullptr },  // Inst #218 = STET_0R
  { 219,	0,	0,	0,	2,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, nullptr,0,nullptr },  // Inst #219 = STSED_0R
  { 220,	0,	0,	0,	2,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, nullptr,0,nullptr },  // Inst #220 = STSPC_0R
  { 221,	0,	0,	0,	2,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, nullptr, nullptr,0,nullptr },  // Inst #221 = STSSR_0R
  { 222,	2,	0,	0,	4,	0|(1<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo21,0,nullptr },  // Inst #222 = STWDP_lru6
  { 223,	2,	0,	0,	2,	0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo21,0,nullptr },  // Inst #223 = STWDP_ru6
  { 224,	3,	0,	0,	0,	0|(1<<MCID::Pseudo)|(1<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo22,0,nullptr },  // Inst #224 = STWFI
  { 225,	2,	0,	0,	4,	0|(1<<MCID::MayStore), 0x0ULL, ImplicitList1, nullptr, OperandInfo21,0,nullptr },  // Inst #225 = STWSP_lru6
  { 226,	2,	0,	0,	2,	0|(1<<MCID::MayStore), 0x0ULL, ImplicitList1, nullptr, OperandInfo21,0,nullptr },  // Inst #226 = STWSP_ru6
  { 227,	3,	0,	0,	2,	0|(1<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo10,0,nullptr },  // Inst #227 = STW_2rus
  { 228,	3,	0,	0,	4,	0|(1<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #228 = STW_l3r
  { 229,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo10,0,nullptr },  // Inst #229 = SUB_2rus
  { 230,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #230 = SUB_3r
  { 231,	1,	0,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #231 = SYNCR_1r
  { 232,	2,	1,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #232 = TESTCT_2r
  { 233,	2,	1,	0,	4,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #233 = TESTLCL_l2r
  { 234,	2,	1,	0,	2,	0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo14,0,nullptr },  // Inst #234 = TESTWCT_2r
  { 235,	2,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo27,0,nullptr },  // Inst #235 = TSETMR_2r
  { 236,	3,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo28,0,nullptr },  // Inst #236 = TSETR_3r
  { 237,	1,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #237 = TSTART_1R
  { 238,	1,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #238 = WAITEF_1R
  { 239,	1,	0,	0,	2,	0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo13,0,nullptr },  // Inst #239 = WAITET_1R
  { 240,	0,	0,	0,	2,	0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::MayLoad)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr,0,nullptr },  // Inst #240 = WAITEU_0R
  { 241,	3,	1,	0,	4,	0, 0x0ULL, nullptr, nullptr, OperandInfo11,0,nullptr },  // Inst #241 = XOR_l3r
  { 242,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo12,0,nullptr },  // Inst #242 = ZEXT_2r
  { 243,	3,	1,	0,	2,	0, 0x0ULL, nullptr, nullptr, OperandInfo26,0,nullptr },  // Inst #243 = ZEXT_rus
};

extern const char XCoreInstrNameData[] = {
  /* 0 */ 'L', 'D', 'A', 'P', 'B', '_', 'u', '1', '0', 0,
  /* 10 */ 'B', 'L', 'R', 'B', '_', 'u', '1', '0', 0,
  /* 19 */ 'L', 'D', 'A', 'P', 'F', '_', 'u', '1', '0', 0,
  /* 29 */ 'B', 'L', 'R', 'F', '_', 'u', '1', '0', 0,
  /* 38 */ 'B', 'L', 'A', 'C', 'P', '_', 'u', '1', '0', 0,
  /* 48 */ 'L', 'D', 'W', 'C', 'P', '_', 'u', '1', '0', 0,
  /* 58 */ 'L', 'D', 'A', 'P', 'B', '_', 'l', 'u', '1', '0', 0,
  /* 69 */ 'B', 'L', 'R', 'B', '_', 'l', 'u', '1', '0', 0,
  /* 79 */ 'L', 'D', 'A', 'P', 'F', '_', 'l', 'u', '1', '0', 0,
  /* 90 */ 'B', 'L', 'R', 'F', '_', 'l', 'u', '1', '0', 0,
  /* 100 */ 'B', 'L', 'A', 'C', 'P', '_', 'l', 'u', '1', '0', 0,
  /* 111 */ 'L', 'D', 'W', 'C', 'P', '_', 'l', 'u', '1', '0', 0,
  /* 122 */ 'B', 'R', '_', 'J', 'T', '3', '2', 0,
  /* 130 */ 'K', 'C', 'A', 'L', 'L', '_', 'u', '6', 0,
  /* 139 */ 'L', 'D', 'A', 'W', 'C', 'P', '_', 'u', '6', 0,
  /* 149 */ 'E', 'X', 'T', 'D', 'P', '_', 'u', '6', 0,
  /* 158 */ 'R', 'E', 'T', 'S', 'P', '_', 'u', '6', 0,
  /* 167 */ 'K', 'E', 'N', 'T', 'S', 'P', '_', 'u', '6', 0,
  /* 177 */ 'K', 'R', 'E', 'S', 'T', 'S', 'P', '_', 'u', '6', 0,
  /* 188 */ 'E', 'X', 'T', 'S', 'P', '_', 'u', '6', 0,
  /* 197 */ 'C', 'L', 'R', 'S', 'R', '_', 'u', '6', 0,
  /* 206 */ 'G', 'E', 'T', 'S', 'R', '_', 'u', '6', 0,
  /* 215 */ 'S', 'E', 'T', 'S', 'R', '_', 'u', '6', 0,
  /* 224 */ 'B', 'L', 'A', 'T', '_', 'u', '6', 0,
  /* 232 */ 'B', 'R', 'B', 'U', '_', 'u', '6', 0,
  /* 240 */ 'B', 'R', 'F', 'U', '_', 'u', '6', 0,
  /* 248 */ 'C', 'L', 'R', 'S', 'R', '_', 'b', 'r', 'a', 'n', 'c', 'h', '_', 'u', '6', 0,
  /* 264 */ 'S', 'E', 'T', 'S', 'R', '_', 'b', 'r', 'a', 'n', 'c', 'h', '_', 'u', '6', 0,
  /* 280 */ 'K', 'C', 'A', 'L', 'L', '_', 'l', 'u', '6', 0,
  /* 290 */ 'L', 'D', 'A', 'W', 'C', 'P', '_', 'l', 'u', '6', 0,
  /* 301 */ 'E', 'X', 'T', 'D', 'P', '_', 'l', 'u', '6', 0,
  /* 311 */ 'R', 'E', 'T', 'S', 'P', '_', 'l', 'u', '6', 0,
  /* 321 */ 'K', 'E', 'N', 'T', 'S', 'P', '_', 'l', 'u', '6', 0,
  /* 332 */ 'K', 'R', 'E', 'S', 'T', 'S', 'P', '_', 'l', 'u', '6', 0,
  /* 344 */ 'E', 'X', 'T', 'S', 'P', '_', 'l', 'u', '6', 0,
  /* 354 */ 'C', 'L', 'R', 'S', 'R', '_', 'l', 'u', '6', 0,
  /* 364 */ 'G', 'E', 'T', 'S', 'R', '_', 'l', 'u', '6', 0,
  /* 374 */ 'S', 'E', 'T', 'S', 'R', '_', 'l', 'u', '6', 0,
  /* 384 */ 'B', 'L', 'A', 'T', '_', 'l', 'u', '6', 0,
  /* 393 */ 'B', 'R', 'B', 'U', '_', 'l', 'u', '6', 0,
  /* 402 */ 'B', 'R', 'F', 'U', '_', 'l', 'u', '6', 0,
  /* 411 */ 'C', 'L', 'R', 'S', 'R', '_', 'b', 'r', 'a', 'n', 'c', 'h', '_', 'l', 'u', '6', 0,
  /* 428 */ 'S', 'E', 'T', 'S', 'R', '_', 'b', 'r', 'a', 'n', 'c', 'h', '_', 'l', 'u', '6', 0,
  /* 445 */ 'L', 'D', 'C', '_', 'r', 'u', '6', 0,
  /* 453 */ 'S', 'E', 'T', 'C', '_', 'r', 'u', '6', 0,
  /* 462 */ 'B', 'R', 'B', 'F', '_', 'r', 'u', '6', 0,
  /* 471 */ 'B', 'R', 'F', 'F', '_', 'r', 'u', '6', 0,
  /* 480 */ 'L', 'D', 'W', 'C', 'P', '_', 'r', 'u', '6', 0,
  /* 490 */ 'L', 'D', 'A', 'W', 'D', 'P', '_', 'r', 'u', '6', 0,
  /* 501 */ 'L', 'D', 'W', 'D', 'P', '_', 'r', 'u', '6', 0,
  /* 511 */ 'S', 'T', 'W', 'D', 'P', '_', 'r', 'u', '6', 0,
  /* 521 */ 'L', 'D', 'A', 'W', 'S', 'P', '_', 'r', 'u', '6', 0,
  /* 532 */ 'L', 'D', 'W', 'S', 'P', '_', 'r', 'u', '6', 0,
  /* 542 */ 'S', 'T', 'W', 'S', 'P', '_', 'r', 'u', '6', 0,
  /* 552 */ 'B', 'R', 'B', 'T', '_', 'r', 'u', '6', 0,
  /* 561 */ 'B', 'R', 'F', 'T', '_', 'r', 'u', '6', 0,
  /* 570 */ 'L', 'D', 'C', '_', 'l', 'r', 'u', '6', 0,
  /* 579 */ 'S', 'E', 'T', 'C', '_', 'l', 'r', 'u', '6', 0,
  /* 589 */ 'B', 'R', 'B', 'F', '_', 'l', 'r', 'u', '6', 0,
  /* 599 */ 'B', 'R', 'F', 'F', '_', 'l', 'r', 'u', '6', 0,
  /* 609 */ 'L', 'D', 'W', 'C', 'P', '_', 'l', 'r', 'u', '6', 0,
  /* 620 */ 'L', 'D', 'A', 'W', 'D', 'P', '_', 'l', 'r', 'u', '6', 0,
  /* 632 */ 'L', 'D', 'W', 'D', 'P', '_', 'l', 'r', 'u', '6', 0,
  /* 643 */ 'S', 'T', 'W', 'D', 'P', '_', 'l', 'r', 'u', '6', 0,
  /* 654 */ 'L', 'D', 'A', 'W', 'S', 'P', '_', 'l', 'r', 'u', '6', 0,
  /* 666 */ 'L', 'D', 'W', 'S', 'P', '_', 'l', 'r', 'u', '6', 0,
  /* 677 */ 'S', 'T', 'W', 'S', 'P', '_', 'l', 'r', 'u', '6', 0,
  /* 688 */ 'B', 'R', 'B', 'T', '_', 'l', 'r', 'u', '6', 0,
  /* 698 */ 'B', 'R', 'F', 'T', '_', 'l', 'r', 'u', '6', 0,
  /* 708 */ 'S', 'E', 'L', 'E', 'C', 'T', '_', 'C', 'C', 0,
  /* 718 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'E', 'N', 'D', 0,
  /* 731 */ 'R', 'E', 'G', '_', 'S', 'E', 'Q', 'U', 'E', 'N', 'C', 'E', 0,
  /* 744 */ 'B', 'U', 'N', 'D', 'L', 'E', 0,
  /* 751 */ 'D', 'B', 'G', '_', 'V', 'A', 'L', 'U', 'E', 0,
  /* 761 */ 'I', 'M', 'P', 'L', 'I', 'C', 'I', 'T', '_', 'D', 'E', 'F', 0,
  /* 774 */ 'N', 'E', 'G', 0,
  /* 778 */ 'E', 'X', 'T', 'R', 'A', 'C', 'T', '_', 'S', 'U', 'B', 'R', 'E', 'G', 0,
  /* 793 */ 'I', 'N', 'S', 'E', 'R', 'T', '_', 'S', 'U', 'B', 'R', 'E', 'G', 0,
  /* 807 */ 'S', 'U', 'B', 'R', 'E', 'G', '_', 'T', 'O', '_', 'R', 'E', 'G', 0,
  /* 821 */ 'L', 'D', 'A', 'W', 'F', 'I', 0,
  /* 828 */ 'L', 'D', 'W', 'F', 'I', 0,
  /* 834 */ 'S', 'T', 'W', 'F', 'I', 0,
  /* 840 */ 'P', 'H', 'I', 0,
  /* 844 */ 'G', 'C', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 853 */ 'E', 'H', '_', 'L', 'A', 'B', 'E', 'L', 0,
  /* 862 */ 'K', 'I', 'L', 'L', 0,
  /* 867 */ 'I', 'N', 'L', 'I', 'N', 'E', 'A', 'S', 'M', 0,
  /* 877 */ 'C', 'F', 'I', '_', 'I', 'N', 'S', 'T', 'R', 'U', 'C', 'T', 'I', 'O', 'N', 0,
  /* 893 */ 'E', 'H', '_', 'R', 'E', 'T', 'U', 'R', 'N', 0,
  /* 903 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'D', 'O', 'W', 'N', 0,
  /* 920 */ 'S', 'T', 'A', 'C', 'K', 'M', 'A', 'P', 0,
  /* 929 */ 'A', 'D', 'J', 'C', 'A', 'L', 'L', 'S', 'T', 'A', 'C', 'K', 'U', 'P', 0,
  /* 944 */ 'L', 'D', 'S', 'P', 'C', '_', '0', 'R', 0,
  /* 953 */ 'S', 'T', 'S', 'P', 'C', '_', '0', 'R', 0,
  /* 962 */ 'L', 'D', 'S', 'E', 'D', '_', '0', 'R', 0,
  /* 971 */ 'S', 'T', 'S', 'E', 'D', '_', '0', 'R', 0,
  /* 980 */ 'G', 'E', 'T', 'E', 'D', '_', '0', 'R', 0,
  /* 989 */ 'G', 'E', 'T', 'I', 'D', '_', '0', 'R', 0,
  /* 998 */ 'C', 'L', 'R', 'E', '_', '0', 'R', 0,
  /* 1006 */ 'D', 'C', 'A', 'L', 'L', '_', '0', 'R', 0,
  /* 1015 */ 'G', 'E', 'T', 'K', 'E', 'P', '_', '0', 'R', 0,
  /* 1025 */ 'S', 'E', 'T', 'K', 'E', 'P', '_', '0', 'R', 0,
  /* 1035 */ 'G', 'E', 'T', 'K', 'S', 'P', '_', '0', 'R', 0,
  /* 1045 */ 'D', 'E', 'N', 'T', 'S', 'P', '_', '0', 'R', 0,
  /* 1055 */ 'D', 'R', 'E', 'S', 'T', 'S', 'P', '_', '0', 'R', 0,
  /* 1066 */ 'L', 'D', 'S', 'S', 'R', '_', '0', 'R', 0,
  /* 1075 */ 'S', 'T', 'S', 'S', 'R', '_', '0', 'R', 0,
  /* 1084 */ 'L', 'D', 'E', 'T', '_', '0', 'R', 0,
  /* 1092 */ 'F', 'R', 'E', 'E', 'T', '_', '0', 'R', 0,
  /* 1101 */ 'D', 'R', 'E', 'T', '_', '0', 'R', 0,
  /* 1109 */ 'K', 'R', 'E', 'T', '_', '0', 'R', 0,
  /* 1117 */ 'G', 'E', 'T', 'E', 'T', '_', '0', 'R', 0,
  /* 1126 */ 'S', 'T', 'E', 'T', '_', '0', 'R', 0,
  /* 1134 */ 'W', 'A', 'I', 'T', 'E', 'U', '_', '0', 'R', 0,
  /* 1144 */ 'W', 'A', 'I', 'T', 'E', 'F', '_', '1', 'R', 0,
  /* 1154 */ 'W', 'A', 'I', 'T', 'E', 'T', '_', '1', 'R', 0,
  /* 1164 */ 'C', 'L', 'R', 'P', 'T', '_', '1', 'R', 0,
  /* 1173 */ 'T', 'S', 'T', 'A', 'R', 'T', '_', '1', 'R', 0,
  /* 1183 */ 'C', 'O', 'P', 'Y', '_', 'T', 'O', '_', 'R', 'E', 'G', 'C', 'L', 'A', 'S', 'S', 0,
  /* 1200 */ 'F', 'R', 'A', 'M', 'E', '_', 'T', 'O', '_', 'A', 'R', 'G', 'S', '_', 'O', 'F', 'F', 'S', 'E', 'T', 0,
  /* 1221 */ 'B', 'R', '_', 'J', 'T', 0,
  /* 1227 */ 'P', 'A', 'T', 'C', 'H', 'P', 'O', 'I', 'N', 'T', 0,
  /* 1238 */ 'N', 'O', 'T', 0,
  /* 1242 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'S', 'T', 'A', 'R', 'T', 0,
  /* 1257 */ 'C', 'O', 'P', 'Y', 0,
  /* 1262 */ 'L', 'D', 'A', 'P', 'F', '_', 'l', 'u', '1', '0', '_', 'b', 'a', 0,
  /* 1276 */ 'S', 'S', 'Y', 'N', 'C', '_', '0', 'r', 0,
  /* 1285 */ 'B', 'L', 'A', '_', '1', 'r', 0,
  /* 1292 */ 'M', 'S', 'Y', 'N', 'C', '_', '1', 'r', 0,
  /* 1301 */ 'E', 'C', 'A', 'L', 'L', 'F', '_', '1', 'r', 0,
  /* 1311 */ 'D', 'G', 'E', 'T', 'R', 'E', 'G', '_', '1', 'r', 0,
  /* 1322 */ 'K', 'C', 'A', 'L', 'L', '_', '1', 'r', 0,
  /* 1331 */ 'M', 'J', 'O', 'I', 'N', '_', '1', 'r', 0,
  /* 1340 */ 'S', 'E', 'T', 'C', 'P', '_', '1', 'r', 0,
  /* 1349 */ 'S', 'E', 'T', 'D', 'P', '_', '1', 'r', 0,
  /* 1358 */ 'S', 'E', 'T', 'S', 'P', '_', '1', 'r', 0,
  /* 1367 */ 'S', 'Y', 'N', 'C', 'R', '_', '1', 'r', 0,
  /* 1376 */ 'F', 'R', 'E', 'E', 'R', '_', '1', 'r', 0,
  /* 1385 */ 'E', 'C', 'A', 'L', 'L', 'T', '_', '1', 'r', 0,
  /* 1395 */ 'B', 'A', 'U', '_', '1', 'r', 0,
  /* 1402 */ 'E', 'D', 'U', '_', '1', 'r', 0,
  /* 1409 */ 'E', 'E', 'U', '_', '1', 'r', 0,
  /* 1416 */ 'B', 'R', 'U', '_', '1', 'r', 0,
  /* 1423 */ 'S', 'E', 'T', 'E', 'V', '_', '1', 'r', 0,
  /* 1432 */ 'S', 'E', 'T', 'V', '_', '1', 'r', 0,
  /* 1440 */ 'I', 'N', 'I', 'T', 'P', 'C', '_', '2', 'r', 0,
  /* 1450 */ 'S', 'E', 'T', 'P', 'S', 'C', '_', '2', 'r', 0,
  /* 1460 */ 'S', 'E', 'T', 'D', '_', '2', 'r', 0,
  /* 1468 */ 'E', 'E', 'F', '_', '2', 'r', 0,
  /* 1475 */ 'P', 'E', 'E', 'K', '_', '2', 'r', 0,
  /* 1483 */ 'M', 'K', 'M', 'S', 'K', '_', '2', 'r', 0,
  /* 1492 */ 'E', 'N', 'D', 'I', 'N', '_', '2', 'r', 0,
  /* 1501 */ 'I', 'N', 'I', 'T', 'C', 'P', '_', '2', 'r', 0,
  /* 1511 */ 'I', 'N', 'I', 'T', 'D', 'P', '_', '2', 'r', 0,
  /* 1521 */ 'I', 'N', 'I', 'T', 'S', 'P', '_', '2', 'r', 0,
  /* 1531 */ 'I', 'N', 'S', 'H', 'R', '_', '2', 'r', 0,
  /* 1540 */ 'O', 'U', 'T', 'S', 'H', 'R', '_', '2', 'r', 0,
  /* 1550 */ 'T', 'S', 'E', 'T', 'M', 'R', '_', '2', 'r', 0,
  /* 1560 */ 'G', 'E', 'T', 'T', 'S', '_', '2', 'r', 0,
  /* 1569 */ 'C', 'H', 'K', 'C', 'T', '_', '2', 'r', 0,
  /* 1578 */ 'I', 'N', 'C', 'T', '_', '2', 'r', 0,
  /* 1586 */ 'T', 'E', 'S', 'T', 'C', 'T', '_', '2', 'r', 0,
  /* 1596 */ 'O', 'U', 'T', 'C', 'T', '_', '2', 'r', 0,
  /* 1605 */ 'T', 'E', 'S', 'T', 'W', 'C', 'T', '_', '2', 'r', 0,
  /* 1616 */ 'E', 'E', 'T', '_', '2', 'r', 0,
  /* 1623 */ 'I', 'N', 'T', '_', '2', 'r', 0,
  /* 1630 */ 'A', 'N', 'D', 'N', 'O', 'T', '_', '2', 'r', 0,
  /* 1640 */ 'S', 'E', 'T', 'P', 'T', '_', '2', 'r', 0,
  /* 1649 */ 'G', 'E', 'T', 'S', 'T', '_', '2', 'r', 0,
  /* 1658 */ 'O', 'U', 'T', 'T', '_', '2', 'r', 0,
  /* 1666 */ 'O', 'U', 'T', '_', '2', 'r', 0,
  /* 1673 */ 'S', 'E', 'X', 'T', '_', '2', 'r', 0,
  /* 1681 */ 'Z', 'E', 'X', 'T', '_', '2', 'r', 0,
  /* 1689 */ 'S', 'E', 'T', 'C', '_', 'l', '2', 'r', 0,
  /* 1698 */ 'G', 'E', 'T', 'D', '_', 'l', '2', 'r', 0,
  /* 1707 */ 'S', 'E', 'T', 'C', 'L', 'K', '_', 'l', '2', 'r', 0,
  /* 1718 */ 'T', 'E', 'S', 'T', 'L', 'C', 'L', '_', 'l', '2', 'r', 0,
  /* 1730 */ 'G', 'E', 'T', 'N', '_', 'l', '2', 'r', 0,
  /* 1739 */ 'S', 'E', 'T', 'N', '_', 'l', '2', 'r', 0,
  /* 1748 */ 'I', 'N', 'I', 'T', 'L', 'R', '_', 'l', '2', 'r', 0,
  /* 1759 */ 'G', 'E', 'T', 'P', 'S', '_', 'l', '2', 'r', 0,
  /* 1769 */ 'S', 'E', 'T', 'P', 'S', '_', 'l', '2', 'r', 0,
  /* 1779 */ 'B', 'Y', 'T', 'E', 'R', 'E', 'V', '_', 'l', '2', 'r', 0,
  /* 1791 */ 'B', 'I', 'T', 'R', 'E', 'V', '_', 'l', '2', 'r', 0,
  /* 1802 */ 'S', 'E', 'T', 'T', 'W', '_', 'l', '2', 'r', 0,
  /* 1812 */ 'S', 'E', 'T', 'R', 'D', 'Y', '_', 'l', '2', 'r', 0,
  /* 1823 */ 'C', 'L', 'Z', '_', 'l', '2', 'r', 0,
  /* 1831 */ 'S', 'U', 'B', '_', '3', 'r', 0,
  /* 1838 */ 'A', 'D', 'D', '_', '3', 'r', 0,
  /* 1845 */ 'A', 'N', 'D', '_', '3', 'r', 0,
  /* 1852 */ 'S', 'H', 'L', '_', '3', 'r', 0,
  /* 1859 */ 'E', 'Q', '_', '3', 'r', 0,
  /* 1865 */ 'S', 'H', 'R', '_', '3', 'r', 0,
  /* 1872 */ 'O', 'R', '_', '3', 'r', 0,
  /* 1878 */ 'T', 'S', 'E', 'T', 'R', '_', '3', 'r', 0,
  /* 1887 */ 'L', 'D', '1', '6', 'S', '_', '3', 'r', 0,
  /* 1896 */ 'L', 'S', 'S', '_', '3', 'r', 0,
  /* 1903 */ 'L', 'D', '8', 'U', '_', '3', 'r', 0,
  /* 1911 */ 'L', 'S', 'U', '_', '3', 'r', 0,
  /* 1918 */ 'L', 'D', 'W', '_', '3', 'r', 0,
  /* 1925 */ 'S', 'T', '1', '6', '_', 'l', '3', 'r', 0,
  /* 1934 */ 'S', 'T', '8', '_', 'l', '3', 'r', 0,
  /* 1942 */ 'L', 'D', 'A', '1', '6', 'B', '_', 'l', '3', 'r', 0,
  /* 1953 */ 'L', 'D', 'A', 'W', 'B', '_', 'l', '3', 'r', 0,
  /* 1963 */ 'C', 'R', 'C', '_', 'l', '3', 'r', 0,
  /* 1971 */ 'L', 'D', 'A', '1', '6', 'F', '_', 'l', '3', 'r', 0,
  /* 1982 */ 'L', 'D', 'A', 'W', 'F', '_', 'l', '3', 'r', 0,
  /* 1992 */ 'M', 'U', 'L', '_', 'l', '3', 'r', 0,
  /* 2000 */ 'A', 'S', 'H', 'R', '_', 'l', '3', 'r', 0,
  /* 2009 */ 'X', 'O', 'R', '_', 'l', '3', 'r', 0,
  /* 2017 */ 'R', 'E', 'M', 'S', '_', 'l', '3', 'r', 0,
  /* 2026 */ 'D', 'I', 'V', 'S', '_', 'l', '3', 'r', 0,
  /* 2035 */ 'R', 'E', 'M', 'U', '_', 'l', '3', 'r', 0,
  /* 2044 */ 'D', 'I', 'V', 'U', '_', 'l', '3', 'r', 0,
  /* 2053 */ 'S', 'T', 'W', '_', 'l', '3', 'r', 0,
  /* 2061 */ 'C', 'R', 'C', '8', '_', 'l', '4', 'r', 0,
  /* 2070 */ 'M', 'A', 'C', 'C', 'S', '_', 'l', '4', 'r', 0,
  /* 2080 */ 'M', 'A', 'C', 'C', 'U', '_', 'l', '4', 'r', 0,
  /* 2090 */ 'L', 'S', 'U', 'B', '_', 'l', '5', 'r', 0,
  /* 2099 */ 'L', 'A', 'D', 'D', '_', 'l', '5', 'r', 0,
  /* 2108 */ 'L', 'D', 'I', 'V', 'U', '_', 'l', '5', 'r', 0,
  /* 2118 */ 'L', 'M', 'U', 'L', '_', 'l', '6', 'r', 0,
  /* 2127 */ 'I', 'n', 't', '_', 'M', 'e', 'm', 'B', 'a', 'r', 'r', 'i', 'e', 'r', 0,
  /* 2142 */ 'S', 'U', 'B', '_', '2', 'r', 'u', 's', 0,
  /* 2151 */ 'A', 'D', 'D', '_', '2', 'r', 'u', 's', 0,
  /* 2160 */ 'S', 'H', 'L', '_', '2', 'r', 'u', 's', 0,
  /* 2169 */ 'E', 'Q', '_', '2', 'r', 'u', 's', 0,
  /* 2177 */ 'S', 'H', 'R', '_', '2', 'r', 'u', 's', 0,
  /* 2186 */ 'L', 'D', 'W', '_', '2', 'r', 'u', 's', 0,
  /* 2195 */ 'S', 'T', 'W', '_', '2', 'r', 'u', 's', 0,
  /* 2204 */ 'L', 'D', 'A', 'W', 'B', '_', 'l', '2', 'r', 'u', 's', 0,
  /* 2216 */ 'L', 'D', 'A', 'W', 'F', '_', 'l', '2', 'r', 'u', 's', 0,
  /* 2228 */ 'A', 'S', 'H', 'R', '_', 'l', '2', 'r', 'u', 's', 0,
  /* 2239 */ 'I', 'N', 'P', 'W', '_', 'l', '2', 'r', 'u', 's', 0,
  /* 2250 */ 'O', 'U', 'T', 'P', 'W', '_', 'l', '2', 'r', 'u', 's', 0,
  /* 2262 */ 'M', 'K', 'M', 'S', 'K', '_', 'r', 'u', 's', 0,
  /* 2272 */ 'G', 'E', 'T', 'R', '_', 'r', 'u', 's', 0,
  /* 2281 */ 'C', 'H', 'K', 'C', 'T', '_', 'r', 'u', 's', 0,
  /* 2291 */ 'O', 'U', 'T', 'C', 'T', '_', 'r', 'u', 's', 0,
  /* 2301 */ 'S', 'E', 'X', 'T', '_', 'r', 'u', 's', 0,
  /* 2310 */ 'Z', 'E', 'X', 'T', '_', 'r', 'u', 's', 0,
};

extern const unsigned XCoreInstrNameIndices[] = {
    840U, 867U, 877U, 853U, 844U, 862U, 778U, 793U, 
    761U, 807U, 1183U, 751U, 731U, 1257U, 744U, 1242U, 
    718U, 920U, 1227U, 2151U, 1838U, 903U, 929U, 1630U, 
    1845U, 2228U, 2000U, 1395U, 1791U, 100U, 38U, 384U, 
    224U, 1285U, 69U, 10U, 90U, 29U, 589U, 462U, 
    688U, 552U, 393U, 232U, 599U, 471U, 698U, 561U, 
    402U, 240U, 1416U, 1221U, 122U, 1779U, 1569U, 2281U, 
    998U, 1164U, 411U, 248U, 354U, 197U, 1823U, 2061U, 
    1963U, 1006U, 1045U, 1311U, 2026U, 2044U, 1055U, 1101U, 
    1301U, 1385U, 1402U, 1468U, 1616U, 1409U, 893U, 1492U, 
    322U, 168U, 2169U, 1859U, 301U, 149U, 344U, 188U, 
    1200U, 1376U, 1092U, 1698U, 980U, 1117U, 989U, 1015U, 
    1035U, 1730U, 1759U, 2272U, 364U, 206U, 1649U, 1560U, 
    1578U, 1501U, 1511U, 1748U, 1440U, 1521U, 2239U, 1531U, 
    1623U, 1495U, 2127U, 1322U, 280U, 130U, 321U, 167U, 
    332U, 177U, 1109U, 2099U, 1887U, 1903U, 1942U, 1971U, 
    58U, 0U, 79U, 1262U, 19U, 2204U, 1953U, 290U, 
    139U, 620U, 490U, 821U, 2216U, 1982U, 654U, 521U, 
    570U, 445U, 1084U, 2108U, 962U, 944U, 1066U, 609U, 
    111U, 480U, 48U, 632U, 501U, 828U, 666U, 532U, 
    2186U, 1918U, 2118U, 1896U, 2090U, 1911U, 2070U, 2080U, 
    1331U, 1483U, 2262U, 1292U, 1992U, 774U, 1238U, 1872U, 
    1596U, 2291U, 2250U, 1540U, 1658U, 1666U, 1475U, 2017U, 
    2035U, 311U, 158U, 708U, 1707U, 1340U, 1689U, 579U, 
    453U, 1349U, 1460U, 1423U, 1025U, 1739U, 1450U, 1769U, 
    1640U, 1812U, 1358U, 428U, 264U, 374U, 215U, 1802U, 
    1432U, 1673U, 2301U, 2160U, 1852U, 2177U, 1865U, 1276U, 
    1925U, 1934U, 1126U, 971U, 953U, 1075U, 643U, 511U, 
    834U, 677U, 542U, 2195U, 2053U, 2142U, 1831U, 1367U, 
    1586U, 1718U, 1605U, 1550U, 1878U, 1173U, 1144U, 1154U, 
    1134U, 2009U, 1681U, 2310U, 
};

static inline void InitXCoreMCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(XCoreInsts, XCoreInstrNameIndices, XCoreInstrNameData, 244);
}

} // End llvm namespace 
#endif // GET_INSTRINFO_MC_DESC


#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct XCoreGenInstrInfo : public TargetInstrInfo {
  explicit XCoreGenInstrInfo(int SO = -1, int DO = -1);
  virtual ~XCoreGenInstrInfo();
};
} // End llvm namespace 
#endif // GET_INSTRINFO_HEADER


#ifdef GET_INSTRINFO_CTOR_DTOR
#undef GET_INSTRINFO_CTOR_DTOR
namespace llvm {
extern const MCInstrDesc XCoreInsts[];
extern const unsigned XCoreInstrNameIndices[];
extern const char XCoreInstrNameData[];
XCoreGenInstrInfo::XCoreGenInstrInfo(int SO, int DO)
  : TargetInstrInfo(SO, DO) {
  InitMCInstrInfo(XCoreInsts, XCoreInstrNameIndices, XCoreInstrNameData, 244);
}
XCoreGenInstrInfo::~XCoreGenInstrInfo() {}
} // End llvm namespace 
#endif // GET_INSTRINFO_CTOR_DTOR

#ifdef GET_INSTRINFO_OPERAND_ENUM
#undef GET_INSTRINFO_OPERAND_ENUM
namespace llvm {namespace XCore {
namespace OpName { 
enum {
OPERAND_LAST
};
} // End namespace OpName
} // End namespace XCore
} // End namespace llvm
#endif //GET_INSTRINFO_OPERAND_ENUM
#ifdef GET_INSTRINFO_NAMED_OPS
#undef GET_INSTRINFO_NAMED_OPS
namespace llvm {namespace XCore {
int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx) {
  return -1;
}
} // End namespace XCore
} // End namespace llvm
#endif //GET_INSTRINFO_NAMED_OPS

#ifdef GET_INSTRINFO_OPERAND_TYPES_ENUM
#undef GET_INSTRINFO_OPERAND_TYPES_ENUM
namespace llvm {namespace XCore {
namespace OpTypes { 
enum OperandType {
  InlineJT = 0,
  InlineJT32 = 1,
  MEMii = 2,
  brtarget = 3,
  brtarget_neg = 4,
  f32imm = 5,
  f64imm = 6,
  i16imm = 7,
  i1imm = 8,
  i32imm = 9,
  i64imm = 10,
  i8imm = 11,
  pcrel_imm = 12,
  pcrel_imm_neg = 13,
  OPERAND_TYPE_LIST_END
};
} // End namespace OpTypes
} // End namespace XCore
} // End namespace llvm
#endif // GET_INSTRINFO_OPERAND_TYPES_ENUM
