Info (10281): Verilog HDL Declaration information at eth4to1_mac_0_mac10g_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/programming/eth-4to1/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at eth4to1_mac_0_mac10g_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/programming/eth-4to1/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at eth4to1_mac_0_mac10g_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/programming/eth-4to1/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at eth4to1_mac_0_mac10g_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/programming/eth-4to1/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at eth4to1_mac_0_mac10g_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/programming/eth-4to1/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at eth4to1_mac_0_mac10g_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/programming/eth-4to1/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at eth4to1_mac_0_mac10g_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/programming/eth-4to1/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at eth4to1_mac_0_mac10g_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/programming/eth-4to1/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at eth4to1_mac_0_mac10g_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/programming/eth-4to1/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at eth4to1_mac_0_mac10g_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/programming/eth-4to1/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at eth4to1_mac_0_mac10g_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/programming/eth-4to1/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at eth4to1_mac_0_mac10g_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/programming/eth-4to1/eth4to1/synthesis/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router.sv Line: 49
