#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:07:37 MDT 2013
# Start of session at: Tue Nov  6 12:57:14 2018
# Process ID: 26107
# Log file: /home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Exp1/planAhead_run_2/planAhead.log
# Journal file: /home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Exp1/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Exp1/pa.fromNetlist.tcl
# create_project -name Exp1 -dir "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Exp1/planAhead_run_2" -part xc3s100ecp132-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Exp1/Exp1.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Exp1} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Exp1.ucf" [current_fileset -constrset]
Adding file '/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Exp1/Exp1.ucf' to fileset 'constrs_1'
# add_files [list {Exp1.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.6 - ngc2edif P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Exp1.ngc ...
WARNING:NetListWriters:298 - No output is written to Exp1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_15/XLXI_10/Mcompar_cnt1k_cmp_gt0000_lut<11 : 0> on block Exp1 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus XLXI_8/Mcompar_cnt1_cmp_gt0000_lut<11 :
   0> on block Exp1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus XLXI_8/Mcompar_cnt1k_cmp_gt0000_lut<11 :
   0> on block Exp1 is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file Exp1.edif ...
ngc2edif: Total memory usage is 106812 kilobytes

Parsing EDIF File [./planAhead_run_2/Exp1.data/cache/Exp1_ngc_c72d2aa3.edif]
Finished Parsing EDIF File [./planAhead_run_2/Exp1.data/cache/Exp1_ngc_c72d2aa3.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'Exp1' is not ideal for floorplanning, since the cellview 'Exp1' defined in file 'Exp1.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Exp1/Exp1.ucf]
Finished Parsing UCF File [/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Exp1/Exp1.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: c61154c7
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2817.156 ; gain = 124.969
startgroup
set_property package_pin F12 [get_ports {anO[3]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {anO[2]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {anO[1]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {anO[0]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {sseg[7]}]
endgroup
startgroup
set_property package_pin H13 [get_ports {sseg[6]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {sseg[5]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {sseg[4]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {sseg[3]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {sseg[2]}]
endgroup
startgroup
set_property package_pin M12 [get_ports {sseg[1]}]
endgroup
startgroup
set_property package_pin N13 [get_ports {sseg[0]}]
endgroup
startgroup
set_property package_pin A7 [get_ports Reset]
endgroup
startgroup
set_property package_pin G12 [get_ports S1to2]
endgroup
startgroup
set_property package_pin C8 [get_ports SysCLK]
endgroup
startgroup
set_property package_pin B8 [get_ports SysCLK]
endgroup
startgroup
set_property package_pin G12 [get_ports S1to2]
endgroup
startgroup
set_property package_pin B8 [get_ports SysCLK]
endgroup
startgroup
set_property package_pin A7 [get_ports Reset]
endgroup
startgroup
set_property package_pin B8 [get_ports SysCLK]
endgroup
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab9/Exp1/planAhead_pid26107.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Nov  6 13:00:23 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
