# Verilog-lab4-part2 my solution
