
Convolution.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003fa0  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  08003fa0  0c003fa0  0000bfa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00026f64  08003fb0  0c003fb0  0000bfb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  20000000  20000000  00040000  2**0
                  ALLOC
  4 .bss          00000814  20000800  20000800  00040000  2**2
                  ALLOC
  5 .data         0000063c  20001020  0c02af20  00039020  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .debug_aranges 000002b0  00000000  00000000  00039660  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00003376  00000000  00000000  00039910  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000ab6  00000000  00000000  0003cc86  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00003393  00000000  00000000  0003d73c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000007d4  00000000  00000000  00040ad0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00093529  00000000  00000000  000412a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00003cd7  00000000  00000000  000d47cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 00005ad0  00000000  00000000  000d84a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000001f0  00000000  00000000  000ddf78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .build_attributes 000004fc  00000000  00000000  000de168  2**0
                  CONTENTS, READONLY
 16 .debug_macro  000186ba  00000000  00000000  000de664  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 20 01 02 00 08 37 04 00 08 47 04 00 08     ... ....7...G...
 8000010:	57 04 00 08 67 04 00 08 77 04 00 08 00 00 00 00     W...g...w.......
	...
 800002c:	87 04 00 08 97 04 00 08 00 00 00 00 a7 04 00 08     ................
 800003c:	b7 04 00 08 c7 04 00 08 d7 04 00 08 e7 04 00 08     ................
 800004c:	f7 04 00 08 07 05 00 08 17 05 00 08 27 05 00 08     ............'...
 800005c:	37 05 00 08 47 05 00 08 00 00 00 00 00 00 00 00     7...G...........
 800006c:	00 00 00 00 57 05 00 08 00 00 00 00 67 05 00 08     ....W.......g...
 800007c:	77 05 00 08 87 05 00 08 97 05 00 08 a7 05 00 08     w...............
 800008c:	b7 05 00 08 c7 05 00 08 d7 05 00 08 e7 05 00 08     ................
 800009c:	f7 05 00 08 07 06 00 08 17 06 00 08 27 06 00 08     ............'...
 80000ac:	37 06 00 08 47 06 00 08 57 06 00 08 67 06 00 08     7...G...W...g...
 80000bc:	77 06 00 08 87 06 00 08 97 06 00 08 a7 06 00 08     w...............
 80000cc:	b7 06 00 08 c7 06 00 08 d7 06 00 08 e7 06 00 08     ................
 80000dc:	f7 06 00 08 07 07 00 08 17 07 00 08 27 07 00 08     ............'...
 80000ec:	37 07 00 08 47 07 00 08 57 07 00 08 67 07 00 08     7...G...W...g...
 80000fc:	77 07 00 08 87 07 00 08 95 07 00 08 a3 07 00 08     w...............
 800010c:	b1 07 00 08 bf 07 00 08 cd 07 00 08 db 07 00 08     ................
 800011c:	e9 07 00 08 f7 07 00 08 05 08 00 08 13 08 00 08     ................
 800012c:	21 08 00 08 2f 08 00 08 3d 08 00 08 4b 08 00 08     !.../...=...K...
 800013c:	59 08 00 08 67 08 00 08 75 08 00 08 83 08 00 08     Y...g...u.......
 800014c:	91 08 00 08 9f 08 00 08 ad 08 00 08 bb 08 00 08     ................
 800015c:	c9 08 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 d7 08 00 08 e5 08 00 08 f3 08 00 08     ................
 800017c:	01 09 00 08 0f 09 00 08 1d 09 00 08 2b 09 00 08     ............+...
 800018c:	39 09 00 08 47 09 00 08 55 09 00 08 63 09 00 08     9...G...U...c...
 800019c:	71 09 00 08 7f 09 00 08 8d 09 00 08 9b 09 00 08     q...............
 80001ac:	a9 09 00 08 b7 09 00 08 c5 09 00 08 d3 09 00 08     ................
 80001bc:	e1 09 00 08 ef 09 00 08 fd 09 00 08 0b 0a 00 08     ................
 80001cc:	19 0a 00 08 27 0a 00 08 35 0a 00 08 43 0a 00 08     ....'...5...C...
 80001dc:	00 00 00 00 51 0a 00 08 5f 0a 00 08 6d 0a 00 08     ....Q..._...m...
 80001ec:	7b 0a 00 08 89 0a 00 08 00 00 00 00 97 0a 00 08     {...............
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b806 	b.w	800021c <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	20000800 	.word	0x20000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08000c61 	.word	0x08000c61

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	080002c5 	.word	0x080002c5

0800021c <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800021c:	481e      	ldr	r0, [pc, #120]	; (8000298 <SKIPCLEAR+0x20>)
   LDR R1, =__Xmc4500_sData
 800021e:	491f      	ldr	r1, [pc, #124]	; (800029c <SKIPCLEAR+0x24>)
   LDR R2, =__Xmc4500_Data_Size
 8000220:	4a1f      	ldr	r2, [pc, #124]	; (80002a0 <SKIPCLEAR+0x28>)

   /* Is there anything to be copied? */
   CMP R2,#0
 8000222:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 8000224:	f000 8012 	beq.w	800024c <SKIPCOPY>
   
   /* For bytecount less than 4, at least 1 word must be copied */
   CMP R2,#4
 8000228:	2a04      	cmp	r2, #4
   BCS STARTCOPY
 800022a:	f080 8002 	bcs.w	8000232 <STARTCOPY>
   
   /* Byte count < 4 ; so bump it up */
   MOV R2,#4
 800022e:	f04f 0204 	mov.w	r2, #4

08000232 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000232:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000236 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000236:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000238:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800023a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800023c:	f000 8006 	beq.w	800024c <SKIPCOPY>
   ADD R0,#4
 8000240:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000244:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000248:	f7ff bff5 	b.w	8000236 <COPYLOOP>

0800024c <SKIPCOPY>:
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 800024c:	4815      	ldr	r0, [pc, #84]	; (80002a4 <SKIPCLEAR+0x2c>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 800024e:	4916      	ldr	r1, [pc, #88]	; (80002a8 <SKIPCLEAR+0x30>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000250:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000252:	f000 8011 	beq.w	8000278 <SKIPCLEAR>

   /* At least 1 word must be copied */
   CMP R1,#4
 8000256:	2904      	cmp	r1, #4
   BCS STARTCLEAR
 8000258:	f080 8002 	bcs.w	8000260 <STARTCLEAR>
   
   /* Byte count < 4 ; so bump it up to a word*/
   MOV R1,#4
 800025c:	f04f 0104 	mov.w	r1, #4

08000260 <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 8000260:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000264:	f04f 0200 	mov.w	r2, #0

08000268 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000268:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 800026a:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 800026c:	f000 8004 	beq.w	8000278 <SKIPCLEAR>
   ADD R0,#4
 8000270:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000274:	f7ff bff8 	b.w	8000268 <CLEARLOOP>

08000278 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000278:	480c      	ldr	r0, [pc, #48]	; (80002ac <SKIPCLEAR+0x34>)
   LDR R1, =SCB_VTOR
 800027a:	490d      	ldr	r1, [pc, #52]	; (80002b0 <SKIPCLEAR+0x38>)
   STR R0,[R1]
 800027c:	6008      	str	r0, [r1, #0]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 800027e:	480d      	ldr	r0, [pc, #52]	; (80002b4 <SKIPCLEAR+0x3c>)
   BLX R0
 8000280:	4780      	blx	r0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 8000282:	480d      	ldr	r0, [pc, #52]	; (80002b8 <SKIPCLEAR+0x40>)
   BLX R0
 8000284:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 8000286:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002bc <SKIPCLEAR+0x44>
   MOV R0,#0
 800028a:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 800028e:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 8000292:	f8df f02c 	ldr.w	pc, [pc, #44]	; 80002c0 <SKIPCLEAR+0x48>
 8000296:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000298:	0c02af20 	.word	0x0c02af20
   LDR R1, =__Xmc4500_sData
 800029c:	20001020 	.word	0x20001020
   LDR R2, =__Xmc4500_Data_Size
 80002a0:	0000063c 	.word	0x0000063c
   ADD R1,#4
   B COPYLOOP
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a4:	20000800 	.word	0x20000800
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002a8:	00000814 	.word	0x00000814
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002ac:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b0:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 80002b4:	08000cfd 	.word	0x08000cfd
   BLX R0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08003ce9 	.word	0x08003ce9
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	20000800 	.word	0x20000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	080002c9 	.word	0x080002c9

080002c4 <SystemInit_DAVE3>:
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <main>:
uint32_t srcBLen = 64;   /* Length of Input B */
uint32_t outLen;     /* Length of convolution output */
float32_t snr;        /* output SNR */

int32_t main(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b088      	sub	sp, #32
 80002cc:	af00      	add	r7, sp, #0
  arm_status status;     /* Status of the example */
  arm_cfft_radix4_instance_f32 cfft_instance;  /* CFFT Structure instance */

  /* CFFT Structure instance pointer */
  arm_cfft_radix4_instance_f32 *cfft_instance_ptr =
 80002ce:	f107 0304 	add.w	r3, r7, #4
 80002d2:	61bb      	str	r3, [r7, #24]
      (arm_cfft_radix4_instance_f32*) &cfft_instance;

  /* output length of convolution */
  outLen = srcALen + srcBLen - 1;
 80002d4:	f241 2320 	movw	r3, #4640	; 0x1220
 80002d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002dc:	681a      	ldr	r2, [r3, #0]
 80002de:	f241 2324 	movw	r3, #4644	; 0x1224
 80002e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	18d3      	adds	r3, r2, r3
 80002ea:	f103 32ff 	add.w	r2, r3, #4294967295
 80002ee:	f640 430c 	movw	r3, #3084	; 0xc0c
 80002f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002f6:	601a      	str	r2, [r3, #0]

  /* Initialise the fft input buffers with all zeros */
  arm_fill_f32(0.0,  Ak, MAX_BLOCKSIZE);
 80002f8:	f04f 0000 	mov.w	r0, #0
 80002fc:	f640 010c 	movw	r1, #2060	; 0x80c
 8000300:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000304:	f04f 0280 	mov.w	r2, #128	; 0x80
 8000308:	f002 f9e0 	bl	80026cc <arm_fill_f32>
  arm_fill_f32(0.0,  Bk, MAX_BLOCKSIZE);
 800030c:	f04f 0000 	mov.w	r0, #0
 8000310:	f640 210c 	movw	r1, #2572	; 0xa0c
 8000314:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000318:	f04f 0280 	mov.w	r2, #128	; 0x80
 800031c:	f002 f9d6 	bl	80026cc <arm_fill_f32>

  /* Copy the input values to the fft input buffers */
  arm_copy_f32(testInputA_f32,  Ak, MAX_BLOCKSIZE/2);
 8000320:	f241 0020 	movw	r0, #4128	; 0x1020
 8000324:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000328:	f640 010c 	movw	r1, #2060	; 0x80c
 800032c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000330:	f04f 0240 	mov.w	r2, #64	; 0x40
 8000334:	f002 f954 	bl	80025e0 <arm_copy_f32>
  arm_copy_f32(testInputB_f32,  Bk, MAX_BLOCKSIZE/2);
 8000338:	f241 1020 	movw	r0, #4384	; 0x1120
 800033c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000340:	f640 210c 	movw	r1, #2572	; 0xa0c
 8000344:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000348:	f04f 0240 	mov.w	r2, #64	; 0x40
 800034c:	f002 f948 	bl	80025e0 <arm_copy_f32>

  /* Initialize the CFFT function to compute 64 point fft */
  status = arm_cfft_radix4_init_f32(cfft_instance_ptr, 64, 0, 1);
 8000350:	69b8      	ldr	r0, [r7, #24]
 8000352:	f04f 0140 	mov.w	r1, #64	; 0x40
 8000356:	f04f 0200 	mov.w	r2, #0
 800035a:	f04f 0301 	mov.w	r3, #1
 800035e:	f002 f8e5 	bl	800252c <arm_cfft_radix4_init_f32>
 8000362:	4603      	mov	r3, r0
 8000364:	77fb      	strb	r3, [r7, #31]

  /* Transform input a[n] from time domain to frequency domain A[k] */
  arm_cfft_radix4_f32(cfft_instance_ptr, Ak);
 8000366:	69b8      	ldr	r0, [r7, #24]
 8000368:	f640 010c 	movw	r1, #2060	; 0x80c
 800036c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000370:	f002 f8b6 	bl	80024e0 <arm_cfft_radix4_f32>
  /* Transform input b[n] from time domain to frequency domain B[k] */
  arm_cfft_radix4_f32(cfft_instance_ptr, Bk);
 8000374:	69b8      	ldr	r0, [r7, #24]
 8000376:	f640 210c 	movw	r1, #2572	; 0xa0c
 800037a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800037e:	f002 f8af 	bl	80024e0 <arm_cfft_radix4_f32>

  /* Complex Multiplication of the two input buffers in frequency domain */
  arm_cmplx_mult_cmplx_f32(Ak, Bk, AxB, MAX_BLOCKSIZE/2);
 8000382:	f640 000c 	movw	r0, #2060	; 0x80c
 8000386:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800038a:	f640 210c 	movw	r1, #2572	; 0xa0c
 800038e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000392:	f640 4210 	movw	r2, #3088	; 0xc10
 8000396:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800039a:	f04f 0340 	mov.w	r3, #64	; 0x40
 800039e:	f002 f9d3 	bl	8002748 <arm_cmplx_mult_cmplx_f32>

  /* Initialize the CIFFT function to compute 64 point ifft */
  status = arm_cfft_radix4_init_f32(cfft_instance_ptr, 64, 1, 1);
 80003a2:	69b8      	ldr	r0, [r7, #24]
 80003a4:	f04f 0140 	mov.w	r1, #64	; 0x40
 80003a8:	f04f 0201 	mov.w	r2, #1
 80003ac:	f04f 0301 	mov.w	r3, #1
 80003b0:	f002 f8bc 	bl	800252c <arm_cfft_radix4_init_f32>
 80003b4:	4603      	mov	r3, r0
 80003b6:	77fb      	strb	r3, [r7, #31]

  /* Transform the multiplication output from frequency domain to time domain,
     that gives the convolved output  */
  arm_cfft_radix4_f32(cfft_instance_ptr, AxB);
 80003b8:	69b8      	ldr	r0, [r7, #24]
 80003ba:	f640 4110 	movw	r1, #3088	; 0xc10
 80003be:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80003c2:	f002 f88d 	bl	80024e0 <arm_cfft_radix4_f32>

  /* SNR Calculation */
  snr = arm_snr_f32((float32_t *)testRefOutput_f32, AxB, srcALen + srcBLen - 1);
 80003c6:	f241 2320 	movw	r3, #4640	; 0x1220
 80003ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003ce:	681a      	ldr	r2, [r3, #0]
 80003d0:	f241 2324 	movw	r3, #4644	; 0x1224
 80003d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	18d3      	adds	r3, r2, r3
 80003dc:	f103 33ff 	add.w	r3, r3, #4294967295
 80003e0:	f643 70b0 	movw	r0, #16304	; 0x3fb0
 80003e4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80003e8:	f640 4110 	movw	r1, #3088	; 0xc10
 80003ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80003f0:	461a      	mov	r2, r3
 80003f2:	f000 ff8d 	bl	8001310 <arm_snr_f32>
 80003f6:	4602      	mov	r2, r0
 80003f8:	f241 0310 	movw	r3, #4112	; 0x1010
 80003fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000400:	601a      	str	r2, [r3, #0]

  /* Compare the SNR with threshold to test whether the
     computed output is matched with the reference output values. */
  if( snr > SNR_THRESHOLD)
 8000402:	f241 0310 	movw	r3, #4112	; 0x1010
 8000406:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800040a:	ed93 7a00 	vldr	s14, [r3]
 800040e:	eddf 7a08 	vldr	s15, [pc, #32]	; 8000430 <main+0x168>
 8000412:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800041a:	dd02      	ble.n	8000422 <main+0x15a>
  {
    status = ARM_MATH_SUCCESS;
 800041c:	f04f 0300 	mov.w	r3, #0
 8000420:	77fb      	strb	r3, [r7, #31]
  }

  if( status != ARM_MATH_SUCCESS)
 8000422:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000426:	2b00      	cmp	r3, #0
 8000428:	d000      	beq.n	800042c <main+0x164>
  {
    while(1);
 800042a:	e7fe      	b.n	800042a <main+0x162>
  }

  while(1);                             /* main function does not return */
 800042c:	e7fe      	b.n	800042c <main+0x164>
 800042e:	bf00      	nop
 8000430:	42b40000 	.word	0x42b40000

08000434 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8000434:	e7fe      	b.n	8000434 <NMI_Handler>

08000436 <NMI_Handler_Veneer>:
 8000436:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 8000aa8 <AllowPLLInitByStartup+0x6>
 800043a:	b500      	push	{lr}
 800043c:	b081      	sub	sp, #4
 800043e:	4780      	blx	r0
 8000440:	b001      	add	sp, #4
 8000442:	bd00      	pop	{pc}

08000444 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8000444:	e7fe      	b.n	8000444 <HardFault_Handler>

08000446 <HardFault_Handler_Veneer>:
 8000446:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 8000aac <AllowPLLInitByStartup+0xa>
 800044a:	b500      	push	{lr}
 800044c:	b081      	sub	sp, #4
 800044e:	4780      	blx	r0
 8000450:	b001      	add	sp, #4
 8000452:	bd00      	pop	{pc}

08000454 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000454:	e7fe      	b.n	8000454 <MemManage_Handler>

08000456 <MemManage_Handler_Veneer>:
 8000456:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8000ab0 <AllowPLLInitByStartup+0xe>
 800045a:	b500      	push	{lr}
 800045c:	b081      	sub	sp, #4
 800045e:	4780      	blx	r0
 8000460:	b001      	add	sp, #4
 8000462:	bd00      	pop	{pc}

08000464 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000464:	e7fe      	b.n	8000464 <BusFault_Handler>

08000466 <BusFault_Handler_Veneer>:
 8000466:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8000ab4 <AllowPLLInitByStartup+0x12>
 800046a:	b500      	push	{lr}
 800046c:	b081      	sub	sp, #4
 800046e:	4780      	blx	r0
 8000470:	b001      	add	sp, #4
 8000472:	bd00      	pop	{pc}

08000474 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000474:	e7fe      	b.n	8000474 <UsageFault_Handler>

08000476 <UsageFault_Handler_Veneer>:
 8000476:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 8000ab8 <AllowPLLInitByStartup+0x16>
 800047a:	b500      	push	{lr}
 800047c:	b081      	sub	sp, #4
 800047e:	4780      	blx	r0
 8000480:	b001      	add	sp, #4
 8000482:	bd00      	pop	{pc}

08000484 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000484:	e7fe      	b.n	8000484 <SVC_Handler>

08000486 <SVC_Handler_Veneer>:
 8000486:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 8000abc <AllowPLLInitByStartup+0x1a>
 800048a:	b500      	push	{lr}
 800048c:	b081      	sub	sp, #4
 800048e:	4780      	blx	r0
 8000490:	b001      	add	sp, #4
 8000492:	bd00      	pop	{pc}

08000494 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000494:	e7fe      	b.n	8000494 <DebugMon_Handler>

08000496 <DebugMon_Handler_Veneer>:
 8000496:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8000ac0 <AllowPLLInitByStartup+0x1e>
 800049a:	b500      	push	{lr}
 800049c:	b081      	sub	sp, #4
 800049e:	4780      	blx	r0
 80004a0:	b001      	add	sp, #4
 80004a2:	bd00      	pop	{pc}

080004a4 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 80004a4:	e7fe      	b.n	80004a4 <PendSV_Handler>

080004a6 <PendSV_Handler_Veneer>:
 80004a6:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8000ac4 <AllowPLLInitByStartup+0x22>
 80004aa:	b500      	push	{lr}
 80004ac:	b081      	sub	sp, #4
 80004ae:	4780      	blx	r0
 80004b0:	b001      	add	sp, #4
 80004b2:	bd00      	pop	{pc}

080004b4 <SysTick_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 80004b4:	e7fe      	b.n	80004b4 <SysTick_Handler>

080004b6 <SysTick_Handler_Veneer>:
 80004b6:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 8000ac8 <AllowPLLInitByStartup+0x26>
 80004ba:	b500      	push	{lr}
 80004bc:	b081      	sub	sp, #4
 80004be:	4780      	blx	r0
 80004c0:	b001      	add	sp, #4
 80004c2:	bd00      	pop	{pc}

080004c4 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 80004c4:	e7fe      	b.n	80004c4 <SCU_0_IRQHandler>

080004c6 <SCU_0_IRQHandler_Veneer>:
 80004c6:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 8000acc <AllowPLLInitByStartup+0x2a>
 80004ca:	b500      	push	{lr}
 80004cc:	b081      	sub	sp, #4
 80004ce:	4780      	blx	r0
 80004d0:	b001      	add	sp, #4
 80004d2:	bd00      	pop	{pc}

080004d4 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 80004d4:	e7fe      	b.n	80004d4 <ERU0_0_IRQHandler>

080004d6 <ERU0_0_IRQHandler_Veneer>:
 80004d6:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8000ad0 <AllowPLLInitByStartup+0x2e>
 80004da:	b500      	push	{lr}
 80004dc:	b081      	sub	sp, #4
 80004de:	4780      	blx	r0
 80004e0:	b001      	add	sp, #4
 80004e2:	bd00      	pop	{pc}

080004e4 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 80004e4:	e7fe      	b.n	80004e4 <ERU0_1_IRQHandler>

080004e6 <ERU0_1_IRQHandler_Veneer>:
 80004e6:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8000ad4 <AllowPLLInitByStartup+0x32>
 80004ea:	b500      	push	{lr}
 80004ec:	b081      	sub	sp, #4
 80004ee:	4780      	blx	r0
 80004f0:	b001      	add	sp, #4
 80004f2:	bd00      	pop	{pc}

080004f4 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 80004f4:	e7fe      	b.n	80004f4 <ERU0_2_IRQHandler>

080004f6 <ERU0_2_IRQHandler_Veneer>:
 80004f6:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 8000ad8 <AllowPLLInitByStartup+0x36>
 80004fa:	b500      	push	{lr}
 80004fc:	b081      	sub	sp, #4
 80004fe:	4780      	blx	r0
 8000500:	b001      	add	sp, #4
 8000502:	bd00      	pop	{pc}

08000504 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000504:	e7fe      	b.n	8000504 <ERU0_3_IRQHandler>

08000506 <ERU0_3_IRQHandler_Veneer>:
 8000506:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 8000adc <AllowPLLInitByStartup+0x3a>
 800050a:	b500      	push	{lr}
 800050c:	b081      	sub	sp, #4
 800050e:	4780      	blx	r0
 8000510:	b001      	add	sp, #4
 8000512:	bd00      	pop	{pc}

08000514 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000514:	e7fe      	b.n	8000514 <ERU1_0_IRQHandler>

08000516 <ERU1_0_IRQHandler_Veneer>:
 8000516:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8000ae0 <AllowPLLInitByStartup+0x3e>
 800051a:	b500      	push	{lr}
 800051c:	b081      	sub	sp, #4
 800051e:	4780      	blx	r0
 8000520:	b001      	add	sp, #4
 8000522:	bd00      	pop	{pc}

08000524 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000524:	e7fe      	b.n	8000524 <ERU1_1_IRQHandler>

08000526 <ERU1_1_IRQHandler_Veneer>:
 8000526:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8000ae4 <AllowPLLInitByStartup+0x42>
 800052a:	b500      	push	{lr}
 800052c:	b081      	sub	sp, #4
 800052e:	4780      	blx	r0
 8000530:	b001      	add	sp, #4
 8000532:	bd00      	pop	{pc}

08000534 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8000534:	e7fe      	b.n	8000534 <ERU1_2_IRQHandler>

08000536 <ERU1_2_IRQHandler_Veneer>:
 8000536:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 8000ae8 <AllowPLLInitByStartup+0x46>
 800053a:	b500      	push	{lr}
 800053c:	b081      	sub	sp, #4
 800053e:	4780      	blx	r0
 8000540:	b001      	add	sp, #4
 8000542:	bd00      	pop	{pc}

08000544 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8000544:	e7fe      	b.n	8000544 <ERU1_3_IRQHandler>

08000546 <ERU1_3_IRQHandler_Veneer>:
 8000546:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 8000aec <AllowPLLInitByStartup+0x4a>
 800054a:	b500      	push	{lr}
 800054c:	b081      	sub	sp, #4
 800054e:	4780      	blx	r0
 8000550:	b001      	add	sp, #4
 8000552:	bd00      	pop	{pc}

08000554 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000554:	e7fe      	b.n	8000554 <PMU0_0_IRQHandler>

08000556 <PMU0_0_IRQHandler_Veneer>:
 8000556:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8000af0 <AllowPLLInitByStartup+0x4e>
 800055a:	b500      	push	{lr}
 800055c:	b081      	sub	sp, #4
 800055e:	4780      	blx	r0
 8000560:	b001      	add	sp, #4
 8000562:	bd00      	pop	{pc}

08000564 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000564:	e7fe      	b.n	8000564 <VADC0_C0_0_IRQHandler>

08000566 <VADC0_C0_0_IRQHandler_Veneer>:
 8000566:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8000af4 <AllowPLLInitByStartup+0x52>
 800056a:	b500      	push	{lr}
 800056c:	b081      	sub	sp, #4
 800056e:	4780      	blx	r0
 8000570:	b001      	add	sp, #4
 8000572:	bd00      	pop	{pc}

08000574 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000574:	e7fe      	b.n	8000574 <VADC0_C0_1_IRQHandler>

08000576 <VADC0_C0_1_IRQHandler_Veneer>:
 8000576:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 8000af8 <AllowPLLInitByStartup+0x56>
 800057a:	b500      	push	{lr}
 800057c:	b081      	sub	sp, #4
 800057e:	4780      	blx	r0
 8000580:	b001      	add	sp, #4
 8000582:	bd00      	pop	{pc}

08000584 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000584:	e7fe      	b.n	8000584 <VADC0_C0_2_IRQHandler>

08000586 <VADC0_C0_2_IRQHandler_Veneer>:
 8000586:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 8000afc <AllowPLLInitByStartup+0x5a>
 800058a:	b500      	push	{lr}
 800058c:	b081      	sub	sp, #4
 800058e:	4780      	blx	r0
 8000590:	b001      	add	sp, #4
 8000592:	bd00      	pop	{pc}

08000594 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000594:	e7fe      	b.n	8000594 <VADC0_C0_3_IRQHandler>

08000596 <VADC0_C0_3_IRQHandler_Veneer>:
 8000596:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8000b00 <AllowPLLInitByStartup+0x5e>
 800059a:	b500      	push	{lr}
 800059c:	b081      	sub	sp, #4
 800059e:	4780      	blx	r0
 80005a0:	b001      	add	sp, #4
 80005a2:	bd00      	pop	{pc}

080005a4 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 80005a4:	e7fe      	b.n	80005a4 <VADC0_G0_0_IRQHandler>

080005a6 <VADC0_G0_0_IRQHandler_Veneer>:
 80005a6:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8000b04 <AllowPLLInitByStartup+0x62>
 80005aa:	b500      	push	{lr}
 80005ac:	b081      	sub	sp, #4
 80005ae:	4780      	blx	r0
 80005b0:	b001      	add	sp, #4
 80005b2:	bd00      	pop	{pc}

080005b4 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 80005b4:	e7fe      	b.n	80005b4 <VADC0_G0_1_IRQHandler>

080005b6 <VADC0_G0_1_IRQHandler_Veneer>:
 80005b6:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 8000b08 <AllowPLLInitByStartup+0x66>
 80005ba:	b500      	push	{lr}
 80005bc:	b081      	sub	sp, #4
 80005be:	4780      	blx	r0
 80005c0:	b001      	add	sp, #4
 80005c2:	bd00      	pop	{pc}

080005c4 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 80005c4:	e7fe      	b.n	80005c4 <VADC0_G0_2_IRQHandler>

080005c6 <VADC0_G0_2_IRQHandler_Veneer>:
 80005c6:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 8000b0c <AllowPLLInitByStartup+0x6a>
 80005ca:	b500      	push	{lr}
 80005cc:	b081      	sub	sp, #4
 80005ce:	4780      	blx	r0
 80005d0:	b001      	add	sp, #4
 80005d2:	bd00      	pop	{pc}

080005d4 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 80005d4:	e7fe      	b.n	80005d4 <VADC0_G0_3_IRQHandler>

080005d6 <VADC0_G0_3_IRQHandler_Veneer>:
 80005d6:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 8000b10 <AllowPLLInitByStartup+0x6e>
 80005da:	b500      	push	{lr}
 80005dc:	b081      	sub	sp, #4
 80005de:	4780      	blx	r0
 80005e0:	b001      	add	sp, #4
 80005e2:	bd00      	pop	{pc}

080005e4 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 80005e4:	e7fe      	b.n	80005e4 <VADC0_G1_0_IRQHandler>

080005e6 <VADC0_G1_0_IRQHandler_Veneer>:
 80005e6:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 8000b14 <AllowPLLInitByStartup+0x72>
 80005ea:	b500      	push	{lr}
 80005ec:	b081      	sub	sp, #4
 80005ee:	4780      	blx	r0
 80005f0:	b001      	add	sp, #4
 80005f2:	bd00      	pop	{pc}

080005f4 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 80005f4:	e7fe      	b.n	80005f4 <VADC0_G1_1_IRQHandler>

080005f6 <VADC0_G1_1_IRQHandler_Veneer>:
 80005f6:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 8000b18 <AllowPLLInitByStartup+0x76>
 80005fa:	b500      	push	{lr}
 80005fc:	b081      	sub	sp, #4
 80005fe:	4780      	blx	r0
 8000600:	b001      	add	sp, #4
 8000602:	bd00      	pop	{pc}

08000604 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000604:	e7fe      	b.n	8000604 <VADC0_G1_2_IRQHandler>

08000606 <VADC0_G1_2_IRQHandler_Veneer>:
 8000606:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 8000b1c <AllowPLLInitByStartup+0x7a>
 800060a:	b500      	push	{lr}
 800060c:	b081      	sub	sp, #4
 800060e:	4780      	blx	r0
 8000610:	b001      	add	sp, #4
 8000612:	bd00      	pop	{pc}

08000614 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000614:	e7fe      	b.n	8000614 <VADC0_G1_3_IRQHandler>

08000616 <VADC0_G1_3_IRQHandler_Veneer>:
 8000616:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 8000b20 <AllowPLLInitByStartup+0x7e>
 800061a:	b500      	push	{lr}
 800061c:	b081      	sub	sp, #4
 800061e:	4780      	blx	r0
 8000620:	b001      	add	sp, #4
 8000622:	bd00      	pop	{pc}

08000624 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8000624:	e7fe      	b.n	8000624 <VADC0_G2_0_IRQHandler>

08000626 <VADC0_G2_0_IRQHandler_Veneer>:
 8000626:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 8000b24 <AllowPLLInitByStartup+0x82>
 800062a:	b500      	push	{lr}
 800062c:	b081      	sub	sp, #4
 800062e:	4780      	blx	r0
 8000630:	b001      	add	sp, #4
 8000632:	bd00      	pop	{pc}

08000634 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8000634:	e7fe      	b.n	8000634 <VADC0_G2_1_IRQHandler>

08000636 <VADC0_G2_1_IRQHandler_Veneer>:
 8000636:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 8000b28 <AllowPLLInitByStartup+0x86>
 800063a:	b500      	push	{lr}
 800063c:	b081      	sub	sp, #4
 800063e:	4780      	blx	r0
 8000640:	b001      	add	sp, #4
 8000642:	bd00      	pop	{pc}

08000644 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8000644:	e7fe      	b.n	8000644 <VADC0_G2_2_IRQHandler>

08000646 <VADC0_G2_2_IRQHandler_Veneer>:
 8000646:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 8000b2c <AllowPLLInitByStartup+0x8a>
 800064a:	b500      	push	{lr}
 800064c:	b081      	sub	sp, #4
 800064e:	4780      	blx	r0
 8000650:	b001      	add	sp, #4
 8000652:	bd00      	pop	{pc}

08000654 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8000654:	e7fe      	b.n	8000654 <VADC0_G2_3_IRQHandler>

08000656 <VADC0_G2_3_IRQHandler_Veneer>:
 8000656:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 8000b30 <AllowPLLInitByStartup+0x8e>
 800065a:	b500      	push	{lr}
 800065c:	b081      	sub	sp, #4
 800065e:	4780      	blx	r0
 8000660:	b001      	add	sp, #4
 8000662:	bd00      	pop	{pc}

08000664 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8000664:	e7fe      	b.n	8000664 <VADC0_G3_0_IRQHandler>

08000666 <VADC0_G3_0_IRQHandler_Veneer>:
 8000666:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 8000b34 <AllowPLLInitByStartup+0x92>
 800066a:	b500      	push	{lr}
 800066c:	b081      	sub	sp, #4
 800066e:	4780      	blx	r0
 8000670:	b001      	add	sp, #4
 8000672:	bd00      	pop	{pc}

08000674 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000674:	e7fe      	b.n	8000674 <VADC0_G3_1_IRQHandler>

08000676 <VADC0_G3_1_IRQHandler_Veneer>:
 8000676:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 8000b38 <AllowPLLInitByStartup+0x96>
 800067a:	b500      	push	{lr}
 800067c:	b081      	sub	sp, #4
 800067e:	4780      	blx	r0
 8000680:	b001      	add	sp, #4
 8000682:	bd00      	pop	{pc}

08000684 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000684:	e7fe      	b.n	8000684 <VADC0_G3_2_IRQHandler>

08000686 <VADC0_G3_2_IRQHandler_Veneer>:
 8000686:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 8000b3c <AllowPLLInitByStartup+0x9a>
 800068a:	b500      	push	{lr}
 800068c:	b081      	sub	sp, #4
 800068e:	4780      	blx	r0
 8000690:	b001      	add	sp, #4
 8000692:	bd00      	pop	{pc}

08000694 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000694:	e7fe      	b.n	8000694 <VADC0_G3_3_IRQHandler>

08000696 <VADC0_G3_3_IRQHandler_Veneer>:
 8000696:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 8000b40 <AllowPLLInitByStartup+0x9e>
 800069a:	b500      	push	{lr}
 800069c:	b081      	sub	sp, #4
 800069e:	4780      	blx	r0
 80006a0:	b001      	add	sp, #4
 80006a2:	bd00      	pop	{pc}

080006a4 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 80006a4:	e7fe      	b.n	80006a4 <DSD0_0_IRQHandler>

080006a6 <DSD0_0_IRQHandler_Veneer>:
 80006a6:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 8000b44 <AllowPLLInitByStartup+0xa2>
 80006aa:	b500      	push	{lr}
 80006ac:	b081      	sub	sp, #4
 80006ae:	4780      	blx	r0
 80006b0:	b001      	add	sp, #4
 80006b2:	bd00      	pop	{pc}

080006b4 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 80006b4:	e7fe      	b.n	80006b4 <DSD0_1_IRQHandler>

080006b6 <DSD0_1_IRQHandler_Veneer>:
 80006b6:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 8000b48 <AllowPLLInitByStartup+0xa6>
 80006ba:	b500      	push	{lr}
 80006bc:	b081      	sub	sp, #4
 80006be:	4780      	blx	r0
 80006c0:	b001      	add	sp, #4
 80006c2:	bd00      	pop	{pc}

080006c4 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 80006c4:	e7fe      	b.n	80006c4 <DSD0_2_IRQHandler>

080006c6 <DSD0_2_IRQHandler_Veneer>:
 80006c6:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 8000b4c <AllowPLLInitByStartup+0xaa>
 80006ca:	b500      	push	{lr}
 80006cc:	b081      	sub	sp, #4
 80006ce:	4780      	blx	r0
 80006d0:	b001      	add	sp, #4
 80006d2:	bd00      	pop	{pc}

080006d4 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 80006d4:	e7fe      	b.n	80006d4 <DSD0_3_IRQHandler>

080006d6 <DSD0_3_IRQHandler_Veneer>:
 80006d6:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 8000b50 <AllowPLLInitByStartup+0xae>
 80006da:	b500      	push	{lr}
 80006dc:	b081      	sub	sp, #4
 80006de:	4780      	blx	r0
 80006e0:	b001      	add	sp, #4
 80006e2:	bd00      	pop	{pc}

080006e4 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 80006e4:	e7fe      	b.n	80006e4 <DSD0_4_IRQHandler>

080006e6 <DSD0_4_IRQHandler_Veneer>:
 80006e6:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 8000b54 <AllowPLLInitByStartup+0xb2>
 80006ea:	b500      	push	{lr}
 80006ec:	b081      	sub	sp, #4
 80006ee:	4780      	blx	r0
 80006f0:	b001      	add	sp, #4
 80006f2:	bd00      	pop	{pc}

080006f4 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 80006f4:	e7fe      	b.n	80006f4 <DSD0_5_IRQHandler>

080006f6 <DSD0_5_IRQHandler_Veneer>:
 80006f6:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 8000b58 <AllowPLLInitByStartup+0xb6>
 80006fa:	b500      	push	{lr}
 80006fc:	b081      	sub	sp, #4
 80006fe:	4780      	blx	r0
 8000700:	b001      	add	sp, #4
 8000702:	bd00      	pop	{pc}

08000704 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000704:	e7fe      	b.n	8000704 <DSD0_6_IRQHandler>

08000706 <DSD0_6_IRQHandler_Veneer>:
 8000706:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 8000b5c <AllowPLLInitByStartup+0xba>
 800070a:	b500      	push	{lr}
 800070c:	b081      	sub	sp, #4
 800070e:	4780      	blx	r0
 8000710:	b001      	add	sp, #4
 8000712:	bd00      	pop	{pc}

08000714 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000714:	e7fe      	b.n	8000714 <DSD0_7_IRQHandler>

08000716 <DSD0_7_IRQHandler_Veneer>:
 8000716:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 8000b60 <AllowPLLInitByStartup+0xbe>
 800071a:	b500      	push	{lr}
 800071c:	b081      	sub	sp, #4
 800071e:	4780      	blx	r0
 8000720:	b001      	add	sp, #4
 8000722:	bd00      	pop	{pc}

08000724 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8000724:	e7fe      	b.n	8000724 <DAC0_0_IRQHandler>

08000726 <DAC0_0_IRQHandler_Veneer>:
 8000726:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 8000b64 <AllowPLLInitByStartup+0xc2>
 800072a:	b500      	push	{lr}
 800072c:	b081      	sub	sp, #4
 800072e:	4780      	blx	r0
 8000730:	b001      	add	sp, #4
 8000732:	bd00      	pop	{pc}

08000734 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8000734:	e7fe      	b.n	8000734 <DAC0_1_IRQHandler>

08000736 <DAC0_1_IRQHandler_Veneer>:
 8000736:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 8000b68 <AllowPLLInitByStartup+0xc6>
 800073a:	b500      	push	{lr}
 800073c:	b081      	sub	sp, #4
 800073e:	4780      	blx	r0
 8000740:	b001      	add	sp, #4
 8000742:	bd00      	pop	{pc}

08000744 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8000744:	e7fe      	b.n	8000744 <CCU40_0_IRQHandler>

08000746 <CCU40_0_IRQHandler_Veneer>:
 8000746:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 8000b6c <AllowPLLInitByStartup+0xca>
 800074a:	b500      	push	{lr}
 800074c:	b081      	sub	sp, #4
 800074e:	4780      	blx	r0
 8000750:	b001      	add	sp, #4
 8000752:	bd00      	pop	{pc}

08000754 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8000754:	e7fe      	b.n	8000754 <CCU40_1_IRQHandler>

08000756 <CCU40_1_IRQHandler_Veneer>:
 8000756:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 8000b70 <AllowPLLInitByStartup+0xce>
 800075a:	b500      	push	{lr}
 800075c:	b081      	sub	sp, #4
 800075e:	4780      	blx	r0
 8000760:	b001      	add	sp, #4
 8000762:	bd00      	pop	{pc}

08000764 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8000764:	e7fe      	b.n	8000764 <CCU40_2_IRQHandler>

08000766 <CCU40_2_IRQHandler_Veneer>:
 8000766:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 8000b74 <AllowPLLInitByStartup+0xd2>
 800076a:	b500      	push	{lr}
 800076c:	b081      	sub	sp, #4
 800076e:	4780      	blx	r0
 8000770:	b001      	add	sp, #4
 8000772:	bd00      	pop	{pc}

08000774 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000774:	e7fe      	b.n	8000774 <CCU40_3_IRQHandler>

08000776 <CCU40_3_IRQHandler_Veneer>:
 8000776:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 8000b78 <AllowPLLInitByStartup+0xd6>
 800077a:	b500      	push	{lr}
 800077c:	b081      	sub	sp, #4
 800077e:	4780      	blx	r0
 8000780:	b001      	add	sp, #4
 8000782:	bd00      	pop	{pc}

08000784 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000784:	e7fe      	b.n	8000784 <CCU41_0_IRQHandler>

08000786 <CCU41_0_IRQHandler_Veneer>:
 8000786:	48fd      	ldr	r0, [pc, #1012]	; (8000b7c <AllowPLLInitByStartup+0xda>)
 8000788:	b500      	push	{lr}
 800078a:	b081      	sub	sp, #4
 800078c:	4780      	blx	r0
 800078e:	b001      	add	sp, #4
 8000790:	bd00      	pop	{pc}

08000792 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000792:	e7fe      	b.n	8000792 <CCU41_1_IRQHandler>

08000794 <CCU41_1_IRQHandler_Veneer>:
 8000794:	48fa      	ldr	r0, [pc, #1000]	; (8000b80 <AllowPLLInitByStartup+0xde>)
 8000796:	b500      	push	{lr}
 8000798:	b081      	sub	sp, #4
 800079a:	4780      	blx	r0
 800079c:	b001      	add	sp, #4
 800079e:	bd00      	pop	{pc}

080007a0 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 80007a0:	e7fe      	b.n	80007a0 <CCU41_2_IRQHandler>

080007a2 <CCU41_2_IRQHandler_Veneer>:
 80007a2:	48f8      	ldr	r0, [pc, #992]	; (8000b84 <AllowPLLInitByStartup+0xe2>)
 80007a4:	b500      	push	{lr}
 80007a6:	b081      	sub	sp, #4
 80007a8:	4780      	blx	r0
 80007aa:	b001      	add	sp, #4
 80007ac:	bd00      	pop	{pc}

080007ae <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 80007ae:	e7fe      	b.n	80007ae <CCU41_3_IRQHandler>

080007b0 <CCU41_3_IRQHandler_Veneer>:
 80007b0:	48f5      	ldr	r0, [pc, #980]	; (8000b88 <AllowPLLInitByStartup+0xe6>)
 80007b2:	b500      	push	{lr}
 80007b4:	b081      	sub	sp, #4
 80007b6:	4780      	blx	r0
 80007b8:	b001      	add	sp, #4
 80007ba:	bd00      	pop	{pc}

080007bc <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 80007bc:	e7fe      	b.n	80007bc <CCU42_0_IRQHandler>

080007be <CCU42_0_IRQHandler_Veneer>:
 80007be:	48f3      	ldr	r0, [pc, #972]	; (8000b8c <AllowPLLInitByStartup+0xea>)
 80007c0:	b500      	push	{lr}
 80007c2:	b081      	sub	sp, #4
 80007c4:	4780      	blx	r0
 80007c6:	b001      	add	sp, #4
 80007c8:	bd00      	pop	{pc}

080007ca <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 80007ca:	e7fe      	b.n	80007ca <CCU42_1_IRQHandler>

080007cc <CCU42_1_IRQHandler_Veneer>:
 80007cc:	48f0      	ldr	r0, [pc, #960]	; (8000b90 <AllowPLLInitByStartup+0xee>)
 80007ce:	b500      	push	{lr}
 80007d0:	b081      	sub	sp, #4
 80007d2:	4780      	blx	r0
 80007d4:	b001      	add	sp, #4
 80007d6:	bd00      	pop	{pc}

080007d8 <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 80007d8:	e7fe      	b.n	80007d8 <CCU42_2_IRQHandler>

080007da <CCU42_2_IRQHandler_Veneer>:
 80007da:	48ee      	ldr	r0, [pc, #952]	; (8000b94 <AllowPLLInitByStartup+0xf2>)
 80007dc:	b500      	push	{lr}
 80007de:	b081      	sub	sp, #4
 80007e0:	4780      	blx	r0
 80007e2:	b001      	add	sp, #4
 80007e4:	bd00      	pop	{pc}

080007e6 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 80007e6:	e7fe      	b.n	80007e6 <CCU42_3_IRQHandler>

080007e8 <CCU42_3_IRQHandler_Veneer>:
 80007e8:	48eb      	ldr	r0, [pc, #940]	; (8000b98 <AllowPLLInitByStartup+0xf6>)
 80007ea:	b500      	push	{lr}
 80007ec:	b081      	sub	sp, #4
 80007ee:	4780      	blx	r0
 80007f0:	b001      	add	sp, #4
 80007f2:	bd00      	pop	{pc}

080007f4 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 80007f4:	e7fe      	b.n	80007f4 <CCU43_0_IRQHandler>

080007f6 <CCU43_0_IRQHandler_Veneer>:
 80007f6:	48e9      	ldr	r0, [pc, #932]	; (8000b9c <AllowPLLInitByStartup+0xfa>)
 80007f8:	b500      	push	{lr}
 80007fa:	b081      	sub	sp, #4
 80007fc:	4780      	blx	r0
 80007fe:	b001      	add	sp, #4
 8000800:	bd00      	pop	{pc}

08000802 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000802:	e7fe      	b.n	8000802 <CCU43_1_IRQHandler>

08000804 <CCU43_1_IRQHandler_Veneer>:
 8000804:	48e6      	ldr	r0, [pc, #920]	; (8000ba0 <AllowPLLInitByStartup+0xfe>)
 8000806:	b500      	push	{lr}
 8000808:	b081      	sub	sp, #4
 800080a:	4780      	blx	r0
 800080c:	b001      	add	sp, #4
 800080e:	bd00      	pop	{pc}

08000810 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000810:	e7fe      	b.n	8000810 <CCU43_2_IRQHandler>

08000812 <CCU43_2_IRQHandler_Veneer>:
 8000812:	48e4      	ldr	r0, [pc, #912]	; (8000ba4 <AllowPLLInitByStartup+0x102>)
 8000814:	b500      	push	{lr}
 8000816:	b081      	sub	sp, #4
 8000818:	4780      	blx	r0
 800081a:	b001      	add	sp, #4
 800081c:	bd00      	pop	{pc}

0800081e <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 800081e:	e7fe      	b.n	800081e <CCU43_3_IRQHandler>

08000820 <CCU43_3_IRQHandler_Veneer>:
 8000820:	48e1      	ldr	r0, [pc, #900]	; (8000ba8 <AllowPLLInitByStartup+0x106>)
 8000822:	b500      	push	{lr}
 8000824:	b081      	sub	sp, #4
 8000826:	4780      	blx	r0
 8000828:	b001      	add	sp, #4
 800082a:	bd00      	pop	{pc}

0800082c <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 800082c:	e7fe      	b.n	800082c <CCU80_0_IRQHandler>

0800082e <CCU80_0_IRQHandler_Veneer>:
 800082e:	48df      	ldr	r0, [pc, #892]	; (8000bac <AllowPLLInitByStartup+0x10a>)
 8000830:	b500      	push	{lr}
 8000832:	b081      	sub	sp, #4
 8000834:	4780      	blx	r0
 8000836:	b001      	add	sp, #4
 8000838:	bd00      	pop	{pc}

0800083a <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 800083a:	e7fe      	b.n	800083a <CCU80_1_IRQHandler>

0800083c <CCU80_1_IRQHandler_Veneer>:
 800083c:	48dc      	ldr	r0, [pc, #880]	; (8000bb0 <AllowPLLInitByStartup+0x10e>)
 800083e:	b500      	push	{lr}
 8000840:	b081      	sub	sp, #4
 8000842:	4780      	blx	r0
 8000844:	b001      	add	sp, #4
 8000846:	bd00      	pop	{pc}

08000848 <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000848:	e7fe      	b.n	8000848 <CCU80_2_IRQHandler>

0800084a <CCU80_2_IRQHandler_Veneer>:
 800084a:	48da      	ldr	r0, [pc, #872]	; (8000bb4 <AllowPLLInitByStartup+0x112>)
 800084c:	b500      	push	{lr}
 800084e:	b081      	sub	sp, #4
 8000850:	4780      	blx	r0
 8000852:	b001      	add	sp, #4
 8000854:	bd00      	pop	{pc}

08000856 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000856:	e7fe      	b.n	8000856 <CCU80_3_IRQHandler>

08000858 <CCU80_3_IRQHandler_Veneer>:
 8000858:	48d7      	ldr	r0, [pc, #860]	; (8000bb8 <AllowPLLInitByStartup+0x116>)
 800085a:	b500      	push	{lr}
 800085c:	b081      	sub	sp, #4
 800085e:	4780      	blx	r0
 8000860:	b001      	add	sp, #4
 8000862:	bd00      	pop	{pc}

08000864 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000864:	e7fe      	b.n	8000864 <CCU81_0_IRQHandler>

08000866 <CCU81_0_IRQHandler_Veneer>:
 8000866:	48d5      	ldr	r0, [pc, #852]	; (8000bbc <AllowPLLInitByStartup+0x11a>)
 8000868:	b500      	push	{lr}
 800086a:	b081      	sub	sp, #4
 800086c:	4780      	blx	r0
 800086e:	b001      	add	sp, #4
 8000870:	bd00      	pop	{pc}

08000872 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000872:	e7fe      	b.n	8000872 <CCU81_1_IRQHandler>

08000874 <CCU81_1_IRQHandler_Veneer>:
 8000874:	48d2      	ldr	r0, [pc, #840]	; (8000bc0 <AllowPLLInitByStartup+0x11e>)
 8000876:	b500      	push	{lr}
 8000878:	b081      	sub	sp, #4
 800087a:	4780      	blx	r0
 800087c:	b001      	add	sp, #4
 800087e:	bd00      	pop	{pc}

08000880 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000880:	e7fe      	b.n	8000880 <CCU81_2_IRQHandler>

08000882 <CCU81_2_IRQHandler_Veneer>:
 8000882:	48d0      	ldr	r0, [pc, #832]	; (8000bc4 <AllowPLLInitByStartup+0x122>)
 8000884:	b500      	push	{lr}
 8000886:	b081      	sub	sp, #4
 8000888:	4780      	blx	r0
 800088a:	b001      	add	sp, #4
 800088c:	bd00      	pop	{pc}

0800088e <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 800088e:	e7fe      	b.n	800088e <CCU81_3_IRQHandler>

08000890 <CCU81_3_IRQHandler_Veneer>:
 8000890:	48cd      	ldr	r0, [pc, #820]	; (8000bc8 <AllowPLLInitByStartup+0x126>)
 8000892:	b500      	push	{lr}
 8000894:	b081      	sub	sp, #4
 8000896:	4780      	blx	r0
 8000898:	b001      	add	sp, #4
 800089a:	bd00      	pop	{pc}

0800089c <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 800089c:	e7fe      	b.n	800089c <POSIF0_0_IRQHandler>

0800089e <POSIF0_0_IRQHandler_Veneer>:
 800089e:	48cb      	ldr	r0, [pc, #812]	; (8000bcc <AllowPLLInitByStartup+0x12a>)
 80008a0:	b500      	push	{lr}
 80008a2:	b081      	sub	sp, #4
 80008a4:	4780      	blx	r0
 80008a6:	b001      	add	sp, #4
 80008a8:	bd00      	pop	{pc}

080008aa <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 80008aa:	e7fe      	b.n	80008aa <POSIF0_1_IRQHandler>

080008ac <POSIF0_1_IRQHandler_Veneer>:
 80008ac:	48c8      	ldr	r0, [pc, #800]	; (8000bd0 <AllowPLLInitByStartup+0x12e>)
 80008ae:	b500      	push	{lr}
 80008b0:	b081      	sub	sp, #4
 80008b2:	4780      	blx	r0
 80008b4:	b001      	add	sp, #4
 80008b6:	bd00      	pop	{pc}

080008b8 <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 80008b8:	e7fe      	b.n	80008b8 <POSIF1_0_IRQHandler>

080008ba <POSIF1_0_IRQHandler_Veneer>:
 80008ba:	48c6      	ldr	r0, [pc, #792]	; (8000bd4 <AllowPLLInitByStartup+0x132>)
 80008bc:	b500      	push	{lr}
 80008be:	b081      	sub	sp, #4
 80008c0:	4780      	blx	r0
 80008c2:	b001      	add	sp, #4
 80008c4:	bd00      	pop	{pc}

080008c6 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 80008c6:	e7fe      	b.n	80008c6 <POSIF1_1_IRQHandler>

080008c8 <POSIF1_1_IRQHandler_Veneer>:
 80008c8:	48c3      	ldr	r0, [pc, #780]	; (8000bd8 <AllowPLLInitByStartup+0x136>)
 80008ca:	b500      	push	{lr}
 80008cc:	b081      	sub	sp, #4
 80008ce:	4780      	blx	r0
 80008d0:	b001      	add	sp, #4
 80008d2:	bd00      	pop	{pc}

080008d4 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 80008d4:	e7fe      	b.n	80008d4 <CAN0_0_IRQHandler>

080008d6 <CAN0_0_IRQHandler_Veneer>:
 80008d6:	48c1      	ldr	r0, [pc, #772]	; (8000bdc <AllowPLLInitByStartup+0x13a>)
 80008d8:	b500      	push	{lr}
 80008da:	b081      	sub	sp, #4
 80008dc:	4780      	blx	r0
 80008de:	b001      	add	sp, #4
 80008e0:	bd00      	pop	{pc}

080008e2 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 80008e2:	e7fe      	b.n	80008e2 <CAN0_1_IRQHandler>

080008e4 <CAN0_1_IRQHandler_Veneer>:
 80008e4:	48be      	ldr	r0, [pc, #760]	; (8000be0 <AllowPLLInitByStartup+0x13e>)
 80008e6:	b500      	push	{lr}
 80008e8:	b081      	sub	sp, #4
 80008ea:	4780      	blx	r0
 80008ec:	b001      	add	sp, #4
 80008ee:	bd00      	pop	{pc}

080008f0 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 80008f0:	e7fe      	b.n	80008f0 <CAN0_2_IRQHandler>

080008f2 <CAN0_2_IRQHandler_Veneer>:
 80008f2:	48bc      	ldr	r0, [pc, #752]	; (8000be4 <AllowPLLInitByStartup+0x142>)
 80008f4:	b500      	push	{lr}
 80008f6:	b081      	sub	sp, #4
 80008f8:	4780      	blx	r0
 80008fa:	b001      	add	sp, #4
 80008fc:	bd00      	pop	{pc}

080008fe <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 80008fe:	e7fe      	b.n	80008fe <CAN0_3_IRQHandler>

08000900 <CAN0_3_IRQHandler_Veneer>:
 8000900:	48b9      	ldr	r0, [pc, #740]	; (8000be8 <AllowPLLInitByStartup+0x146>)
 8000902:	b500      	push	{lr}
 8000904:	b081      	sub	sp, #4
 8000906:	4780      	blx	r0
 8000908:	b001      	add	sp, #4
 800090a:	bd00      	pop	{pc}

0800090c <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 800090c:	e7fe      	b.n	800090c <CAN0_4_IRQHandler>

0800090e <CAN0_4_IRQHandler_Veneer>:
 800090e:	48b7      	ldr	r0, [pc, #732]	; (8000bec <AllowPLLInitByStartup+0x14a>)
 8000910:	b500      	push	{lr}
 8000912:	b081      	sub	sp, #4
 8000914:	4780      	blx	r0
 8000916:	b001      	add	sp, #4
 8000918:	bd00      	pop	{pc}

0800091a <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 800091a:	e7fe      	b.n	800091a <CAN0_5_IRQHandler>

0800091c <CAN0_5_IRQHandler_Veneer>:
 800091c:	48b4      	ldr	r0, [pc, #720]	; (8000bf0 <AllowPLLInitByStartup+0x14e>)
 800091e:	b500      	push	{lr}
 8000920:	b081      	sub	sp, #4
 8000922:	4780      	blx	r0
 8000924:	b001      	add	sp, #4
 8000926:	bd00      	pop	{pc}

08000928 <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000928:	e7fe      	b.n	8000928 <CAN0_6_IRQHandler>

0800092a <CAN0_6_IRQHandler_Veneer>:
 800092a:	48b2      	ldr	r0, [pc, #712]	; (8000bf4 <AllowPLLInitByStartup+0x152>)
 800092c:	b500      	push	{lr}
 800092e:	b081      	sub	sp, #4
 8000930:	4780      	blx	r0
 8000932:	b001      	add	sp, #4
 8000934:	bd00      	pop	{pc}

08000936 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000936:	e7fe      	b.n	8000936 <CAN0_7_IRQHandler>

08000938 <CAN0_7_IRQHandler_Veneer>:
 8000938:	48af      	ldr	r0, [pc, #700]	; (8000bf8 <AllowPLLInitByStartup+0x156>)
 800093a:	b500      	push	{lr}
 800093c:	b081      	sub	sp, #4
 800093e:	4780      	blx	r0
 8000940:	b001      	add	sp, #4
 8000942:	bd00      	pop	{pc}

08000944 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000944:	e7fe      	b.n	8000944 <USIC0_0_IRQHandler>

08000946 <USIC0_0_IRQHandler_Veneer>:
 8000946:	48ad      	ldr	r0, [pc, #692]	; (8000bfc <AllowPLLInitByStartup+0x15a>)
 8000948:	b500      	push	{lr}
 800094a:	b081      	sub	sp, #4
 800094c:	4780      	blx	r0
 800094e:	b001      	add	sp, #4
 8000950:	bd00      	pop	{pc}

08000952 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000952:	e7fe      	b.n	8000952 <USIC0_1_IRQHandler>

08000954 <USIC0_1_IRQHandler_Veneer>:
 8000954:	48aa      	ldr	r0, [pc, #680]	; (8000c00 <AllowPLLInitByStartup+0x15e>)
 8000956:	b500      	push	{lr}
 8000958:	b081      	sub	sp, #4
 800095a:	4780      	blx	r0
 800095c:	b001      	add	sp, #4
 800095e:	bd00      	pop	{pc}

08000960 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000960:	e7fe      	b.n	8000960 <USIC0_2_IRQHandler>

08000962 <USIC0_2_IRQHandler_Veneer>:
 8000962:	48a8      	ldr	r0, [pc, #672]	; (8000c04 <AllowPLLInitByStartup+0x162>)
 8000964:	b500      	push	{lr}
 8000966:	b081      	sub	sp, #4
 8000968:	4780      	blx	r0
 800096a:	b001      	add	sp, #4
 800096c:	bd00      	pop	{pc}

0800096e <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 800096e:	e7fe      	b.n	800096e <USIC0_3_IRQHandler>

08000970 <USIC0_3_IRQHandler_Veneer>:
 8000970:	48a5      	ldr	r0, [pc, #660]	; (8000c08 <AllowPLLInitByStartup+0x166>)
 8000972:	b500      	push	{lr}
 8000974:	b081      	sub	sp, #4
 8000976:	4780      	blx	r0
 8000978:	b001      	add	sp, #4
 800097a:	bd00      	pop	{pc}

0800097c <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 800097c:	e7fe      	b.n	800097c <USIC0_4_IRQHandler>

0800097e <USIC0_4_IRQHandler_Veneer>:
 800097e:	48a3      	ldr	r0, [pc, #652]	; (8000c0c <AllowPLLInitByStartup+0x16a>)
 8000980:	b500      	push	{lr}
 8000982:	b081      	sub	sp, #4
 8000984:	4780      	blx	r0
 8000986:	b001      	add	sp, #4
 8000988:	bd00      	pop	{pc}

0800098a <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 800098a:	e7fe      	b.n	800098a <USIC0_5_IRQHandler>

0800098c <USIC0_5_IRQHandler_Veneer>:
 800098c:	48a0      	ldr	r0, [pc, #640]	; (8000c10 <AllowPLLInitByStartup+0x16e>)
 800098e:	b500      	push	{lr}
 8000990:	b081      	sub	sp, #4
 8000992:	4780      	blx	r0
 8000994:	b001      	add	sp, #4
 8000996:	bd00      	pop	{pc}

08000998 <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000998:	e7fe      	b.n	8000998 <USIC1_0_IRQHandler>

0800099a <USIC1_0_IRQHandler_Veneer>:
 800099a:	489e      	ldr	r0, [pc, #632]	; (8000c14 <AllowPLLInitByStartup+0x172>)
 800099c:	b500      	push	{lr}
 800099e:	b081      	sub	sp, #4
 80009a0:	4780      	blx	r0
 80009a2:	b001      	add	sp, #4
 80009a4:	bd00      	pop	{pc}

080009a6 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 80009a6:	e7fe      	b.n	80009a6 <USIC1_1_IRQHandler>

080009a8 <USIC1_1_IRQHandler_Veneer>:
 80009a8:	489b      	ldr	r0, [pc, #620]	; (8000c18 <AllowPLLInitByStartup+0x176>)
 80009aa:	b500      	push	{lr}
 80009ac:	b081      	sub	sp, #4
 80009ae:	4780      	blx	r0
 80009b0:	b001      	add	sp, #4
 80009b2:	bd00      	pop	{pc}

080009b4 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 80009b4:	e7fe      	b.n	80009b4 <USIC1_2_IRQHandler>

080009b6 <USIC1_2_IRQHandler_Veneer>:
 80009b6:	4899      	ldr	r0, [pc, #612]	; (8000c1c <AllowPLLInitByStartup+0x17a>)
 80009b8:	b500      	push	{lr}
 80009ba:	b081      	sub	sp, #4
 80009bc:	4780      	blx	r0
 80009be:	b001      	add	sp, #4
 80009c0:	bd00      	pop	{pc}

080009c2 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 80009c2:	e7fe      	b.n	80009c2 <USIC1_3_IRQHandler>

080009c4 <USIC1_3_IRQHandler_Veneer>:
 80009c4:	4896      	ldr	r0, [pc, #600]	; (8000c20 <AllowPLLInitByStartup+0x17e>)
 80009c6:	b500      	push	{lr}
 80009c8:	b081      	sub	sp, #4
 80009ca:	4780      	blx	r0
 80009cc:	b001      	add	sp, #4
 80009ce:	bd00      	pop	{pc}

080009d0 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 80009d0:	e7fe      	b.n	80009d0 <USIC1_4_IRQHandler>

080009d2 <USIC1_4_IRQHandler_Veneer>:
 80009d2:	4894      	ldr	r0, [pc, #592]	; (8000c24 <AllowPLLInitByStartup+0x182>)
 80009d4:	b500      	push	{lr}
 80009d6:	b081      	sub	sp, #4
 80009d8:	4780      	blx	r0
 80009da:	b001      	add	sp, #4
 80009dc:	bd00      	pop	{pc}

080009de <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 80009de:	e7fe      	b.n	80009de <USIC1_5_IRQHandler>

080009e0 <USIC1_5_IRQHandler_Veneer>:
 80009e0:	4891      	ldr	r0, [pc, #580]	; (8000c28 <AllowPLLInitByStartup+0x186>)
 80009e2:	b500      	push	{lr}
 80009e4:	b081      	sub	sp, #4
 80009e6:	4780      	blx	r0
 80009e8:	b001      	add	sp, #4
 80009ea:	bd00      	pop	{pc}

080009ec <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 80009ec:	e7fe      	b.n	80009ec <USIC2_0_IRQHandler>

080009ee <USIC2_0_IRQHandler_Veneer>:
 80009ee:	488f      	ldr	r0, [pc, #572]	; (8000c2c <AllowPLLInitByStartup+0x18a>)
 80009f0:	b500      	push	{lr}
 80009f2:	b081      	sub	sp, #4
 80009f4:	4780      	blx	r0
 80009f6:	b001      	add	sp, #4
 80009f8:	bd00      	pop	{pc}

080009fa <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 80009fa:	e7fe      	b.n	80009fa <USIC2_1_IRQHandler>

080009fc <USIC2_1_IRQHandler_Veneer>:
 80009fc:	488c      	ldr	r0, [pc, #560]	; (8000c30 <AllowPLLInitByStartup+0x18e>)
 80009fe:	b500      	push	{lr}
 8000a00:	b081      	sub	sp, #4
 8000a02:	4780      	blx	r0
 8000a04:	b001      	add	sp, #4
 8000a06:	bd00      	pop	{pc}

08000a08 <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000a08:	e7fe      	b.n	8000a08 <USIC2_2_IRQHandler>

08000a0a <USIC2_2_IRQHandler_Veneer>:
 8000a0a:	488a      	ldr	r0, [pc, #552]	; (8000c34 <AllowPLLInitByStartup+0x192>)
 8000a0c:	b500      	push	{lr}
 8000a0e:	b081      	sub	sp, #4
 8000a10:	4780      	blx	r0
 8000a12:	b001      	add	sp, #4
 8000a14:	bd00      	pop	{pc}

08000a16 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000a16:	e7fe      	b.n	8000a16 <USIC2_3_IRQHandler>

08000a18 <USIC2_3_IRQHandler_Veneer>:
 8000a18:	4887      	ldr	r0, [pc, #540]	; (8000c38 <AllowPLLInitByStartup+0x196>)
 8000a1a:	b500      	push	{lr}
 8000a1c:	b081      	sub	sp, #4
 8000a1e:	4780      	blx	r0
 8000a20:	b001      	add	sp, #4
 8000a22:	bd00      	pop	{pc}

08000a24 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000a24:	e7fe      	b.n	8000a24 <USIC2_4_IRQHandler>

08000a26 <USIC2_4_IRQHandler_Veneer>:
 8000a26:	4885      	ldr	r0, [pc, #532]	; (8000c3c <AllowPLLInitByStartup+0x19a>)
 8000a28:	b500      	push	{lr}
 8000a2a:	b081      	sub	sp, #4
 8000a2c:	4780      	blx	r0
 8000a2e:	b001      	add	sp, #4
 8000a30:	bd00      	pop	{pc}

08000a32 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000a32:	e7fe      	b.n	8000a32 <USIC2_5_IRQHandler>

08000a34 <USIC2_5_IRQHandler_Veneer>:
 8000a34:	4882      	ldr	r0, [pc, #520]	; (8000c40 <AllowPLLInitByStartup+0x19e>)
 8000a36:	b500      	push	{lr}
 8000a38:	b081      	sub	sp, #4
 8000a3a:	4780      	blx	r0
 8000a3c:	b001      	add	sp, #4
 8000a3e:	bd00      	pop	{pc}

08000a40 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000a40:	e7fe      	b.n	8000a40 <LEDTS0_0_IRQHandler>

08000a42 <LEDTS0_0_IRQHandler_Veneer>:
 8000a42:	4880      	ldr	r0, [pc, #512]	; (8000c44 <AllowPLLInitByStartup+0x1a2>)
 8000a44:	b500      	push	{lr}
 8000a46:	b081      	sub	sp, #4
 8000a48:	4780      	blx	r0
 8000a4a:	b001      	add	sp, #4
 8000a4c:	bd00      	pop	{pc}

08000a4e <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000a4e:	e7fe      	b.n	8000a4e <FCE0_0_IRQHandler>

08000a50 <FCE0_0_IRQHandler_Veneer>:
 8000a50:	487d      	ldr	r0, [pc, #500]	; (8000c48 <AllowPLLInitByStartup+0x1a6>)
 8000a52:	b500      	push	{lr}
 8000a54:	b081      	sub	sp, #4
 8000a56:	4780      	blx	r0
 8000a58:	b001      	add	sp, #4
 8000a5a:	bd00      	pop	{pc}

08000a5c <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000a5c:	e7fe      	b.n	8000a5c <GPDMA0_0_IRQHandler>

08000a5e <GPDMA0_0_IRQHandler_Veneer>:
 8000a5e:	487b      	ldr	r0, [pc, #492]	; (8000c4c <AllowPLLInitByStartup+0x1aa>)
 8000a60:	b500      	push	{lr}
 8000a62:	b081      	sub	sp, #4
 8000a64:	4780      	blx	r0
 8000a66:	b001      	add	sp, #4
 8000a68:	bd00      	pop	{pc}

08000a6a <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000a6a:	e7fe      	b.n	8000a6a <SDMMC0_0_IRQHandler>

08000a6c <SDMMC0_0_IRQHandler_Veneer>:
 8000a6c:	4878      	ldr	r0, [pc, #480]	; (8000c50 <AllowPLLInitByStartup+0x1ae>)
 8000a6e:	b500      	push	{lr}
 8000a70:	b081      	sub	sp, #4
 8000a72:	4780      	blx	r0
 8000a74:	b001      	add	sp, #4
 8000a76:	bd00      	pop	{pc}

08000a78 <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000a78:	e7fe      	b.n	8000a78 <USB0_0_IRQHandler>

08000a7a <USB0_0_IRQHandler_Veneer>:
 8000a7a:	4876      	ldr	r0, [pc, #472]	; (8000c54 <AllowPLLInitByStartup+0x1b2>)
 8000a7c:	b500      	push	{lr}
 8000a7e:	b081      	sub	sp, #4
 8000a80:	4780      	blx	r0
 8000a82:	b001      	add	sp, #4
 8000a84:	bd00      	pop	{pc}

08000a86 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000a86:	e7fe      	b.n	8000a86 <ETH0_0_IRQHandler>

08000a88 <ETH0_0_IRQHandler_Veneer>:
 8000a88:	4873      	ldr	r0, [pc, #460]	; (8000c58 <AllowPLLInitByStartup+0x1b6>)
 8000a8a:	b500      	push	{lr}
 8000a8c:	b081      	sub	sp, #4
 8000a8e:	4780      	blx	r0
 8000a90:	b001      	add	sp, #4
 8000a92:	bd00      	pop	{pc}

08000a94 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000a94:	e7fe      	b.n	8000a94 <GPDMA1_0_IRQHandler>

08000a96 <GPDMA1_0_IRQHandler_Veneer>:
 8000a96:	4871      	ldr	r0, [pc, #452]	; (8000c5c <AllowPLLInitByStartup+0x1ba>)
 8000a98:	b500      	push	{lr}
 8000a9a:	b081      	sub	sp, #4
 8000a9c:	4780      	blx	r0
 8000a9e:	b001      	add	sp, #4
 8000aa0:	bd00      	pop	{pc}

08000aa2 <AllowPLLInitByStartup>:
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8000aa2:	f04f 0001 	mov.w	r0, #1
    BX LR
 8000aa6:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8000aa8:	08000435 	.word	0x08000435
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8000aac:	08000445 	.word	0x08000445
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000ab0:	08000455 	.word	0x08000455
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000ab4:	08000465 	.word	0x08000465
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000ab8:	08000475 	.word	0x08000475
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000abc:	08000485 	.word	0x08000485
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000ac0:	08000495 	.word	0x08000495
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000ac4:	080004a5 	.word	0x080004a5
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000ac8:	080004b5 	.word	0x080004b5
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000acc:	080004c5 	.word	0x080004c5
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000ad0:	080004d5 	.word	0x080004d5
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000ad4:	080004e5 	.word	0x080004e5
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000ad8:	080004f5 	.word	0x080004f5
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000adc:	08000505 	.word	0x08000505
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000ae0:	08000515 	.word	0x08000515
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000ae4:	08000525 	.word	0x08000525
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8000ae8:	08000535 	.word	0x08000535
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8000aec:	08000545 	.word	0x08000545
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000af0:	08000555 	.word	0x08000555
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000af4:	08000565 	.word	0x08000565
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000af8:	08000575 	.word	0x08000575
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000afc:	08000585 	.word	0x08000585
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000b00:	08000595 	.word	0x08000595
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000b04:	080005a5 	.word	0x080005a5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000b08:	080005b5 	.word	0x080005b5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000b0c:	080005c5 	.word	0x080005c5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000b10:	080005d5 	.word	0x080005d5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000b14:	080005e5 	.word	0x080005e5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000b18:	080005f5 	.word	0x080005f5
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000b1c:	08000605 	.word	0x08000605
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000b20:	08000615 	.word	0x08000615
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8000b24:	08000625 	.word	0x08000625
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8000b28:	08000635 	.word	0x08000635
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8000b2c:	08000645 	.word	0x08000645
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8000b30:	08000655 	.word	0x08000655
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8000b34:	08000665 	.word	0x08000665
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000b38:	08000675 	.word	0x08000675
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000b3c:	08000685 	.word	0x08000685
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000b40:	08000695 	.word	0x08000695
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000b44:	080006a5 	.word	0x080006a5
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000b48:	080006b5 	.word	0x080006b5
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000b4c:	080006c5 	.word	0x080006c5
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000b50:	080006d5 	.word	0x080006d5
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000b54:	080006e5 	.word	0x080006e5
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000b58:	080006f5 	.word	0x080006f5
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000b5c:	08000705 	.word	0x08000705
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000b60:	08000715 	.word	0x08000715
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8000b64:	08000725 	.word	0x08000725
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8000b68:	08000735 	.word	0x08000735
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8000b6c:	08000745 	.word	0x08000745
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8000b70:	08000755 	.word	0x08000755
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8000b74:	08000765 	.word	0x08000765
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000b78:	08000775 	.word	0x08000775
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000b7c:	08000785 	.word	0x08000785
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000b80:	08000793 	.word	0x08000793
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000b84:	080007a1 	.word	0x080007a1
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000b88:	080007af 	.word	0x080007af
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000b8c:	080007bd 	.word	0x080007bd
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000b90:	080007cb 	.word	0x080007cb
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000b94:	080007d9 	.word	0x080007d9
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000b98:	080007e7 	.word	0x080007e7
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000b9c:	080007f5 	.word	0x080007f5
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000ba0:	08000803 	.word	0x08000803
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000ba4:	08000811 	.word	0x08000811
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000ba8:	0800081f 	.word	0x0800081f
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000bac:	0800082d 	.word	0x0800082d
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000bb0:	0800083b 	.word	0x0800083b
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000bb4:	08000849 	.word	0x08000849
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000bb8:	08000857 	.word	0x08000857
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000bbc:	08000865 	.word	0x08000865
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000bc0:	08000873 	.word	0x08000873
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000bc4:	08000881 	.word	0x08000881
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000bc8:	0800088f 	.word	0x0800088f
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000bcc:	0800089d 	.word	0x0800089d
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000bd0:	080008ab 	.word	0x080008ab
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000bd4:	080008b9 	.word	0x080008b9
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000bd8:	080008c7 	.word	0x080008c7
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000bdc:	080008d5 	.word	0x080008d5
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000be0:	080008e3 	.word	0x080008e3
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000be4:	080008f1 	.word	0x080008f1
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000be8:	080008ff 	.word	0x080008ff
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000bec:	0800090d 	.word	0x0800090d
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000bf0:	0800091b 	.word	0x0800091b
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000bf4:	08000929 	.word	0x08000929
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000bf8:	08000937 	.word	0x08000937
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000bfc:	08000945 	.word	0x08000945
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000c00:	08000953 	.word	0x08000953
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000c04:	08000961 	.word	0x08000961
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000c08:	0800096f 	.word	0x0800096f
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000c0c:	0800097d 	.word	0x0800097d
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000c10:	0800098b 	.word	0x0800098b
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000c14:	08000999 	.word	0x08000999
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000c18:	080009a7 	.word	0x080009a7
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000c1c:	080009b5 	.word	0x080009b5
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000c20:	080009c3 	.word	0x080009c3
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000c24:	080009d1 	.word	0x080009d1
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000c28:	080009df 	.word	0x080009df
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000c2c:	080009ed 	.word	0x080009ed
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000c30:	080009fb 	.word	0x080009fb
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000c34:	08000a09 	.word	0x08000a09
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000c38:	08000a17 	.word	0x08000a17
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000c3c:	08000a25 	.word	0x08000a25
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000c40:	08000a33 	.word	0x08000a33
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000c44:	08000a41 	.word	0x08000a41
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000c48:	08000a4f 	.word	0x08000a4f
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000c4c:	08000a5d 	.word	0x08000a5d
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000c50:	08000a6b 	.word	0x08000a6b
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000c54:	08000a79 	.word	0x08000a79
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000c58:	08000a87 	.word	0x08000a87
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000c5c:	08000a95 	.word	0x08000a95

08000c60 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000c66:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000c6a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000c6e:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000c72:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000c76:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000c7a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000c7e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000c82:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000c86:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000c8a:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000c8e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000c92:	6952      	ldr	r2, [r2, #20]
 8000c94:	f022 0208 	bic.w	r2, r2, #8
 8000c98:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8000c9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c9e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ca2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000ca6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000caa:	6852      	ldr	r2, [r2, #4]
 8000cac:	f022 0201 	bic.w	r2, r2, #1
 8000cb0:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8000cb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cb6:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000cba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000cbe:	f103 0314 	add.w	r3, r3, #20
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	f023 030f 	bic.w	r3, r3, #15
 8000ccc:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f043 0303 	orr.w	r3, r3, #3
 8000cd4:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000cd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cda:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000cde:	687a      	ldr	r2, [r7, #4]
 8000ce0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000ce4:	f103 0314 	add.w	r3, r3, #20
 8000ce8:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000cea:	f000 f8ab 	bl	8000e44 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8000cee:	f000 f805 	bl	8000cfc <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8000cf2:	f107 0708 	add.w	r7, r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop

08000cfc <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8000d02:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000d06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d10:	f040 8089 	bne.w	8000e26 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000d14:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d18:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f003 0304 	and.w	r3, r3, #4
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	f000 8088 	beq.w	8000e38 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000d28:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d2c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d30:	689b      	ldr	r3, [r3, #8]
 8000d32:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000d36:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000d3a:	f103 0301 	add.w	r3, r3, #1
 8000d3e:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8000d40:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d44:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d48:	689b      	ldr	r3, [r3, #8]
 8000d4a:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000d4e:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000d52:	f103 0301 	add.w	r3, r3, #1
 8000d56:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8000d58:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d5c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000d66:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000d6a:	f103 0301 	add.w	r3, r3, #1
 8000d6e:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8000d70:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d74:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d78:	68db      	ldr	r3, [r3, #12]
 8000d7a:	f003 0301 	and.w	r3, r3, #1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d028      	beq.n	8000dd4 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8000d82:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000d86:	f2c0 136e 	movt	r3, #366	; 0x16e
 8000d8a:	68fa      	ldr	r2, [r7, #12]
 8000d8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d90:	68ba      	ldr	r2, [r7, #8]
 8000d92:	fb02 f303 	mul.w	r3, r2, r3
 8000d96:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000d98:	683a      	ldr	r2, [r7, #0]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000da0:	f241 2328 	movw	r3, #4648	; 0x1228
 8000da4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000da8:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000daa:	f241 2328 	movw	r3, #4648	; 0x1228
 8000dae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000db8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000dbc:	68db      	ldr	r3, [r3, #12]
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	f103 0301 	add.w	r3, r3, #1
 8000dc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8000dc8:	f241 2328 	movw	r3, #4648	; 0x1228
 8000dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	e031      	b.n	8000e38 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000dd4:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000dd8:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000ddc:	68fa      	ldr	r2, [r7, #12]
 8000dde:	fbb3 f3f2 	udiv	r3, r3, r2
 8000de2:	68ba      	ldr	r2, [r7, #8]
 8000de4:	fb02 f303 	mul.w	r3, r2, r3
 8000de8:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000dea:	683a      	ldr	r2, [r7, #0]
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	fbb2 f2f3 	udiv	r2, r2, r3
 8000df2:	f241 2328 	movw	r3, #4648	; 0x1228
 8000df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dfa:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000dfc:	f241 2328 	movw	r3, #4648	; 0x1228
 8000e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e0a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e0e:	68db      	ldr	r3, [r3, #12]
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	f103 0301 	add.w	r3, r3, #1
 8000e16:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e1a:	f241 2328 	movw	r3, #4648	; 0x1228
 8000e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	e008      	b.n	8000e38 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000e26:	f241 2328 	movw	r3, #4648	; 0x1228
 8000e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e2e:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8000e32:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000e36:	601a      	str	r2, [r3, #0]
}


}
 8000e38:	f107 0714 	add.w	r7, r7, #20
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bc80      	pop	{r7}
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop

08000e44 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000e4a:	f7ff fe2a 	bl	8000aa2 <AllowPLLInitByStartup>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	f000 8255 	beq.w	8001300 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8000e56:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e5a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e5e:	685a      	ldr	r2, [r3, #4]
 8000e60:	f04f 0302 	mov.w	r3, #2
 8000e64:	f2c0 0301 	movt	r3, #1
 8000e68:	4013      	ands	r3, r2
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d00d      	beq.n	8000e8a <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000e6e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000e72:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e76:	f244 7210 	movw	r2, #18192	; 0x4710
 8000e7a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000e7e:	6852      	ldr	r2, [r2, #4]
 8000e80:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e84:	f022 0202 	bic.w	r2, r2, #2
 8000e88:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8000e8a:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000e8e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d072      	beq.n	8000f82 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8000e9c:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000ea0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ea4:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000ea8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000eac:	6852      	ldr	r2, [r2, #4]
 8000eae:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000eb2:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000eb4:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000eb8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ebc:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000ec0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ec4:	6852      	ldr	r2, [r2, #4]
 8000ec6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000eca:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000ecc:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ed0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ed4:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ed8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000edc:	68d2      	ldr	r2, [r2, #12]
 8000ede:	f022 0201 	bic.w	r2, r2, #1
 8000ee2:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000ee4:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ee8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000eec:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ef0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ef4:	6852      	ldr	r2, [r2, #4]
 8000ef6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000efa:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000efc:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f00:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f04:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000f08:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000f0c:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000f0e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f12:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f16:	f04f 0200 	mov.w	r2, #0
 8000f1a:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f1c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f20:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f24:	f04f 0205 	mov.w	r2, #5
 8000f28:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000f2a:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f2e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000f38:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000f3c:	d008      	beq.n	8000f50 <SystemClockSetup+0x10c>
 8000f3e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f42:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f46:	689a      	ldr	r2, [r3, #8]
 8000f48:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d8ec      	bhi.n	8000f2a <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000f50:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f54:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f58:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000f5c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000f60:	6812      	ldr	r2, [r2, #0]
 8000f62:	f022 0201 	bic.w	r2, r2, #1
 8000f66:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8000f68:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f6c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000f76:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000f7a:	d002      	beq.n	8000f82 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8000f7c:	f04f 0300 	mov.w	r3, #0
 8000f80:	e1c0      	b.n	8001304 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8000f82:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f86:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f003 0304 	and.w	r3, r3, #4
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	f040 81b5 	bne.w	8001300 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8000f96:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000f9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d00b      	beq.n	8000fc0 <SystemClockSetup+0x17c>
 8000fa8:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000fac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fb0:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000fb4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000fb8:	68d2      	ldr	r2, [r2, #12]
 8000fba:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000fbe:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8000fc0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000fc4:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000fc8:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8000fca:	687a      	ldr	r2, [r7, #4]
 8000fcc:	f649 7381 	movw	r3, #40833	; 0x9f81
 8000fd0:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8000fd4:	fba3 1302 	umull	r1, r3, r3, r2
 8000fd8:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8000fdc:	f103 33ff 	add.w	r3, r3, #4294967295
 8000fe0:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000fe2:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fe6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fea:	f244 7210 	movw	r2, #18192	; 0x4710
 8000fee:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ff2:	6852      	ldr	r2, [r2, #4]
 8000ff4:	f042 0201 	orr.w	r2, r2, #1
 8000ff8:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000ffa:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ffe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001002:	f244 7210 	movw	r2, #18192	; 0x4710
 8001006:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800100a:	6852      	ldr	r2, [r2, #4]
 800100c:	f042 0210 	orr.w	r2, r2, #16
 8001010:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001012:	f244 7210 	movw	r2, #18192	; 0x4710
 8001016:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001020:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001024:	f2c0 1300 	movt	r3, #256	; 0x100
 8001028:	430b      	orrs	r3, r1
 800102a:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 800102c:	f244 7310 	movw	r3, #18192	; 0x4710
 8001030:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001034:	f244 7210 	movw	r2, #18192	; 0x4710
 8001038:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800103c:	6852      	ldr	r2, [r2, #4]
 800103e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001042:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8001044:	f244 7310 	movw	r3, #18192	; 0x4710
 8001048:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800104c:	f244 7210 	movw	r2, #18192	; 0x4710
 8001050:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001054:	6852      	ldr	r2, [r2, #4]
 8001056:	f022 0210 	bic.w	r2, r2, #16
 800105a:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 800105c:	f244 7310 	movw	r3, #18192	; 0x4710
 8001060:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001064:	f244 7210 	movw	r2, #18192	; 0x4710
 8001068:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800106c:	6852      	ldr	r2, [r2, #4]
 800106e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001072:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8001074:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001078:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800107c:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8001080:	f2c0 024c 	movt	r2, #76	; 0x4c
 8001084:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001086:	f24e 0310 	movw	r3, #57360	; 0xe010
 800108a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800108e:	f04f 0200 	mov.w	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001094:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001098:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800109c:	f04f 0205 	mov.w	r2, #5
 80010a0:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 80010a2:	bf00      	nop
 80010a4:	f244 7310 	movw	r3, #18192	; 0x4710
 80010a8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f003 0304 	and.w	r3, r3, #4
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d108      	bne.n	80010c8 <SystemClockSetup+0x284>
 80010b6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010be:	689a      	ldr	r2, [r3, #8]
 80010c0:	f240 13f3 	movw	r3, #499	; 0x1f3
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d8ed      	bhi.n	80010a4 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80010c8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010d0:	f24e 0210 	movw	r2, #57360	; 0xe010
 80010d4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80010d8:	6812      	ldr	r2, [r2, #0]
 80010da:	f022 0201 	bic.w	r2, r2, #1
 80010de:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80010e0:	f244 7310 	movw	r3, #18192	; 0x4710
 80010e4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f003 0304 	and.w	r3, r3, #4
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d04e      	beq.n	8001190 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 80010f2:	f244 7310 	movw	r3, #18192	; 0x4710
 80010f6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010fa:	f244 7210 	movw	r2, #18192	; 0x4710
 80010fe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001102:	6852      	ldr	r2, [r2, #4]
 8001104:	f022 0201 	bic.w	r2, r2, #1
 8001108:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 800110a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800110e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001112:	f04f 0200 	mov.w	r2, #0
 8001116:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8001118:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800111c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001120:	f04f 0200 	mov.w	r2, #0
 8001124:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8001126:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800112a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800112e:	f04f 0200 	mov.w	r2, #0
 8001132:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8001134:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001138:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800113c:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8001140:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001144:	68d2      	ldr	r2, [r2, #12]
 8001146:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800114a:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 800114c:	f244 7310 	movw	r3, #18192	; 0x4710
 8001150:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001154:	f244 7210 	movw	r2, #18192	; 0x4710
 8001158:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800115c:	6852      	ldr	r2, [r2, #4]
 800115e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001162:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8001164:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001168:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800116c:	f240 5245 	movw	r2, #1349	; 0x545
 8001170:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001172:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001176:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800117a:	f04f 0200 	mov.w	r2, #0
 800117e:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001180:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001184:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001188:	f04f 0205 	mov.w	r2, #5
 800118c:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800118e:	e002      	b.n	8001196 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8001190:	f04f 0300 	mov.w	r3, #0
 8001194:	e0b6      	b.n	8001304 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001196:	f24e 0310 	movw	r3, #57360	; 0xe010
 800119a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	2b63      	cmp	r3, #99	; 0x63
 80011a2:	d8f8      	bhi.n	8001196 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80011a4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011a8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011ac:	f24e 0210 	movw	r2, #57360	; 0xe010
 80011b0:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80011b4:	6812      	ldr	r2, [r2, #0]
 80011b6:	f022 0201 	bic.w	r2, r2, #1
 80011ba:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80011bc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80011c0:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80011c4:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	ea4f 2213 	mov.w	r2, r3, lsr #8
 80011cc:	f245 43c7 	movw	r3, #21703	; 0x54c7
 80011d0:	f2c0 131e 	movt	r3, #286	; 0x11e
 80011d4:	fba3 1302 	umull	r1, r3, r3, r2
 80011d8:	ea4f 2393 	mov.w	r3, r3, lsr #10
 80011dc:	f103 33ff 	add.w	r3, r3, #4294967295
 80011e0:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80011e2:	f244 7210 	movw	r2, #18192	; 0x4710
 80011e6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80011f0:	f644 7301 	movw	r3, #20225	; 0x4f01
 80011f4:	f2c0 1300 	movt	r3, #256	; 0x100
 80011f8:	430b      	orrs	r3, r1
 80011fa:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80011fc:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001200:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001204:	f640 421b 	movw	r2, #3099	; 0xc1b
 8001208:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800120a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800120e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001218:	f24e 0310 	movw	r3, #57360	; 0xe010
 800121c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001220:	f04f 0205 	mov.w	r2, #5
 8001224:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001226:	bf00      	nop
 8001228:	f24e 0310 	movw	r3, #57360	; 0xe010
 800122c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	2b63      	cmp	r3, #99	; 0x63
 8001234:	d8f8      	bhi.n	8001228 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001236:	f24e 0310 	movw	r3, #57360	; 0xe010
 800123a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800123e:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001242:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001246:	6812      	ldr	r2, [r2, #0]
 8001248:	f022 0201 	bic.w	r2, r2, #1
 800124c:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800124e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001252:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001256:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 800125e:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8001262:	f2c0 03be 	movt	r3, #190	; 0xbe
 8001266:	fba3 1302 	umull	r1, r3, r3, r2
 800126a:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800126e:	f103 33ff 	add.w	r3, r3, #4294967295
 8001272:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001274:	f244 7210 	movw	r2, #18192	; 0x4710
 8001278:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001282:	f644 7301 	movw	r3, #20225	; 0x4f01
 8001286:	f2c0 1300 	movt	r3, #256	; 0x100
 800128a:	430b      	orrs	r3, r1
 800128c:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 800128e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001292:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001296:	f241 3223 	movw	r2, #4899	; 0x1323
 800129a:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800129c:	f24e 0310 	movw	r3, #57360	; 0xe010
 80012a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80012a4:	f04f 0200 	mov.w	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012aa:	f24e 0310 	movw	r3, #57360	; 0xe010
 80012ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80012b2:	f04f 0205 	mov.w	r2, #5
 80012b6:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80012b8:	bf00      	nop
 80012ba:	f24e 0310 	movw	r3, #57360	; 0xe010
 80012be:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	2b63      	cmp	r3, #99	; 0x63
 80012c6:	d8f8      	bhi.n	80012ba <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80012c8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80012cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80012d0:	f24e 0210 	movw	r2, #57360	; 0xe010
 80012d4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80012d8:	6812      	ldr	r2, [r2, #0]
 80012da:	f022 0201 	bic.w	r2, r2, #1
 80012de:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80012e0:	f244 7310 	movw	r3, #18192	; 0x4710
 80012e4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80012e8:	f644 7201 	movw	r2, #20225	; 0x4f01
 80012ec:	f2c0 1203 	movt	r2, #259	; 0x103
 80012f0:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 80012f2:	f244 1360 	movw	r3, #16736	; 0x4160
 80012f6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80012fa:	f04f 0205 	mov.w	r2, #5
 80012fe:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8001300:	f04f 0301 	mov.w	r3, #1

}
 8001304:	4618      	mov	r0, r3
 8001306:	f107 0708 	add.w	r7, r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop

08001310 <arm_snr_f32>:
 * The function Caluclates signal to noise ratio for the reference output 
 * and test output 
 */

float arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b08a      	sub	sp, #40	; 0x28
 8001314:	af00      	add	r7, sp, #0
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	60b9      	str	r1, [r7, #8]
 800131a:	607a      	str	r2, [r7, #4]
  float EnergySignal = 0.0, EnergyError = 0.0;
 800131c:	f04f 0300 	mov.w	r3, #0
 8001320:	627b      	str	r3, [r7, #36]	; 0x24
 8001322:	f04f 0300 	mov.w	r3, #0
 8001326:	613b      	str	r3, [r7, #16]
  uint32_t i;
  float SNR;
  int temp;
  int *test;

  for (i = 0; i < buffSize; i++)
 8001328:	f04f 0300 	mov.w	r3, #0
 800132c:	623b      	str	r3, [r7, #32]
 800132e:	e067      	b.n	8001400 <arm_snr_f32+0xf0>
    {
 	  /* Checking for a NAN value in pRef array */
	  test =   (int *)(&pRef[i]);
 8001330:	6a3b      	ldr	r3, [r7, #32]
 8001332:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001336:	68fa      	ldr	r2, [r7, #12]
 8001338:	18d3      	adds	r3, r2, r3
 800133a:	61fb      	str	r3, [r7, #28]
      temp =  *test;
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	61bb      	str	r3, [r7, #24]

	  if(temp == 0x7FC00000)
 8001342:	69ba      	ldr	r2, [r7, #24]
 8001344:	f04f 0300 	mov.w	r3, #0
 8001348:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 800134c:	429a      	cmp	r2, r3
 800134e:	d102      	bne.n	8001356 <arm_snr_f32+0x46>
	  {
	  		return(0);
 8001350:	f04f 0300 	mov.w	r3, #0
 8001354:	e08d      	b.n	8001472 <arm_snr_f32+0x162>
	  }

	  /* Checking for a NAN value in pTest array */
	  test =   (int *)(&pTest[i]);
 8001356:	6a3b      	ldr	r3, [r7, #32]
 8001358:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800135c:	68ba      	ldr	r2, [r7, #8]
 800135e:	18d3      	adds	r3, r2, r3
 8001360:	61fb      	str	r3, [r7, #28]
      temp =  *test;
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	61bb      	str	r3, [r7, #24]

	  if(temp == 0x7FC00000)
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	f04f 0300 	mov.w	r3, #0
 800136e:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 8001372:	429a      	cmp	r2, r3
 8001374:	d102      	bne.n	800137c <arm_snr_f32+0x6c>
	  {
	  		return(0);
 8001376:	f04f 0300 	mov.w	r3, #0
 800137a:	e07a      	b.n	8001472 <arm_snr_f32+0x162>
	  }
      EnergySignal += pRef[i] * pRef[i];
 800137c:	6a3b      	ldr	r3, [r7, #32]
 800137e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001382:	68fa      	ldr	r2, [r7, #12]
 8001384:	18d3      	adds	r3, r2, r3
 8001386:	ed93 7a00 	vldr	s14, [r3]
 800138a:	6a3b      	ldr	r3, [r7, #32]
 800138c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001390:	68fa      	ldr	r2, [r7, #12]
 8001392:	18d3      	adds	r3, r2, r3
 8001394:	edd3 7a00 	vldr	s15, [r3]
 8001398:	ee67 7a27 	vmul.f32	s15, s14, s15
 800139c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80013a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013a4:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]); 
 80013a8:	6a3b      	ldr	r3, [r7, #32]
 80013aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80013ae:	68fa      	ldr	r2, [r7, #12]
 80013b0:	18d3      	adds	r3, r2, r3
 80013b2:	ed93 7a00 	vldr	s14, [r3]
 80013b6:	6a3b      	ldr	r3, [r7, #32]
 80013b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80013bc:	68ba      	ldr	r2, [r7, #8]
 80013be:	18d3      	adds	r3, r2, r3
 80013c0:	edd3 7a00 	vldr	s15, [r3]
 80013c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013c8:	6a3b      	ldr	r3, [r7, #32]
 80013ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80013ce:	68fa      	ldr	r2, [r7, #12]
 80013d0:	18d3      	adds	r3, r2, r3
 80013d2:	edd3 6a00 	vldr	s13, [r3]
 80013d6:	6a3b      	ldr	r3, [r7, #32]
 80013d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80013dc:	68ba      	ldr	r2, [r7, #8]
 80013de:	18d3      	adds	r3, r2, r3
 80013e0:	edd3 7a00 	vldr	s15, [r3]
 80013e4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80013e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80013f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013f4:	edc7 7a04 	vstr	s15, [r7, #16]
  uint32_t i;
  float SNR;
  int temp;
  int *test;

  for (i = 0; i < buffSize; i++)
 80013f8:	6a3b      	ldr	r3, [r7, #32]
 80013fa:	f103 0301 	add.w	r3, r3, #1
 80013fe:	623b      	str	r3, [r7, #32]
 8001400:	6a3a      	ldr	r2, [r7, #32]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	429a      	cmp	r2, r3
 8001406:	d393      	bcc.n	8001330 <arm_snr_f32+0x20>
      EnergySignal += pRef[i] * pRef[i];
      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]); 
    }

	/* Checking for a NAN value in EnergyError */
	test =   (int *)(&EnergyError);
 8001408:	f107 0310 	add.w	r3, r7, #16
 800140c:	61fb      	str	r3, [r7, #28]
    temp =  *test;
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	61bb      	str	r3, [r7, #24]

    if(temp == 0x7FC00000)
 8001414:	69ba      	ldr	r2, [r7, #24]
 8001416:	f04f 0300 	mov.w	r3, #0
 800141a:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 800141e:	429a      	cmp	r2, r3
 8001420:	d102      	bne.n	8001428 <arm_snr_f32+0x118>
    {
  		return(0);
 8001422:	f04f 0300 	mov.w	r3, #0
 8001426:	e024      	b.n	8001472 <arm_snr_f32+0x162>
    }
	

  SNR = 10 * log10 (EnergySignal / EnergyError);
 8001428:	edd7 7a04 	vldr	s15, [r7, #16]
 800142c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001430:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001434:	ee17 0a90 	vmov	r0, s15
 8001438:	f002 f8ea 	bl	8003610 <__aeabi_f2d>
 800143c:	4602      	mov	r2, r0
 800143e:	460b      	mov	r3, r1
 8001440:	4610      	mov	r0, r2
 8001442:	4619      	mov	r1, r3
 8001444:	f001 fc42 	bl	8002ccc <log10>
 8001448:	4602      	mov	r2, r0
 800144a:	460b      	mov	r3, r1
 800144c:	4610      	mov	r0, r2
 800144e:	4619      	mov	r1, r3
 8001450:	f04f 0200 	mov.w	r2, #0
 8001454:	f04f 0300 	mov.w	r3, #0
 8001458:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800145c:	f002 f92c 	bl	80036b8 <__aeabi_dmul>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	4610      	mov	r0, r2
 8001466:	4619      	mov	r1, r3
 8001468:	f002 fbe8 	bl	8003c3c <__aeabi_d2f>
 800146c:	4603      	mov	r3, r0
 800146e:	617b      	str	r3, [r7, #20]

  return (SNR);
 8001470:	697b      	ldr	r3, [r7, #20]

}
 8001472:	4618      	mov	r0, r3
 8001474:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}

0800147c <arm_provide_guard_bits_q15>:
 * to avoid overflow 
 */

void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
                            uint32_t guard_bits)
{
 800147c:	b480      	push	{r7}
 800147e:	b087      	sub	sp, #28
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 8001488:	f04f 0300 	mov.w	r3, #0
 800148c:	617b      	str	r3, [r7, #20]
 800148e:	e014      	b.n	80014ba <arm_provide_guard_bits_q15+0x3e>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001496:	68fa      	ldr	r2, [r7, #12]
 8001498:	18d3      	adds	r3, r2, r3
 800149a:	697a      	ldr	r2, [r7, #20]
 800149c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80014a0:	68f9      	ldr	r1, [r7, #12]
 80014a2:	188a      	adds	r2, r1, r2
 80014a4:	8812      	ldrh	r2, [r2, #0]
 80014a6:	b211      	sxth	r1, r2
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	fa41 f202 	asr.w	r2, r1, r2
 80014ae:	b292      	uxth	r2, r2
 80014b0:	801a      	strh	r2, [r3, #0]
void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
                            uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	f103 0301 	add.w	r3, r3, #1
 80014b8:	617b      	str	r3, [r7, #20]
 80014ba:	697a      	ldr	r2, [r7, #20]
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d3e6      	bcc.n	8001490 <arm_provide_guard_bits_q15+0x14>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
    }
}
 80014c2:	f107 071c 	add.w	r7, r7, #28
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bc80      	pop	{r7}
 80014ca:	4770      	bx	lr

080014cc <arm_float_to_q12_20>:
 * @return none
 * The function converts floating point values to fixed point(q12.20) values 
 */

void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
{
 80014cc:	b590      	push	{r4, r7, lr}
 80014ce:	b087      	sub	sp, #28
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	60f8      	str	r0, [r7, #12]
 80014d4:	60b9      	str	r1, [r7, #8]
 80014d6:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 80014d8:	f04f 0300 	mov.w	r3, #0
 80014dc:	617b      	str	r3, [r7, #20]
 80014de:	e060      	b.n	80015a2 <arm_float_to_q12_20+0xd6>
    {
	  /* 1048576.0f corresponds to pow(2, 20) */
      pOut[i] = (q31_t) (pIn[i] * 1048576.0f);
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80014e6:	68ba      	ldr	r2, [r7, #8]
 80014e8:	18d3      	adds	r3, r2, r3
 80014ea:	697a      	ldr	r2, [r7, #20]
 80014ec:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80014f0:	68f9      	ldr	r1, [r7, #12]
 80014f2:	188a      	adds	r2, r1, r2
 80014f4:	ed92 7a00 	vldr	s14, [r2]
 80014f8:	eddf 7a2e 	vldr	s15, [pc, #184]	; 80015b4 <arm_float_to_q12_20+0xe8>
 80014fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001500:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001504:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800150e:	68ba      	ldr	r2, [r7, #8]
 8001510:	18d4      	adds	r4, r2, r3
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001518:	68ba      	ldr	r2, [r7, #8]
 800151a:	18d3      	adds	r3, r2, r3
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4618      	mov	r0, r3
 8001520:	f002 f864 	bl	80035ec <__aeabi_i2d>
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800152a:	68fa      	ldr	r2, [r7, #12]
 800152c:	18d3      	adds	r3, r2, r3
 800152e:	edd3 7a00 	vldr	s15, [r3]
 8001532:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153a:	dd06      	ble.n	800154a <arm_float_to_q12_20+0x7e>
 800153c:	f04f 0200 	mov.w	r2, #0
 8001540:	f04f 0300 	mov.w	r3, #0
 8001544:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001548:	e005      	b.n	8001556 <arm_float_to_q12_20+0x8a>
 800154a:	f04f 0200 	mov.w	r2, #0
 800154e:	f04f 0300 	mov.w	r3, #0
 8001552:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001556:	f001 fefd 	bl	8003354 <__adddf3>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	4610      	mov	r0, r2
 8001560:	4619      	mov	r1, r3
 8001562:	f002 fb43 	bl	8003bec <__aeabi_d2iz>
 8001566:	4603      	mov	r3, r0
 8001568:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 1.0)
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001570:	68fa      	ldr	r2, [r7, #12]
 8001572:	18d3      	adds	r3, r2, r3
 8001574:	ed93 7a00 	vldr	s14, [r3]
 8001578:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 800157c:	eeb4 7a67 	vcmp.f32	s14, s15
 8001580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001584:	d109      	bne.n	800159a <arm_float_to_q12_20+0xce>
        {
          pOut[i] = 0x000FFFFF;
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800158c:	68ba      	ldr	r2, [r7, #8]
 800158e:	18d2      	adds	r2, r2, r3
 8001590:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001594:	f2c0 030f 	movt	r3, #15
 8001598:	6013      	str	r3, [r2, #0]

void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	f103 0301 	add.w	r3, r3, #1
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	697a      	ldr	r2, [r7, #20]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d39a      	bcc.n	80014e0 <arm_float_to_q12_20+0x14>
      if (pIn[i] == (float) 1.0)
        {
          pOut[i] = 0x000FFFFF;
        }
    }
}
 80015aa:	f107 071c 	add.w	r7, r7, #28
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd90      	pop	{r4, r7, pc}
 80015b2:	bf00      	nop
 80015b4:	49800000 	.word	0x49800000

080015b8 <arm_compare_fixed_q15>:
 * @param  uint32_t 	number of samples in the buffer
 * @return none 
 */

uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t * pOut, uint32_t numSamples)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b089      	sub	sp, #36	; 0x24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	607a      	str	r2, [r7, #4]
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
 80015c4:	f04f 0300 	mov.w	r3, #0
 80015c8:	617b      	str	r3, [r7, #20]
  uint32_t maxDiff = 0;
 80015ca:	f04f 0300 	mov.w	r3, #0
 80015ce:	61bb      	str	r3, [r7, #24]

  for (i = 0; i < numSamples; i++)
 80015d0:	f04f 0300 	mov.w	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
 80015d6:	e01e      	b.n	8001616 <arm_compare_fixed_q15+0x5e>
  {
  	diff = pIn[i] - pOut[i];
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80015de:	68fa      	ldr	r2, [r7, #12]
 80015e0:	18d3      	adds	r3, r2, r3
 80015e2:	881b      	ldrh	r3, [r3, #0]
 80015e4:	b21a      	sxth	r2, r3
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80015ec:	68b9      	ldr	r1, [r7, #8]
 80015ee:	18cb      	adds	r3, r1, r3
 80015f0:	881b      	ldrh	r3, [r3, #0]
 80015f2:	b21b      	sxth	r3, r3
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	613b      	str	r3, [r7, #16]
  	diffCrnt = (diff > 0) ? diff : -diff;
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	bfb8      	it	lt
 80015fe:	425b      	neglt	r3, r3
 8001600:	617b      	str	r3, [r7, #20]

	if(diffCrnt > maxDiff)
 8001602:	697a      	ldr	r2, [r7, #20]
 8001604:	69bb      	ldr	r3, [r7, #24]
 8001606:	429a      	cmp	r2, r3
 8001608:	d901      	bls.n	800160e <arm_compare_fixed_q15+0x56>
	{
		maxDiff = diffCrnt;
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	61bb      	str	r3, [r7, #24]
{
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
  uint32_t maxDiff = 0;

  for (i = 0; i < numSamples; i++)
 800160e:	69fb      	ldr	r3, [r7, #28]
 8001610:	f103 0301 	add.w	r3, r3, #1
 8001614:	61fb      	str	r3, [r7, #28]
 8001616:	69fa      	ldr	r2, [r7, #28]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	429a      	cmp	r2, r3
 800161c:	d3dc      	bcc.n	80015d8 <arm_compare_fixed_q15+0x20>
	{
		maxDiff = diffCrnt;
	}	
  }

  return(maxDiff);
 800161e:	69bb      	ldr	r3, [r7, #24]
}
 8001620:	4618      	mov	r0, r3
 8001622:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr

0800162c <arm_compare_fixed_q31>:
 * @param  uint32_t 	number of samples in the buffer
 * @return none 
 */

uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t * pOut, uint32_t numSamples)
{
 800162c:	b480      	push	{r7}
 800162e:	b089      	sub	sp, #36	; 0x24
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	60b9      	str	r1, [r7, #8]
 8001636:	607a      	str	r2, [r7, #4]
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
 8001638:	f04f 0300 	mov.w	r3, #0
 800163c:	617b      	str	r3, [r7, #20]
  uint32_t maxDiff = 0;
 800163e:	f04f 0300 	mov.w	r3, #0
 8001642:	61bb      	str	r3, [r7, #24]

  for (i = 0; i < numSamples; i++)
 8001644:	f04f 0300 	mov.w	r3, #0
 8001648:	61fb      	str	r3, [r7, #28]
 800164a:	e01c      	b.n	8001686 <arm_compare_fixed_q31+0x5a>
  {
  	diff = pIn[i] - pOut[i];
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001652:	68fa      	ldr	r2, [r7, #12]
 8001654:	18d3      	adds	r3, r2, r3
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800165e:	68b9      	ldr	r1, [r7, #8]
 8001660:	18cb      	adds	r3, r1, r3
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	613b      	str	r3, [r7, #16]
  	diffCrnt = (diff > 0) ? diff : -diff;
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	2b00      	cmp	r3, #0
 800166c:	bfb8      	it	lt
 800166e:	425b      	neglt	r3, r3
 8001670:	617b      	str	r3, [r7, #20]

	if(diffCrnt > maxDiff)
 8001672:	697a      	ldr	r2, [r7, #20]
 8001674:	69bb      	ldr	r3, [r7, #24]
 8001676:	429a      	cmp	r2, r3
 8001678:	d901      	bls.n	800167e <arm_compare_fixed_q31+0x52>
	{
		maxDiff = diffCrnt;
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	61bb      	str	r3, [r7, #24]
{
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
  uint32_t maxDiff = 0;

  for (i = 0; i < numSamples; i++)
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	f103 0301 	add.w	r3, r3, #1
 8001684:	61fb      	str	r3, [r7, #28]
 8001686:	69fa      	ldr	r2, [r7, #28]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	429a      	cmp	r2, r3
 800168c:	d3de      	bcc.n	800164c <arm_compare_fixed_q31+0x20>
	{
		maxDiff = diffCrnt;
	}
  }

  return(maxDiff);
 800168e:	69bb      	ldr	r3, [r7, #24]
}
 8001690:	4618      	mov	r0, r3
 8001692:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr

0800169c <arm_provide_guard_bits_q31>:
 */

void arm_provide_guard_bits_q31 (q31_t * input_buf, 
								 uint32_t blockSize,
                                 uint32_t guard_bits)
{
 800169c:	b480      	push	{r7}
 800169e:	b087      	sub	sp, #28
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 80016a8:	f04f 0300 	mov.w	r3, #0
 80016ac:	617b      	str	r3, [r7, #20]
 80016ae:	e012      	b.n	80016d6 <arm_provide_guard_bits_q31+0x3a>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80016b6:	68fa      	ldr	r2, [r7, #12]
 80016b8:	18d3      	adds	r3, r2, r3
 80016ba:	697a      	ldr	r2, [r7, #20]
 80016bc:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80016c0:	68f9      	ldr	r1, [r7, #12]
 80016c2:	188a      	adds	r2, r1, r2
 80016c4:	6811      	ldr	r1, [r2, #0]
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	fa41 f202 	asr.w	r2, r1, r2
 80016cc:	601a      	str	r2, [r3, #0]
								 uint32_t blockSize,
                                 uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	f103 0301 	add.w	r3, r3, #1
 80016d4:	617b      	str	r3, [r7, #20]
 80016d6:	697a      	ldr	r2, [r7, #20]
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	429a      	cmp	r2, r3
 80016dc:	d3e8      	bcc.n	80016b0 <arm_provide_guard_bits_q31+0x14>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
    }
}
 80016de:	f107 071c 	add.w	r7, r7, #28
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr

080016e8 <arm_provide_guard_bits_q7>:
 */

void arm_provide_guard_bits_q7 (q7_t * input_buf, 
								uint32_t blockSize,
                                uint32_t guard_bits)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b087      	sub	sp, #28
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 80016f4:	f04f 0300 	mov.w	r3, #0
 80016f8:	617b      	str	r3, [r7, #20]
 80016fa:	e010      	b.n	800171e <arm_provide_guard_bits_q7+0x36>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	18d3      	adds	r3, r2, r3
 8001702:	68f9      	ldr	r1, [r7, #12]
 8001704:	697a      	ldr	r2, [r7, #20]
 8001706:	188a      	adds	r2, r1, r2
 8001708:	7812      	ldrb	r2, [r2, #0]
 800170a:	b251      	sxtb	r1, r2
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	fa41 f202 	asr.w	r2, r1, r2
 8001712:	b2d2      	uxtb	r2, r2
 8001714:	701a      	strb	r2, [r3, #0]
								uint32_t blockSize,
                                uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	f103 0301 	add.w	r3, r3, #1
 800171c:	617b      	str	r3, [r7, #20]
 800171e:	697a      	ldr	r2, [r7, #20]
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	429a      	cmp	r2, r3
 8001724:	d3ea      	bcc.n	80016fc <arm_provide_guard_bits_q7+0x14>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
    }
}
 8001726:	f107 071c 	add.w	r7, r7, #28
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr

08001730 <arm_calc_guard_bits>:
 * The function Caluclates the number of guard bits  
 * depending on the numtaps 
 */

uint32_t arm_calc_guard_bits (uint32_t num_adds)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  uint32_t i = 1, j = 0;
 8001738:	f04f 0301 	mov.w	r3, #1
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	f04f 0300 	mov.w	r3, #0
 8001742:	60bb      	str	r3, [r7, #8]

  if (num_adds == 1)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2b01      	cmp	r3, #1
 8001748:	d10a      	bne.n	8001760 <arm_calc_guard_bits+0x30>
    {
      return (0);
 800174a:	f04f 0300 	mov.w	r3, #0
 800174e:	e00c      	b.n	800176a <arm_calc_guard_bits+0x3a>
    }

  while (i < num_adds)
    {
      i = i * 2;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001756:	60fb      	str	r3, [r7, #12]
      j++;
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	f103 0301 	add.w	r3, r3, #1
 800175e:	60bb      	str	r3, [r7, #8]
  if (num_adds == 1)
    {
      return (0);
    }

  while (i < num_adds)
 8001760:	68fa      	ldr	r2, [r7, #12]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	429a      	cmp	r2, r3
 8001766:	d3f3      	bcc.n	8001750 <arm_calc_guard_bits+0x20>
    {
      i = i * 2;
      j++;
    }

  return (j);
 8001768:	68bb      	ldr	r3, [r7, #8]
}
 800176a:	4618      	mov	r0, r3
 800176c:	f107 0714 	add.w	r7, r7, #20
 8001770:	46bd      	mov	sp, r7
 8001772:	bc80      	pop	{r7}
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop

08001778 <arm_apply_guard_bits>:
 */

void arm_apply_guard_bits (float32_t * pIn, 
						   uint32_t numSamples, 
						   uint32_t guard_bits)
{
 8001778:	b590      	push	{r4, r7, lr}
 800177a:	ed2d 8b02 	vpush	{d8}
 800177e:	b087      	sub	sp, #28
 8001780:	af00      	add	r7, sp, #0
 8001782:	60f8      	str	r0, [r7, #12]
 8001784:	60b9      	str	r1, [r7, #8]
 8001786:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001788:	f04f 0300 	mov.w	r3, #0
 800178c:	617b      	str	r3, [r7, #20]
 800178e:	e01b      	b.n	80017c8 <arm_apply_guard_bits+0x50>
    {
      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001796:	68fa      	ldr	r2, [r7, #12]
 8001798:	18d4      	adds	r4, r2, r3
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80017a0:	68fa      	ldr	r2, [r7, #12]
 80017a2:	18d3      	adds	r3, r2, r3
 80017a4:	ed93 8a00 	vldr	s16, [r3]
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f000 f817 	bl	80017dc <arm_calc_2pow>
 80017ae:	4603      	mov	r3, r0
 80017b0:	ee07 3a10 	vmov	s14, r3
 80017b4:	eef8 7a47 	vcvt.f32.u32	s15, s14
 80017b8:	ee68 7a27 	vmul.f32	s15, s16, s15
 80017bc:	edc4 7a00 	vstr	s15, [r4]
						   uint32_t numSamples, 
						   uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	f103 0301 	add.w	r3, r3, #1
 80017c6:	617b      	str	r3, [r7, #20]
 80017c8:	697a      	ldr	r2, [r7, #20]
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d3df      	bcc.n	8001790 <arm_apply_guard_bits+0x18>
    {
      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
    }
}
 80017d0:	f107 071c 	add.w	r7, r7, #28
 80017d4:	46bd      	mov	sp, r7
 80017d6:	ecbd 8b02 	vpop	{d8}
 80017da:	bd90      	pop	{r4, r7, pc}

080017dc <arm_calc_2pow>:
 * @brief  Calculates pow(2, numShifts)
 * @param  uint32_t 	number of shifts
 * @return pow(2, numShifts)
 */
uint32_t arm_calc_2pow(uint32_t numShifts)
{
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]

  uint32_t i, val = 1;
 80017e4:	f04f 0301 	mov.w	r3, #1
 80017e8:	60bb      	str	r3, [r7, #8]

  for (i = 0; i < numShifts; i++)
 80017ea:	f04f 0300 	mov.w	r3, #0
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	e007      	b.n	8001802 <arm_calc_2pow+0x26>
    {
      val = val * 2;
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80017f8:	60bb      	str	r3, [r7, #8]
uint32_t arm_calc_2pow(uint32_t numShifts)
{

  uint32_t i, val = 1;

  for (i = 0; i < numShifts; i++)
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	f103 0301 	add.w	r3, r3, #1
 8001800:	60fb      	str	r3, [r7, #12]
 8001802:	68fa      	ldr	r2, [r7, #12]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	429a      	cmp	r2, r3
 8001808:	d3f3      	bcc.n	80017f2 <arm_calc_2pow+0x16>
    {
      val = val * 2;
    }	

  return(val);
 800180a:	68bb      	ldr	r3, [r7, #8]
}
 800180c:	4618      	mov	r0, r3
 800180e:	f107 0714 	add.w	r7, r7, #20
 8001812:	46bd      	mov	sp, r7
 8001814:	bc80      	pop	{r7}
 8001816:	4770      	bx	lr

08001818 <arm_float_to_q14>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q14 (float *pIn, q15_t * pOut, 
                       uint32_t numSamples)
{
 8001818:	b590      	push	{r4, r7, lr}
 800181a:	b087      	sub	sp, #28
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001824:	f04f 0300 	mov.w	r3, #0
 8001828:	617b      	str	r3, [r7, #20]
 800182a:	e062      	b.n	80018f2 <arm_float_to_q14+0xda>
    {
	  /* 16384.0f corresponds to pow(2, 14) */
      pOut[i] = (q15_t) (pIn[i] * 16384.0f);
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001832:	68ba      	ldr	r2, [r7, #8]
 8001834:	18d3      	adds	r3, r2, r3
 8001836:	697a      	ldr	r2, [r7, #20]
 8001838:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800183c:	68f9      	ldr	r1, [r7, #12]
 800183e:	188a      	adds	r2, r1, r2
 8001840:	ed92 7a00 	vldr	s14, [r2]
 8001844:	eddf 7a2f 	vldr	s15, [pc, #188]	; 8001904 <arm_float_to_q14+0xec>
 8001848:	ee67 7a27 	vmul.f32	s15, s14, s15
 800184c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001850:	ee17 2a90 	vmov	r2, s15
 8001854:	b292      	uxth	r2, r2
 8001856:	801a      	strh	r2, [r3, #0]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800185e:	68ba      	ldr	r2, [r7, #8]
 8001860:	18d4      	adds	r4, r2, r3
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001868:	68ba      	ldr	r2, [r7, #8]
 800186a:	18d3      	adds	r3, r2, r3
 800186c:	881b      	ldrh	r3, [r3, #0]
 800186e:	b21b      	sxth	r3, r3
 8001870:	4618      	mov	r0, r3
 8001872:	f001 febb 	bl	80035ec <__aeabi_i2d>
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800187c:	68fa      	ldr	r2, [r7, #12]
 800187e:	18d3      	adds	r3, r2, r3
 8001880:	edd3 7a00 	vldr	s15, [r3]
 8001884:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800188c:	dd06      	ble.n	800189c <arm_float_to_q14+0x84>
 800188e:	f04f 0200 	mov.w	r2, #0
 8001892:	f04f 0300 	mov.w	r3, #0
 8001896:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800189a:	e005      	b.n	80018a8 <arm_float_to_q14+0x90>
 800189c:	f04f 0200 	mov.w	r2, #0
 80018a0:	f04f 0300 	mov.w	r3, #0
 80018a4:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 80018a8:	f001 fd54 	bl	8003354 <__adddf3>
 80018ac:	4602      	mov	r2, r0
 80018ae:	460b      	mov	r3, r1
 80018b0:	4610      	mov	r0, r2
 80018b2:	4619      	mov	r1, r3
 80018b4:	f002 f99a 	bl	8003bec <__aeabi_d2iz>
 80018b8:	4603      	mov	r3, r0
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	8023      	strh	r3, [r4, #0]

      if (pIn[i] == (float) 2.0)
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80018c4:	68fa      	ldr	r2, [r7, #12]
 80018c6:	18d3      	adds	r3, r2, r3
 80018c8:	ed93 7a00 	vldr	s14, [r3]
 80018cc:	eef0 7a00 	vmov.f32	s15, #0
 80018d0:	eeb4 7a67 	vcmp.f32	s14, s15
 80018d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d8:	d107      	bne.n	80018ea <arm_float_to_q14+0xd2>
        {
          pOut[i] = 0x7FFF;
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80018e0:	68ba      	ldr	r2, [r7, #8]
 80018e2:	18d3      	adds	r3, r2, r3
 80018e4:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80018e8:	801a      	strh	r2, [r3, #0]
void arm_float_to_q14 (float *pIn, q15_t * pOut, 
                       uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	f103 0301 	add.w	r3, r3, #1
 80018f0:	617b      	str	r3, [r7, #20]
 80018f2:	697a      	ldr	r2, [r7, #20]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	429a      	cmp	r2, r3
 80018f8:	d398      	bcc.n	800182c <arm_float_to_q14+0x14>
          pOut[i] = 0x7FFF;
        }

    }

}
 80018fa:	f107 071c 	add.w	r7, r7, #28
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd90      	pop	{r4, r7, pc}
 8001902:	bf00      	nop
 8001904:	46800000 	.word	0x46800000

08001908 <arm_float_to_q30>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q30 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
 8001908:	b590      	push	{r4, r7, lr}
 800190a:	b087      	sub	sp, #28
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001914:	f04f 0300 	mov.w	r3, #0
 8001918:	617b      	str	r3, [r7, #20]
 800191a:	e05e      	b.n	80019da <arm_float_to_q30+0xd2>
    {
	  /* 1073741824.0f corresponds to pow(2, 30) */
      pOut[i] = (q31_t) (pIn[i] * 1073741824.0f);
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001922:	68ba      	ldr	r2, [r7, #8]
 8001924:	18d3      	adds	r3, r2, r3
 8001926:	697a      	ldr	r2, [r7, #20]
 8001928:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800192c:	68f9      	ldr	r1, [r7, #12]
 800192e:	188a      	adds	r2, r1, r2
 8001930:	ed92 7a00 	vldr	s14, [r2]
 8001934:	eddf 7a2d 	vldr	s15, [pc, #180]	; 80019ec <arm_float_to_q30+0xe4>
 8001938:	ee67 7a27 	vmul.f32	s15, s14, s15
 800193c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001940:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800194a:	68ba      	ldr	r2, [r7, #8]
 800194c:	18d4      	adds	r4, r2, r3
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001954:	68ba      	ldr	r2, [r7, #8]
 8001956:	18d3      	adds	r3, r2, r3
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4618      	mov	r0, r3
 800195c:	f001 fe46 	bl	80035ec <__aeabi_i2d>
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	18d3      	adds	r3, r2, r3
 800196a:	edd3 7a00 	vldr	s15, [r3]
 800196e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001976:	dd06      	ble.n	8001986 <arm_float_to_q30+0x7e>
 8001978:	f04f 0200 	mov.w	r2, #0
 800197c:	f04f 0300 	mov.w	r3, #0
 8001980:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001984:	e005      	b.n	8001992 <arm_float_to_q30+0x8a>
 8001986:	f04f 0200 	mov.w	r2, #0
 800198a:	f04f 0300 	mov.w	r3, #0
 800198e:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001992:	f001 fcdf 	bl	8003354 <__adddf3>
 8001996:	4602      	mov	r2, r0
 8001998:	460b      	mov	r3, r1
 800199a:	4610      	mov	r0, r2
 800199c:	4619      	mov	r1, r3
 800199e:	f002 f925 	bl	8003bec <__aeabi_d2iz>
 80019a2:	4603      	mov	r3, r0
 80019a4:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 2.0)
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80019ac:	68fa      	ldr	r2, [r7, #12]
 80019ae:	18d3      	adds	r3, r2, r3
 80019b0:	ed93 7a00 	vldr	s14, [r3]
 80019b4:	eef0 7a00 	vmov.f32	s15, #0
 80019b8:	eeb4 7a67 	vcmp.f32	s14, s15
 80019bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c0:	d107      	bne.n	80019d2 <arm_float_to_q30+0xca>
        {
          pOut[i] = 0x7FFFFFFF;
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80019c8:	68ba      	ldr	r2, [r7, #8]
 80019ca:	18d3      	adds	r3, r2, r3
 80019cc:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80019d0:	601a      	str	r2, [r3, #0]
void arm_float_to_q30 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	f103 0301 	add.w	r3, r3, #1
 80019d8:	617b      	str	r3, [r7, #20]
 80019da:	697a      	ldr	r2, [r7, #20]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	429a      	cmp	r2, r3
 80019e0:	d39c      	bcc.n	800191c <arm_float_to_q30+0x14>
      if (pIn[i] == (float) 2.0)
        {
          pOut[i] = 0x7FFFFFFF;
        }
    }
}
 80019e2:	f107 071c 	add.w	r7, r7, #28
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd90      	pop	{r4, r7, pc}
 80019ea:	bf00      	nop
 80019ec:	4e800000 	.word	0x4e800000

080019f0 <arm_float_to_q29>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q29 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
 80019f0:	b590      	push	{r4, r7, lr}
 80019f2:	b087      	sub	sp, #28
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 80019fc:	f04f 0300 	mov.w	r3, #0
 8001a00:	617b      	str	r3, [r7, #20]
 8001a02:	e05e      	b.n	8001ac2 <arm_float_to_q29+0xd2>
    {
	  /* 1073741824.0f corresponds to pow(2, 30) */
      pOut[i] = (q31_t) (pIn[i] * 536870912.0f);
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a0a:	68ba      	ldr	r2, [r7, #8]
 8001a0c:	18d3      	adds	r3, r2, r3
 8001a0e:	697a      	ldr	r2, [r7, #20]
 8001a10:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001a14:	68f9      	ldr	r1, [r7, #12]
 8001a16:	188a      	adds	r2, r1, r2
 8001a18:	ed92 7a00 	vldr	s14, [r2]
 8001a1c:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8001ad4 <arm_float_to_q29+0xe4>
 8001a20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a28:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a32:	68ba      	ldr	r2, [r7, #8]
 8001a34:	18d4      	adds	r4, r2, r3
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a3c:	68ba      	ldr	r2, [r7, #8]
 8001a3e:	18d3      	adds	r3, r2, r3
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f001 fdd2 	bl	80035ec <__aeabi_i2d>
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	18d3      	adds	r3, r2, r3
 8001a52:	edd3 7a00 	vldr	s15, [r3]
 8001a56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a5e:	dd06      	ble.n	8001a6e <arm_float_to_q29+0x7e>
 8001a60:	f04f 0200 	mov.w	r2, #0
 8001a64:	f04f 0300 	mov.w	r3, #0
 8001a68:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001a6c:	e005      	b.n	8001a7a <arm_float_to_q29+0x8a>
 8001a6e:	f04f 0200 	mov.w	r2, #0
 8001a72:	f04f 0300 	mov.w	r3, #0
 8001a76:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001a7a:	f001 fc6b 	bl	8003354 <__adddf3>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	460b      	mov	r3, r1
 8001a82:	4610      	mov	r0, r2
 8001a84:	4619      	mov	r1, r3
 8001a86:	f002 f8b1 	bl	8003bec <__aeabi_d2iz>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 4.0)
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a94:	68fa      	ldr	r2, [r7, #12]
 8001a96:	18d3      	adds	r3, r2, r3
 8001a98:	ed93 7a00 	vldr	s14, [r3]
 8001a9c:	eef1 7a00 	vmov.f32	s15, #16
 8001aa0:	eeb4 7a67 	vcmp.f32	s14, s15
 8001aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa8:	d107      	bne.n	8001aba <arm_float_to_q29+0xca>
        {
          pOut[i] = 0x7FFFFFFF;
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ab0:	68ba      	ldr	r2, [r7, #8]
 8001ab2:	18d3      	adds	r3, r2, r3
 8001ab4:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001ab8:	601a      	str	r2, [r3, #0]
void arm_float_to_q29 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	f103 0301 	add.w	r3, r3, #1
 8001ac0:	617b      	str	r3, [r7, #20]
 8001ac2:	697a      	ldr	r2, [r7, #20]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d39c      	bcc.n	8001a04 <arm_float_to_q29+0x14>
      if (pIn[i] == (float) 4.0)
        {
          pOut[i] = 0x7FFFFFFF;
        }
    }
}
 8001aca:	f107 071c 	add.w	r7, r7, #28
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd90      	pop	{r4, r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	4e000000 	.word	0x4e000000

08001ad8 <arm_float_to_q28>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q28 (float *pIn, q31_t * pOut, 
                       uint32_t numSamples)
{
 8001ad8:	b590      	push	{r4, r7, lr}
 8001ada:	b087      	sub	sp, #28
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001ae4:	f04f 0300 	mov.w	r3, #0
 8001ae8:	617b      	str	r3, [r7, #20]
 8001aea:	e05e      	b.n	8001baa <arm_float_to_q28+0xd2>
    {
	/* 268435456.0f corresponds to pow(2, 28) */
      pOut[i] = (q31_t) (pIn[i] * 268435456.0f);
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001af2:	68ba      	ldr	r2, [r7, #8]
 8001af4:	18d3      	adds	r3, r2, r3
 8001af6:	697a      	ldr	r2, [r7, #20]
 8001af8:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001afc:	68f9      	ldr	r1, [r7, #12]
 8001afe:	188a      	adds	r2, r1, r2
 8001b00:	ed92 7a00 	vldr	s14, [r2]
 8001b04:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8001bbc <arm_float_to_q28+0xe4>
 8001b08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b10:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b1a:	68ba      	ldr	r2, [r7, #8]
 8001b1c:	18d4      	adds	r4, r2, r3
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b24:	68ba      	ldr	r2, [r7, #8]
 8001b26:	18d3      	adds	r3, r2, r3
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f001 fd5e 	bl	80035ec <__aeabi_i2d>
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	18d3      	adds	r3, r2, r3
 8001b3a:	edd3 7a00 	vldr	s15, [r3]
 8001b3e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b46:	dd06      	ble.n	8001b56 <arm_float_to_q28+0x7e>
 8001b48:	f04f 0200 	mov.w	r2, #0
 8001b4c:	f04f 0300 	mov.w	r3, #0
 8001b50:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001b54:	e005      	b.n	8001b62 <arm_float_to_q28+0x8a>
 8001b56:	f04f 0200 	mov.w	r2, #0
 8001b5a:	f04f 0300 	mov.w	r3, #0
 8001b5e:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001b62:	f001 fbf7 	bl	8003354 <__adddf3>
 8001b66:	4602      	mov	r2, r0
 8001b68:	460b      	mov	r3, r1
 8001b6a:	4610      	mov	r0, r2
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	f002 f83d 	bl	8003bec <__aeabi_d2iz>
 8001b72:	4603      	mov	r3, r0
 8001b74:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 8.0)
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b7c:	68fa      	ldr	r2, [r7, #12]
 8001b7e:	18d3      	adds	r3, r2, r3
 8001b80:	ed93 7a00 	vldr	s14, [r3]
 8001b84:	eef2 7a00 	vmov.f32	s15, #32
 8001b88:	eeb4 7a67 	vcmp.f32	s14, s15
 8001b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b90:	d107      	bne.n	8001ba2 <arm_float_to_q28+0xca>
        {
          pOut[i] = 0x7FFFFFFF;
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b98:	68ba      	ldr	r2, [r7, #8]
 8001b9a:	18d3      	adds	r3, r2, r3
 8001b9c:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001ba0:	601a      	str	r2, [r3, #0]
void arm_float_to_q28 (float *pIn, q31_t * pOut, 
                       uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	f103 0301 	add.w	r3, r3, #1
 8001ba8:	617b      	str	r3, [r7, #20]
 8001baa:	697a      	ldr	r2, [r7, #20]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	d39c      	bcc.n	8001aec <arm_float_to_q28+0x14>
      if (pIn[i] == (float) 8.0)
        {
          pOut[i] = 0x7FFFFFFF;
        }
    }
}
 8001bb2:	f107 071c 	add.w	r7, r7, #28
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd90      	pop	{r4, r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	4d800000 	.word	0x4d800000

08001bc0 <arm_clip_f32>:
 * @return none
 * The function converts floating point values to fixed point values 
 */

void arm_clip_f32 (float *pIn, uint32_t numSamples)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b085      	sub	sp, #20
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001bca:	f04f 0300 	mov.w	r3, #0
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	e032      	b.n	8001c38 <arm_clip_f32+0x78>
    {
      if(pIn[i] > 1.0f)
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	18d3      	adds	r3, r2, r3
 8001bdc:	ed93 7a00 	vldr	s14, [r3]
 8001be0:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001be4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001be8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bec:	dd08      	ble.n	8001c00 <arm_clip_f32+0x40>
	  {
	    pIn[i] = 1.0;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	18d3      	adds	r3, r2, r3
 8001bf8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	e017      	b.n	8001c30 <arm_clip_f32+0x70>
	  }
	  else if( pIn[i] < -1.0f)
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	18d3      	adds	r3, r2, r3
 8001c0a:	ed93 7a00 	vldr	s14, [r3]
 8001c0e:	eeff 7a00 	vmov.f32	s15, #240	; 0xf0
 8001c12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c1a:	d509      	bpl.n	8001c30 <arm_clip_f32+0x70>
	  {
	    pIn[i] = -1.0;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	18d3      	adds	r3, r2, r3
 8001c26:	f04f 0200 	mov.w	r2, #0
 8001c2a:	f6cb 7280 	movt	r2, #49024	; 0xbf80
 8001c2e:	601a      	str	r2, [r3, #0]

void arm_clip_f32 (float *pIn, uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	f103 0301 	add.w	r3, r3, #1
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	68fa      	ldr	r2, [r7, #12]
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d3c8      	bcc.n	8001bd2 <arm_clip_f32+0x12>
	  {
	    pIn[i] = -1.0;
	  }
	       
    }
}
 8001c40:	f107 0714 	add.w	r7, r7, #20
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bc80      	pop	{r7}
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop

08001c4c <arm_radix4_butterfly_f32>:
void arm_radix4_butterfly_f32(
float32_t * pSrc,
uint16_t fftLen,
float32_t * pCoef,
uint16_t twidCoefModifier)
{
 8001c4c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001c50:	ed2d 8b06 	vpush	{d8-d10}
 8001c54:	b08e      	sub	sp, #56	; 0x38
 8001c56:	468a      	mov	sl, r1
 8001c58:	900c      	str	r0, [sp, #48]	; 0x30
   /*  Initializations for the first stage */
   n2 = fftLen;
   n1 = n2;

   /* n2 = fftLen/4 */
   n2 >>= 2u;
 8001c5a:	ea4f 0191 	mov.w	r1, r1, lsr #2
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 8001c5e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
float32_t * pSrc,
uint16_t fftLen,
float32_t * pCoef,
uint16_t twidCoefModifier)
{
 8001c60:	9302      	str	r3, [sp, #8]
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 8001c62:	3004      	adds	r0, #4
 8001c64:	900b      	str	r0, [sp, #44]	; 0x2c
 8001c66:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8001c6a:	00cf      	lsls	r7, r1, #3
 8001c6c:	eb04 1601 	add.w	r6, r4, r1, lsl #4
 8001c70:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
   /*  Initializations for the first stage */
   n2 = fftLen;
   n1 = n2;

   /* n2 = fftLen/4 */
   n2 >>= 2u;
 8001c74:	9101      	str	r1, [sp, #4]
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 8001c76:	3204      	adds	r2, #4
 8001c78:	9902      	ldr	r1, [sp, #8]
 8001c7a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8001c7c:	9209      	str	r2, [sp, #36]	; 0x24
 8001c7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   /*  Initializations for the first stage */
   n2 = fftLen;
   n1 = n2;

   /* n2 = fftLen/4 */
   n2 >>= 2u;
 8001c80:	f8dd b004 	ldr.w	fp, [sp, #4]
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 8001c84:	1d3d      	adds	r5, r7, #4
 8001c86:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 8001c8a:	1d31      	adds	r1, r6, #4
 8001c8c:	193e      	adds	r6, r7, r4
 8001c8e:	9603      	str	r6, [sp, #12]
 8001c90:	1950      	adds	r0, r2, r5
 8001c92:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001c94:	9d02      	ldr	r5, [sp, #8]
 8001c96:	f8cd b010 	str.w	fp, [sp, #16]
 8001c9a:	1d1a      	adds	r2, r3, #4
 8001c9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001c9e:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8001ca2:	9703      	str	r7, [sp, #12]
 8001ca4:	ea4f 1805 	mov.w	r8, r5, lsl #4
 8001ca8:	ea4f 09c5 	mov.w	r9, r5, lsl #3
 8001cac:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8001cb0:	4635      	mov	r5, r6
 8001cb2:	4634      	mov	r4, r6
      i1 = i0 + n2;
      i2 = i1 + n2;
      i3 = i2 + n2;

      xaIn = pSrc[(2u * i0)];
      yaIn = pSrc[(2u * i0) + 1u];
 8001cb4:	edd3 6a00 	vldr	s13, [r3]

      xbIn = pSrc[(2u * i1)];
      ybIn = pSrc[(2u * i1) + 1u];

      xcIn = pSrc[(2u * i2)];
      ycIn = pSrc[(2u * i2) + 1u];
 8001cb8:	ed91 7a00 	vldr	s14, [r1]

      xdIn = pSrc[(2u * i3)];
      ydIn = pSrc[(2u * i3) + 1u];
 8001cbc:	edd2 7a00 	vldr	s15, [r2]

      xaIn = pSrc[(2u * i0)];
      yaIn = pSrc[(2u * i0) + 1u];

      xbIn = pSrc[(2u * i1)];
      ybIn = pSrc[(2u * i1) + 1u];
 8001cc0:	ed90 6a00 	vldr	s12, [r0]
      /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
      i1 = i0 + n2;
      i2 = i1 + n2;
      i3 = i2 + n2;

      xaIn = pSrc[(2u * i0)];
 8001cc4:	ed53 2a01 	vldr	s5, [r3, #-4]
      ybIn = pSrc[(2u * i1) + 1u];

      xcIn = pSrc[(2u * i2)];
      ycIn = pSrc[(2u * i2) + 1u];

      xdIn = pSrc[(2u * i3)];
 8001cc8:	ed12 4a01 	vldr	s8, [r2, #-4]
      i3 = i2 + n2;

      xaIn = pSrc[(2u * i0)];
      yaIn = pSrc[(2u * i0) + 1u];

      xbIn = pSrc[(2u * i1)];
 8001ccc:	ed10 3a01 	vldr	s6, [r0, #-4]
      ybIn = pSrc[(2u * i1) + 1u];

      xcIn = pSrc[(2u * i2)];
 8001cd0:	ed51 3a01 	vldr	s7, [r1, #-4]
      /* xb + xd */
      Xbplusd = xbIn + xdIn;
      /* ya + yc */
      Yaplusc = yaIn + ycIn;
      /* yb + yd */
      Ybplusd = ybIn + ydIn;
 8001cd4:	ee36 5a27 	vadd.f32	s10, s12, s15
      /* xa + xc */
      Xaplusc = xaIn + xcIn;
      /* xb + xd */
      Xbplusd = xbIn + xdIn;
      /* ya + yc */
      Yaplusc = yaIn + ycIn;
 8001cd8:	ee36 1a87 	vadd.f32	s2, s13, s14
      ydIn = pSrc[(2u * i3) + 1u];

      /* xa + xc */
      Xaplusc = xaIn + xcIn;
      /* xb + xd */
      Xbplusd = xbIn + xdIn;
 8001cdc:	ee73 4a04 	vadd.f32	s9, s6, s8

      xdIn = pSrc[(2u * i3)];
      ydIn = pSrc[(2u * i3) + 1u];

      /* xa + xc */
      Xaplusc = xaIn + xcIn;
 8001ce0:	ee72 0aa3 	vadd.f32	s1, s5, s7
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;
      /* ya' = ya + yb + yc + yd */
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 8001ce4:	ee31 2a05 	vadd.f32	s4, s2, s10
      Yaminusc = yaIn - ycIn;
      /* yb - yd */
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 8001ce8:	ee30 0aa4 	vadd.f32	s0, s1, s9
      /* ya' = ya + yb + yc + yd */
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 8001cec:	ee12 7a10 	vmov	r7, s4
      /* yb + yd */
      Ybplusd = ybIn + ydIn;

      /*  index calculation for the coefficients */
      ia2 = ia1 + ia1;
      co2 = pCoef[ia2 * 2u];
 8001cf0:	ed54 1a01 	vldr	s3, [r4, #-4]
      si2 = pCoef[(ia2 * 2u) + 1u];
 8001cf4:	edd4 5a00 	vldr	s11, [r4]

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
 8001cf8:	ee72 3ae3 	vsub.f32	s7, s5, s7
      Yaminusc = yaIn - ycIn;
      /* yb - yd */
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 8001cfc:	ed03 0a01 	vstr	s0, [r3, #-4]
      /* xb - xd */
      Xbminusd = xbIn - xdIn;
      /* ya - yc */
      Yaminusc = yaIn - ycIn;
      /* yb - yd */
      Ybminusd = ybIn - ydIn;
 8001d00:	ee36 6a67 	vsub.f32	s12, s12, s15

      /* xa' = xa + xb + xc + xd */
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;
      /* ya' = ya + yb + yc + yd */
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 8001d04:	f843 7b08 	str.w	r7, [r3], #8
      /* (xa - xc) + (yb - yd) */
      Xb12C_out = (Xaminusc + Ybminusd);
      /* (ya - yc) + (xb - xd) */
      Yb12C_out = (Yaminusc - Xbminusd);
      /* (xa + xc) - (xb + xd) */
      Xc12C_out = (Xaplusc - Xbplusd);
 8001d08:	ee70 0ae4 	vsub.f32	s1, s1, s9
      /* (ya + yc) - (yb + yd) */
      Yc12C_out = (Yaplusc - Ybplusd);
 8001d0c:	ee31 1a45 	vsub.f32	s2, s2, s10
      si2 = pCoef[(ia2 * 2u) + 1u];

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
      /* xb - xd */
      Xbminusd = xbIn - xdIn;
 8001d10:	ee33 3a44 	vsub.f32	s6, s6, s8
      /* ya - yc */
      Yaminusc = yaIn - ycIn;
 8001d14:	ee36 4ac7 	vsub.f32	s8, s13, s14
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;
      /* ya' = ya + yb + yc + yd */
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;

      /* (xa - xc) + (yb - yd) */
      Xb12C_out = (Xaminusc + Ybminusd);
 8001d18:	ee33 0a86 	vadd.f32	s0, s7, s12
      Xd12C_out = (Xaminusc - Ybminusd);
      /* (ya - yc) + (xb - xd) */
      Yd12C_out = (Xbminusd + Yaminusc);

      co1 = pCoef[ia1 * 2u];
      si1 = pCoef[(ia1 * 2u) + 1u];
 8001d1c:	edd5 6a00 	vldr	s13, [r5]
      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
      //Yb12_out += Xb12C_out * si1;
      p1 = Xb12C_out * si1;
      /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
      //Xc12_out -= Yc12C_out * si2;
      p2 = Yc12C_out * si2;
 8001d20:	ee21 5a25 	vmul.f32	s10, s2, s11
      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
      //Yc12_out += Xc12C_out * si2;
      p3 = Xc12C_out * si2;
 8001d24:	ee60 5aa5 	vmul.f32	s11, s1, s11
      /* (xa + xc) - (xb + xd) */
      Xc12C_out = (Xaplusc - Xbplusd);
      /* (ya + yc) - (yb + yd) */
      Yc12C_out = (Yaplusc - Ybplusd);
      /* (xa - xc) - (yb - yd) */
      Xd12C_out = (Xaminusc - Ybminusd);
 8001d28:	ee33 2ac6 	vsub.f32	s4, s7, s12
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;

      /* (xa - xc) + (yb - yd) */
      Xb12C_out = (Xaminusc + Ybminusd);
      /* (ya - yc) + (xb - xd) */
      Yb12C_out = (Yaminusc - Xbminusd);
 8001d2c:	ee74 2a43 	vsub.f32	s5, s8, s6
      /* (ya + yc) - (yb + yd) */
      Yc12C_out = (Yaplusc - Ybplusd);
      /* (xa - xc) - (yb - yd) */
      Xd12C_out = (Xaminusc - Ybminusd);
      /* (ya - yc) + (xb - xd) */
      Yd12C_out = (Xbminusd + Yaminusc);
 8001d30:	ee73 3a04 	vadd.f32	s7, s6, s8
      p5 = Xd12C_out * si3;
      
      Xb12_out += p0;
      Yb12_out -= p1;
      Xc12_out += p2;
      Yc12_out -= p3;
 8001d34:	ee51 5a21 	vnmls.f32	s11, s2, s3
      /* (xa - xc) - (yb - yd) */
      Xd12C_out = (Xaminusc - Ybminusd);
      /* (ya - yc) + (xb - xd) */
      Yd12C_out = (Xbminusd + Yaminusc);

      co1 = pCoef[ia1 * 2u];
 8001d38:	ed15 3a01 	vldr	s6, [r5, #-4]
      si1 = pCoef[(ia1 * 2u) + 1u];

      /*  index calculation for the coefficients */
      ia3 = ia2 + ia1;
      co3 = pCoef[ia3 * 2u];
      si3 = pCoef[(ia3 * 2u) + 1u];
 8001d3c:	edd6 7a00 	vldr	s15, [r6]
      /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
      //Xb12_out -= Yb12C_out * si1;
      p0 = Yb12C_out * si1;
      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
      //Yb12_out += Xb12C_out * si1;
      p1 = Xb12C_out * si1;
 8001d40:	ee20 6a26 	vmul.f32	s12, s0, s13
      co1 = pCoef[ia1 * 2u];
      si1 = pCoef[(ia1 * 2u) + 1u];

      /*  index calculation for the coefficients */
      ia3 = ia2 + ia1;
      co3 = pCoef[ia3 * 2u];
 8001d44:	ed56 4a01 	vldr	s9, [r6, #-4]
      //Yd12_out += Xd12C_out * si3;
      p5 = Xd12C_out * si3;
      
      Xb12_out += p0;
      Yb12_out -= p1;
      Xc12_out += p2;
 8001d48:	ee00 5aa1 	vmla.f32	s10, s1, s3
      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      //Yd12_out += Xd12C_out * si3;
      p5 = Xd12C_out * si3;
      
      Xb12_out += p0;
      Yb12_out -= p1;
 8001d4c:	ee12 6a83 	vnmls.f32	s12, s5, s6
      Xd12_out = Xd12C_out * co3;
      Yd12_out = Yd12C_out * co3;
         
      /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
      //Xb12_out -= Yb12C_out * si1;
      p0 = Yb12C_out * si1;
 8001d50:	ee22 4aa6 	vmul.f32	s8, s5, s13
      /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
      //Xd12_out -= Yd12C_out * si3;
      p4 = Yd12C_out * si3;
      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      //Yd12_out += Xd12C_out * si3;
      p5 = Xd12C_out * si3;
 8001d54:	ee62 6a27 	vmul.f32	s13, s4, s15

      /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
      pSrc[2u * i1] = Xc12_out;

      /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
      pSrc[(2u * i1) + 1u] = Yc12_out;
 8001d58:	ee15 7a90 	vmov	r7, s11
      p4 = Yd12C_out * si3;
      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      //Yd12_out += Xd12C_out * si3;
      p5 = Xd12C_out * si3;
      
      Xb12_out += p0;
 8001d5c:	ee00 4a03 	vmla.f32	s8, s0, s6
      Yb12_out -= p1;
      Xc12_out += p2;
      Yc12_out -= p3;
      Xd12_out += p4;
      Yd12_out -= p5;
 8001d60:	ee53 6aa4 	vnmls.f32	s13, s7, s9
      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
      //Yc12_out += Xc12C_out * si2;
      p3 = Xc12C_out * si2;
      /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
      //Xd12_out -= Yd12C_out * si3;
      p4 = Yd12C_out * si3;
 8001d64:	ee23 7aa7 	vmul.f32	s14, s7, s15
      Yc12_out -= p3;
      Xd12_out += p4;
      Yd12_out -= p5;

      /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
      pSrc[2u * i1] = Xc12_out;
 8001d68:	ed00 5a01 	vstr	s10, [r0, #-4]
      
      Xb12_out += p0;
      Yb12_out -= p1;
      Xc12_out += p2;
      Yc12_out -= p3;
      Xd12_out += p4;
 8001d6c:	ee02 7a24 	vmla.f32	s14, s4, s9

      /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
      pSrc[2u * i1] = Xc12_out;

      /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
      pSrc[(2u * i1) + 1u] = Yc12_out;
 8001d70:	f840 7b08 	str.w	r7, [r0], #8

      /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
      pSrc[2u * i2] = Xb12_out;

      /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
      pSrc[(2u * i2) + 1u] = Yb12_out;
 8001d74:	ee16 7a10 	vmov	r7, s12

      /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
      pSrc[(2u * i1) + 1u] = Yc12_out;

      /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
      pSrc[2u * i2] = Xb12_out;
 8001d78:	ed01 4a01 	vstr	s8, [r1, #-4]

      /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
      pSrc[(2u * i2) + 1u] = Yb12_out;
 8001d7c:	f841 7b08 	str.w	r7, [r1], #8

      /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
      pSrc[2u * i3] = Xd12_out;

      /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
      pSrc[(2u * i3) + 1u] = Yd12_out;
 8001d80:	ee16 7a90 	vmov	r7, s13

      /*  Updating input index */
      i0++;

   }
   while(--j);
 8001d84:	455b      	cmp	r3, fp

      /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
      pSrc[(2u * i2) + 1u] = Yb12_out;

      /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
      pSrc[2u * i3] = Xd12_out;
 8001d86:	ed02 7a01 	vstr	s14, [r2, #-4]
 8001d8a:	4444      	add	r4, r8
 8001d8c:	444d      	add	r5, r9
 8001d8e:	4466      	add	r6, ip

      /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
      pSrc[(2u * i3) + 1u] = Yd12_out;
 8001d90:	f842 7b08 	str.w	r7, [r2], #8

      /*  Updating input index */
      i0++;

   }
   while(--j);
 8001d94:	d18e      	bne.n	8001cb4 <arm_radix4_butterfly_f32+0x68>

   twidCoefModifier <<= 2u;
 8001d96:	a802      	add	r0, sp, #8
 8001d98:	e890 0881 	ldmia.w	r0, {r0, r7, fp}

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8001d9c:	9901      	ldr	r1, [sp, #4]
      i0++;

   }
   while(--j);

   twidCoefModifier <<= 2u;
 8001d9e:	0082      	lsls	r2, r0, #2

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8001da0:	b28c      	uxth	r4, r1
      i0++;

   }
   while(--j);

   twidCoefModifier <<= 2u;
 8001da2:	b293      	uxth	r3, r2

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8001da4:	2c04      	cmp	r4, #4
 8001da6:	940d      	str	r4, [sp, #52]	; 0x34
      i0++;

   }
   while(--j);

   twidCoefModifier <<= 2u;
 8001da8:	9307      	str	r3, [sp, #28]

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8001daa:	f240 80b0 	bls.w	8001f0e <arm_radix4_butterfly_f32+0x2c2>
 8001dae:	940a      	str	r4, [sp, #40]	; 0x28
   {
      /*  Initializations for the first stage */
      n1 = n2;
      n2 >>= 2u;
 8001db0:	ea4f 069b 	mov.w	r6, fp, lsr #2
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 8001db4:	9807      	ldr	r0, [sp, #28]
   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
   {
      /*  Initializations for the first stage */
      n1 = n2;
      n2 >>= 2u;
 8001db6:	9608      	str	r6, [sp, #32]
 8001db8:	1e74      	subs	r4, r6, #1
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 8001dba:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001dbc:	9d07      	ldr	r5, [sp, #28]
 8001dbe:	9406      	str	r4, [sp, #24]
 8001dc0:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8001dc4:	9c08      	ldr	r4, [sp, #32]
 8001dc6:	9807      	ldr	r0, [sp, #28]
 8001dc8:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8001dcc:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8001dd0:	eb01 03c6 	add.w	r3, r1, r6, lsl #3
 8001dd4:	00d2      	lsls	r2, r2, #3
 8001dd6:	00ee      	lsls	r6, r5, #3
 8001dd8:	0101      	lsls	r1, r0, #4
 8001dda:	0125      	lsls	r5, r4, #4
 8001ddc:	3304      	adds	r3, #4
 8001dde:	9603      	str	r6, [sp, #12]
 8001de0:	9502      	str	r5, [sp, #8]
 8001de2:	9105      	str	r1, [sp, #20]
 8001de4:	9204      	str	r2, [sp, #16]
 8001de6:	9301      	str	r3, [sp, #4]
 8001de8:	46c4      	mov	ip, r8
 8001dea:	4646      	mov	r6, r8
      n1 = n2;
      n2 >>= 2u;
      ia1 = 0u;

      /*  Calculation of first stage */
      j = 0;
 8001dec:	2500      	movs	r5, #0
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 8001dee:	9902      	ldr	r1, [sp, #8]
 8001df0:	9a01      	ldr	r2, [sp, #4]
      do
      {
         /*  index calculation for the coefficients */
         ia2 = ia1 + ia1;
         ia3 = ia2 + ia1;
         co1 = pCoef[ia1 * 2u];
 8001df2:	ed56 aa01 	vldr	s21, [r6, #-4]
         si1 = pCoef[(ia1 * 2u) + 1u];
 8001df6:	ed96 aa00 	vldr	s20, [r6]
         co2 = pCoef[ia2 * 2u];
 8001dfa:	ed5c 9a01 	vldr	s19, [ip, #-4]
         si2 = pCoef[(ia2 * 2u) + 1u];
 8001dfe:	ed9c 9a00 	vldr	s18, [ip]
         co3 = pCoef[ia3 * 2u];
 8001e02:	ed58 8a01 	vldr	s17, [r8, #-4]
         si3 = pCoef[(ia3 * 2u) + 1u];
 8001e06:	ed98 8a00 	vldr	s16, [r8]
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 8001e0a:	eb09 0001 	add.w	r0, r9, r1
 8001e0e:	464b      	mov	r3, r9
 8001e10:	1851      	adds	r1, r2, r1
         si3 = pCoef[(ia3 * 2u) + 1u];

         /*  Twiddle coefficients index modifier */
         ia1 += twidCoefModifier;
      
         i0 = j;
 8001e12:	462c      	mov	r4, r5
            /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
            i1 = i0 + n2;
            i2 = i1 + n2;
            i3 = i2 + n2;

            xaIn = pSrc[(2u * i0)];
 8001e14:	ed53 1a01 	vldr	s3, [r3, #-4]
            yaIn = pSrc[(2u * i0) + 1u];
 8001e18:	ed93 0a00 	vldr	s0, [r3]

            xbIn = pSrc[(2u * i1)];
 8001e1c:	ed52 0a01 	vldr	s1, [r2, #-4]
            ybIn = pSrc[(2u * i1) + 1u];
 8001e20:	ed92 1a00 	vldr	s2, [r2]

            xcIn = pSrc[(2u * i2)];
 8001e24:	ed50 3a01 	vldr	s7, [r0, #-4]
            ycIn = pSrc[(2u * i2) + 1u];
 8001e28:	edd0 4a00 	vldr	s9, [r0]

            xdIn = pSrc[(2u * i3)];
 8001e2c:	ed11 5a01 	vldr	s10, [r1, #-4]
            ydIn = pSrc[(2u * i3) + 1u];
 8001e30:	edd1 5a00 	vldr	s11, [r1]
            /* xa - xc */
            Xaminusc = xaIn - xcIn;
            /* (xb - xd) */
            Xbminusd = xbIn - xdIn;
            /* ya - yc */
            Yaminusc = yaIn - ycIn;
 8001e34:	ee70 7a64 	vsub.f32	s15, s0, s9

            xdIn = pSrc[(2u * i3)];
            ydIn = pSrc[(2u * i3) + 1u];

            /* xa - xc */
            Xaminusc = xaIn - xcIn;
 8001e38:	ee31 2ae3 	vsub.f32	s4, s3, s7
            /* (xb - xd) */
            Xbminusd = xbIn - xdIn;
 8001e3c:	ee70 2ac5 	vsub.f32	s5, s1, s10
            /* ya - yc */
            Yaminusc = yaIn - ycIn;
            /* (yb - yd) */
            Ybminusd = ybIn - ydIn;
 8001e40:	ee31 6a65 	vsub.f32	s12, s2, s11

            /* xa + xc */
            Xaplusc = xaIn + xcIn;
 8001e44:	ee31 3aa3 	vadd.f32	s6, s3, s7
            /* xb + xd */
            Xbplusd = xbIn + xdIn;
            /* ya + yc */
            Yaplusc = yaIn + ycIn;
 8001e48:	ee30 4a24 	vadd.f32	s8, s0, s9
            Ybminusd = ybIn - ydIn;

            /* xa + xc */
            Xaplusc = xaIn + xcIn;
            /* xb + xd */
            Xbplusd = xbIn + xdIn;
 8001e4c:	ee70 3a85 	vadd.f32	s7, s1, s10
            /* ya + yc */
            Yaplusc = yaIn + ycIn;
            /* yb + yd */
            Ybplusd = ybIn + ydIn;
 8001e50:	ee71 4a25 	vadd.f32	s9, s2, s11

            /* (xa - xc) + (yb - yd) */
            Xb12C_out = (Xaminusc + Ybminusd);
            /* (ya - yc) -  (xb - xd) */
            Yb12C_out = (Yaminusc - Xbminusd);
 8001e54:	ee77 1ae2 	vsub.f32	s3, s15, s5
            Yaplusc = yaIn + ycIn;
            /* yb + yd */
            Ybplusd = ybIn + ydIn;

            /* (xa - xc) + (yb - yd) */
            Xb12C_out = (Xaminusc + Ybminusd);
 8001e58:	ee32 1a06 	vadd.f32	s2, s4, s12
            /* (ya - yc) -  (xb - xd) */
            Yb12C_out = (Yaminusc - Xbminusd);
            /* xa + xc -(xb + xd) */
            Xc12C_out = (Xaplusc - Xbplusd);
 8001e5c:	ee33 0a63 	vsub.f32	s0, s6, s7
            /* (ya + yc) - (yb + yd) */
            Yc12C_out = (Yaplusc - Ybplusd);
            /* (xa - xc) - (yb - yd) */
            Xd12C_out = (Xaminusc - Ybminusd);
 8001e60:	ee32 2a46 	vsub.f32	s4, s4, s12
            /* (ya - yc) +  (xb - xd) */
            Yd12C_out = (Xbminusd + Yaminusc);
 8001e64:	ee72 2aa7 	vadd.f32	s5, s5, s15
            /* (ya - yc) -  (xb - xd) */
            Yb12C_out = (Yaminusc - Xbminusd);
            /* xa + xc -(xb + xd) */
            Xc12C_out = (Xaplusc - Xbplusd);
            /* (ya + yc) - (yb + yd) */
            Yc12C_out = (Yaplusc - Ybplusd);
 8001e68:	ee74 0a64 	vsub.f32	s1, s8, s9
            /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
            //Xc12_out -= Yc12C_out * si2;
            p2 = Yc12C_out * si2;
            /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
            //Yc12_out += Xc12C_out * si2;
            p3 = Xc12C_out * si2;
 8001e6c:	ee60 5a09 	vmul.f32	s11, s0, s18
            /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
            //Yb12_out += Xb12C_out * si1;
            p1 = Xb12C_out * si1;
            /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
            //Xc12_out -= Yc12C_out * si2;
            p2 = Yc12C_out * si2;
 8001e70:	ee20 5a89 	vmul.f32	s10, s1, s18
            Xd12_out = Xd12C_out * co3;
            Yd12_out = Yd12C_out * co3;
         
            /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
            //Xb12_out -= Yb12C_out * si1;
            p0 = Yb12C_out * si1;
 8001e74:	ee21 6a8a 	vmul.f32	s12, s3, s20
            /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
            //Yb12_out += Xb12C_out * si1;
            p1 = Xb12C_out * si1;
 8001e78:	ee61 6a0a 	vmul.f32	s13, s2, s20
            /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
            //Yc12_out += Xc12C_out * si2;
            p3 = Xc12C_out * si2;
            /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
            //Xd12_out -= Yd12C_out * si3;
            p4 = Yd12C_out * si3;
 8001e7c:	ee22 7a88 	vmul.f32	s14, s5, s16
            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
            //Yd12_out += Xd12C_out * si3;
            p5 = Xd12C_out * si3;
 8001e80:	ee62 7a08 	vmul.f32	s15, s4, s16
            
            Xb12_out += p0;
            Yb12_out -= p1;
            Xc12_out += p2;
 8001e84:	ee00 5a29 	vmla.f32	s10, s0, s19
            Yc12_out -= p3;
 8001e88:	ee50 5aa9 	vnmls.f32	s11, s1, s19
            p4 = Yd12C_out * si3;
            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
            //Yd12_out += Xd12C_out * si3;
            p5 = Xd12C_out * si3;
            
            Xb12_out += p0;
 8001e8c:	ee01 6a2a 	vmla.f32	s12, s2, s21
            Yb12_out -= p1;
 8001e90:	ee51 6aaa 	vnmls.f32	s13, s3, s21
            Xc12_out += p2;
            Yc12_out -= p3;
            Xd12_out += p4;
 8001e94:	ee02 7a28 	vmla.f32	s14, s4, s17
            Yd12_out -= p5;
 8001e98:	ee52 7aa8 	vnmls.f32	s15, s5, s17
            /* (xa - xc) - (yb - yd) */
            Xd12C_out = (Xaminusc - Ybminusd);
            /* (ya - yc) +  (xb - xd) */
            Yd12C_out = (Xbminusd + Yaminusc);

            pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 8001e9c:	ee33 3a23 	vadd.f32	s6, s6, s7
            pSrc[2u * i3] = Xd12_out;

            /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
            pSrc[(2u * i3) + 1u] = Yd12_out;

            i0 += n1;
 8001ea0:	445c      	add	r4, fp
            Xd12C_out = (Xaminusc - Ybminusd);
            /* (ya - yc) +  (xb - xd) */
            Yd12C_out = (Xbminusd + Yaminusc);

            pSrc[(2u * i0)] = Xaplusc + Xbplusd;
            pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 8001ea2:	ee74 3a24 	vadd.f32	s7, s8, s9

            /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
            pSrc[(2u * i3) + 1u] = Yd12_out;

            i0 += n1;
         } while(i0 < fftLen);
 8001ea6:	45a2      	cmp	sl, r4
            /* (xa - xc) - (yb - yd) */
            Xd12C_out = (Xaminusc - Ybminusd);
            /* (ya - yc) +  (xb - xd) */
            Yd12C_out = (Xbminusd + Yaminusc);

            pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 8001ea8:	ed03 3a01 	vstr	s6, [r3, #-4]
            pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 8001eac:	edc3 3a00 	vstr	s7, [r3]
            Yc12_out -= p3;
            Xd12_out += p4;
            Yd12_out -= p5;

            /* xc' = (xa-xb+xc-xd)co2 + (ya-yb+yc-yd)(si2) */
            pSrc[2u * i1] = Xc12_out;
 8001eb0:	ed02 5a01 	vstr	s10, [r2, #-4]

            /* yc' = (ya-yb+yc-yd)co2 - (xa-xb+xc-xd)(si2) */
            pSrc[(2u * i1) + 1u] = Yc12_out;
 8001eb4:	edc2 5a00 	vstr	s11, [r2]
 8001eb8:	443b      	add	r3, r7

            /* xb' = (xa+yb-xc-yd)co1 + (ya-xb-yc+xd)(si1) */
            pSrc[2u * i2] = Xb12_out;
 8001eba:	ed00 6a01 	vstr	s12, [r0, #-4]

            /* yb' = (ya-xb-yc+xd)co1 - (xa+yb-xc-yd)(si1) */
            pSrc[(2u * i2) + 1u] = Yb12_out;
 8001ebe:	edc0 6a00 	vstr	s13, [r0]
 8001ec2:	443a      	add	r2, r7

            /* xd' = (xa-yb-xc+yd)co3 + (ya+xb-yc-xd)(si3) */
            pSrc[2u * i3] = Xd12_out;
 8001ec4:	ed01 7a01 	vstr	s14, [r1, #-4]

            /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
            pSrc[(2u * i3) + 1u] = Yd12_out;
 8001ec8:	edc1 7a00 	vstr	s15, [r1]
 8001ecc:	4438      	add	r0, r7
 8001ece:	4439      	add	r1, r7

            i0 += n1;
         } while(i0 < fftLen);
 8001ed0:	d8a0      	bhi.n	8001e14 <arm_radix4_butterfly_f32+0x1c8>
 8001ed2:	9801      	ldr	r0, [sp, #4]
         j++;
      } while(j <= (n2 - 1u));
 8001ed4:	9906      	ldr	r1, [sp, #24]
 8001ed6:	9c03      	ldr	r4, [sp, #12]
 8001ed8:	9b05      	ldr	r3, [sp, #20]
 8001eda:	9a04      	ldr	r2, [sp, #16]
            /* yd' = (ya+xb-yc-xd)co3 - (xa-yb-xc+yd)(si3) */
            pSrc[(2u * i3) + 1u] = Yd12_out;

            i0 += n1;
         } while(i0 < fftLen);
         j++;
 8001edc:	3501      	adds	r5, #1
 8001ede:	3008      	adds	r0, #8
      } while(j <= (n2 - 1u));
 8001ee0:	428d      	cmp	r5, r1
 8001ee2:	4426      	add	r6, r4
 8001ee4:	449c      	add	ip, r3
 8001ee6:	4490      	add	r8, r2
 8001ee8:	f109 0908 	add.w	r9, r9, #8
 8001eec:	9001      	str	r0, [sp, #4]
 8001eee:	f67f af7e 	bls.w	8001dee <arm_radix4_butterfly_f32+0x1a2>
      twidCoefModifier <<= 2u;
 8001ef2:	9f07      	ldr	r7, [sp, #28]
   while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8001ef4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   {
      /*  Initializations for the first stage */
      n1 = n2;
      n2 >>= 2u;
 8001ef6:	f8dd b020 	ldr.w	fp, [sp, #32]

            i0 += n1;
         } while(i0 < fftLen);
         j++;
      } while(j <= (n2 - 1u));
      twidCoefModifier <<= 2u;
 8001efa:	00bc      	lsls	r4, r7, #2
   while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8001efc:	089a      	lsrs	r2, r3, #2

            i0 += n1;
         } while(i0 < fftLen);
         j++;
      } while(j <= (n2 - 1u));
      twidCoefModifier <<= 2u;
 8001efe:	b2a0      	uxth	r0, r4
   while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8001f00:	2a04      	cmp	r2, #4
 8001f02:	920a      	str	r2, [sp, #40]	; 0x28

            i0 += n1;
         } while(i0 < fftLen);
         j++;
      } while(j <= (n2 - 1u));
      twidCoefModifier <<= 2u;
 8001f04:	9007      	str	r0, [sp, #28]
   while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8001f06:	d902      	bls.n	8001f0e <arm_radix4_butterfly_f32+0x2c2>
 8001f08:	ea4f 07cb 	mov.w	r7, fp, lsl #3
 8001f0c:	e750      	b.n	8001db0 <arm_radix4_butterfly_f32+0x164>
* @param[in]      *pCoef           points to the twiddle coefficient buffer.   
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @return none.   
*/

void arm_radix4_butterfly_f32(
 8001f0e:	990c      	ldr	r1, [sp, #48]	; 0x30

   /*  Calculations of last stage */
   do
   {
      xaIn = ptr1[0];
      yaIn = ptr1[1];
 8001f10:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
   ptr1 = &pSrc[0];

   /*  Calculations of last stage */
   do
   {
      xaIn = ptr1[0];
 8001f12:	460c      	mov	r4, r1
 8001f14:	ed94 1a00 	vldr	s2, [r4]
      yaIn = ptr1[1];
 8001f18:	edd7 4a00 	vldr	s9, [r7]
      xbIn = ptr1[2];
 8001f1c:	edd7 1a01 	vldr	s3, [r7, #4]
      ybIn = ptr1[3];
 8001f20:	ed97 0a02 	vldr	s0, [r7, #8]
      xcIn = ptr1[4];
 8001f24:	edd7 0a03 	vldr	s1, [r7, #12]
      ycIn = ptr1[5];
 8001f28:	ed97 2a04 	vldr	s4, [r7, #16]
      xdIn = ptr1[6];
 8001f2c:	edd7 2a05 	vldr	s5, [r7, #20]
      ydIn = ptr1[7];
 8001f30:	edd7 6a06 	vldr	s13, [r7, #24]

      /* xa + xc */
      Xaplusc = xaIn + xcIn;
 8001f34:	ee31 4a20 	vadd.f32	s8, s2, s1

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
 8001f38:	ee31 6a60 	vsub.f32	s12, s2, s1

      /* ya + yc */
      Yaplusc = yaIn + ycIn;
 8001f3c:	ee34 5a82 	vadd.f32	s10, s9, s4

      /* ya - yc */
      Yaminusc = yaIn - ycIn;
 8001f40:	ee74 7ac2 	vsub.f32	s15, s9, s4

      /* yb + yd */
      Ybplusd = ybIn + ydIn;

      /* (xb-xd) */
      Xbminusd = xbIn - xdIn;
 8001f44:	ee31 7ae2 	vsub.f32	s14, s3, s5

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;
 8001f48:	ee30 1a66 	vsub.f32	s2, s0, s13

      /* ya - yc */
      Yaminusc = yaIn - ycIn;

      /* xb + xd */
      Xbplusd = xbIn + xdIn;
 8001f4c:	ee31 3aa2 	vadd.f32	s6, s3, s5

      /* yb + yd */
      Ybplusd = ybIn + ydIn;
 8001f50:	ee70 5a26 	vadd.f32	s11, s0, s13
 8001f54:	9c0d      	ldr	r4, [sp, #52]	; 0x34
      a6 = (Xaminusc - Ybminusd);
      /* yd' = (ya+xb-yc-xd) */
      a7 = (Xbminusd + Yaminusc);
   
      ptr1[0] = a0;
      ptr1[1] = a1;
 8001f56:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8001f58:	1e63      	subs	r3, r4, #1

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      a0 = (Xaplusc + Xbplusd);
 8001f5a:	ee74 1a03 	vadd.f32	s3, s8, s6
      /* ya' = ya + yb + yc + yd */
      a1 = (Yaplusc + Ybplusd);
 8001f5e:	ee35 0a25 	vadd.f32	s0, s10, s11
      /* xc' = (xa-xb+xc-xd) */
      a2 = (Xaplusc - Xbplusd);
 8001f62:	ee74 4a43 	vsub.f32	s9, s8, s6
      /* yc' = (ya-yb+yc-yd) */
      a3 = (Yaplusc - Ybplusd);
 8001f66:	ee75 0a65 	vsub.f32	s1, s10, s11
      /* xb' = (xa+yb-xc-yd) */
      a4 = (Xaminusc + Ybminusd);
 8001f6a:	ee36 2a01 	vadd.f32	s4, s12, s2
      /* yb' = (ya-xb-yc+xd) */
      a5 = (Yaminusc - Xbminusd);
 8001f6e:	ee77 3ac7 	vsub.f32	s7, s15, s14
      /* xd' = (xa-yb-xc+yd)) */
      a6 = (Xaminusc - Ybminusd);
 8001f72:	ee76 2a41 	vsub.f32	s5, s12, s2
      /* yd' = (ya+xb-yc-xd) */
      a7 = (Xbminusd + Yaminusc);
 8001f76:	ee77 6a27 	vadd.f32	s13, s14, s15
   ptr1 = &pSrc[0];

   /*  Calculations of last stage */
   do
   {
      xaIn = ptr1[0];
 8001f7a:	3120      	adds	r1, #32
      ptr1[6] = a6;
      ptr1[7] = a7;

      /* increment pointer by 8 */
      ptr1 += 8u;
   } while(--j);
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f003 0201 	and.w	r2, r3, #1
 8001f82:	463b      	mov	r3, r7
      /* xd' = (xa-yb-xc+yd)) */
      a6 = (Xaminusc - Ybminusd);
      /* yd' = (ya+xb-yc-xd) */
      a7 = (Xbminusd + Yaminusc);
   
      ptr1[0] = a0;
 8001f84:	ed41 1a08 	vstr	s3, [r1, #-32]	; 0xffffffe0
 8001f88:	3320      	adds	r3, #32
      ptr1[1] = a1;
 8001f8a:	ed87 0a00 	vstr	s0, [r7]
      ptr1[2] = a2;
 8001f8e:	edc7 4a01 	vstr	s9, [r7, #4]
      ptr1[3] = a3;
 8001f92:	edc7 0a02 	vstr	s1, [r7, #8]
      ptr1[4] = a4;
 8001f96:	ed87 2a03 	vstr	s4, [r7, #12]
      ptr1[5] = a5;
 8001f9a:	edc7 3a04 	vstr	s7, [r7, #16]
      ptr1[6] = a6;
 8001f9e:	edc7 2a05 	vstr	s5, [r7, #20]
      ptr1[7] = a7;
 8001fa2:	edc7 6a06 	vstr	s13, [r7, #24]
 8001fa6:	3120      	adds	r1, #32

      /* increment pointer by 8 */
      ptr1 += 8u;
   } while(--j);
 8001fa8:	2800      	cmp	r0, #0
 8001faa:	f000 80ce 	beq.w	800214a <arm_radix4_butterfly_f32+0x4fe>
 8001fae:	2a00      	cmp	r2, #0
 8001fb0:	d044      	beq.n	800203c <arm_radix4_butterfly_f32+0x3f0>
   ptr1 = &pSrc[0];

   /*  Calculations of last stage */
   do
   {
      xaIn = ptr1[0];
 8001fb2:	ed11 5a08 	vldr	s10, [r1, #-32]	; 0xffffffe0
      yaIn = ptr1[1];
 8001fb6:	edd3 5a00 	vldr	s11, [r3]
      xbIn = ptr1[2];
 8001fba:	ed93 3a01 	vldr	s6, [r3, #4]
      ybIn = ptr1[3];
 8001fbe:	ed93 1a02 	vldr	s2, [r3, #8]
      xcIn = ptr1[4];
 8001fc2:	ed93 6a03 	vldr	s12, [r3, #12]
      ycIn = ptr1[5];
 8001fc6:	edd3 7a04 	vldr	s15, [r3, #16]
      xdIn = ptr1[6];
 8001fca:	ed93 7a05 	vldr	s14, [r3, #20]
      ydIn = ptr1[7];
 8001fce:	edd3 1a06 	vldr	s3, [r3, #24]

      /* xa + xc */
      Xaplusc = xaIn + xcIn;
 8001fd2:	ee35 4a06 	vadd.f32	s8, s10, s12

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
 8001fd6:	ee35 0a46 	vsub.f32	s0, s10, s12

      /* ya - yc */
      Yaminusc = yaIn - ycIn;

      /* xb + xd */
      Xbplusd = xbIn + xdIn;
 8001fda:	ee73 4a07 	vadd.f32	s9, s6, s14

      /* yb + yd */
      Ybplusd = ybIn + ydIn;
 8001fde:	ee71 3a21 	vadd.f32	s7, s2, s3

      /* xa - xc */
      Xaminusc = xaIn - xcIn;

      /* ya + yc */
      Yaplusc = yaIn + ycIn;
 8001fe2:	ee75 0aa7 	vadd.f32	s1, s11, s15

      /* ya - yc */
      Yaminusc = yaIn - ycIn;
 8001fe6:	ee35 5ae7 	vsub.f32	s10, s11, s15

      /* yb + yd */
      Ybplusd = ybIn + ydIn;

      /* (xb-xd) */
      Xbminusd = xbIn - xdIn;
 8001fea:	ee33 6a47 	vsub.f32	s12, s6, s14

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;
 8001fee:	ee71 6a61 	vsub.f32	s13, s2, s3

      /* xa' = xa + xb + xc + xd */
      a0 = (Xaplusc + Xbplusd);
 8001ff2:	ee34 2a24 	vadd.f32	s4, s8, s9
      /* ya' = ya + yb + yc + yd */
      a1 = (Yaplusc + Ybplusd);
 8001ff6:	ee70 2aa3 	vadd.f32	s5, s1, s7
      /* xc' = (xa-xb+xc-xd) */
      a2 = (Xaplusc - Xbplusd);
 8001ffa:	ee34 1a64 	vsub.f32	s2, s8, s9
      /* yc' = (ya-yb+yc-yd) */
      a3 = (Yaplusc - Ybplusd);
 8001ffe:	ee70 5ae3 	vsub.f32	s11, s1, s7
      /* xb' = (xa+yb-xc-yd) */
      a4 = (Xaminusc + Ybminusd);
 8002002:	ee30 3a26 	vadd.f32	s6, s0, s13
      /* yb' = (ya-xb-yc+xd) */
      a5 = (Yaminusc - Xbminusd);
 8002006:	ee35 7a46 	vsub.f32	s14, s10, s12
      /* xd' = (xa-yb-xc+yd)) */
      a6 = (Xaminusc - Ybminusd);
 800200a:	ee70 1a66 	vsub.f32	s3, s0, s13
      /* yd' = (ya+xb-yc-xd) */
      a7 = (Xbminusd + Yaminusc);
 800200e:	ee76 7a05 	vadd.f32	s15, s12, s10
   
      ptr1[0] = a0;
 8002012:	ed01 2a08 	vstr	s4, [r1, #-32]	; 0xffffffe0
      ptr1[1] = a1;
 8002016:	edc3 2a00 	vstr	s5, [r3]
      ptr1[2] = a2;
 800201a:	ed83 1a01 	vstr	s2, [r3, #4]
      ptr1[3] = a3;
 800201e:	edc3 5a02 	vstr	s11, [r3, #8]
      ptr1[4] = a4;
 8002022:	ed83 3a03 	vstr	s6, [r3, #12]
      ptr1[5] = a5;
 8002026:	ed83 7a04 	vstr	s14, [r3, #16]
      ptr1[6] = a6;
 800202a:	edc3 1a05 	vstr	s3, [r3, #20]
      ptr1[7] = a7;
 800202e:	edc3 7a06 	vstr	s15, [r3, #24]
 8002032:	3120      	adds	r1, #32
 8002034:	3320      	adds	r3, #32

      /* increment pointer by 8 */
      ptr1 += 8u;
   } while(--j);
 8002036:	3801      	subs	r0, #1
 8002038:	f000 8087 	beq.w	800214a <arm_radix4_butterfly_f32+0x4fe>
   ptr1 = &pSrc[0];

   /*  Calculations of last stage */
   do
   {
      xaIn = ptr1[0];
 800203c:	ed11 0a08 	vldr	s0, [r1, #-32]	; 0xffffffe0
      yaIn = ptr1[1];
 8002040:	edd3 0a00 	vldr	s1, [r3]
      xbIn = ptr1[2];
 8002044:	ed93 2a01 	vldr	s4, [r3, #4]
      ybIn = ptr1[3];
 8002048:	edd3 3a02 	vldr	s7, [r3, #8]
      xcIn = ptr1[4];
 800204c:	ed93 5a03 	vldr	s10, [r3, #12]
      ycIn = ptr1[5];
 8002050:	edd3 4a04 	vldr	s9, [r3, #16]
      xdIn = ptr1[6];
 8002054:	edd3 2a05 	vldr	s5, [r3, #20]
      ydIn = ptr1[7];
 8002058:	edd3 6a06 	vldr	s13, [r3, #24]

      /* xa + xc */
      Xaplusc = xaIn + xcIn;

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
 800205c:	ee30 6a45 	vsub.f32	s12, s0, s10

      /* ya + yc */
      Yaplusc = yaIn + ycIn;

      /* ya - yc */
      Yaminusc = yaIn - ycIn;
 8002060:	ee70 1ae4 	vsub.f32	s3, s1, s9

      /* xb + xd */
      Xbplusd = xbIn + xdIn;

      /* yb + yd */
      Ybplusd = ybIn + ydIn;
 8002064:	ee73 5aa6 	vadd.f32	s11, s7, s13

      /* (xb-xd) */
      Xbminusd = xbIn - xdIn;
 8002068:	ee32 7a62 	vsub.f32	s14, s4, s5

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;
 800206c:	ee73 7ae6 	vsub.f32	s15, s7, s13
      ycIn = ptr1[5];
      xdIn = ptr1[6];
      ydIn = ptr1[7];

      /* xa + xc */
      Xaplusc = xaIn + xcIn;
 8002070:	ee30 4a05 	vadd.f32	s8, s0, s10

      /* xa - xc */
      Xaminusc = xaIn - xcIn;

      /* ya + yc */
      Yaplusc = yaIn + ycIn;
 8002074:	ee30 1aa4 	vadd.f32	s2, s1, s9

      /* ya - yc */
      Yaminusc = yaIn - ycIn;

      /* xb + xd */
      Xbplusd = xbIn + xdIn;
 8002078:	ee32 3a22 	vadd.f32	s6, s4, s5
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      a0 = (Xaplusc + Xbplusd);
      /* ya' = ya + yb + yc + yd */
      a1 = (Yaplusc + Ybplusd);
 800207c:	ee71 0a25 	vadd.f32	s1, s2, s11

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      a0 = (Xaplusc + Xbplusd);
 8002080:	ee34 0a03 	vadd.f32	s0, s8, s6
      /* ya' = ya + yb + yc + yd */
      a1 = (Yaplusc + Ybplusd);
      /* xc' = (xa-xb+xc-xd) */
      a2 = (Xaplusc - Xbplusd);
 8002084:	ee34 2a43 	vsub.f32	s4, s8, s6
      /* yc' = (ya-yb+yc-yd) */
      a3 = (Yaplusc - Ybplusd);
 8002088:	ee31 5a65 	vsub.f32	s10, s2, s11
      /* xb' = (xa+yb-xc-yd) */
      a4 = (Xaminusc + Ybminusd);
 800208c:	ee76 4a27 	vadd.f32	s9, s12, s15
      /* yb' = (ya-xb-yc+xd) */
      a5 = (Yaminusc - Xbminusd);
 8002090:	ee71 3ac7 	vsub.f32	s7, s3, s14
      /* xd' = (xa-yb-xc+yd)) */
      a6 = (Xaminusc - Ybminusd);
 8002094:	ee76 2a67 	vsub.f32	s5, s12, s15
      /* yd' = (ya+xb-yc-xd) */
      a7 = (Xbminusd + Yaminusc);
 8002098:	ee77 6a21 	vadd.f32	s13, s14, s3
   
      ptr1[0] = a0;
 800209c:	ed01 0a08 	vstr	s0, [r1, #-32]	; 0xffffffe0
      ptr1[1] = a1;
 80020a0:	edc3 0a00 	vstr	s1, [r3]
      ptr1[2] = a2;
 80020a4:	ed83 2a01 	vstr	s4, [r3, #4]
      ptr1[3] = a3;
 80020a8:	ed83 5a02 	vstr	s10, [r3, #8]
      ptr1[4] = a4;
 80020ac:	edc3 4a03 	vstr	s9, [r3, #12]
      ptr1[5] = a5;
 80020b0:	edc3 3a04 	vstr	s7, [r3, #16]
      ptr1[6] = a6;
 80020b4:	edc3 2a05 	vstr	s5, [r3, #20]
      ptr1[7] = a7;
 80020b8:	edc3 6a06 	vstr	s13, [r3, #24]
   ptr1 = &pSrc[0];

   /*  Calculations of last stage */
   do
   {
      xaIn = ptr1[0];
 80020bc:	460c      	mov	r4, r1
 80020be:	ed94 1a00 	vldr	s2, [r4]
      yaIn = ptr1[1];
 80020c2:	edd3 1a08 	vldr	s3, [r3, #32]
      xbIn = ptr1[2];
 80020c6:	ed93 3a09 	vldr	s6, [r3, #36]	; 0x24
      ybIn = ptr1[3];
 80020ca:	ed93 0a0a 	vldr	s0, [r3, #40]	; 0x28
      xcIn = ptr1[4];
 80020ce:	ed93 6a0b 	vldr	s12, [r3, #44]	; 0x2c
      ycIn = ptr1[5];
 80020d2:	edd3 5a0c 	vldr	s11, [r3, #48]	; 0x30
      xdIn = ptr1[6];
 80020d6:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
      ydIn = ptr1[7];
 80020da:	edd3 0a0e 	vldr	s1, [r3, #56]	; 0x38

      /* xa + xc */
      Xaplusc = xaIn + xcIn;
 80020de:	ee31 4a06 	vadd.f32	s8, s2, s12

      /* xa - xc */
      Xaminusc = xaIn - xcIn;

      /* ya + yc */
      Yaplusc = yaIn + ycIn;
 80020e2:	ee31 5aa5 	vadd.f32	s10, s3, s11

      /* ya - yc */
      Yaminusc = yaIn - ycIn;

      /* xb + xd */
      Xbplusd = xbIn + xdIn;
 80020e6:	ee73 4a07 	vadd.f32	s9, s6, s14

      /* yb + yd */
      Ybplusd = ybIn + ydIn;
 80020ea:	ee70 3a20 	vadd.f32	s7, s0, s1

      /* (xb-xd) */
      Xbminusd = xbIn - xdIn;

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;
 80020ee:	ee70 6a60 	vsub.f32	s13, s0, s1

      /* xa + xc */
      Xaplusc = xaIn + xcIn;

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
 80020f2:	ee31 1a46 	vsub.f32	s2, s2, s12

      /* ya + yc */
      Yaplusc = yaIn + ycIn;

      /* ya - yc */
      Yaminusc = yaIn - ycIn;
 80020f6:	ee71 7ae5 	vsub.f32	s15, s3, s11

      /* yb + yd */
      Ybplusd = ybIn + ydIn;

      /* (xb-xd) */
      Xbminusd = xbIn - xdIn;
 80020fa:	ee73 1a47 	vsub.f32	s3, s6, s14

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      a0 = (Xaplusc + Xbplusd);
 80020fe:	ee34 2a24 	vadd.f32	s4, s8, s9
      /* ya' = ya + yb + yc + yd */
      a1 = (Yaplusc + Ybplusd);
 8002102:	ee75 2a23 	vadd.f32	s5, s10, s7
      /* xc' = (xa-xb+xc-xd) */
      a2 = (Xaplusc - Xbplusd);
 8002106:	ee34 0a64 	vsub.f32	s0, s8, s9
      /* yc' = (ya-yb+yc-yd) */
      a3 = (Yaplusc - Ybplusd);
 800210a:	ee35 6a63 	vsub.f32	s12, s10, s7
      /* xb' = (xa+yb-xc-yd) */
      a4 = (Xaminusc + Ybminusd);
 800210e:	ee31 3a26 	vadd.f32	s6, s2, s13
      /* yb' = (ya-xb-yc+xd) */
      a5 = (Yaminusc - Xbminusd);
 8002112:	ee77 5ae1 	vsub.f32	s11, s15, s3
      /* xd' = (xa-yb-xc+yd)) */
      a6 = (Xaminusc - Ybminusd);
 8002116:	ee31 7a66 	vsub.f32	s14, s2, s13
      /* yd' = (ya+xb-yc-xd) */
      a7 = (Xbminusd + Yaminusc);
 800211a:	ee71 0aa7 	vadd.f32	s1, s3, s15
   ptr1 = &pSrc[0];

   /*  Calculations of last stage */
   do
   {
      xaIn = ptr1[0];
 800211e:	3120      	adds	r1, #32
      /* xd' = (xa-yb-xc+yd)) */
      a6 = (Xaminusc - Ybminusd);
      /* yd' = (ya+xb-yc-xd) */
      a7 = (Xbminusd + Yaminusc);
   
      ptr1[0] = a0;
 8002120:	ed01 2a08 	vstr	s4, [r1, #-32]	; 0xffffffe0
 8002124:	3120      	adds	r1, #32
      ptr1[1] = a1;
 8002126:	edc3 2a08 	vstr	s5, [r3, #32]
      ptr1[2] = a2;
 800212a:	ed83 0a09 	vstr	s0, [r3, #36]	; 0x24
      ptr1[3] = a3;
 800212e:	ed83 6a0a 	vstr	s12, [r3, #40]	; 0x28
      ptr1[4] = a4;
 8002132:	ed83 3a0b 	vstr	s6, [r3, #44]	; 0x2c
      ptr1[5] = a5;
 8002136:	edc3 5a0c 	vstr	s11, [r3, #48]	; 0x30
      ptr1[6] = a6;
 800213a:	ed83 7a0d 	vstr	s14, [r3, #52]	; 0x34
      ptr1[7] = a7;
 800213e:	edc3 0a0e 	vstr	s1, [r3, #56]	; 0x38
 8002142:	3340      	adds	r3, #64	; 0x40

      /* increment pointer by 8 */
      ptr1 += 8u;
   } while(--j);
 8002144:	3802      	subs	r0, #2
 8002146:	f47f af79 	bne.w	800203c <arm_radix4_butterfly_f32+0x3f0>
      twidCoefModifier <<= 2u;
   }

#endif /* #ifndef ARM_MATH_CM0_FAMILY_FAMILY */

}
 800214a:	b00e      	add	sp, #56	; 0x38
 800214c:	ecbd 8b06 	vpop	{d8-d10}
 8002150:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop

08002158 <arm_radix4_butterfly_inverse_f32>:
float32_t * pSrc,
uint16_t fftLen,
float32_t * pCoef,
uint16_t twidCoefModifier,
float32_t onebyfftLen)
{
 8002158:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800215c:	ed2d 8b08 	vpush	{d8-d11}
 8002160:	b08e      	sub	sp, #56	; 0x38
 8002162:	468a      	mov	sl, r1
 8002164:	900b      	str	r0, [sp, #44]	; 0x2c
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 8002166:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
float32_t * pSrc,
uint16_t fftLen,
float32_t * pCoef,
uint16_t twidCoefModifier,
float32_t onebyfftLen)
{
 8002168:	9302      	str	r3, [sp, #8]
   /*  Initializations for the first stage */
   n2 = fftLen;
   n1 = n2;

   /* n2 = fftLen/4 */
   n2 >>= 2u;
 800216a:	ea4f 0191 	mov.w	r1, r1, lsr #2
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 800216e:	3004      	adds	r0, #4
 8002170:	eb04 1501 	add.w	r5, r4, r1, lsl #4
 8002174:	900c      	str	r0, [sp, #48]	; 0x30
 8002176:	3204      	adds	r2, #4
 8002178:	00cf      	lsls	r7, r1, #3
   /*  Initializations for the first stage */
   n2 = fftLen;
   n1 = n2;

   /* n2 = fftLen/4 */
   n2 >>= 2u;
 800217a:	9101      	str	r1, [sp, #4]
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 800217c:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8002180:	9209      	str	r2, [sp, #36]	; 0x24
 8002182:	9902      	ldr	r1, [sp, #8]
 8002184:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   /*  Initializations for the first stage */
   n2 = fftLen;
   n1 = n2;

   /* n2 = fftLen/4 */
   n2 >>= 2u;
 8002186:	f8dd b004 	ldr.w	fp, [sp, #4]
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 800218a:	1d28      	adds	r0, r5, #4
 800218c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800218e:	f8cd b010 	str.w	fp, [sp, #16]
 8002192:	1d3e      	adds	r6, r7, #4
 8002194:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 8002198:	1991      	adds	r1, r2, r6
 800219a:	197e      	adds	r6, r7, r5
 800219c:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 80021a0:	9603      	str	r6, [sp, #12]
 80021a2:	9c02      	ldr	r4, [sp, #8]
 80021a4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80021a6:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80021aa:	9703      	str	r7, [sp, #12]
 80021ac:	1d1a      	adds	r2, r3, #4
float32_t * pSrc,
uint16_t fftLen,
float32_t * pCoef,
uint16_t twidCoefModifier,
float32_t onebyfftLen)
{
 80021ae:	ed9d ba1e 	vldr	s22, [sp, #120]	; 0x78
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 80021b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80021b4:	ea4f 1804 	mov.w	r8, r4, lsl #4
 80021b8:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 80021bc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80021c0:	4635      	mov	r5, r6
 80021c2:	4634      	mov	r4, r6
      i2 = i1 + n2;
      i3 = i2 + n2;

      /*  Butterfly implementation */
      xaIn = pSrc[(2u * i0)];
      yaIn = pSrc[(2u * i0) + 1u];
 80021c4:	ed93 4a00 	vldr	s8, [r3]

      xcIn = pSrc[(2u * i2)];
      ycIn = pSrc[(2u * i2) + 1u];
 80021c8:	edd0 6a00 	vldr	s13, [r0]

      xbIn = pSrc[(2u * i1)];
      ybIn = pSrc[(2u * i1) + 1u];
 80021cc:	ed91 6a00 	vldr	s12, [r1]

      xdIn = pSrc[(2u * i3)];
      ydIn = pSrc[(2u * i3) + 1u];
 80021d0:	edd2 7a00 	vldr	s15, [r2]
      i1 = i0 + n2;
      i2 = i1 + n2;
      i3 = i2 + n2;

      /*  Butterfly implementation */
      xaIn = pSrc[(2u * i0)];
 80021d4:	ed53 2a01 	vldr	s5, [r3, #-4]
      ycIn = pSrc[(2u * i2) + 1u];

      xbIn = pSrc[(2u * i1)];
      ybIn = pSrc[(2u * i1) + 1u];

      xdIn = pSrc[(2u * i3)];
 80021d8:	ed12 7a01 	vldr	s14, [r2, #-4]

      /*  Butterfly implementation */
      xaIn = pSrc[(2u * i0)];
      yaIn = pSrc[(2u * i0) + 1u];

      xcIn = pSrc[(2u * i2)];
 80021dc:	ed50 3a01 	vldr	s7, [r0, #-4]
      ycIn = pSrc[(2u * i2) + 1u];

      xbIn = pSrc[(2u * i1)];
 80021e0:	ed11 3a01 	vldr	s6, [r1, #-4]
      /* xb + xd */
      Xbplusd = xbIn + xdIn;
      /* ya + yc */
      Yaplusc = yaIn + ycIn;
      /* yb + yd */
      Ybplusd = ybIn + ydIn;
 80021e4:	ee36 5a27 	vadd.f32	s10, s12, s15
      /* xa + xc */
      Xaplusc = xaIn + xcIn;
      /* xb + xd */
      Xbplusd = xbIn + xdIn;
      /* ya + yc */
      Yaplusc = yaIn + ycIn;
 80021e8:	ee34 1a26 	vadd.f32	s2, s8, s13
      ydIn = pSrc[(2u * i3) + 1u];

      /* xa + xc */
      Xaplusc = xaIn + xcIn;
      /* xb + xd */
      Xbplusd = xbIn + xdIn;
 80021ec:	ee73 4a07 	vadd.f32	s9, s6, s14

      xdIn = pSrc[(2u * i3)];
      ydIn = pSrc[(2u * i3) + 1u];

      /* xa + xc */
      Xaplusc = xaIn + xcIn;
 80021f0:	ee72 0aa3 	vadd.f32	s1, s5, s7

      /* xa' = xa + xb + xc + xd */
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;

      /* ya' = ya + yb + yc + yd */
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 80021f4:	ee31 2a05 	vadd.f32	s4, s2, s10
      Yaminusc = yaIn - ycIn;
      /* yb - yd */
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 80021f8:	ee30 0aa4 	vadd.f32	s0, s1, s9

      /* ya' = ya + yb + yc + yd */
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 80021fc:	ee12 7a10 	vmov	r7, s4
      /* yb + yd */
      Ybplusd = ybIn + ydIn;

      /*  index calculation for the coefficients */
      ia2 = ia1 + ia1;
      co2 = pCoef[ia2 * 2u];
 8002200:	ed54 1a01 	vldr	s3, [r4, #-4]
      si2 = pCoef[(ia2 * 2u) + 1u];
 8002204:	edd4 5a00 	vldr	s11, [r4]

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
 8002208:	ee72 3ae3 	vsub.f32	s7, s5, s7
      Yaminusc = yaIn - ycIn;
      /* yb - yd */
      Ybminusd = ybIn - ydIn;

      /* xa' = xa + xb + xc + xd */
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 800220c:	ed03 0a01 	vstr	s0, [r3, #-4]
      si2 = pCoef[(ia2 * 2u) + 1u];

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
      /* xb - xd */
      Xbminusd = xbIn - xdIn;
 8002210:	ee33 3a47 	vsub.f32	s6, s6, s14

      /* xa' = xa + xb + xc + xd */
      pSrc[(2u * i0)] = Xaplusc + Xbplusd;

      /* ya' = ya + yb + yc + yd */
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 8002214:	f843 7b08 	str.w	r7, [r3], #8
      /* xa - xc */
      Xaminusc = xaIn - xcIn;
      /* xb - xd */
      Xbminusd = xbIn - xdIn;
      /* ya - yc */
      Yaminusc = yaIn - ycIn;
 8002218:	ee34 7a66 	vsub.f32	s14, s8, s13
      /* (xa - xc) - (yb - yd) */
      Xb12C_out = (Xaminusc - Ybminusd);
      /* (ya - yc) + (xb - xd) */
      Yb12C_out = (Yaminusc + Xbminusd);
      /* (xa + xc) - (xb + xd) */
      Xc12C_out = (Xaplusc - Xbplusd);
 800221c:	ee70 0ae4 	vsub.f32	s1, s1, s9
      /* xb - xd */
      Xbminusd = xbIn - xdIn;
      /* ya - yc */
      Yaminusc = yaIn - ycIn;
      /* yb - yd */
      Ybminusd = ybIn - ydIn;
 8002220:	ee36 4a67 	vsub.f32	s8, s12, s15
      /* (ya - yc) + (xb - xd) */
      Yb12C_out = (Yaminusc + Xbminusd);
      /* (xa + xc) - (xb + xd) */
      Xc12C_out = (Xaplusc - Xbplusd);
      /* (ya + yc) - (yb + yd) */
      Yc12C_out = (Yaplusc - Ybplusd);
 8002224:	ee31 1a45 	vsub.f32	s2, s2, s10
      Xd12C_out = (Xaminusc + Ybminusd);
      /* (ya - yc) - (xb - xd) */
      Yd12C_out = (Yaminusc - Xbminusd);

      co1 = pCoef[ia1 * 2u];
      si1 = pCoef[(ia1 * 2u) + 1u];
 8002228:	edd5 6a00 	vldr	s13, [r5]

      /* ya' = ya + yb + yc + yd */
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;

      /* (xa - xc) - (yb - yd) */
      Xb12C_out = (Xaminusc - Ybminusd);
 800222c:	ee33 0ac4 	vsub.f32	s0, s7, s8
      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
      //Yb12_out += Xb12C_out * si1;
      p1 = Xb12C_out * si1;
      /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
      //Xc12_out -= Yc12C_out * si2;
      p2 = Yc12C_out * si2;
 8002230:	ee21 5a25 	vmul.f32	s10, s2, s11
      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
      //Yc12_out += Xc12C_out * si2;
      p3 = Xc12C_out * si2;
 8002234:	ee60 5aa5 	vmul.f32	s11, s1, s11
      pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;

      /* (xa - xc) - (yb - yd) */
      Xb12C_out = (Xaminusc - Ybminusd);
      /* (ya - yc) + (xb - xd) */
      Yb12C_out = (Yaminusc + Xbminusd);
 8002238:	ee77 2a03 	vadd.f32	s5, s14, s6
      /* (xa + xc) - (xb + xd) */
      Xc12C_out = (Xaplusc - Xbplusd);
      /* (ya + yc) - (yb + yd) */
      Yc12C_out = (Yaplusc - Ybplusd);
      /* (xa - xc) + (yb - yd) */
      Xd12C_out = (Xaminusc + Ybminusd);
 800223c:	ee33 2a84 	vadd.f32	s4, s7, s8
      p5 = Xd12C_out * si3;
      
      Xb12_out -= p0;
      Yb12_out += p1;
      Xc12_out -= p2;
      Yc12_out += p3;
 8002240:	ee41 5a21 	vmla.f32	s11, s2, s3
      /* (ya + yc) - (yb + yd) */
      Yc12C_out = (Yaplusc - Ybplusd);
      /* (xa - xc) + (yb - yd) */
      Xd12C_out = (Xaminusc + Ybminusd);
      /* (ya - yc) - (xb - xd) */
      Yd12C_out = (Yaminusc - Xbminusd);
 8002244:	ee77 3a43 	vsub.f32	s7, s14, s6

      co1 = pCoef[ia1 * 2u];
 8002248:	ed15 3a01 	vldr	s6, [r5, #-4]
      si1 = pCoef[(ia1 * 2u) + 1u];

      /*  index calculation for the coefficients */
      ia3 = ia2 + ia1;
      co3 = pCoef[ia3 * 2u];
      si3 = pCoef[(ia3 * 2u) + 1u];
 800224c:	edd6 7a00 	vldr	s15, [r6]
      /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
      //Xb12_out -= Yb12C_out * si1;
      p0 = Yb12C_out * si1;
      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
      //Yb12_out += Xb12C_out * si1;
      p1 = Xb12C_out * si1;
 8002250:	ee20 4a26 	vmul.f32	s8, s0, s13
      co1 = pCoef[ia1 * 2u];
      si1 = pCoef[(ia1 * 2u) + 1u];

      /*  index calculation for the coefficients */
      ia3 = ia2 + ia1;
      co3 = pCoef[ia3 * 2u];
 8002254:	ed56 4a01 	vldr	s9, [r6, #-4]
      //Yd12_out += Xd12C_out * si3;
      p5 = Xd12C_out * si3;
      
      Xb12_out -= p0;
      Yb12_out += p1;
      Xc12_out -= p2;
 8002258:	ee10 5aa1 	vnmls.f32	s10, s1, s3
      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      //Yd12_out += Xd12C_out * si3;
      p5 = Xd12C_out * si3;
      
      Xb12_out -= p0;
      Yb12_out += p1;
 800225c:	ee02 4a83 	vmla.f32	s8, s5, s6
      Xd12_out = Xd12C_out * co3;
      Yd12_out = Yd12C_out * co3;
   
      /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
      //Xb12_out -= Yb12C_out * si1;
      p0 = Yb12C_out * si1;
 8002260:	ee22 6aa6 	vmul.f32	s12, s5, s13
      /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
      //Xd12_out -= Yd12C_out * si3;
      p4 = Yd12C_out * si3;
      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      //Yd12_out += Xd12C_out * si3;
      p5 = Xd12C_out * si3;
 8002264:	ee62 6a27 	vmul.f32	s13, s4, s15

      /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
      pSrc[2u * i1] = Xc12_out;

      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
      pSrc[(2u * i1) + 1u] = Yc12_out;
 8002268:	ee15 7a90 	vmov	r7, s11
      p4 = Yd12C_out * si3;
      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      //Yd12_out += Xd12C_out * si3;
      p5 = Xd12C_out * si3;
      
      Xb12_out -= p0;
 800226c:	ee10 6a03 	vnmls.f32	s12, s0, s6
      Yb12_out += p1;
      Xc12_out -= p2;
      Yc12_out += p3;
      Xd12_out -= p4;
      Yd12_out += p5;
 8002270:	ee43 6aa4 	vmla.f32	s13, s7, s9
      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
      //Yc12_out += Xc12C_out * si2;
      p3 = Xc12C_out * si2;
      /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
      //Xd12_out -= Yd12C_out * si3;
      p4 = Yd12C_out * si3;
 8002274:	ee23 7aa7 	vmul.f32	s14, s7, s15
      Yc12_out += p3;
      Xd12_out -= p4;
      Yd12_out += p5;

      /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
      pSrc[2u * i1] = Xc12_out;
 8002278:	ed01 5a01 	vstr	s10, [r1, #-4]
      
      Xb12_out -= p0;
      Yb12_out += p1;
      Xc12_out -= p2;
      Yc12_out += p3;
      Xd12_out -= p4;
 800227c:	ee12 7a24 	vnmls.f32	s14, s4, s9

      /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
      pSrc[2u * i1] = Xc12_out;

      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
      pSrc[(2u * i1) + 1u] = Yc12_out;
 8002280:	f841 7b08 	str.w	r7, [r1], #8

      /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
      pSrc[2u * i2] = Xb12_out;

      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
      pSrc[(2u * i2) + 1u] = Yb12_out;
 8002284:	ee14 7a10 	vmov	r7, s8

      /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
      pSrc[(2u * i1) + 1u] = Yc12_out;

      /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
      pSrc[2u * i2] = Xb12_out;
 8002288:	ed00 6a01 	vstr	s12, [r0, #-4]

      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
      pSrc[(2u * i2) + 1u] = Yb12_out;
 800228c:	f840 7b08 	str.w	r7, [r0], #8

      /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
      pSrc[2u * i3] = Xd12_out;

      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      pSrc[(2u * i3) + 1u] = Yd12_out;
 8002290:	ee16 7a90 	vmov	r7, s13
      ia1 = ia1 + twidCoefModifier;

      /*  Updating input index */
      i0 = i0 + 1u;

   } while(--j);
 8002294:	455b      	cmp	r3, fp

      /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
      pSrc[(2u * i2) + 1u] = Yb12_out;

      /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
      pSrc[2u * i3] = Xd12_out;
 8002296:	ed02 7a01 	vstr	s14, [r2, #-4]
 800229a:	4444      	add	r4, r8
 800229c:	444d      	add	r5, r9
 800229e:	4466      	add	r6, ip

      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      pSrc[(2u * i3) + 1u] = Yd12_out;
 80022a0:	f842 7b08 	str.w	r7, [r2], #8
      ia1 = ia1 + twidCoefModifier;

      /*  Updating input index */
      i0 = i0 + 1u;

   } while(--j);
 80022a4:	d18e      	bne.n	80021c4 <arm_radix4_butterfly_inverse_f32+0x6c>

   twidCoefModifier <<= 2u;
 80022a6:	a802      	add	r0, sp, #8
 80022a8:	e890 0881 	ldmia.w	r0, {r0, r7, fp}

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 80022ac:	9901      	ldr	r1, [sp, #4]
      /*  Updating input index */
      i0 = i0 + 1u;

   } while(--j);

   twidCoefModifier <<= 2u;
 80022ae:	0082      	lsls	r2, r0, #2

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 80022b0:	b288      	uxth	r0, r1
      /*  Updating input index */
      i0 = i0 + 1u;

   } while(--j);

   twidCoefModifier <<= 2u;
 80022b2:	b293      	uxth	r3, r2

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 80022b4:	2804      	cmp	r0, #4
 80022b6:	900d      	str	r0, [sp, #52]	; 0x34
      /*  Updating input index */
      i0 = i0 + 1u;

   } while(--j);

   twidCoefModifier <<= 2u;
 80022b8:	9307      	str	r3, [sp, #28]

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 80022ba:	f240 80b0 	bls.w	800241e <arm_radix4_butterfly_inverse_f32+0x2c6>
 80022be:	900a      	str	r0, [sp, #40]	; 0x28
   {
      /*  Initializations for the first stage */
      n1 = n2;
      n2 >>= 2u;
 80022c0:	ea4f 059b 	mov.w	r5, fp, lsr #2
 80022c4:	9508      	str	r5, [sp, #32]
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 80022c6:	9e07      	ldr	r6, [sp, #28]
 80022c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80022ca:	9808      	ldr	r0, [sp, #32]
 80022cc:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 80022d0:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 80022d4:	eb01 03c5 	add.w	r3, r1, r5, lsl #3
 80022d8:	1e44      	subs	r4, r0, #1
 80022da:	00f5      	lsls	r5, r6, #3
 80022dc:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 80022e0:	9808      	ldr	r0, [sp, #32]
 80022e2:	9e07      	ldr	r6, [sp, #28]
 80022e4:	9406      	str	r4, [sp, #24]
 80022e6:	0131      	lsls	r1, r6, #4
 80022e8:	00d2      	lsls	r2, r2, #3
 80022ea:	3304      	adds	r3, #4
 80022ec:	0104      	lsls	r4, r0, #4
 80022ee:	9503      	str	r5, [sp, #12]
 80022f0:	9105      	str	r1, [sp, #20]
 80022f2:	9204      	str	r2, [sp, #16]
 80022f4:	9301      	str	r3, [sp, #4]
 80022f6:	9402      	str	r4, [sp, #8]
 80022f8:	46c4      	mov	ip, r8
 80022fa:	4646      	mov	r6, r8
      n1 = n2;
      n2 >>= 2u;
      ia1 = 0u;

      /*  Calculation of first stage */
      j = 0;
 80022fc:	2500      	movs	r5, #0
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 80022fe:	9902      	ldr	r1, [sp, #8]
 8002300:	9a01      	ldr	r2, [sp, #4]
      do
      {
         /*  index calculation for the coefficients */
         ia2 = ia1 + ia1;
         ia3 = ia2 + ia1;
         co1 = pCoef[ia1 * 2u];
 8002302:	ed56 aa01 	vldr	s21, [r6, #-4]
         si1 = pCoef[(ia1 * 2u) + 1u];
 8002306:	ed96 aa00 	vldr	s20, [r6]
         co2 = pCoef[ia2 * 2u];
 800230a:	ed5c 9a01 	vldr	s19, [ip, #-4]
         si2 = pCoef[(ia2 * 2u) + 1u];
 800230e:	ed9c 9a00 	vldr	s18, [ip]
         co3 = pCoef[ia3 * 2u];
 8002312:	ed58 8a01 	vldr	s17, [r8, #-4]
         si3 = pCoef[(ia3 * 2u) + 1u];
 8002316:	ed98 8a00 	vldr	s16, [r8]
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 800231a:	eb09 0001 	add.w	r0, r9, r1
 800231e:	464b      	mov	r3, r9
 8002320:	1851      	adds	r1, r2, r1
         si3 = pCoef[(ia3 * 2u) + 1u];

         /*  Twiddle coefficients index modifier */
         ia1 = ia1 + twidCoefModifier;

         i0 = j;
 8002322:	462c      	mov	r4, r5
            /*  pSrc[i0 + 0], pSrc[i0 + fftLen/4], pSrc[i0 + fftLen/2], pSrc[i0 + 3fftLen/4] */
            i1 = i0 + n2;
            i2 = i1 + n2;
            i3 = i2 + n2;

            xaIn = pSrc[(2u * i0)];
 8002324:	ed53 1a01 	vldr	s3, [r3, #-4]
            yaIn = pSrc[(2u * i0) + 1u];
 8002328:	ed93 0a00 	vldr	s0, [r3]

            xbIn = pSrc[(2u * i1)];
 800232c:	ed52 0a01 	vldr	s1, [r2, #-4]
            ybIn = pSrc[(2u * i1) + 1u];
 8002330:	ed92 1a00 	vldr	s2, [r2]

            xcIn = pSrc[(2u * i2)];
 8002334:	ed50 3a01 	vldr	s7, [r0, #-4]
            ycIn = pSrc[(2u * i2) + 1u];
 8002338:	edd0 4a00 	vldr	s9, [r0]

            xdIn = pSrc[(2u * i3)];
 800233c:	ed11 5a01 	vldr	s10, [r1, #-4]
            ydIn = pSrc[(2u * i3) + 1u];
 8002340:	edd1 5a00 	vldr	s11, [r1]

            /* xa - xc */
            Xaminusc = xaIn - xcIn;
            /* (xb - xd) */
            Xbminusd = xbIn - xdIn;
 8002344:	ee70 7ac5 	vsub.f32	s15, s1, s10

            xdIn = pSrc[(2u * i3)];
            ydIn = pSrc[(2u * i3) + 1u];

            /* xa - xc */
            Xaminusc = xaIn - xcIn;
 8002348:	ee31 2ae3 	vsub.f32	s4, s3, s7
            /* (xb - xd) */
            Xbminusd = xbIn - xdIn;
            /* ya - yc */
            Yaminusc = yaIn - ycIn;
 800234c:	ee70 2a64 	vsub.f32	s5, s0, s9
            /* (yb - yd) */
            Ybminusd = ybIn - ydIn;
 8002350:	ee31 6a65 	vsub.f32	s12, s2, s11

            /* xa + xc */
            Xaplusc = xaIn + xcIn;
 8002354:	ee31 3aa3 	vadd.f32	s6, s3, s7
            /* xb + xd */
            Xbplusd = xbIn + xdIn;
            /* ya + yc */
            Yaplusc = yaIn + ycIn;
 8002358:	ee30 4a24 	vadd.f32	s8, s0, s9
            Ybminusd = ybIn - ydIn;

            /* xa + xc */
            Xaplusc = xaIn + xcIn;
            /* xb + xd */
            Xbplusd = xbIn + xdIn;
 800235c:	ee70 3a85 	vadd.f32	s7, s1, s10
            /* ya + yc */
            Yaplusc = yaIn + ycIn;
            /* yb + yd */
            Ybplusd = ybIn + ydIn;
 8002360:	ee71 4a25 	vadd.f32	s9, s2, s11

            /* (xa - xc) - (yb - yd) */
            Xb12C_out = (Xaminusc - Ybminusd);
            /* (ya - yc) +  (xb - xd) */
            Yb12C_out = (Yaminusc + Xbminusd);
 8002364:	ee72 1aa7 	vadd.f32	s3, s5, s15
            Yaplusc = yaIn + ycIn;
            /* yb + yd */
            Ybplusd = ybIn + ydIn;

            /* (xa - xc) - (yb - yd) */
            Xb12C_out = (Xaminusc - Ybminusd);
 8002368:	ee32 1a46 	vsub.f32	s2, s4, s12
            /* (ya - yc) +  (xb - xd) */
            Yb12C_out = (Yaminusc + Xbminusd);
            /* xa + xc -(xb + xd) */
            Xc12C_out = (Xaplusc - Xbplusd);
 800236c:	ee33 0a63 	vsub.f32	s0, s6, s7
            /* (ya + yc) - (yb + yd) */
            Yc12C_out = (Yaplusc - Ybplusd);
            /* (xa - xc) + (yb - yd) */
            Xd12C_out = (Xaminusc + Ybminusd);
 8002370:	ee32 2a06 	vadd.f32	s4, s4, s12
            /* (ya - yc) -  (xb - xd) */
            Yd12C_out = (Yaminusc - Xbminusd);
 8002374:	ee72 2ae7 	vsub.f32	s5, s5, s15
            /* (ya - yc) +  (xb - xd) */
            Yb12C_out = (Yaminusc + Xbminusd);
            /* xa + xc -(xb + xd) */
            Xc12C_out = (Xaplusc - Xbplusd);
            /* (ya + yc) - (yb + yd) */
            Yc12C_out = (Yaplusc - Ybplusd);
 8002378:	ee74 0a64 	vsub.f32	s1, s8, s9
            /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
            //Xc12_out -= Yc12C_out * si2;
            p2 = Yc12C_out * si2;
            /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
            //Yc12_out += Xc12C_out * si2;
            p3 = Xc12C_out * si2;
 800237c:	ee60 5a09 	vmul.f32	s11, s0, s18
            /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
            //Yb12_out += Xb12C_out * si1;
            p1 = Xb12C_out * si1;
            /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
            //Xc12_out -= Yc12C_out * si2;
            p2 = Yc12C_out * si2;
 8002380:	ee20 5a89 	vmul.f32	s10, s1, s18
            Xd12_out = Xd12C_out * co3;
            Yd12_out = Yd12C_out * co3;

            /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
            //Xb12_out -= Yb12C_out * si1;
            p0 = Yb12C_out * si1;
 8002384:	ee21 6a8a 	vmul.f32	s12, s3, s20
            /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
            //Yb12_out += Xb12C_out * si1;
            p1 = Xb12C_out * si1;
 8002388:	ee61 6a0a 	vmul.f32	s13, s2, s20
            /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
            //Yc12_out += Xc12C_out * si2;
            p3 = Xc12C_out * si2;
            /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
            //Xd12_out -= Yd12C_out * si3;
            p4 = Yd12C_out * si3;
 800238c:	ee22 7a88 	vmul.f32	s14, s5, s16
            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
            //Yd12_out += Xd12C_out * si3;
            p5 = Xd12C_out * si3;
 8002390:	ee62 7a08 	vmul.f32	s15, s4, s16
            
            Xb12_out -= p0;
            Yb12_out += p1;
            Xc12_out -= p2;
 8002394:	ee10 5a29 	vnmls.f32	s10, s0, s19
            Yc12_out += p3;
 8002398:	ee40 5aa9 	vmla.f32	s11, s1, s19
            p4 = Yd12C_out * si3;
            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
            //Yd12_out += Xd12C_out * si3;
            p5 = Xd12C_out * si3;
            
            Xb12_out -= p0;
 800239c:	ee11 6a2a 	vnmls.f32	s12, s2, s21
            Yb12_out += p1;
 80023a0:	ee41 6aaa 	vmla.f32	s13, s3, s21
            Xc12_out -= p2;
            Yc12_out += p3;
            Xd12_out -= p4;
 80023a4:	ee12 7a28 	vnmls.f32	s14, s4, s17
            Yd12_out += p5;
 80023a8:	ee42 7aa8 	vmla.f32	s15, s5, s17
            /* (xa - xc) + (yb - yd) */
            Xd12C_out = (Xaminusc + Ybminusd);
            /* (ya - yc) -  (xb - xd) */
            Yd12C_out = (Yaminusc - Xbminusd);

            pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 80023ac:	ee33 3a23 	vadd.f32	s6, s6, s7
            pSrc[2u * i3] = Xd12_out;

            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
            pSrc[(2u * i3) + 1u] = Yd12_out;

            i0 += n1;
 80023b0:	445c      	add	r4, fp
            Xd12C_out = (Xaminusc + Ybminusd);
            /* (ya - yc) -  (xb - xd) */
            Yd12C_out = (Yaminusc - Xbminusd);

            pSrc[(2u * i0)] = Xaplusc + Xbplusd;
            pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 80023b2:	ee74 3a24 	vadd.f32	s7, s8, s9

            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
            pSrc[(2u * i3) + 1u] = Yd12_out;

            i0 += n1;
         } while(i0 < fftLen);
 80023b6:	45a2      	cmp	sl, r4
            /* (xa - xc) + (yb - yd) */
            Xd12C_out = (Xaminusc + Ybminusd);
            /* (ya - yc) -  (xb - xd) */
            Yd12C_out = (Yaminusc - Xbminusd);

            pSrc[(2u * i0)] = Xaplusc + Xbplusd;
 80023b8:	ed03 3a01 	vstr	s6, [r3, #-4]
            pSrc[(2u * i0) + 1u] = Yaplusc + Ybplusd;
 80023bc:	edc3 3a00 	vstr	s7, [r3]
            Yc12_out += p3;
            Xd12_out -= p4;
            Yd12_out += p5;

            /* xc' = (xa-xb+xc-xd)co2 - (ya-yb+yc-yd)(si2) */
            pSrc[2u * i1] = Xc12_out;
 80023c0:	ed02 5a01 	vstr	s10, [r2, #-4]

            /* yc' = (ya-yb+yc-yd)co2 + (xa-xb+xc-xd)(si2) */
            pSrc[(2u * i1) + 1u] = Yc12_out;
 80023c4:	edc2 5a00 	vstr	s11, [r2]
 80023c8:	443b      	add	r3, r7

            /* xb' = (xa+yb-xc-yd)co1 - (ya-xb-yc+xd)(si1) */
            pSrc[2u * i2] = Xb12_out;
 80023ca:	ed00 6a01 	vstr	s12, [r0, #-4]

            /* yb' = (ya-xb-yc+xd)co1 + (xa+yb-xc-yd)(si1) */
            pSrc[(2u * i2) + 1u] = Yb12_out;
 80023ce:	edc0 6a00 	vstr	s13, [r0]
 80023d2:	443a      	add	r2, r7

            /* xd' = (xa-yb-xc+yd)co3 - (ya+xb-yc-xd)(si3) */
            pSrc[2u * i3] = Xd12_out;
 80023d4:	ed01 7a01 	vstr	s14, [r1, #-4]

            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
            pSrc[(2u * i3) + 1u] = Yd12_out;
 80023d8:	edc1 7a00 	vstr	s15, [r1]
 80023dc:	4438      	add	r0, r7
 80023de:	4439      	add	r1, r7

            i0 += n1;
         } while(i0 < fftLen);
 80023e0:	d8a0      	bhi.n	8002324 <arm_radix4_butterfly_inverse_f32+0x1cc>
 80023e2:	9801      	ldr	r0, [sp, #4]
         j++;
      } while(j <= (n2 - 1u));
 80023e4:	9906      	ldr	r1, [sp, #24]
 80023e6:	9c03      	ldr	r4, [sp, #12]
 80023e8:	9b05      	ldr	r3, [sp, #20]
 80023ea:	9a04      	ldr	r2, [sp, #16]
            /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
            pSrc[(2u * i3) + 1u] = Yd12_out;

            i0 += n1;
         } while(i0 < fftLen);
         j++;
 80023ec:	3501      	adds	r5, #1
 80023ee:	3008      	adds	r0, #8
      } while(j <= (n2 - 1u));
 80023f0:	428d      	cmp	r5, r1
 80023f2:	4426      	add	r6, r4
 80023f4:	449c      	add	ip, r3
 80023f6:	4490      	add	r8, r2
 80023f8:	f109 0908 	add.w	r9, r9, #8
 80023fc:	9001      	str	r0, [sp, #4]
 80023fe:	f67f af7e 	bls.w	80022fe <arm_radix4_butterfly_inverse_f32+0x1a6>
      twidCoefModifier <<= 2u;
 8002402:	9c07      	ldr	r4, [sp, #28]
   } while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8002404:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   {
      /*  Initializations for the first stage */
      n1 = n2;
      n2 >>= 2u;
 8002406:	f8dd b020 	ldr.w	fp, [sp, #32]

            i0 += n1;
         } while(i0 < fftLen);
         j++;
      } while(j <= (n2 - 1u));
      twidCoefModifier <<= 2u;
 800240a:	00a3      	lsls	r3, r4, #2
   } while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 800240c:	08bf      	lsrs	r7, r7, #2

            i0 += n1;
         } while(i0 < fftLen);
         j++;
      } while(j <= (n2 - 1u));
      twidCoefModifier <<= 2u;
 800240e:	b29a      	uxth	r2, r3
   } while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8002410:	2f04      	cmp	r7, #4
 8002412:	970a      	str	r7, [sp, #40]	; 0x28

            i0 += n1;
         } while(i0 < fftLen);
         j++;
      } while(j <= (n2 - 1u));
      twidCoefModifier <<= 2u;
 8002414:	9207      	str	r2, [sp, #28]
   } while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8002416:	d902      	bls.n	800241e <arm_radix4_butterfly_inverse_f32+0x2c6>
 8002418:	ea4f 07cb 	mov.w	r7, fp, lsl #3
 800241c:	e750      	b.n	80022c0 <arm_radix4_butterfly_inverse_f32+0x168>
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 800241e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8002420:	990c      	ldr	r1, [sp, #48]	; 0x30
   } while(--j);

   twidCoefModifier <<= 2u;

   /*  Calculation of second stage to excluding last stage */
   for (k = fftLen >> 2u; k > 4u; k >>= 2u)
 8002422:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
* @param[in]      twidCoefModifier twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table.   
* @param[in]      onebyfftLen      value of 1/fftLen.   
* @return none.   
*/

void arm_radix4_butterfly_inverse_f32(
 8002426:	3020      	adds	r0, #32
   ptr1 = &pSrc[0];

   /*  Calculations of last stage */
   do
   {
      xaIn = ptr1[0];
 8002428:	ed50 4a08 	vldr	s9, [r0, #-32]	; 0xffffffe0
      yaIn = ptr1[1];
 800242c:	ed91 1a00 	vldr	s2, [r1]
      xbIn = ptr1[2];
 8002430:	edd1 1a01 	vldr	s3, [r1, #4]
      ybIn = ptr1[3];
 8002434:	ed91 0a02 	vldr	s0, [r1, #8]
      xcIn = ptr1[4];
 8002438:	edd1 0a03 	vldr	s1, [r1, #12]
      ycIn = ptr1[5];
 800243c:	ed91 2a04 	vldr	s4, [r1, #16]
      xdIn = ptr1[6];
 8002440:	edd1 2a05 	vldr	s5, [r1, #20]
      ydIn = ptr1[7];
 8002444:	edd1 6a06 	vldr	s13, [r1, #24]

      /*  Butterfly implementation */
      /* xa + xc */
      Xaplusc = xaIn + xcIn;
 8002448:	ee34 4aa0 	vadd.f32	s8, s9, s1

      /* xa - xc */
      Xaminusc = xaIn - xcIn;

      /* ya + yc */
      Yaplusc = yaIn + ycIn;
 800244c:	ee31 5a02 	vadd.f32	s10, s2, s4

      /* yb + yd */
      Ybplusd = ybIn + ydIn;

      /* (xb-xd) */
      Xbminusd = xbIn - xdIn;
 8002450:	ee71 7ae2 	vsub.f32	s15, s3, s5
      /*  Butterfly implementation */
      /* xa + xc */
      Xaplusc = xaIn + xcIn;

      /* xa - xc */
      Xaminusc = xaIn - xcIn;
 8002454:	ee34 6ae0 	vsub.f32	s12, s9, s1

      /* ya + yc */
      Yaplusc = yaIn + ycIn;

      /* ya - yc */
      Yaminusc = yaIn - ycIn;
 8002458:	ee31 7a42 	vsub.f32	s14, s2, s4

      /* xb + xd */
      Xbplusd = xbIn + xdIn;
 800245c:	ee71 4aa2 	vadd.f32	s9, s3, s5

      /* (xb-xd) */
      Xbminusd = xbIn - xdIn;

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;
 8002460:	ee30 1a66 	vsub.f32	s2, s0, s13

      /* xb + xd */
      Xbplusd = xbIn + xdIn;

      /* yb + yd */
      Ybplusd = ybIn + ydIn;
 8002464:	ee70 5a26 	vadd.f32	s11, s0, s13

      /* (yb-yd) */
      Ybminusd = ybIn - ydIn;
      
      /* xa' = (xa+xb+xc+xd) * onebyfftLen */
      a0 = (Xaplusc + Xbplusd);
 8002468:	ee34 3a24 	vadd.f32	s6, s8, s9
      /* ya' = (ya+yb+yc+yd) * onebyfftLen */
      a1 = (Yaplusc + Ybplusd);
 800246c:	ee75 3a25 	vadd.f32	s7, s10, s11
      /* xc' = (xa-xb+xc-xd) * onebyfftLen */
      a2 = (Xaplusc - Xbplusd);
      /* yc' = (ya-yb+yc-yd) * onebyfftLen  */
      a3 = (Yaplusc - Ybplusd);
 8002470:	ee35 0a65 	vsub.f32	s0, s10, s11
      /* xb' = (xa-yb-xc+yd) * onebyfftLen */
      a4 = (Xaminusc - Ybminusd);
 8002474:	ee76 0a41 	vsub.f32	s1, s12, s2
      /* yb' = (ya+xb-yc-xd) * onebyfftLen */
      a5 = (Yaminusc + Xbminusd);
 8002478:	ee37 2a27 	vadd.f32	s4, s14, s15
      /* xd' = (xa-yb-xc+yd) * onebyfftLen */
      a6 = (Xaminusc + Ybminusd);
 800247c:	ee76 2a01 	vadd.f32	s5, s12, s2
      /* xa' = (xa+xb+xc+xd) * onebyfftLen */
      a0 = (Xaplusc + Xbplusd);
      /* ya' = (ya+yb+yc+yd) * onebyfftLen */
      a1 = (Yaplusc + Ybplusd);
      /* xc' = (xa-xb+xc-xd) * onebyfftLen */
      a2 = (Xaplusc - Xbplusd);
 8002480:	ee74 1a64 	vsub.f32	s3, s8, s9
      /* yb' = (ya+xb-yc-xd) * onebyfftLen */
      a5 = (Yaminusc + Xbminusd);
      /* xd' = (xa-yb-xc+yd) * onebyfftLen */
      a6 = (Xaminusc + Ybminusd);
      /* yd' = (ya-xb-yc+xd) * onebyfftLen */
      a7 = (Yaminusc - Xbminusd);
 8002484:	ee37 6a67 	vsub.f32	s12, s14, s15
   
      p0 = a0 * onebyfftLen;
      p1 = a1 * onebyfftLen;
 8002488:	ee23 1a8b 	vmul.f32	s2, s7, s22
      /* xd' = (xa-yb-xc+yd) * onebyfftLen */
      a6 = (Xaminusc + Ybminusd);
      /* yd' = (ya-xb-yc+xd) * onebyfftLen */
      a7 = (Yaminusc - Xbminusd);
   
      p0 = a0 * onebyfftLen;
 800248c:	ee23 7a0b 	vmul.f32	s14, s6, s22
      p1 = a1 * onebyfftLen;
      p2 = a2 * onebyfftLen;
 8002490:	ee21 4a8b 	vmul.f32	s8, s3, s22
      p3 = a3 * onebyfftLen;
 8002494:	ee60 4a0b 	vmul.f32	s9, s0, s22
      p4 = a4 * onebyfftLen;
 8002498:	ee20 5a8b 	vmul.f32	s10, s1, s22
      p5 = a5 * onebyfftLen;
 800249c:	ee62 5a0b 	vmul.f32	s11, s4, s22
      p6 = a6 * onebyfftLen;
 80024a0:	ee62 6a8b 	vmul.f32	s13, s5, s22
      p7 = a7 * onebyfftLen;
 80024a4:	ee66 7a0b 	vmul.f32	s15, s12, s22
   
      /* xa' = (xa+xb+xc+xd) * onebyfftLen */
      ptr1[0] = p0;
 80024a8:	ed00 7a08 	vstr	s14, [r0, #-32]	; 0xffffffe0
      /* ya' = (ya+yb+yc+yd) * onebyfftLen */
      ptr1[1] = p1;
 80024ac:	ed81 1a00 	vstr	s2, [r1]
      /* xc' = (xa-xb+xc-xd) * onebyfftLen */
      ptr1[2] = p2;
 80024b0:	ed81 4a01 	vstr	s8, [r1, #4]
      /* yc' = (ya-yb+yc-yd) * onebyfftLen  */
      ptr1[3] = p3;
 80024b4:	edc1 4a02 	vstr	s9, [r1, #8]
      /* xb' = (xa-yb-xc+yd) * onebyfftLen */
      ptr1[4] = p4;
 80024b8:	ed81 5a03 	vstr	s10, [r1, #12]
      /* yb' = (ya+xb-yc-xd) * onebyfftLen */
      ptr1[5] = p5;
 80024bc:	edc1 5a04 	vstr	s11, [r1, #16]
      /* xd' = (xa-yb-xc+yd) * onebyfftLen */
      ptr1[6] = p6;
 80024c0:	edc1 6a05 	vstr	s13, [r1, #20]
      /* yd' = (ya-xb-yc+xd) * onebyfftLen */
      ptr1[7] = p7;
 80024c4:	edc1 7a06 	vstr	s15, [r1, #24]
 80024c8:	3020      	adds	r0, #32
 80024ca:	3120      	adds	r1, #32

      /* increment source pointer by 8 for next calculations */
      ptr1 = ptr1 + 8u;

   } while(--j);
 80024cc:	f1ba 0a01 	subs.w	sl, sl, #1
 80024d0:	d1aa      	bne.n	8002428 <arm_radix4_butterfly_inverse_f32+0x2d0>
      /* yd' = (ya+xb-yc-xd)co3 + (xa-yb-xc+yd)(si3) */
      pSrc[(2u * i3) + 1u] = s2 * onebyfftLen;
   }

#endif /* #ifndef ARM_MATH_CM0_FAMILY_FAMILY */
}
 80024d2:	b00e      	add	sp, #56	; 0x38
 80024d4:	ecbd 8b08 	vpop	{d8-d11}
 80024d8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop

080024e0 <arm_cfft_radix4_f32>:
*/

void arm_cfft_radix4_f32(
const arm_cfft_radix4_instance_f32 * S,
float32_t * pSrc)
{
 80024e0:	b570      	push	{r4, r5, r6, lr}

   if(S->ifftFlag == 1u)
 80024e2:	7883      	ldrb	r3, [r0, #2]
 80024e4:	2b01      	cmp	r3, #1
*/

void arm_cfft_radix4_f32(
const arm_cfft_radix4_instance_f32 * S,
float32_t * pSrc)
{
 80024e6:	b082      	sub	sp, #8
 80024e8:	4604      	mov	r4, r0
 80024ea:	460d      	mov	r5, r1

   if(S->ifftFlag == 1u)
 80024ec:	d00a      	beq.n	8002504 <arm_cfft_radix4_f32+0x24>
      S->twidCoefModifier, S->onebyfftLen);
   }
   else
   {
      /*  Complex FFT radix-4  */
      arm_radix4_butterfly_f32(pSrc, S->fftLen, S->pTwiddle,
 80024ee:	4608      	mov	r0, r1
 80024f0:	6862      	ldr	r2, [r4, #4]
 80024f2:	8821      	ldrh	r1, [r4, #0]
 80024f4:	89a3      	ldrh	r3, [r4, #12]
 80024f6:	f7ff fba9 	bl	8001c4c <arm_radix4_butterfly_f32>
      S->twidCoefModifier);
   }

   if(S->bitReverseFlag == 1u)
 80024fa:	78e0      	ldrb	r0, [r4, #3]
 80024fc:	2801      	cmp	r0, #1
 80024fe:	d00c      	beq.n	800251a <arm_cfft_radix4_f32+0x3a>
   {
      /*  Bit Reversal */
      arm_bitreversal_f32(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
   }

}
 8002500:	b002      	add	sp, #8
 8002502:	bd70      	pop	{r4, r5, r6, pc}
{

   if(S->ifftFlag == 1u)
   {
      /*  Complex IFFT radix-4  */
      arm_radix4_butterfly_inverse_f32(pSrc, S->fftLen, S->pTwiddle,
 8002504:	6906      	ldr	r6, [r0, #16]
 8002506:	8801      	ldrh	r1, [r0, #0]
 8002508:	6842      	ldr	r2, [r0, #4]
 800250a:	8983      	ldrh	r3, [r0, #12]
 800250c:	9600      	str	r6, [sp, #0]
 800250e:	4628      	mov	r0, r5
 8002510:	f7ff fe22 	bl	8002158 <arm_radix4_butterfly_inverse_f32>
      /*  Complex FFT radix-4  */
      arm_radix4_butterfly_f32(pSrc, S->fftLen, S->pTwiddle,
      S->twidCoefModifier);
   }

   if(S->bitReverseFlag == 1u)
 8002514:	78e0      	ldrb	r0, [r4, #3]
 8002516:	2801      	cmp	r0, #1
 8002518:	d1f2      	bne.n	8002500 <arm_cfft_radix4_f32+0x20>
   {
      /*  Bit Reversal */
      arm_bitreversal_f32(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
 800251a:	8821      	ldrh	r1, [r4, #0]
 800251c:	89e2      	ldrh	r2, [r4, #14]
 800251e:	68a3      	ldr	r3, [r4, #8]
 8002520:	4628      	mov	r0, r5
   }

}
 8002522:	b002      	add	sp, #8
 8002524:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   }

   if(S->bitReverseFlag == 1u)
   {
      /*  Bit Reversal */
      arm_bitreversal_f32(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
 8002528:	f000 b9e0 	b.w	80028ec <arm_bitreversal_f32>

0800252c <arm_cfft_radix4_init_f32>:

  /*  Initialise the Twiddle coefficient pointer */
  S->pTwiddle = (float32_t *) twiddleCoef;

  /*  Initialise the Flag for selection of CFFT or CIFFT */
  S->ifftFlag = ifftFlag;
 800252c:	7082      	strb	r2, [r0, #2]

  /*  Initialise the FFT length */
  S->fftLen = fftLen;

  /*  Initialise the Twiddle coefficient pointer */
  S->pTwiddle = (float32_t *) twiddleCoef;
 800252e:	4a26      	ldr	r2, [pc, #152]	; (80025c8 <arm_cfft_radix4_init_f32+0x9c>)
{
  /*  Initialise the default arm status */
  arm_status status = ARM_MATH_SUCCESS;

  /*  Initialise the FFT length */
  S->fftLen = fftLen;
 8002530:	8001      	strh	r1, [r0, #0]

  /*  Initialise the Flag for calculation Bit reversal or not */
  S->bitReverseFlag = bitReverseFlag;

  /*  Initializations of structure parameters depending on the FFT length */
  switch (S->fftLen)
 8002532:	f5b1 7f80 	cmp.w	r1, #256	; 0x100

  /*  Initialise the FFT length */
  S->fftLen = fftLen;

  /*  Initialise the Twiddle coefficient pointer */
  S->pTwiddle = (float32_t *) twiddleCoef;
 8002536:	6042      	str	r2, [r0, #4]

  /*  Initialise the Flag for selection of CFFT or CIFFT */
  S->ifftFlag = ifftFlag;

  /*  Initialise the Flag for calculation Bit reversal or not */
  S->bitReverseFlag = bitReverseFlag;
 8002538:	70c3      	strb	r3, [r0, #3]

  /*  Initializations of structure parameters depending on the FFT length */
  switch (S->fftLen)
 800253a:	d039      	beq.n	80025b0 <arm_cfft_radix4_init_f32+0x84>
 800253c:	d908      	bls.n	8002550 <arm_cfft_radix4_init_f32+0x24>
 800253e:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8002542:	d01f      	beq.n	8002584 <arm_cfft_radix4_init_f32+0x58>
 8002544:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8002548:	d011      	beq.n	800256e <arm_cfft_radix4_init_f32+0x42>
    break;


  default:
    /*  Reporting argument error if fftSize is not valid value */
    status = ARM_MATH_ARGUMENT_ERROR;
 800254a:	20ff      	movs	r0, #255	; 0xff
    break;
  }

  return (status);
}
 800254c:	b240      	sxtb	r0, r0
 800254e:	4770      	bx	lr

  /*  Initialise the Flag for calculation Bit reversal or not */
  S->bitReverseFlag = bitReverseFlag;

  /*  Initializations of structure parameters depending on the FFT length */
  switch (S->fftLen)
 8002550:	2910      	cmp	r1, #16
 8002552:	d022      	beq.n	800259a <arm_cfft_radix4_init_f32+0x6e>
 8002554:	2940      	cmp	r1, #64	; 0x40
 8002556:	d1f8      	bne.n	800254a <arm_cfft_radix4_init_f32+0x1e>

  case 64u:
    /*  Initializations of structure parameters for 64 point FFT */
    S->twidCoefModifier = 64u;
    S->bitRevFactor = 64u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 8002558:	491c      	ldr	r1, [pc, #112]	; (80025cc <arm_cfft_radix4_init_f32+0xa0>)
    S->onebyfftLen = 0.00390625f;
    break;

  case 64u:
    /*  Initializations of structure parameters for 64 point FFT */
    S->twidCoefModifier = 64u;
 800255a:	f04f 1340 	mov.w	r3, #4194368	; 0x400040
    S->bitRevFactor = 64u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
    S->onebyfftLen = 0.015625f;
 800255e:	f04f 5272 	mov.w	r2, #1015021568	; 0x3c800000
    S->onebyfftLen = 0.00390625f;
    break;

  case 64u:
    /*  Initializations of structure parameters for 64 point FFT */
    S->twidCoefModifier = 64u;
 8002562:	60c3      	str	r3, [r0, #12]
    S->bitRevFactor = 64u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 8002564:	6081      	str	r1, [r0, #8]
    S->onebyfftLen = 0.015625f;
 8002566:	6102      	str	r2, [r0, #16]
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag)
{
  /*  Initialise the default arm status */
  arm_status status = ARM_MATH_SUCCESS;
 8002568:	2000      	movs	r0, #0
    status = ARM_MATH_ARGUMENT_ERROR;
    break;
  }

  return (status);
}
 800256a:	b240      	sxtb	r0, r0
 800256c:	4770      	bx	lr
    /*  Initialise the twiddle coef modifier value */
    S->twidCoefModifier = 1u;
    /*  Initialise the bit reversal table modifier */
    S->bitRevFactor = 1u;
    /*  Initialise the bit reversal table pointer */
    S->pBitRevTable = (uint16_t *) armBitRevTable;
 800256e:	4918      	ldr	r1, [pc, #96]	; (80025d0 <arm_cfft_radix4_init_f32+0xa4>)

  case 4096u:
    /*  Initializations of structure parameters for 4096 point FFT */

    /*  Initialise the twiddle coef modifier value */
    S->twidCoefModifier = 1u;
 8002570:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    /*  Initialise the bit reversal table modifier */
    S->bitRevFactor = 1u;
    /*  Initialise the bit reversal table pointer */
    S->pBitRevTable = (uint16_t *) armBitRevTable;
    /*  Initialise the 1/fftLen Value */
    S->onebyfftLen = 0.000244140625;
 8002574:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000

  case 4096u:
    /*  Initializations of structure parameters for 4096 point FFT */

    /*  Initialise the twiddle coef modifier value */
    S->twidCoefModifier = 1u;
 8002578:	60c3      	str	r3, [r0, #12]
    /*  Initialise the bit reversal table modifier */
    S->bitRevFactor = 1u;
    /*  Initialise the bit reversal table pointer */
    S->pBitRevTable = (uint16_t *) armBitRevTable;
 800257a:	6081      	str	r1, [r0, #8]
    /*  Initialise the 1/fftLen Value */
    S->onebyfftLen = 0.000244140625;
 800257c:	6102      	str	r2, [r0, #16]
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag)
{
  /*  Initialise the default arm status */
  arm_status status = ARM_MATH_SUCCESS;
 800257e:	2000      	movs	r0, #0
    status = ARM_MATH_ARGUMENT_ERROR;
    break;
  }

  return (status);
}
 8002580:	b240      	sxtb	r0, r0
 8002582:	4770      	bx	lr
    /*  Initialise the twiddle coef modifier value */
    S->twidCoefModifier = 4u;
    /*  Initialise the bit reversal table modifier */
    S->bitRevFactor = 4u;
    /*  Initialise the bit reversal table pointer */
    S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 8002584:	4913      	ldr	r1, [pc, #76]	; (80025d4 <arm_cfft_radix4_init_f32+0xa8>)

  case 1024u:
    /*  Initializations of structure parameters for 1024 point FFT */

    /*  Initialise the twiddle coef modifier value */
    S->twidCoefModifier = 4u;
 8002586:	f04f 1304 	mov.w	r3, #262148	; 0x40004
    /*  Initialise the bit reversal table modifier */
    S->bitRevFactor = 4u;
    /*  Initialise the bit reversal table pointer */
    S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
    /*  Initialise the 1/fftLen Value */
    S->onebyfftLen = 0.0009765625f;
 800258a:	f04f 526a 	mov.w	r2, #981467136	; 0x3a800000

  case 1024u:
    /*  Initializations of structure parameters for 1024 point FFT */

    /*  Initialise the twiddle coef modifier value */
    S->twidCoefModifier = 4u;
 800258e:	60c3      	str	r3, [r0, #12]
    /*  Initialise the bit reversal table modifier */
    S->bitRevFactor = 4u;
    /*  Initialise the bit reversal table pointer */
    S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 8002590:	6081      	str	r1, [r0, #8]
    /*  Initialise the 1/fftLen Value */
    S->onebyfftLen = 0.0009765625f;
 8002592:	6102      	str	r2, [r0, #16]
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag)
{
  /*  Initialise the default arm status */
  arm_status status = ARM_MATH_SUCCESS;
 8002594:	2000      	movs	r0, #0
    status = ARM_MATH_ARGUMENT_ERROR;
    break;
  }

  return (status);
}
 8002596:	b240      	sxtb	r0, r0
 8002598:	4770      	bx	lr

  case 16u:
    /*  Initializations of structure parameters for 16 point FFT */
    S->twidCoefModifier = 256u;
    S->bitRevFactor = 256u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 800259a:	490f      	ldr	r1, [pc, #60]	; (80025d8 <arm_cfft_radix4_init_f32+0xac>)
    S->onebyfftLen = 0.015625f;
    break;

  case 16u:
    /*  Initializations of structure parameters for 16 point FFT */
    S->twidCoefModifier = 256u;
 800259c:	f04f 2301 	mov.w	r3, #16777472	; 0x1000100
    S->bitRevFactor = 256u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
    S->onebyfftLen = 0.0625f;
 80025a0:	f04f 5276 	mov.w	r2, #1031798784	; 0x3d800000
    S->onebyfftLen = 0.015625f;
    break;

  case 16u:
    /*  Initializations of structure parameters for 16 point FFT */
    S->twidCoefModifier = 256u;
 80025a4:	60c3      	str	r3, [r0, #12]
    S->bitRevFactor = 256u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 80025a6:	6081      	str	r1, [r0, #8]
    S->onebyfftLen = 0.0625f;
 80025a8:	6102      	str	r2, [r0, #16]
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag)
{
  /*  Initialise the default arm status */
  arm_status status = ARM_MATH_SUCCESS;
 80025aa:	2000      	movs	r0, #0
    status = ARM_MATH_ARGUMENT_ERROR;
    break;
  }

  return (status);
}
 80025ac:	b240      	sxtb	r0, r0
 80025ae:	4770      	bx	lr

  case 256u:
    /*  Initializations of structure parameters for 256 point FFT */
    S->twidCoefModifier = 16u;
    S->bitRevFactor = 16u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 80025b0:	490a      	ldr	r1, [pc, #40]	; (80025dc <arm_cfft_radix4_init_f32+0xb0>)
    break;


  case 256u:
    /*  Initializations of structure parameters for 256 point FFT */
    S->twidCoefModifier = 16u;
 80025b2:	f04f 1310 	mov.w	r3, #1048592	; 0x100010
    S->bitRevFactor = 16u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
    S->onebyfftLen = 0.00390625f;
 80025b6:	f04f 526e 	mov.w	r2, #998244352	; 0x3b800000
    break;


  case 256u:
    /*  Initializations of structure parameters for 256 point FFT */
    S->twidCoefModifier = 16u;
 80025ba:	60c3      	str	r3, [r0, #12]
    S->bitRevFactor = 16u;
    S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 80025bc:	6081      	str	r1, [r0, #8]
    S->onebyfftLen = 0.00390625f;
 80025be:	6102      	str	r2, [r0, #16]
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag)
{
  /*  Initialise the default arm status */
  arm_status status = ARM_MATH_SUCCESS;
 80025c0:	2000      	movs	r0, #0
    status = ARM_MATH_ARGUMENT_ERROR;
    break;
  }

  return (status);
}
 80025c2:	b240      	sxtb	r0, r0
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	0801a780 	.word	0x0801a780
 80025cc:	0802a77e 	.word	0x0802a77e
 80025d0:	0802a700 	.word	0x0802a700
 80025d4:	0802a706 	.word	0x0802a706
 80025d8:	0802a8fe 	.word	0x0802a8fe
 80025dc:	0802a71e 	.word	0x0802a71e

080025e0 <arm_copy_f32>:

void arm_copy_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize)
{
 80025e0:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80025e4:	ea5f 0a92 	movs.w	sl, r2, lsr #2
 80025e8:	d050      	beq.n	800268c <arm_copy_f32+0xac>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;
 80025ea:	f8d0 8000 	ldr.w	r8, [r0]
    in2 = *pSrc++;
 80025ee:	f8d0 c004 	ldr.w	ip, [r0, #4]
    in3 = *pSrc++;
 80025f2:	6886      	ldr	r6, [r0, #8]
    in4 = *pSrc++;
 80025f4:	68c5      	ldr	r5, [r0, #12]

    *pDst++ = in1;
 80025f6:	f8c1 8000 	str.w	r8, [r1]
 80025fa:	f10a 33ff 	add.w	r3, sl, #4294967295
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80025fe:	461f      	mov	r7, r3
 8002600:	f003 0901 	and.w	r9, r3, #1
 * @return none.    
 *    
 */


void arm_copy_f32(
 8002604:	f100 0410 	add.w	r4, r0, #16
    in2 = *pSrc++;
    in3 = *pSrc++;
    in4 = *pSrc++;

    *pDst++ = in1;
    *pDst++ = in2;
 8002608:	f8c1 c004 	str.w	ip, [r1, #4]
    *pDst++ = in3;
 800260c:	608e      	str	r6, [r1, #8]
    *pDst++ = in4;
 800260e:	60cd      	str	r5, [r1, #12]
 * @return none.    
 *    
 */


void arm_copy_f32(
 8002610:	f101 0310 	add.w	r3, r1, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002614:	2f00      	cmp	r7, #0
 8002616:	d035      	beq.n	8002684 <arm_copy_f32+0xa4>
 8002618:	f1b9 0f00 	cmp.w	r9, #0
 800261c:	d00f      	beq.n	800263e <arm_copy_f32+0x5e>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;
 800261e:	f8d4 8000 	ldr.w	r8, [r4]
    in2 = *pSrc++;
 8002622:	f8d4 c004 	ldr.w	ip, [r4, #4]
    in3 = *pSrc++;
 8002626:	68a6      	ldr	r6, [r4, #8]
    in4 = *pSrc++;
 8002628:	68e5      	ldr	r5, [r4, #12]

    *pDst++ = in1;
 800262a:	f8c3 8000 	str.w	r8, [r3]
    *pDst++ = in2;
 800262e:	f8c3 c004 	str.w	ip, [r3, #4]
    *pDst++ = in3;
 8002632:	609e      	str	r6, [r3, #8]
    *pDst++ = in4;
 8002634:	60dd      	str	r5, [r3, #12]
 * @return none.    
 *    
 */


void arm_copy_f32(
 8002636:	3410      	adds	r4, #16
 8002638:	3310      	adds	r3, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800263a:	3f01      	subs	r7, #1
 800263c:	d022      	beq.n	8002684 <arm_copy_f32+0xa4>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;
    in2 = *pSrc++;
    in3 = *pSrc++;
 800263e:	68a6      	ldr	r6, [r4, #8]
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;
 8002640:	f8d4 8000 	ldr.w	r8, [r4]
    in2 = *pSrc++;
 8002644:	f8d4 9004 	ldr.w	r9, [r4, #4]
    in3 = *pSrc++;
    in4 = *pSrc++;
 8002648:	68e5      	ldr	r5, [r4, #12]

    *pDst++ = in1;
    *pDst++ = in2;
    *pDst++ = in3;
 800264a:	609e      	str	r6, [r3, #8]
 * @return none.    
 *    
 */


void arm_copy_f32(
 800264c:	f104 0610 	add.w	r6, r4, #16
    in4 = *pSrc++;

    *pDst++ = in1;
    *pDst++ = in2;
    *pDst++ = in3;
    *pDst++ = in4;
 8002650:	60dd      	str	r5, [r3, #12]
    in1 = *pSrc++;
    in2 = *pSrc++;
    in3 = *pSrc++;
    in4 = *pSrc++;

    *pDst++ = in1;
 8002652:	f8c3 8000 	str.w	r8, [r3]
    *pDst++ = in2;
 8002656:	f8c3 9004 	str.w	r9, [r3, #4]
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;
 800265a:	6924      	ldr	r4, [r4, #16]
    in2 = *pSrc++;
 800265c:	f8d6 9004 	ldr.w	r9, [r6, #4]
    in3 = *pSrc++;
 8002660:	f8d6 8008 	ldr.w	r8, [r6, #8]
    in4 = *pSrc++;
 8002664:	f8d6 c00c 	ldr.w	ip, [r6, #12]

    *pDst++ = in1;
 8002668:	611c      	str	r4, [r3, #16]
 * @return none.    
 *    
 */


void arm_copy_f32(
 800266a:	f103 0510 	add.w	r5, r3, #16
    in2 = *pSrc++;
    in3 = *pSrc++;
    in4 = *pSrc++;

    *pDst++ = in1;
    *pDst++ = in2;
 800266e:	f8c3 9014 	str.w	r9, [r3, #20]
    *pDst++ = in3;
 8002672:	f8c3 8018 	str.w	r8, [r3, #24]
    *pDst++ = in4;
 8002676:	f8c3 c01c 	str.w	ip, [r3, #28]
 * @return none.    
 *    
 */


void arm_copy_f32(
 800267a:	3320      	adds	r3, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800267c:	3f02      	subs	r7, #2
 * @return none.    
 *    
 */


void arm_copy_f32(
 800267e:	f106 0410 	add.w	r4, r6, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002682:	d1dc      	bne.n	800263e <arm_copy_f32+0x5e>
 * @return none.    
 *    
 */


void arm_copy_f32(
 8002684:	ea4f 1a0a 	mov.w	sl, sl, lsl #4
 8002688:	4450      	add	r0, sl
 800268a:	4451      	add	r1, sl
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 800268c:	f012 0203 	ands.w	r2, r2, #3
 8002690:	d018      	beq.n	80026c4 <arm_copy_f32+0xe4>
 8002692:	3a01      	subs	r2, #1
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
 8002694:	6804      	ldr	r4, [r0, #0]
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002696:	4613      	mov	r3, r2
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
 8002698:	f841 4b04 	str.w	r4, [r1], #4
 800269c:	f002 0201 	and.w	r2, r2, #1
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80026a0:	b183      	cbz	r3, 80026c4 <arm_copy_f32+0xe4>
 80026a2:	b12a      	cbz	r2, 80026b0 <arm_copy_f32+0xd0>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
 80026a4:	f850 2f04 	ldr.w	r2, [r0, #4]!
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80026a8:	3b01      	subs	r3, #1
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
 80026aa:	f841 2b04 	str.w	r2, [r1], #4
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80026ae:	d009      	beq.n	80026c4 <arm_copy_f32+0xe4>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
 80026b0:	6844      	ldr	r4, [r0, #4]
 80026b2:	460a      	mov	r2, r1
 80026b4:	f842 4b04 	str.w	r4, [r2], #4
 80026b8:	6884      	ldr	r4, [r0, #8]
 80026ba:	3008      	adds	r0, #8
 80026bc:	604c      	str	r4, [r1, #4]
 80026be:	1d11      	adds	r1, r2, #4
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80026c0:	3b02      	subs	r3, #2
 80026c2:	d1f5      	bne.n	80026b0 <arm_copy_f32+0xd0>
    *pDst++ = *pSrc++;

    /* Decrement the loop counter */
    blkCnt--;
  }
}
 80026c4:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop

080026cc <arm_fill_f32>:

void arm_fill_f32(
  float32_t value,
  float32_t * pDst,
  uint32_t blockSize)
{
 80026cc:	b470      	push	{r4, r5, r6}
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80026ce:	0896      	lsrs	r6, r2, #2
 80026d0:	d021      	beq.n	8002716 <arm_fill_f32+0x4a>
 80026d2:	1e73      	subs	r3, r6, #1
 80026d4:	461d      	mov	r5, r3
 80026d6:	f003 0401 	and.w	r4, r3, #1
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = in1;
 80026da:	6008      	str	r0, [r1, #0]
    *pDst++ = in2;
 80026dc:	6048      	str	r0, [r1, #4]
    *pDst++ = in3;
 80026de:	6088      	str	r0, [r1, #8]
    *pDst++ = in4;
 80026e0:	60c8      	str	r0, [r1, #12]
 * @return none.    
 *    
 */


void arm_fill_f32(
 80026e2:	f101 0310 	add.w	r3, r1, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80026e6:	b1a5      	cbz	r5, 8002712 <arm_fill_f32+0x46>
 80026e8:	b134      	cbz	r4, 80026f8 <arm_fill_f32+0x2c>
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = in1;
 80026ea:	6018      	str	r0, [r3, #0]
    *pDst++ = in2;
 80026ec:	6058      	str	r0, [r3, #4]
    *pDst++ = in3;
 80026ee:	6098      	str	r0, [r3, #8]
    *pDst++ = in4;
 80026f0:	60d8      	str	r0, [r3, #12]
 * @return none.    
 *    
 */


void arm_fill_f32(
 80026f2:	3310      	adds	r3, #16
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80026f4:	3d01      	subs	r5, #1
 80026f6:	d00c      	beq.n	8002712 <arm_fill_f32+0x46>
 * @return none.    
 *    
 */


void arm_fill_f32(
 80026f8:	f103 0410 	add.w	r4, r3, #16
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = in1;
 80026fc:	6018      	str	r0, [r3, #0]
    *pDst++ = in2;
 80026fe:	6058      	str	r0, [r3, #4]
    *pDst++ = in3;
 8002700:	6098      	str	r0, [r3, #8]
    *pDst++ = in4;
 8002702:	60d8      	str	r0, [r3, #12]
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = in1;
 8002704:	6118      	str	r0, [r3, #16]
    *pDst++ = in2;
 8002706:	6158      	str	r0, [r3, #20]
    *pDst++ = in3;
 8002708:	6198      	str	r0, [r3, #24]
    *pDst++ = in4;
 800270a:	61d8      	str	r0, [r3, #28]
 * @return none.    
 *    
 */


void arm_fill_f32(
 800270c:	3320      	adds	r3, #32
  /*loop Unrolling */
  blkCnt = blockSize >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800270e:	3d02      	subs	r5, #2
 8002710:	d1f2      	bne.n	80026f8 <arm_fill_f32+0x2c>
 8002712:	eb01 1106 	add.w	r1, r1, r6, lsl #4
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
 8002716:	f012 0203 	ands.w	r2, r2, #3
 800271a:	d012      	beq.n	8002742 <arm_fill_f32+0x76>
 800271c:	3a01      	subs	r2, #1
 800271e:	4613      	mov	r3, r2
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = value;
 8002720:	f841 0b04 	str.w	r0, [r1], #4
 8002724:	f002 0201 	and.w	r2, r2, #1
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
 8002728:	b15b      	cbz	r3, 8002742 <arm_fill_f32+0x76>
 800272a:	b11a      	cbz	r2, 8002734 <arm_fill_f32+0x68>
 800272c:	3b01      	subs	r3, #1
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = value;
 800272e:	f841 0b04 	str.w	r0, [r1], #4
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
 8002732:	d006      	beq.n	8002742 <arm_fill_f32+0x76>
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = value;
 8002734:	460a      	mov	r2, r1
 8002736:	f842 0b04 	str.w	r0, [r2], #4
 800273a:	6048      	str	r0, [r1, #4]
 800273c:	1d11      	adds	r1, r2, #4
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
 800273e:	3b02      	subs	r3, #2
 8002740:	d1f8      	bne.n	8002734 <arm_fill_f32+0x68>
    *pDst++ = value;

    /* Decrement the loop counter */
    blkCnt--;
  }
}
 8002742:	bc70      	pop	{r4, r5, r6}
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop

08002748 <arm_cmplx_mult_cmplx_f32>:
  /* loop Unrolling */
  blkCnt = numSamples >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8002748:	ea5f 0c93 	movs.w	ip, r3, lsr #2
void arm_cmplx_mult_cmplx_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  float32_t * pDst,
  uint32_t numSamples)
{
 800274c:	b4f0      	push	{r4, r5, r6, r7}
  /* loop Unrolling */
  blkCnt = numSamples >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 800274e:	d05d      	beq.n	800280c <arm_cmplx_mult_cmplx_f32+0xc4>
 8002750:	4667      	mov	r7, ip
 8002752:	4616      	mov	r6, r2
 8002754:	460d      	mov	r5, r1
 8002756:	4604      	mov	r4, r0
    /* C[2 * i] = A[2 * i] * B[2 * i] - A[2 * i + 1] * B[2 * i + 1].  */
    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i].  */
    a1 = *pSrcA;                /* A[2 * i] */
    c1 = *pSrcB;                /* B[2 * i] */

    b1 = *(pSrcA + 1);          /* A[2 * i + 1] */
 8002758:	ed94 4a01 	vldr	s8, [r4, #4]
    acc1 = a1 * c1;             /* acc1 = A[2 * i] * B[2 * i] */

    a2 = *(pSrcA + 2);          /* A[2 * i + 2] */
    acc2 = (b1 * c1);           /* acc2 = A[2 * i + 1] * B[2 * i] */

    d1 = *(pSrcB + 1);          /* B[2 * i + 1] */
 800275c:	edd5 6a01 	vldr	s13, [r5, #4]
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  {
    /* C[2 * i] = A[2 * i] * B[2 * i] - A[2 * i + 1] * B[2 * i + 1].  */
    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i].  */
    a1 = *pSrcA;                /* A[2 * i] */
 8002760:	ed94 5a00 	vldr	s10, [r4]
    c1 = *pSrcB;                /* B[2 * i] */
 8002764:	ed95 7a00 	vldr	s14, [r5]
    a2 = *(pSrcA + 2);          /* A[2 * i + 2] */
    acc2 = (b1 * c1);           /* acc2 = A[2 * i + 1] * B[2 * i] */

    d1 = *(pSrcB + 1);          /* B[2 * i + 1] */
    c2 = *(pSrcB + 2);          /* B[2 * i + 2] */
    acc1 -= b1 * d1;            /* acc1 =      A[2 * i] * B[2 * i] - A[2 * i + 1] * B[2 * i + 1] */
 8002768:	ee24 6a26 	vmul.f32	s12, s8, s13
 800276c:	ee15 6a07 	vnmls.f32	s12, s10, s14

    a2 = *(pSrcA + 2);          /* A[2 * i + 2] */
    acc2 = (b1 * c1);           /* acc2 = A[2 * i + 1] * B[2 * i] */

    d1 = *(pSrcB + 1);          /* B[2 * i + 1] */
    c2 = *(pSrcB + 2);          /* B[2 * i + 2] */
 8002770:	edd5 4a02 	vldr	s9, [r5, #8]
    acc1 -= b1 * d1;            /* acc1 =      A[2 * i] * B[2 * i] - A[2 * i + 1] * B[2 * i + 1] */

    d2 = *(pSrcB + 3);          /* B[2 * i + 3] */
 8002774:	edd5 5a03 	vldr	s11, [r5, #12]
    acc3 = a2 * c2;             /* acc3 =       A[2 * i + 2] * B[2 * i + 2] */

    b2 = *(pSrcA + 3);          /* A[2 * i + 3] */
 8002778:	edd4 7a03 	vldr	s15, [r4, #12]
    acc2 += (a1 * d1);          /* acc2 =      A[2 * i + 1] * B[2 * i] + A[2 * i] * B[2 * i + 1] */
 800277c:	ee25 0a26 	vmul.f32	s0, s10, s13
    c1 = *pSrcB;                /* B[2 * i] */

    b1 = *(pSrcA + 1);          /* A[2 * i + 1] */
    acc1 = a1 * c1;             /* acc1 = A[2 * i] * B[2 * i] */

    a2 = *(pSrcA + 2);          /* A[2 * i + 2] */
 8002780:	edd4 0a02 	vldr	s1, [r4, #8]

    d2 = *(pSrcB + 3);          /* B[2 * i + 3] */
    acc3 = a2 * c2;             /* acc3 =       A[2 * i + 2] * B[2 * i + 2] */

    b2 = *(pSrcA + 3);          /* A[2 * i + 3] */
    acc2 += (a1 * d1);          /* acc2 =      A[2 * i + 1] * B[2 * i] + A[2 * i] * B[2 * i + 1] */
 8002784:	ee04 0a07 	vmla.f32	s0, s8, s14

    a1 = *(pSrcA + 4);          /* A[2 * i + 4] */
    acc4 = (a2 * d2);           /* acc4 =   A[2 * i + 2] * B[2 * i + 3] */

    c1 = *(pSrcB + 4);          /* B[2 * i + 4] */
    acc3 -= (b2 * d2);          /* acc3 =       A[2 * i + 2] * B[2 * i + 2] - A[2 * i + 3] * B[2 * i + 3] */
 8002788:	ee27 1aa5 	vmul.f32	s2, s15, s11
    *pDst = acc1;               /* C[2 * i] = A[2 * i] * B[2 * i] - A[2 * i + 1] * B[2 * i + 1] */

    b1 = *(pSrcA + 5);          /* A[2 * i + 5] */
    acc4 += b2 * c2;            /* acc4 =   A[2 * i + 2] * B[2 * i + 3] + A[2 * i + 3] * B[2 * i + 2] */
 800278c:	ee67 1aa4 	vmul.f32	s3, s15, s9
    acc3 = a2 * c2;             /* acc3 =       A[2 * i + 2] * B[2 * i + 2] */

    b2 = *(pSrcA + 3);          /* A[2 * i + 3] */
    acc2 += (a1 * d1);          /* acc2 =      A[2 * i + 1] * B[2 * i] + A[2 * i] * B[2 * i + 1] */

    a1 = *(pSrcA + 4);          /* A[2 * i + 4] */
 8002790:	ed94 3a04 	vldr	s6, [r4, #16]
    acc4 = (a2 * d2);           /* acc4 =   A[2 * i + 2] * B[2 * i + 3] */

    c1 = *(pSrcB + 4);          /* B[2 * i + 4] */
 8002794:	ed95 2a04 	vldr	s4, [r5, #16]
    acc3 -= (b2 * d2);          /* acc3 =       A[2 * i + 2] * B[2 * i + 2] - A[2 * i + 3] * B[2 * i + 3] */
 8002798:	ee10 1aa4 	vnmls.f32	s2, s1, s9
    *pDst = acc1;               /* C[2 * i] = A[2 * i] * B[2 * i] - A[2 * i + 1] * B[2 * i + 1] */
 800279c:	ed86 6a00 	vstr	s12, [r6]

    b1 = *(pSrcA + 5);          /* A[2 * i + 5] */
    acc4 += b2 * c2;            /* acc4 =   A[2 * i + 2] * B[2 * i + 3] + A[2 * i + 3] * B[2 * i + 2] */
 80027a0:	ee40 1aa5 	vmla.f32	s3, s1, s11

    c1 = *(pSrcB + 4);          /* B[2 * i + 4] */
    acc3 -= (b2 * d2);          /* acc3 =       A[2 * i + 2] * B[2 * i + 2] - A[2 * i + 3] * B[2 * i + 3] */
    *pDst = acc1;               /* C[2 * i] = A[2 * i] * B[2 * i] - A[2 * i + 1] * B[2 * i + 1] */

    b1 = *(pSrcA + 5);          /* A[2 * i + 5] */
 80027a4:	edd4 3a05 	vldr	s7, [r4, #20]
    acc4 += b2 * c2;            /* acc4 =   A[2 * i + 2] * B[2 * i + 3] + A[2 * i + 3] * B[2 * i + 2] */

    *(pDst + 1) = acc2;         /* C[2 * i + 1] = A[2 * i + 1] * B[2 * i] + A[2 * i] * B[2 * i + 1]  */
 80027a8:	ed86 0a01 	vstr	s0, [r6, #4]
    acc1 = (a1 * c1);

    d1 = *(pSrcB + 5);
 80027ac:	edd5 2a05 	vldr	s5, [r5, #20]
    acc2 = (b1 * c1);

    *(pDst + 2) = acc3;
 80027b0:	ed86 1a02 	vstr	s2, [r6, #8]
    *(pDst + 3) = acc4;
 80027b4:	edc6 1a03 	vstr	s3, [r6, #12]

    a2 = *(pSrcA + 6);
 80027b8:	ed94 4a06 	vldr	s8, [r4, #24]
    acc1 -= (b1 * d1);

    c2 = *(pSrcB + 6);
    acc2 += (a1 * d1);

    b2 = *(pSrcA + 7);
 80027bc:	ed94 5a07 	vldr	s10, [r4, #28]
    acc3 = (a2 * c2);

    d2 = *(pSrcB + 7);
 80027c0:	edd5 4a07 	vldr	s9, [r5, #28]
    *(pDst + 3) = acc4;

    a2 = *(pSrcA + 6);
    acc1 -= (b1 * d1);

    c2 = *(pSrcB + 6);
 80027c4:	edd5 5a06 	vldr	s11, [r5, #24]

    *(pDst + 2) = acc3;
    *(pDst + 3) = acc4;

    a2 = *(pSrcA + 6);
    acc1 -= (b1 * d1);
 80027c8:	ee23 6aa2 	vmul.f32	s12, s7, s5

    c2 = *(pSrcB + 6);
    acc2 += (a1 * d1);
 80027cc:	ee63 6a22 	vmul.f32	s13, s6, s5
    acc4 = (b2 * c2);

    *(pDst + 4) = acc1;
    pSrcA += 8u;

    acc3 -= (b2 * d2);
 80027d0:	ee25 7a24 	vmul.f32	s14, s10, s9
    acc4 += (a2 * d2);
 80027d4:	ee64 7a24 	vmul.f32	s15, s8, s9

    *(pDst + 2) = acc3;
    *(pDst + 3) = acc4;

    a2 = *(pSrcA + 6);
    acc1 -= (b1 * d1);
 80027d8:	ee13 6a02 	vnmls.f32	s12, s6, s4

    c2 = *(pSrcB + 6);
    acc2 += (a1 * d1);
 80027dc:	ee43 6a82 	vmla.f32	s13, s7, s4
    acc4 = (b2 * c2);

    *(pDst + 4) = acc1;
    pSrcA += 8u;

    acc3 -= (b2 * d2);
 80027e0:	ee14 7a25 	vnmls.f32	s14, s8, s11
    acc4 += (a2 * d2);
 80027e4:	ee45 7a25 	vmla.f32	s15, s10, s11
    acc3 = (a2 * c2);

    d2 = *(pSrcB + 7);
    acc4 = (b2 * c2);

    *(pDst + 4) = acc1;
 80027e8:	ed86 6a04 	vstr	s12, [r6, #16]
    pSrcA += 8u;

    acc3 -= (b2 * d2);
    acc4 += (a2 * d2);

    *(pDst + 5) = acc2;
 80027ec:	edc6 6a05 	vstr	s13, [r6, #20]
    pSrcB += 8u;

    *(pDst + 6) = acc3;
 80027f0:	ed86 7a06 	vstr	s14, [r6, #24]
    *(pDst + 7) = acc4;
 80027f4:	edc6 7a07 	vstr	s15, [r6, #28]

    d2 = *(pSrcB + 7);
    acc4 = (b2 * c2);

    *(pDst + 4) = acc1;
    pSrcA += 8u;
 80027f8:	3420      	adds	r4, #32

    acc3 -= (b2 * d2);
    acc4 += (a2 * d2);

    *(pDst + 5) = acc2;
    pSrcB += 8u;
 80027fa:	3520      	adds	r5, #32

    *(pDst + 6) = acc3;
    *(pDst + 7) = acc4;

    pDst += 8u;
 80027fc:	3620      	adds	r6, #32
  /* loop Unrolling */
  blkCnt = numSamples >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 80027fe:	3f01      	subs	r7, #1
 8002800:	d1aa      	bne.n	8002758 <arm_cmplx_mult_cmplx_f32+0x10>
 * @param[out]  *pDst  points to the output vector        
 * @param[in]  numSamples number of complex samples in each vector        
 * @return none.        
 */

void arm_cmplx_mult_cmplx_f32(
 8002802:	ea4f 144c 	mov.w	r4, ip, lsl #5
 8002806:	1900      	adds	r0, r0, r4
 8002808:	1909      	adds	r1, r1, r4
 800280a:	1912      	adds	r2, r2, r4
  /* Run the below code for Cortex-M0 */
  blkCnt = numSamples;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 800280c:	f013 0303 	ands.w	r3, r3, #3
 8002810:	d069      	beq.n	80028e6 <arm_cmplx_mult_cmplx_f32+0x19e>
  {
    /* C[2 * i] = A[2 * i] * B[2 * i] - A[2 * i + 1] * B[2 * i + 1].  */
    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i].  */
    a1 = *pSrcA++;
    b1 = *pSrcA++;
 8002812:	ed90 0a01 	vldr	s0, [r0, #4]
    c1 = *pSrcB++;
 8002816:	edd1 0a00 	vldr	s1, [r1]
    d1 = *pSrcB++;
 800281a:	ed91 1a01 	vldr	s2, [r1, #4]

  while(blkCnt > 0u)
  {
    /* C[2 * i] = A[2 * i] * B[2 * i] - A[2 * i + 1] * B[2 * i + 1].  */
    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i].  */
    a1 = *pSrcA++;
 800281e:	edd0 1a00 	vldr	s3, [r0]
    b1 = *pSrcA++;
    c1 = *pSrcB++;
    d1 = *pSrcB++;

    /* store the result in the destination buffer. */
    *pDst++ = (a1 * c1) - (b1 * d1);
 8002822:	ee20 3a01 	vmul.f32	s6, s0, s2
    *pDst++ = (a1 * d1) + (b1 * c1);
 8002826:	ee20 2a20 	vmul.f32	s4, s0, s1
    b1 = *pSrcA++;
    c1 = *pSrcB++;
    d1 = *pSrcB++;

    /* store the result in the destination buffer. */
    *pDst++ = (a1 * c1) - (b1 * d1);
 800282a:	ee11 3aa0 	vnmls.f32	s6, s3, s1
    *pDst++ = (a1 * d1) + (b1 * c1);
 800282e:	ee01 2a81 	vmla.f32	s4, s3, s2
 8002832:	1e5c      	subs	r4, r3, #1
  /* Run the below code for Cortex-M0 */
  blkCnt = numSamples;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002834:	4623      	mov	r3, r4
    b1 = *pSrcA++;
    c1 = *pSrcB++;
    d1 = *pSrcB++;

    /* store the result in the destination buffer. */
    *pDst++ = (a1 * c1) - (b1 * d1);
 8002836:	ed82 3a00 	vstr	s6, [r2]
    *pDst++ = (a1 * d1) + (b1 * c1);
 800283a:	ed82 2a01 	vstr	s4, [r2, #4]
 800283e:	f004 0401 	and.w	r4, r4, #1
 * @param[out]  *pDst  points to the output vector        
 * @param[in]  numSamples number of complex samples in each vector        
 * @return none.        
 */

void arm_cmplx_mult_cmplx_f32(
 8002842:	3008      	adds	r0, #8
 8002844:	3108      	adds	r1, #8
 8002846:	3208      	adds	r2, #8
  /* Run the below code for Cortex-M0 */
  blkCnt = numSamples;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8002848:	2b00      	cmp	r3, #0
 800284a:	d04c      	beq.n	80028e6 <arm_cmplx_mult_cmplx_f32+0x19e>
 800284c:	b1c4      	cbz	r4, 8002880 <arm_cmplx_mult_cmplx_f32+0x138>
  {
    /* C[2 * i] = A[2 * i] * B[2 * i] - A[2 * i + 1] * B[2 * i + 1].  */
    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i].  */
    a1 = *pSrcA++;
    b1 = *pSrcA++;
 800284e:	edd0 3a01 	vldr	s7, [r0, #4]
    c1 = *pSrcB++;
 8002852:	edd1 2a00 	vldr	s5, [r1]
    d1 = *pSrcB++;
 8002856:	ed91 4a01 	vldr	s8, [r1, #4]

  while(blkCnt > 0u)
  {
    /* C[2 * i] = A[2 * i] * B[2 * i] - A[2 * i + 1] * B[2 * i + 1].  */
    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i].  */
    a1 = *pSrcA++;
 800285a:	ed90 5a00 	vldr	s10, [r0]
    b1 = *pSrcA++;
    c1 = *pSrcB++;
    d1 = *pSrcB++;

    /* store the result in the destination buffer. */
    *pDst++ = (a1 * c1) - (b1 * d1);
 800285e:	ee63 4a84 	vmul.f32	s9, s7, s8
    *pDst++ = (a1 * d1) + (b1 * c1);
 8002862:	ee63 5aa2 	vmul.f32	s11, s7, s5
    b1 = *pSrcA++;
    c1 = *pSrcB++;
    d1 = *pSrcB++;

    /* store the result in the destination buffer. */
    *pDst++ = (a1 * c1) - (b1 * d1);
 8002866:	ee55 4a22 	vnmls.f32	s9, s10, s5
    *pDst++ = (a1 * d1) + (b1 * c1);
 800286a:	ee45 5a04 	vmla.f32	s11, s10, s8
    b1 = *pSrcA++;
    c1 = *pSrcB++;
    d1 = *pSrcB++;

    /* store the result in the destination buffer. */
    *pDst++ = (a1 * c1) - (b1 * d1);
 800286e:	edc2 4a00 	vstr	s9, [r2]
    *pDst++ = (a1 * d1) + (b1 * c1);
 8002872:	edc2 5a01 	vstr	s11, [r2, #4]
 * @param[out]  *pDst  points to the output vector        
 * @param[in]  numSamples number of complex samples in each vector        
 * @return none.        
 */

void arm_cmplx_mult_cmplx_f32(
 8002876:	3008      	adds	r0, #8
 8002878:	3108      	adds	r1, #8
 800287a:	3208      	adds	r2, #8
  /* Run the below code for Cortex-M0 */
  blkCnt = numSamples;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 800287c:	3b01      	subs	r3, #1
 800287e:	d032      	beq.n	80028e6 <arm_cmplx_mult_cmplx_f32+0x19e>
  {
    /* C[2 * i] = A[2 * i] * B[2 * i] - A[2 * i + 1] * B[2 * i + 1].  */
    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i].  */
    a1 = *pSrcA++;
    b1 = *pSrcA++;
 8002880:	edd0 7a01 	vldr	s15, [r0, #4]
    c1 = *pSrcB++;
 8002884:	ed91 0a00 	vldr	s0, [r1]
    d1 = *pSrcB++;
 8002888:	edd1 6a01 	vldr	s13, [r1, #4]

  while(blkCnt > 0u)
  {
    /* C[2 * i] = A[2 * i] * B[2 * i] - A[2 * i + 1] * B[2 * i + 1].  */
    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i].  */
    a1 = *pSrcA++;
 800288c:	ed90 6a00 	vldr	s12, [r0]
    b1 = *pSrcA++;
    c1 = *pSrcB++;
    d1 = *pSrcB++;

    /* store the result in the destination buffer. */
    *pDst++ = (a1 * c1) - (b1 * d1);
 8002890:	ee27 7aa6 	vmul.f32	s14, s15, s13
    *pDst++ = (a1 * d1) + (b1 * c1);
 8002894:	ee67 0a80 	vmul.f32	s1, s15, s0
    b1 = *pSrcA++;
    c1 = *pSrcB++;
    d1 = *pSrcB++;

    /* store the result in the destination buffer. */
    *pDst++ = (a1 * c1) - (b1 * d1);
 8002898:	ee16 7a00 	vnmls.f32	s14, s12, s0
    *pDst++ = (a1 * d1) + (b1 * c1);
 800289c:	ee46 0a26 	vmla.f32	s1, s12, s13
    b1 = *pSrcA++;
    c1 = *pSrcB++;
    d1 = *pSrcB++;

    /* store the result in the destination buffer. */
    *pDst++ = (a1 * c1) - (b1 * d1);
 80028a0:	ed82 7a00 	vstr	s14, [r2]
    *pDst++ = (a1 * d1) + (b1 * c1);
 80028a4:	edc2 0a01 	vstr	s1, [r2, #4]
  {
    /* C[2 * i] = A[2 * i] * B[2 * i] - A[2 * i + 1] * B[2 * i + 1].  */
    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i].  */
    a1 = *pSrcA++;
    b1 = *pSrcA++;
    c1 = *pSrcB++;
 80028a8:	ed91 1a02 	vldr	s2, [r1, #8]
  while(blkCnt > 0u)
  {
    /* C[2 * i] = A[2 * i] * B[2 * i] - A[2 * i + 1] * B[2 * i + 1].  */
    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i].  */
    a1 = *pSrcA++;
    b1 = *pSrcA++;
 80028ac:	edd0 1a03 	vldr	s3, [r0, #12]
    c1 = *pSrcB++;
    d1 = *pSrcB++;
 80028b0:	ed91 3a03 	vldr	s6, [r1, #12]

  while(blkCnt > 0u)
  {
    /* C[2 * i] = A[2 * i] * B[2 * i] - A[2 * i + 1] * B[2 * i + 1].  */
    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i].  */
    a1 = *pSrcA++;
 80028b4:	ed90 2a02 	vldr	s4, [r0, #8]
    b1 = *pSrcA++;
    c1 = *pSrcB++;
    d1 = *pSrcB++;

    /* store the result in the destination buffer. */
    *pDst++ = (a1 * c1) - (b1 * d1);
 80028b8:	ee61 3a83 	vmul.f32	s7, s3, s6
    *pDst++ = (a1 * d1) + (b1 * c1);
 80028bc:	ee61 2a81 	vmul.f32	s5, s3, s2
    b1 = *pSrcA++;
    c1 = *pSrcB++;
    d1 = *pSrcB++;

    /* store the result in the destination buffer. */
    *pDst++ = (a1 * c1) - (b1 * d1);
 80028c0:	ee52 3a01 	vnmls.f32	s7, s4, s2
    *pDst++ = (a1 * d1) + (b1 * c1);
 80028c4:	ee42 2a03 	vmla.f32	s5, s4, s6
 * @param[out]  *pDst  points to the output vector        
 * @param[in]  numSamples number of complex samples in each vector        
 * @return none.        
 */

void arm_cmplx_mult_cmplx_f32(
 80028c8:	f100 0608 	add.w	r6, r0, #8
 80028cc:	f101 0508 	add.w	r5, r1, #8
 80028d0:	f102 0408 	add.w	r4, r2, #8
    b1 = *pSrcA++;
    c1 = *pSrcB++;
    d1 = *pSrcB++;

    /* store the result in the destination buffer. */
    *pDst++ = (a1 * c1) - (b1 * d1);
 80028d4:	edc2 3a02 	vstr	s7, [r2, #8]
 * @param[out]  *pDst  points to the output vector        
 * @param[in]  numSamples number of complex samples in each vector        
 * @return none.        
 */

void arm_cmplx_mult_cmplx_f32(
 80028d8:	3010      	adds	r0, #16
    c1 = *pSrcB++;
    d1 = *pSrcB++;

    /* store the result in the destination buffer. */
    *pDst++ = (a1 * c1) - (b1 * d1);
    *pDst++ = (a1 * d1) + (b1 * c1);
 80028da:	edc2 2a03 	vstr	s5, [r2, #12]
 * @param[out]  *pDst  points to the output vector        
 * @param[in]  numSamples number of complex samples in each vector        
 * @return none.        
 */

void arm_cmplx_mult_cmplx_f32(
 80028de:	3110      	adds	r1, #16
 80028e0:	3210      	adds	r2, #16
  /* Run the below code for Cortex-M0 */
  blkCnt = numSamples;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80028e2:	3b02      	subs	r3, #2
 80028e4:	d1cc      	bne.n	8002880 <arm_cmplx_mult_cmplx_f32+0x138>
    *pDst++ = (a1 * d1) + (b1 * c1);

    /* Decrement the numSamples loop counter */
    blkCnt--;
  }
}
 80028e6:	bcf0      	pop	{r4, r5, r6, r7}
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop

080028ec <arm_bitreversal_f32>:
void arm_bitreversal_f32(
float32_t * pSrc,
uint16_t fftSize,
uint16_t bitRevFactor,
uint16_t * pBitRevTab)
{
 80028ec:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80028f0:	b086      	sub	sp, #24
   uint16_t i, j;
   float32_t in;

   /*  Initializations */
   j = 0u;
   fftLenBy2 = fftSize >> 1u;
 80028f2:	0849      	lsrs	r1, r1, #1
 80028f4:	9103      	str	r1, [sp, #12]
   fftLenBy2p1 = (fftSize >> 1u) + 1u;
 80028f6:	9c03      	ldr	r4, [sp, #12]

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 80028f8:	2100      	movs	r1, #0
 80028fa:	1ea5      	subs	r5, r4, #2
 80028fc:	0052      	lsls	r2, r2, #1
   float32_t in;

   /*  Initializations */
   j = 0u;
   fftLenBy2 = fftSize >> 1u;
   fftLenBy2p1 = (fftSize >> 1u) + 1u;
 80028fe:	f104 0901 	add.w	r9, r4, #1
 8002902:	9205      	str	r2, [sp, #20]

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002904:	9504      	str	r5, [sp, #16]
   uint16_t fftLenBy2, fftLenBy2p1;
   uint16_t i, j;
   float32_t in;

   /*  Initializations */
   j = 0u;
 8002906:	460a      	mov	r2, r1
   fftLenBy2 = fftSize >> 1u;
   fftLenBy2p1 = (fftSize >> 1u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002908:	460c      	mov	r4, r1

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 800290a:	f8dd c00c 	ldr.w	ip, [sp, #12]
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
 800290e:	1c66      	adds	r6, r4, #1
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 8002910:	eb02 040c 	add.w	r4, r2, ip
 8002914:	00e2      	lsls	r2, r4, #3
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
 8002916:	00f7      	lsls	r7, r6, #3
 8002918:	19c6      	adds	r6, r0, r7
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 800291a:	1885      	adds	r5, r0, r2
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
 800291c:	6834      	ldr	r4, [r6, #0]
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 800291e:	f8d5 8000 	ldr.w	r8, [r5]
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 8002922:	3204      	adds	r2, #4

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 8002924:	f8c6 8000 	str.w	r8, [r6]
      pSrc[2u * (j + fftLenBy2)] = in;
 8002928:	602c      	str	r4, [r5, #0]

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 800292a:	1884      	adds	r4, r0, r2
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
 800292c:	3704      	adds	r7, #4
   j = 0u;
   fftLenBy2 = fftSize >> 1u;
   fftLenBy2p1 = (fftSize >> 1u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 800292e:	3102      	adds	r1, #2
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
 8002930:	19c5      	adds	r5, r0, r7
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 8002932:	6822      	ldr	r2, [r4, #0]
   j = 0u;
   fftLenBy2 = fftSize >> 1u;
   fftLenBy2p1 = (fftSize >> 1u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002934:	b289      	uxth	r1, r1
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
 8002936:	00ce      	lsls	r6, r1, #3
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
 8002938:	edd5 7a00 	vldr	s15, [r5]
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
 800293c:	1d37      	adds	r7, r6, #4
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 800293e:	602a      	str	r2, [r5, #0]
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
 8002940:	eb00 0c06 	add.w	ip, r0, r6
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;
 8002944:	881a      	ldrh	r2, [r3, #0]
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
 8002946:	eb01 0609 	add.w	r6, r1, r9
 800294a:	00f6      	lsls	r6, r6, #3
 800294c:	eb00 0a06 	add.w	sl, r0, r6
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
 8002950:	ea4f 0bc2 	mov.w	fp, r2, lsl #3
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002954:	f10b 0804 	add.w	r8, fp, #4
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
 8002958:	f8cd a004 	str.w	sl, [sp, #4]
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
 800295c:	eb00 0a0b 	add.w	sl, r0, fp

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
 8002960:	f8dd b014 	ldr.w	fp, [sp, #20]
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
 8002964:	3604      	adds	r6, #4
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002966:	eb09 0502 	add.w	r5, r9, r2

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
 800296a:	445b      	add	r3, fp
   j = 0u;
   fftLenBy2 = fftSize >> 1u;
   fftLenBy2p1 = (fftSize >> 1u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 800296c:	f8dd b010 	ldr.w	fp, [sp, #16]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002970:	00ed      	lsls	r5, r5, #3
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
 8002972:	1986      	adds	r6, r0, r6
 8002974:	9602      	str	r6, [sp, #8]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002976:	1946      	adds	r6, r0, r5
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8002978:	3504      	adds	r5, #4
   j = 0u;
   fftLenBy2 = fftSize >> 1u;
   fftLenBy2p1 = (fftSize >> 1u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 800297a:	4559      	cmp	r1, fp
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;
 800297c:	edc4 7a00 	vstr	s15, [r4]
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
 8002980:	4407      	add	r7, r0
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002982:	4480      	add	r8, r0
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8002984:	4405      	add	r5, r0
   j = 0u;
   fftLenBy2 = fftSize >> 1u;
   fftLenBy2p1 = (fftSize >> 1u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002986:	460c      	mov	r4, r1
 8002988:	d823      	bhi.n	80029d2 <arm_bitreversal_f32+0xe6>
   {
      if(i < j)
 800298a:	428a      	cmp	r2, r1
 800298c:	d9bd      	bls.n	800290a <arm_bitreversal_f32+0x1e>
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
 800298e:	ed9c 0a00 	vldr	s0, [ip]
         pSrc[2u * i] = pSrc[2u * j];
 8002992:	ed9a 7a00 	vldr	s14, [sl]
 8002996:	ed8c 7a00 	vstr	s14, [ip]
         pSrc[2u * j] = in;
 800299a:	ed8a 0a00 	vstr	s0, [sl]

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
 800299e:	f8d7 c000 	ldr.w	ip, [r7]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 80029a2:	f8d8 a000 	ldr.w	sl, [r8]
 80029a6:	f8c7 a000 	str.w	sl, [r7]
         pSrc[(2u * j) + 1u] = in;
 80029aa:	f8c8 c000 	str.w	ip, [r8]

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
 80029ae:	f8dd 8004 	ldr.w	r8, [sp, #4]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 80029b2:	f8d6 b000 	ldr.w	fp, [r6]
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
 80029b6:	f8d8 7000 	ldr.w	r7, [r8]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
 80029ba:	f8dd c008 	ldr.w	ip, [sp, #8]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 80029be:	f8c8 b000 	str.w	fp, [r8]
         pSrc[2u * (j + fftLenBy2p1)] = in;
 80029c2:	6037      	str	r7, [r6, #0]

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
 80029c4:	f8dc 6000 	ldr.w	r6, [ip]
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 80029c8:	682f      	ldr	r7, [r5, #0]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
 80029ca:	f8cc 7000 	str.w	r7, [ip]
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;
 80029ce:	602e      	str	r6, [r5, #0]
 80029d0:	e79b      	b.n	800290a <arm_bitreversal_f32+0x1e>
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
   }
}
 80029d2:	b006      	add	sp, #24
 80029d4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop

080029dc <arm_bitreversal_q31>:
void arm_bitreversal_q31(
q31_t * pSrc,
uint32_t fftLen,
uint16_t bitRevFactor,
uint16_t * pBitRevTable)
{
 80029dc:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80029e0:	b08a      	sub	sp, #40	; 0x28
   uint32_t fftLenBy2, fftLenBy2p1, i, j;
   q31_t in;

   /*  Initializations      */
   j = 0u;
   fftLenBy2 = fftLen / 2u;
 80029e2:	0849      	lsrs	r1, r1, #1
 80029e4:	9106      	str	r1, [sp, #24]
void arm_bitreversal_q31(
q31_t * pSrc,
uint32_t fftLen,
uint16_t bitRevFactor,
uint16_t * pBitRevTable)
{
 80029e6:	9304      	str	r3, [sp, #16]
   q31_t in;

   /*  Initializations      */
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;
 80029e8:	9b06      	ldr	r3, [sp, #24]

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 80029ea:	1e8c      	subs	r4, r1, #2
   q31_t in;

   /*  Initializations      */
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;
 80029ec:	1c5e      	adds	r6, r3, #1

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 80029ee:	9409      	str	r4, [sp, #36]	; 0x24
   q31_t in;

   /*  Initializations      */
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;
 80029f0:	9608      	str	r6, [sp, #32]
 80029f2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80029f4:	0052      	lsls	r2, r2, #1
* @param[in]      bitRevFactor bit reversal modifier that supports different size FFTs with the same bit reversal table   
* @param[in]      *pBitRevTab  points to bit reversal table.   
* @return none.   
*/

void arm_bitreversal_q31(
 80029f6:	00cd      	lsls	r5, r1, #3
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 80029f8:	f04f 0c00 	mov.w	ip, #0
 80029fc:	9207      	str	r2, [sp, #28]
 80029fe:	07b2      	lsls	r2, r6, #30
 8002a00:	4603      	mov	r3, r0
* @param[in]      bitRevFactor bit reversal modifier that supports different size FFTs with the same bit reversal table   
* @param[in]      *pBitRevTab  points to bit reversal table.   
* @return none.   
*/

void arm_bitreversal_q31(
 8002a02:	eb00 0405 	add.w	r4, r0, r5
{
   uint32_t fftLenBy2, fftLenBy2p1, i, j;
   q31_t in;

   /*  Initializations      */
   j = 0u;
 8002a06:	4661      	mov	r1, ip
 8002a08:	f100 8096 	bmi.w	8002b38 <arm_bitreversal_q31+0x15c>
 8002a0c:	f8cd c014 	str.w	ip, [sp, #20]
 8002a10:	e051      	b.n	8002ab6 <arm_bitreversal_q31+0xda>
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
 8002a12:	42a9      	cmp	r1, r5
 8002a14:	d91a      	bls.n	8002a4c <arm_bitreversal_q31+0x70>
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
 8002a16:	f850 5031 	ldr.w	r5, [r0, r1, lsl #3]
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
 8002a1a:	f8d3 9010 	ldr.w	r9, [r3, #16]
         pSrc[2u * i] = pSrc[2u * j];
 8002a1e:	611d      	str	r5, [r3, #16]
         pSrc[2u * j] = in;
 8002a20:	f840 9031 	str.w	r9, [r0, r1, lsl #3]

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
 8002a24:	6959      	ldr	r1, [r3, #20]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002a26:	f850 500a 	ldr.w	r5, [r0, sl]
 8002a2a:	615d      	str	r5, [r3, #20]
         pSrc[(2u * j) + 1u] = in;
 8002a2c:	f840 100a 	str.w	r1, [r0, sl]

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
 8002a30:	69a3      	ldr	r3, [r4, #24]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002a32:	f850 103c 	ldr.w	r1, [r0, ip, lsl #3]
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8002a36:	f8dd a00c 	ldr.w	sl, [sp, #12]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002a3a:	61a1      	str	r1, [r4, #24]
         pSrc[2u * (j + fftLenBy2p1)] = in;
 8002a3c:	f840 303c 	str.w	r3, [r0, ip, lsl #3]

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
 8002a40:	69e5      	ldr	r5, [r4, #28]
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8002a42:	f850 300a 	ldr.w	r3, [r0, sl]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
 8002a46:	61e3      	str	r3, [r4, #28]
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;
 8002a48:	f840 500a 	str.w	r5, [r0, sl]

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 8002a4c:	f850 1037 	ldr.w	r1, [r0, r7, lsl #3]
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
 8002a50:	6894      	ldr	r4, [r2, #8]
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 8002a52:	6091      	str	r1, [r2, #8]
      pSrc[2u * (j + fftLenBy2)] = in;
 8002a54:	f840 4037 	str.w	r4, [r0, r7, lsl #3]
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;
 8002a58:	f8bb 1000 	ldrh.w	r1, [fp]
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 8002a5c:	f850 5008 	ldr.w	r5, [r0, r8]
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
 8002a60:	68d7      	ldr	r7, [r2, #12]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002a62:	f8dd c020 	ldr.w	ip, [sp, #32]
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 8002a66:	60d5      	str	r5, [r2, #12]
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
 8002a68:	00cb      	lsls	r3, r1, #3
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002a6a:	1d1d      	adds	r5, r3, #4
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;
 8002a6c:	f840 7008 	str.w	r7, [r0, r8]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002a70:	eb01 030c 	add.w	r3, r1, ip
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
 8002a74:	f8dd 8014 	ldr.w	r8, [sp, #20]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002a78:	00dc      	lsls	r4, r3, #3
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8002a7a:	3404      	adds	r4, #4
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
 8002a7c:	4541      	cmp	r1, r8
 8002a7e:	d916      	bls.n	8002aae <arm_bitreversal_q31+0xd2>
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
 8002a80:	f850 7031 	ldr.w	r7, [r0, r1, lsl #3]
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
 8002a84:	f8d2 b010 	ldr.w	fp, [r2, #16]
         pSrc[2u * i] = pSrc[2u * j];
 8002a88:	6117      	str	r7, [r2, #16]
         pSrc[2u * j] = in;
 8002a8a:	f840 b031 	str.w	fp, [r0, r1, lsl #3]

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002a8e:	5947      	ldr	r7, [r0, r5]
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
 8002a90:	f8d2 9014 	ldr.w	r9, [r2, #20]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002a94:	6157      	str	r7, [r2, #20]
         pSrc[(2u * j) + 1u] = in;
 8002a96:	f840 9005 	str.w	r9, [r0, r5]

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002a9a:	f850 7033 	ldr.w	r7, [r0, r3, lsl #3]
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
 8002a9e:	69b5      	ldr	r5, [r6, #24]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002aa0:	61b7      	str	r7, [r6, #24]
         pSrc[2u * (j + fftLenBy2p1)] = in;
 8002aa2:	f840 5033 	str.w	r5, [r0, r3, lsl #3]

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
 8002aa6:	69f7      	ldr	r7, [r6, #28]
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8002aa8:	5903      	ldr	r3, [r0, r4]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
 8002aaa:	61f3      	str	r3, [r6, #28]
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;
 8002aac:	5107      	str	r7, [r0, r4]
 8002aae:	f102 0310 	add.w	r3, r2, #16
 8002ab2:	f106 0410 	add.w	r4, r6, #16

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 8002ab6:	f8dd 8018 	ldr.w	r8, [sp, #24]
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
 8002aba:	689f      	ldr	r7, [r3, #8]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002abc:	f8dd 9020 	ldr.w	r9, [sp, #32]

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 8002ac0:	4441      	add	r1, r8
 8002ac2:	00ce      	lsls	r6, r1, #3
 8002ac4:	f850 5031 	ldr.w	r5, [r0, r1, lsl #3]
 8002ac8:	609d      	str	r5, [r3, #8]
      pSrc[2u * (j + fftLenBy2)] = in;
 8002aca:	f840 7031 	str.w	r7, [r0, r1, lsl #3]
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;
 8002ace:	9f04      	ldr	r7, [sp, #16]
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
 8002ad0:	68d9      	ldr	r1, [r3, #12]
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 8002ad2:	3604      	adds	r6, #4
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
 8002ad4:	9102      	str	r1, [sp, #8]
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;
 8002ad6:	8839      	ldrh	r1, [r7, #0]
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 8002ad8:	5985      	ldr	r5, [r0, r6]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002ada:	eb01 0c09 	add.w	ip, r1, r9
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 8002ade:	60dd      	str	r5, [r3, #12]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002ae0:	ea4f 05cc 	mov.w	r5, ip, lsl #3
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8002ae4:	f105 0904 	add.w	r9, r5, #4
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002ae8:	9d05      	ldr	r5, [sp, #20]
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8002aea:	f8cd 900c 	str.w	r9, [sp, #12]
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002aee:	3502      	adds	r5, #2
 8002af0:	9501      	str	r5, [sp, #4]
 8002af2:	3502      	adds	r5, #2
 8002af4:	9505      	str	r5, [sp, #20]
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;
 8002af6:	9d02      	ldr	r5, [sp, #8]

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;

      /*  Updating the bit reversal index depending on the fft length */
      pBitRevTable += bitRevFactor;
 8002af8:	f8dd 901c 	ldr.w	r9, [sp, #28]
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;
 8002afc:	5185      	str	r5, [r0, r6]

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 8002afe:	eb01 0708 	add.w	r7, r1, r8

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;

      /*  Updating the bit reversal index depending on the fft length */
      pBitRevTable += bitRevFactor;
 8002b02:	9e04      	ldr	r6, [sp, #16]
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002b04:	9d01      	ldr	r5, [sp, #4]

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 8002b06:	ea4f 0bc7 	mov.w	fp, r7, lsl #3
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 8002b0a:	f10b 0804 	add.w	r8, fp, #4

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;

      /*  Updating the bit reversal index depending on the fft length */
      pBitRevTable += bitRevFactor;
 8002b0e:	eb06 0b09 	add.w	fp, r6, r9
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002b12:	9e09      	ldr	r6, [sp, #36]	; 0x24
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
 8002b14:	ea4f 0ac1 	mov.w	sl, r1, lsl #3
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002b18:	42b5      	cmp	r5, r6

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;

      /*  Updating the bit reversal index depending on the fft length */
      pBitRevTable += bitRevFactor;
 8002b1a:	44d9      	add	r9, fp
 8002b1c:	f103 0210 	add.w	r2, r3, #16
         pSrc[2u * i] = pSrc[2u * j];
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002b20:	f10a 0a04 	add.w	sl, sl, #4
 8002b24:	f104 0610 	add.w	r6, r4, #16

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;

      /*  Updating the bit reversal index depending on the fft length */
      pBitRevTable += bitRevFactor;
 8002b28:	f8cd 9010 	str.w	r9, [sp, #16]
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002b2c:	f67f af71 	bls.w	8002a12 <arm_bitreversal_q31+0x36>
      j = *pBitRevTable;

      /*  Updating the bit reversal index depending on the fft length */
      pBitRevTable += bitRevFactor;
   }
}
 8002b30:	b00a      	add	sp, #40	; 0x28
 8002b32:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002b36:	4770      	bx	lr

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 8002b38:	6821      	ldr	r1, [r4, #0]
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;

      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
 8002b3a:	6883      	ldr	r3, [r0, #8]
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
 8002b3c:	6081      	str	r1, [r0, #8]
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 8002b3e:	3504      	adds	r5, #4
 8002b40:	1945      	adds	r5, r0, r5
      }

      /*  pSrc[i+1u] <-> pSrc[j+1u] */
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;
 8002b42:	6023      	str	r3, [r4, #0]

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 8002b44:	682b      	ldr	r3, [r5, #0]
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;
 8002b46:	f8dd b010 	ldr.w	fp, [sp, #16]
      in = pSrc[2u * (i + 1u)];
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
 8002b4a:	68c2      	ldr	r2, [r0, #12]
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;
 8002b4c:	f8bb 1000 	ldrh.w	r1, [fp]
      pSrc[2u * (i + 1u)] = pSrc[2u * (j + fftLenBy2)];
      pSrc[2u * (j + fftLenBy2)] = in;

      /*  pSrc[i+2u] <-> pSrc[j+2u] */
      in = pSrc[(2u * (i + 1u)) + 1u];
      pSrc[(2u * (i + 1u)) + 1u] = pSrc[(2u * (j + fftLenBy2)) + 1u];
 8002b50:	60c3      	str	r3, [r0, #12]
      pSrc[(2u * (j + fftLenBy2)) + 1u] = in;
 8002b52:	602a      	str	r2, [r5, #0]

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;

      /*  Updating the bit reversal index depending on the fft length */
      pBitRevTable += bitRevFactor;
 8002b54:	9d07      	ldr	r5, [sp, #28]
 8002b56:	44ab      	add	fp, r5
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002b58:	9d09      	ldr	r5, [sp, #36]	; 0x24

      /*  Reading the index for the bit reversal */
      j = *pBitRevTable;

      /*  Updating the bit reversal index depending on the fft length */
      pBitRevTable += bitRevFactor;
 8002b5a:	f8cd b010 	str.w	fp, [sp, #16]
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002b5e:	f04f 0c02 	mov.w	ip, #2
 8002b62:	45ac      	cmp	ip, r5
 8002b64:	d8e4      	bhi.n	8002b30 <arm_bitreversal_q31+0x154>
   {
      if(i < j)
 8002b66:	4561      	cmp	r1, ip
 8002b68:	d919      	bls.n	8002b9e <arm_bitreversal_q31+0x1c2>
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
 8002b6a:	00cf      	lsls	r7, r1, #3
 8002b6c:	19c5      	adds	r5, r0, r7
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
 8002b6e:	6906      	ldr	r6, [r0, #16]
         pSrc[2u * i] = pSrc[2u * j];
 8002b70:	682b      	ldr	r3, [r5, #0]
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002b72:	1d3a      	adds	r2, r7, #4
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002b74:	9f08      	ldr	r7, [sp, #32]
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
 8002b76:	6103      	str	r3, [r0, #16]
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002b78:	1882      	adds	r2, r0, r2
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
         pSrc[2u * j] = in;
 8002b7a:	602e      	str	r6, [r5, #0]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002b7c:	19cb      	adds	r3, r1, r7
         in = pSrc[2u * i];
         pSrc[2u * i] = pSrc[2u * j];
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
 8002b7e:	6945      	ldr	r5, [r0, #20]
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002b80:	6817      	ldr	r7, [r2, #0]
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002b82:	00de      	lsls	r6, r3, #3
 8002b84:	1983      	adds	r3, r0, r6
         pSrc[2u * i] = pSrc[2u * j];
         pSrc[2u * j] = in;

         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
 8002b86:	6147      	str	r7, [r0, #20]
         pSrc[(2u * j) + 1u] = in;
 8002b88:	6015      	str	r5, [r2, #0]

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002b8a:	681a      	ldr	r2, [r3, #0]
         in = pSrc[(2u * i) + 1u];
         pSrc[(2u * i) + 1u] = pSrc[(2u * j) + 1u];
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
 8002b8c:	69a5      	ldr	r5, [r4, #24]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
 8002b8e:	61a2      	str	r2, [r4, #24]
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8002b90:	1d37      	adds	r7, r6, #4
 8002b92:	19c6      	adds	r6, r0, r7
         pSrc[(2u * j) + 1u] = in;

         /*  pSrc[i+fftLenBy2p1] <-> pSrc[j+fftLenBy2p1] */
         in = pSrc[2u * (i + fftLenBy2p1)];
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
         pSrc[2u * (j + fftLenBy2p1)] = in;
 8002b94:	601d      	str	r5, [r3, #0]

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
 8002b96:	69e2      	ldr	r2, [r4, #28]
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
 8002b98:	6833      	ldr	r3, [r6, #0]
         pSrc[2u * (i + fftLenBy2p1)] = pSrc[2u * (j + fftLenBy2p1)];
         pSrc[2u * (j + fftLenBy2p1)] = in;

         /*  pSrc[i+fftLenBy2p1+1u] <-> pSrc[j+fftLenBy2p1+1u] */
         in = pSrc[(2u * (i + fftLenBy2p1)) + 1u];
         pSrc[(2u * (i + fftLenBy2p1)) + 1u] =
 8002b9a:	61e3      	str	r3, [r4, #28]
         pSrc[(2u * (j + fftLenBy2p1)) + 1u];
         pSrc[(2u * (j + fftLenBy2p1)) + 1u] = in;
 8002b9c:	6032      	str	r2, [r6, #0]
 8002b9e:	f100 0310 	add.w	r3, r0, #16
 8002ba2:	3410      	adds	r4, #16
 8002ba4:	f8cd c014 	str.w	ip, [sp, #20]
 8002ba8:	e785      	b.n	8002ab6 <arm_bitreversal_q31+0xda>
 8002baa:	bf00      	nop

08002bac <arm_bitreversal_q15>:
void arm_bitreversal_q15(
q15_t * pSrc16,
uint32_t fftLen,
uint16_t bitRevFactor,
uint16_t * pBitRevTab)
{
 8002bac:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   uint32_t fftLenBy2, fftLenBy2p1;
   uint32_t i, j;

   /*  Initializations */
   j = 0u;
   fftLenBy2 = fftLen / 2u;
 8002bb0:	0849      	lsrs	r1, r1, #1
void arm_bitreversal_q15(
q15_t * pSrc16,
uint32_t fftLen,
uint16_t bitRevFactor,
uint16_t * pBitRevTab)
{
 8002bb2:	b084      	sub	sp, #16
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002bb4:	1e8c      	subs	r4, r1, #2
 8002bb6:	0052      	lsls	r2, r2, #1
 8002bb8:	2700      	movs	r7, #0
 8002bba:	9403      	str	r4, [sp, #12]
   uint32_t i, j;

   /*  Initializations */
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;
 8002bbc:	f101 0c01 	add.w	ip, r1, #1
 8002bc0:	07a4      	lsls	r4, r4, #30
 8002bc2:	9201      	str	r2, [sp, #4]
 8002bc4:	f8cd c008 	str.w	ip, [sp, #8]
 8002bc8:	4602      	mov	r2, r0
   * @param[in]      bitRevFactor bit reversal modifier that supports different size FFTs with the same bit reversal table   
   * @param[in]      *pBitRevTab  points to bit reversal table.   
   * @return none.   
*/

void arm_bitreversal_q15(
 8002bca:	eb00 0681 	add.w	r6, r0, r1, lsl #2
   q31_t in;
   uint32_t fftLenBy2, fftLenBy2p1;
   uint32_t i, j;

   /*  Initializations */
   j = 0u;
 8002bce:	46b8      	mov	r8, r7
 8002bd0:	d456      	bmi.n	8002c80 <arm_bitreversal_q15+0xd4>
 8002bd2:	9100      	str	r1, [sp, #0]
 8002bd4:	4689      	mov	r9, r1
 8002bd6:	e031      	b.n	8002c3c <arm_bitreversal_q15+0x90>
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
 8002bd8:	4564      	cmp	r4, ip
 8002bda:	d90c      	bls.n	8002bf6 <arm_bitreversal_q15+0x4a>
      {
         /*  pSrc[i] <-> pSrc[j]; */
         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[i];
 8002bdc:	f8d2 c008 	ldr.w	ip, [r2, #8]
         pSrc[i] = pSrc[j];
 8002be0:	f850 1024 	ldr.w	r1, [r0, r4, lsl #2]
 8002be4:	6091      	str	r1, [r2, #8]
         pSrc[j] = in;
 8002be6:	f840 c024 	str.w	ip, [r0, r4, lsl #2]

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
 8002bea:	68f2      	ldr	r2, [r6, #12]
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 8002bec:	f850 402a 	ldr.w	r4, [r0, sl, lsl #2]
 8002bf0:	60f4      	str	r4, [r6, #12]
         pSrc[j + fftLenBy2p1] = in;
 8002bf2:	f840 202a 	str.w	r2, [r0, sl, lsl #2]
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
      pSrc[j + fftLenBy2] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;
 8002bf6:	f8b8 8000 	ldrh.w	r8, [r8]
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
 8002bfa:	f850 6029 	ldr.w	r6, [r0, r9, lsl #2]
         pSrc[j + fftLenBy2p1] = in;
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
 8002bfe:	6869      	ldr	r1, [r5, #4]
         pSrc[j] = in;

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 8002c00:	f8dd a008 	ldr.w	sl, [sp, #8]
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
 8002c04:	606e      	str	r6, [r5, #4]
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
 8002c06:	45b8      	cmp	r8, r7
         pSrc[j] = in;

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 8002c08:	eb08 020a 	add.w	r2, r8, sl

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
      pSrc[j + fftLenBy2] = in;
 8002c0c:	f840 1029 	str.w	r1, [r0, r9, lsl #2]
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
   {
      if(i < j)
 8002c10:	d90d      	bls.n	8002c2e <arm_bitreversal_q15+0x82>
      {
         /*  pSrc[i] <-> pSrc[j]; */
         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[i];
 8002c12:	68ae      	ldr	r6, [r5, #8]
         pSrc[i] = pSrc[j];
 8002c14:	f850 4028 	ldr.w	r4, [r0, r8, lsl #2]
 8002c18:	60ac      	str	r4, [r5, #8]
         pSrc[j] = in;
 8002c1a:	f840 6028 	str.w	r6, [r0, r8, lsl #2]

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
 8002c1e:	f8db 100c 	ldr.w	r1, [fp, #12]
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 8002c22:	f850 6022 	ldr.w	r6, [r0, r2, lsl #2]
 8002c26:	f8cb 600c 	str.w	r6, [fp, #12]
         pSrc[j + fftLenBy2p1] = in;
 8002c2a:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 8002c2e:	9900      	ldr	r1, [sp, #0]
 8002c30:	f8dd 9000 	ldr.w	r9, [sp]
 8002c34:	f105 0208 	add.w	r2, r5, #8
 8002c38:	f10b 0608 	add.w	r6, fp, #8
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
 8002c3c:	4488      	add	r8, r1
      pSrc[j + fftLenBy2] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;
 8002c3e:	881c      	ldrh	r4, [r3, #0]
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
 8002c40:	f850 1028 	ldr.w	r1, [r0, r8, lsl #2]
         pSrc[j + fftLenBy2p1] = in;
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
 8002c44:	f8d2 b004 	ldr.w	fp, [r2, #4]
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
 8002c48:	6051      	str	r1, [r2, #4]
         pSrc[j] = in;

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 8002c4a:	9902      	ldr	r1, [sp, #8]

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
      pSrc[j + fftLenBy2] = in;
 8002c4c:	f840 b028 	str.w	fp, [r0, r8, lsl #2]
         pSrc[j] = in;

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 8002c50:	eb04 0a01 	add.w	sl, r4, r1

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
 8002c54:	9901      	ldr	r1, [sp, #4]
 8002c56:	eb03 0801 	add.w	r8, r3, r1
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002c5a:	9b03      	ldr	r3, [sp, #12]

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
 8002c5c:	9901      	ldr	r1, [sp, #4]
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002c5e:	f107 0c02 	add.w	ip, r7, #2
 8002c62:	459c      	cmp	ip, r3
 8002c64:	f102 0508 	add.w	r5, r2, #8
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
 8002c68:	44a1      	add	r9, r4
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002c6a:	f10c 0702 	add.w	r7, ip, #2
 8002c6e:	f106 0b08 	add.w	fp, r6, #8

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
 8002c72:	eb08 0301 	add.w	r3, r8, r1
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002c76:	d9af      	bls.n	8002bd8 <arm_bitreversal_q15+0x2c>
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
   }
}
 8002c78:	b004      	add	sp, #16
 8002c7a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002c7e:	4770      	bx	lr
         pSrc[j + fftLenBy2p1] = in;
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
 8002c80:	6844      	ldr	r4, [r0, #4]
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
 8002c82:	6837      	ldr	r7, [r6, #0]
      pSrc[j + fftLenBy2] = in;

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;
 8002c84:	f8b3 8000 	ldrh.w	r8, [r3]
      }

      /*  pSrc[i+1u] <-> pSrc[j+fftLenBy2];         */
      /*  pSrc[i+2] <-> pSrc[j+fftLenBy2+1u]  */
      in = pSrc[i + 1u];
      pSrc[i + 1u] = pSrc[j + fftLenBy2];
 8002c88:	6047      	str	r7, [r0, #4]
      pSrc[j + fftLenBy2] = in;
 8002c8a:	6034      	str	r4, [r6, #0]
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002c8c:	9c03      	ldr	r4, [sp, #12]

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
 8002c8e:	9a01      	ldr	r2, [sp, #4]
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002c90:	2702      	movs	r7, #2
 8002c92:	42a7      	cmp	r7, r4

      /*  Reading the index for the bit reversal */
      j = *pBitRevTab;

      /*  Updating the bit reversal index depending on the fft length  */
      pBitRevTab += bitRevFactor;
 8002c94:	4413      	add	r3, r2
   j = 0u;
   fftLenBy2 = fftLen / 2u;
   fftLenBy2p1 = (fftLen / 2u) + 1u;

   /* Bit Reversal Implementation */
   for (i = 0u; i <= (fftLenBy2 - 2u); i += 2u)
 8002c96:	d8ef      	bhi.n	8002c78 <arm_bitreversal_q15+0xcc>
   {
      if(i < j)
 8002c98:	45b8      	cmp	r8, r7
 8002c9a:	d911      	bls.n	8002cc0 <arm_bitreversal_q15+0x114>
      {
         /*  pSrc[i] <-> pSrc[j]; */
         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[i];
         pSrc[i] = pSrc[j];
 8002c9c:	eb00 0588 	add.w	r5, r0, r8, lsl #2
         pSrc[j] = in;

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 8002ca0:	f8dd a008 	ldr.w	sl, [sp, #8]
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[i];
         pSrc[i] = pSrc[j];
 8002ca4:	682a      	ldr	r2, [r5, #0]
   {
      if(i < j)
      {
         /*  pSrc[i] <-> pSrc[j]; */
         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[i];
 8002ca6:	f8d0 9008 	ldr.w	r9, [r0, #8]
         pSrc[i] = pSrc[j];
 8002caa:	6082      	str	r2, [r0, #8]
         pSrc[j] = in;

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 8002cac:	eb08 040a 	add.w	r4, r8, sl
 8002cb0:	eb00 0484 	add.w	r4, r0, r4, lsl #2
      {
         /*  pSrc[i] <-> pSrc[j]; */
         /*  pSrc[i+1u] <-> pSrc[j+1u] */
         in = pSrc[i];
         pSrc[i] = pSrc[j];
         pSrc[j] = in;
 8002cb4:	f8c5 9000 	str.w	r9, [r5]

         /*  pSrc[i + fftLenBy2p1] <-> pSrc[j + fftLenBy2p1];  */
         /*  pSrc[i + fftLenBy2p1+1u] <-> pSrc[j + fftLenBy2p1+1u] */
         in = pSrc[i + fftLenBy2p1];
 8002cb8:	68f5      	ldr	r5, [r6, #12]
         pSrc[i + fftLenBy2p1] = pSrc[j + fftLenBy2p1];
 8002cba:	6822      	ldr	r2, [r4, #0]
 8002cbc:	60f2      	str	r2, [r6, #12]
         pSrc[j + fftLenBy2p1] = in;
 8002cbe:	6025      	str	r5, [r4, #0]
 8002cc0:	f100 0208 	add.w	r2, r0, #8
 8002cc4:	3608      	adds	r6, #8
 8002cc6:	9100      	str	r1, [sp, #0]
 8002cc8:	4689      	mov	r9, r1
 8002cca:	e7b7      	b.n	8002c3c <arm_bitreversal_q15+0x90>

08002ccc <log10>:
 8002ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cd0:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 8002dac <log10+0xe0>
 8002cd4:	b08a      	sub	sp, #40	; 0x28
 8002cd6:	4604      	mov	r4, r0
 8002cd8:	460d      	mov	r5, r1
 8002cda:	f000 f869 	bl	8002db0 <__ieee754_log10>
 8002cde:	f998 3000 	ldrsb.w	r3, [r8]
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	4606      	mov	r6, r0
 8002ce6:	460f      	mov	r7, r1
 8002ce8:	d00b      	beq.n	8002d02 <log10+0x36>
 8002cea:	4620      	mov	r0, r4
 8002cec:	4629      	mov	r1, r5
 8002cee:	f000 f8f3 	bl	8002ed8 <__fpclassifyd>
 8002cf2:	b130      	cbz	r0, 8002d02 <log10+0x36>
 8002cf4:	4620      	mov	r0, r4
 8002cf6:	4629      	mov	r1, r5
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	f000 ff58 	bl	8003bb0 <__aeabi_dcmple>
 8002d00:	b920      	cbnz	r0, 8002d0c <log10+0x40>
 8002d02:	4630      	mov	r0, r6
 8002d04:	4639      	mov	r1, r7
 8002d06:	b00a      	add	sp, #40	; 0x28
 8002d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d0c:	4825      	ldr	r0, [pc, #148]	; (8002da4 <log10+0xd8>)
 8002d0e:	f898 6000 	ldrb.w	r6, [r8]
 8002d12:	9001      	str	r0, [sp, #4]
 8002d14:	2100      	movs	r1, #0
 8002d16:	9108      	str	r1, [sp, #32]
 8002d18:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002d1c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8002d20:	bb4e      	cbnz	r6, 8002d76 <log10+0xaa>
 8002d22:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d26:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8002d2a:	f2cc 73ef 	movt	r3, #51183	; 0xc7ef
 8002d2e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002d32:	4620      	mov	r0, r4
 8002d34:	4629      	mov	r1, r5
 8002d36:	2200      	movs	r2, #0
 8002d38:	2300      	movs	r3, #0
 8002d3a:	f000 ff25 	bl	8003b88 <__aeabi_dcmpeq>
 8002d3e:	b160      	cbz	r0, 8002d5a <log10+0x8e>
 8002d40:	2302      	movs	r3, #2
 8002d42:	429e      	cmp	r6, r3
 8002d44:	9300      	str	r3, [sp, #0]
 8002d46:	d022      	beq.n	8002d8e <log10+0xc2>
 8002d48:	4668      	mov	r0, sp
 8002d4a:	f000 f8f9 	bl	8002f40 <matherr>
 8002d4e:	b1f0      	cbz	r0, 8002d8e <log10+0xc2>
 8002d50:	9808      	ldr	r0, [sp, #32]
 8002d52:	bb08      	cbnz	r0, 8002d98 <log10+0xcc>
 8002d54:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8002d58:	e7d3      	b.n	8002d02 <log10+0x36>
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	2e02      	cmp	r6, #2
 8002d5e:	9200      	str	r2, [sp, #0]
 8002d60:	d010      	beq.n	8002d84 <log10+0xb8>
 8002d62:	4668      	mov	r0, sp
 8002d64:	f000 f8ec 	bl	8002f40 <matherr>
 8002d68:	b160      	cbz	r0, 8002d84 <log10+0xb8>
 8002d6a:	480f      	ldr	r0, [pc, #60]	; (8002da8 <log10+0xdc>)
 8002d6c:	f000 f8ea 	bl	8002f44 <nan>
 8002d70:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8002d74:	e7ec      	b.n	8002d50 <log10+0x84>
 8002d76:	2300      	movs	r3, #0
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 8002d7e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002d82:	e7d6      	b.n	8002d32 <log10+0x66>
 8002d84:	f000 ffaa 	bl	8003cdc <__errno>
 8002d88:	2721      	movs	r7, #33	; 0x21
 8002d8a:	6007      	str	r7, [r0, #0]
 8002d8c:	e7ed      	b.n	8002d6a <log10+0x9e>
 8002d8e:	f000 ffa5 	bl	8003cdc <__errno>
 8002d92:	2622      	movs	r6, #34	; 0x22
 8002d94:	6006      	str	r6, [r0, #0]
 8002d96:	e7db      	b.n	8002d50 <log10+0x84>
 8002d98:	f000 ffa0 	bl	8003cdc <__errno>
 8002d9c:	9908      	ldr	r1, [sp, #32]
 8002d9e:	6001      	str	r1, [r0, #0]
 8002da0:	e7d8      	b.n	8002d54 <log10+0x88>
 8002da2:	bf00      	nop
 8002da4:	0802af00 	.word	0x0802af00
 8002da8:	0802af08 	.word	0x0802af08
 8002dac:	2000122c 	.word	0x2000122c

08002db0 <__ieee754_log10>:
 8002db0:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8002db4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002db8:	460a      	mov	r2, r1
 8002dba:	4606      	mov	r6, r0
 8002dbc:	460f      	mov	r7, r1
 8002dbe:	4604      	mov	r4, r0
 8002dc0:	460d      	mov	r5, r1
 8002dc2:	da1e      	bge.n	8002e02 <__ieee754_log10+0x52>
 8002dc4:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8002dc8:	4302      	orrs	r2, r0
 8002dca:	d063      	beq.n	8002e94 <__ieee754_log10+0xe4>
 8002dcc:	2900      	cmp	r1, #0
 8002dce:	db6b      	blt.n	8002ea8 <__ieee754_log10+0xf8>
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f2c4 3350 	movt	r3, #17232	; 0x4350
 8002dd8:	f000 fc6e 	bl	80036b8 <__aeabi_dmul>
 8002ddc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002de0:	460a      	mov	r2, r1
 8002de2:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
 8002de6:	429a      	cmp	r2, r3
 8002de8:	460f      	mov	r7, r1
 8002dea:	4606      	mov	r6, r0
 8002dec:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8002df0:	dd0e      	ble.n	8002e10 <__ieee754_log10+0x60>
 8002df2:	4630      	mov	r0, r6
 8002df4:	4639      	mov	r1, r7
 8002df6:	4632      	mov	r2, r6
 8002df8:	463b      	mov	r3, r7
 8002dfa:	f000 faab 	bl	8003354 <__adddf3>
 8002dfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e06:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
 8002e0a:	2100      	movs	r1, #0
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	dcf0      	bgt.n	8002df2 <__ieee754_log10+0x42>
 8002e10:	1513      	asrs	r3, r2, #20
 8002e12:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8002e16:	1858      	adds	r0, r3, r1
 8002e18:	ea4f 78d0 	mov.w	r8, r0, lsr #31
 8002e1c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002e20:	4440      	add	r0, r8
 8002e22:	f422 0970 	bic.w	r9, r2, #15728640	; 0xf00000
 8002e26:	f5c8 787f 	rsb	r8, r8, #1020	; 0x3fc
 8002e2a:	f000 fbdf 	bl	80035ec <__aeabi_i2d>
 8002e2e:	f108 0803 	add.w	r8, r8, #3
 8002e32:	ea49 5708 	orr.w	r7, r9, r8, lsl #20
 8002e36:	4604      	mov	r4, r0
 8002e38:	460d      	mov	r5, r1
 8002e3a:	4630      	mov	r0, r6
 8002e3c:	4639      	mov	r1, r7
 8002e3e:	f000 f887 	bl	8002f50 <__ieee754_log>
 8002e42:	a31f      	add	r3, pc, #124	; (adr r3, 8002ec0 <__ieee754_log10+0x110>)
 8002e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e48:	4680      	mov	r8, r0
 8002e4a:	4689      	mov	r9, r1
 8002e4c:	4620      	mov	r0, r4
 8002e4e:	4629      	mov	r1, r5
 8002e50:	f000 fc32 	bl	80036b8 <__aeabi_dmul>
 8002e54:	a31c      	add	r3, pc, #112	; (adr r3, 8002ec8 <__ieee754_log10+0x118>)
 8002e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e5a:	4606      	mov	r6, r0
 8002e5c:	460f      	mov	r7, r1
 8002e5e:	4620      	mov	r0, r4
 8002e60:	4629      	mov	r1, r5
 8002e62:	f000 fc29 	bl	80036b8 <__aeabi_dmul>
 8002e66:	a31a      	add	r3, pc, #104	; (adr r3, 8002ed0 <__ieee754_log10+0x120>)
 8002e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e6c:	4604      	mov	r4, r0
 8002e6e:	460d      	mov	r5, r1
 8002e70:	4640      	mov	r0, r8
 8002e72:	4649      	mov	r1, r9
 8002e74:	f000 fc20 	bl	80036b8 <__aeabi_dmul>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	4620      	mov	r0, r4
 8002e7e:	4629      	mov	r1, r5
 8002e80:	f000 fa68 	bl	8003354 <__adddf3>
 8002e84:	4602      	mov	r2, r0
 8002e86:	460b      	mov	r3, r1
 8002e88:	4630      	mov	r0, r6
 8002e8a:	4639      	mov	r1, r7
 8002e8c:	f000 fa62 	bl	8003354 <__adddf3>
 8002e90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e94:	2100      	movs	r1, #0
 8002e96:	2000      	movs	r0, #0
 8002e98:	2200      	movs	r2, #0
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	f2cc 3150 	movt	r1, #50000	; 0xc350
 8002ea0:	f000 fd34 	bl	800390c <__aeabi_ddiv>
 8002ea4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	460b      	mov	r3, r1
 8002eac:	f000 fa50 	bl	8003350 <__aeabi_dsub>
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	f000 fd2a 	bl	800390c <__aeabi_ddiv>
 8002eb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ebc:	f3af 8000 	nop.w
 8002ec0:	509f6000 	.word	0x509f6000
 8002ec4:	3fd34413 	.word	0x3fd34413
 8002ec8:	11f12b36 	.word	0x11f12b36
 8002ecc:	3d59fef3 	.word	0x3d59fef3
 8002ed0:	1526e50e 	.word	0x1526e50e
 8002ed4:	3fdbcb7b 	.word	0x3fdbcb7b

08002ed8 <__fpclassifyd>:
 8002ed8:	460b      	mov	r3, r1
 8002eda:	b161      	cbz	r1, 8002ef6 <__fpclassifyd+0x1e>
 8002edc:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8002ee0:	d009      	beq.n	8002ef6 <__fpclassifyd+0x1e>
 8002ee2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ee6:	f5a3 1180 	sub.w	r1, r3, #1048576	; 0x100000
 8002eea:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 8002eee:	4291      	cmp	r1, r2
 8002ef0:	d805      	bhi.n	8002efe <__fpclassifyd+0x26>
 8002ef2:	2004      	movs	r0, #4
 8002ef4:	4770      	bx	lr
 8002ef6:	2800      	cmp	r0, #0
 8002ef8:	d1f3      	bne.n	8002ee2 <__fpclassifyd+0xa>
 8002efa:	2002      	movs	r0, #2
 8002efc:	4770      	bx	lr
 8002efe:	f103 41ff 	add.w	r1, r3, #2139095040	; 0x7f800000
 8002f02:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 8002f06:	4291      	cmp	r1, r2
 8002f08:	d9f3      	bls.n	8002ef2 <__fpclassifyd+0x1a>
 8002f0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f0e:	f2c0 020f 	movt	r2, #15
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d801      	bhi.n	8002f1a <__fpclassifyd+0x42>
 8002f16:	2003      	movs	r0, #3
 8002f18:	4770      	bx	lr
 8002f1a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8002f1e:	4291      	cmp	r1, r2
 8002f20:	d9f9      	bls.n	8002f16 <__fpclassifyd+0x3e>
 8002f22:	2200      	movs	r2, #0
 8002f24:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d004      	beq.n	8002f36 <__fpclassifyd+0x5e>
 8002f2c:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8002f30:	d001      	beq.n	8002f36 <__fpclassifyd+0x5e>
 8002f32:	2000      	movs	r0, #0
 8002f34:	4770      	bx	lr
 8002f36:	f1d0 0001 	rsbs	r0, r0, #1
 8002f3a:	bf38      	it	cc
 8002f3c:	2000      	movcc	r0, #0
 8002f3e:	4770      	bx	lr

08002f40 <matherr>:
 8002f40:	2000      	movs	r0, #0
 8002f42:	4770      	bx	lr

08002f44 <nan>:
 8002f44:	2100      	movs	r1, #0
 8002f46:	2000      	movs	r0, #0
 8002f48:	f6c7 71f8 	movt	r1, #32760	; 0x7ff8
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop

08002f50 <__ieee754_log>:
 8002f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f54:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8002f58:	b087      	sub	sp, #28
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	4604      	mov	r4, r0
 8002f60:	460d      	mov	r5, r1
 8002f62:	460e      	mov	r6, r1
 8002f64:	da64      	bge.n	8003030 <__ieee754_log+0xe0>
 8002f66:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 8002f6a:	4305      	orrs	r5, r0
 8002f6c:	f000 8100 	beq.w	8003170 <__ieee754_log+0x220>
 8002f70:	2900      	cmp	r1, #0
 8002f72:	f2c0 817f 	blt.w	8003274 <__ieee754_log+0x324>
 8002f76:	2300      	movs	r3, #0
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f2c4 3350 	movt	r3, #17232	; 0x4350
 8002f7e:	f000 fb9b 	bl	80036b8 <__aeabi_dmul>
 8002f82:	4602      	mov	r2, r0
 8002f84:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002f88:	460d      	mov	r5, r1
 8002f8a:	f6c7 70ef 	movt	r0, #32751	; 0x7fef
 8002f8e:	4285      	cmp	r5, r0
 8002f90:	460b      	mov	r3, r1
 8002f92:	f06f 0735 	mvn.w	r7, #53	; 0x35
 8002f96:	dc52      	bgt.n	800303e <__ieee754_log+0xee>
 8002f98:	f025 467f 	bic.w	r6, r5, #4278190080	; 0xff000000
 8002f9c:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
 8002fa0:	f506 2415 	add.w	r4, r6, #610304	; 0x95000
 8002fa4:	f604 7364 	addw	r3, r4, #3940	; 0xf64
 8002fa8:	f403 1480 	and.w	r4, r3, #1048576	; 0x100000
 8002fac:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 8002fb0:	f481 1040 	eor.w	r0, r1, #3145728	; 0x300000
 8002fb4:	ea40 0306 	orr.w	r3, r0, r6
 8002fb8:	4619      	mov	r1, r3
 8002fba:	2300      	movs	r3, #0
 8002fbc:	4610      	mov	r0, r2
 8002fbe:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f000 f9c4 	bl	8003350 <__aeabi_dsub>
 8002fc8:	ea4f 5825 	mov.w	r8, r5, asr #20
 8002fcc:	1cb2      	adds	r2, r6, #2
 8002fce:	f2a8 3aff 	subw	sl, r8, #1023	; 0x3ff
 8002fd2:	f422 0370 	bic.w	r3, r2, #15728640	; 0xf00000
 8002fd6:	eb0a 0b07 	add.w	fp, sl, r7
 8002fda:	2200      	movs	r2, #0
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	eb0b 5814 	add.w	r8, fp, r4, lsr #20
 8002fe2:	4682      	mov	sl, r0
 8002fe4:	468b      	mov	fp, r1
 8002fe6:	dc31      	bgt.n	800304c <__ieee754_log+0xfc>
 8002fe8:	2300      	movs	r3, #0
 8002fea:	f000 fdcd 	bl	8003b88 <__aeabi_dcmpeq>
 8002fee:	2800      	cmp	r0, #0
 8002ff0:	f000 80c7 	beq.w	8003182 <__ieee754_log+0x232>
 8002ff4:	f1b8 0f00 	cmp.w	r8, #0
 8002ff8:	f000 8143 	beq.w	8003282 <__ieee754_log+0x332>
 8002ffc:	4640      	mov	r0, r8
 8002ffe:	f000 faf5 	bl	80035ec <__aeabi_i2d>
 8003002:	a3a1      	add	r3, pc, #644	; (adr r3, 8003288 <__ieee754_log+0x338>)
 8003004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003008:	4606      	mov	r6, r0
 800300a:	460f      	mov	r7, r1
 800300c:	f000 fb54 	bl	80036b8 <__aeabi_dmul>
 8003010:	a39f      	add	r3, pc, #636	; (adr r3, 8003290 <__ieee754_log+0x340>)
 8003012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003016:	4604      	mov	r4, r0
 8003018:	460d      	mov	r5, r1
 800301a:	4630      	mov	r0, r6
 800301c:	4639      	mov	r1, r7
 800301e:	f000 fb4b 	bl	80036b8 <__aeabi_dmul>
 8003022:	4602      	mov	r2, r0
 8003024:	460b      	mov	r3, r1
 8003026:	4620      	mov	r0, r4
 8003028:	4629      	mov	r1, r5
 800302a:	f000 f993 	bl	8003354 <__adddf3>
 800302e:	e00a      	b.n	8003046 <__ieee754_log+0xf6>
 8003030:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003034:	f6c7 70ef 	movt	r0, #32751	; 0x7fef
 8003038:	2700      	movs	r7, #0
 800303a:	4285      	cmp	r5, r0
 800303c:	ddac      	ble.n	8002f98 <__ieee754_log+0x48>
 800303e:	4610      	mov	r0, r2
 8003040:	4619      	mov	r1, r3
 8003042:	f000 f987 	bl	8003354 <__adddf3>
 8003046:	b007      	add	sp, #28
 8003048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800304c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003050:	f000 f980 	bl	8003354 <__adddf3>
 8003054:	4602      	mov	r2, r0
 8003056:	460b      	mov	r3, r1
 8003058:	4650      	mov	r0, sl
 800305a:	4659      	mov	r1, fp
 800305c:	f000 fc56 	bl	800390c <__aeabi_ddiv>
 8003060:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003064:	4640      	mov	r0, r8
 8003066:	f000 fac1 	bl	80035ec <__aeabi_i2d>
 800306a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800306e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003072:	4602      	mov	r2, r0
 8003074:	460b      	mov	r3, r1
 8003076:	f000 fb1f 	bl	80036b8 <__aeabi_dmul>
 800307a:	4602      	mov	r2, r0
 800307c:	460b      	mov	r3, r1
 800307e:	e9cd 0100 	strd	r0, r1, [sp]
 8003082:	f000 fb19 	bl	80036b8 <__aeabi_dmul>
 8003086:	a384      	add	r3, pc, #528	; (adr r3, 8003298 <__ieee754_log+0x348>)
 8003088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800308c:	4604      	mov	r4, r0
 800308e:	460d      	mov	r5, r1
 8003090:	f000 fb12 	bl	80036b8 <__aeabi_dmul>
 8003094:	a382      	add	r3, pc, #520	; (adr r3, 80032a0 <__ieee754_log+0x350>)
 8003096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800309a:	f000 f95b 	bl	8003354 <__adddf3>
 800309e:	4622      	mov	r2, r4
 80030a0:	462b      	mov	r3, r5
 80030a2:	f000 fb09 	bl	80036b8 <__aeabi_dmul>
 80030a6:	a380      	add	r3, pc, #512	; (adr r3, 80032a8 <__ieee754_log+0x358>)
 80030a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ac:	f000 f952 	bl	8003354 <__adddf3>
 80030b0:	4622      	mov	r2, r4
 80030b2:	462b      	mov	r3, r5
 80030b4:	f000 fb00 	bl	80036b8 <__aeabi_dmul>
 80030b8:	a37d      	add	r3, pc, #500	; (adr r3, 80032b0 <__ieee754_log+0x360>)
 80030ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030be:	f000 f949 	bl	8003354 <__adddf3>
 80030c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80030c6:	f000 faf7 	bl	80036b8 <__aeabi_dmul>
 80030ca:	a37b      	add	r3, pc, #492	; (adr r3, 80032b8 <__ieee754_log+0x368>)
 80030cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d0:	e9cd 0100 	strd	r0, r1, [sp]
 80030d4:	4620      	mov	r0, r4
 80030d6:	4629      	mov	r1, r5
 80030d8:	f000 faee 	bl	80036b8 <__aeabi_dmul>
 80030dc:	a378      	add	r3, pc, #480	; (adr r3, 80032c0 <__ieee754_log+0x370>)
 80030de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030e2:	f000 f937 	bl	8003354 <__adddf3>
 80030e6:	4622      	mov	r2, r4
 80030e8:	462b      	mov	r3, r5
 80030ea:	f000 fae5 	bl	80036b8 <__aeabi_dmul>
 80030ee:	a376      	add	r3, pc, #472	; (adr r3, 80032c8 <__ieee754_log+0x378>)
 80030f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030f4:	f000 f92e 	bl	8003354 <__adddf3>
 80030f8:	4622      	mov	r2, r4
 80030fa:	462b      	mov	r3, r5
 80030fc:	f000 fadc 	bl	80036b8 <__aeabi_dmul>
 8003100:	f5a6 27c2 	sub.w	r7, r6, #397312	; 0x61000
 8003104:	4602      	mov	r2, r0
 8003106:	460b      	mov	r3, r1
 8003108:	f5c6 26d7 	rsb	r6, r6, #440320	; 0x6b800
 800310c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003110:	f000 f920 	bl	8003354 <__adddf3>
 8003114:	3651      	adds	r6, #81	; 0x51
 8003116:	f2a7 477a 	subw	r7, r7, #1146	; 0x47a
 800311a:	4337      	orrs	r7, r6
 800311c:	2f00      	cmp	r7, #0
 800311e:	4604      	mov	r4, r0
 8003120:	460d      	mov	r5, r1
 8003122:	dd58      	ble.n	80031d6 <__ieee754_log+0x286>
 8003124:	2300      	movs	r3, #0
 8003126:	2200      	movs	r2, #0
 8003128:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800312c:	4650      	mov	r0, sl
 800312e:	4659      	mov	r1, fp
 8003130:	f000 fac2 	bl	80036b8 <__aeabi_dmul>
 8003134:	4652      	mov	r2, sl
 8003136:	465b      	mov	r3, fp
 8003138:	f000 fabe 	bl	80036b8 <__aeabi_dmul>
 800313c:	4606      	mov	r6, r0
 800313e:	460f      	mov	r7, r1
 8003140:	f1b8 0f00 	cmp.w	r8, #0
 8003144:	d163      	bne.n	800320e <__ieee754_log+0x2be>
 8003146:	4622      	mov	r2, r4
 8003148:	462b      	mov	r3, r5
 800314a:	f000 f903 	bl	8003354 <__adddf3>
 800314e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003152:	f000 fab1 	bl	80036b8 <__aeabi_dmul>
 8003156:	4602      	mov	r2, r0
 8003158:	460b      	mov	r3, r1
 800315a:	4630      	mov	r0, r6
 800315c:	4639      	mov	r1, r7
 800315e:	f000 f8f7 	bl	8003350 <__aeabi_dsub>
 8003162:	4602      	mov	r2, r0
 8003164:	460b      	mov	r3, r1
 8003166:	4650      	mov	r0, sl
 8003168:	4659      	mov	r1, fp
 800316a:	f000 f8f1 	bl	8003350 <__aeabi_dsub>
 800316e:	e76a      	b.n	8003046 <__ieee754_log+0xf6>
 8003170:	2100      	movs	r1, #0
 8003172:	2000      	movs	r0, #0
 8003174:	2200      	movs	r2, #0
 8003176:	2300      	movs	r3, #0
 8003178:	f2cc 3150 	movt	r1, #50000	; 0xc350
 800317c:	f000 fbc6 	bl	800390c <__aeabi_ddiv>
 8003180:	e761      	b.n	8003046 <__ieee754_log+0xf6>
 8003182:	4652      	mov	r2, sl
 8003184:	465b      	mov	r3, fp
 8003186:	4650      	mov	r0, sl
 8003188:	4659      	mov	r1, fp
 800318a:	f000 fa95 	bl	80036b8 <__aeabi_dmul>
 800318e:	a350      	add	r3, pc, #320	; (adr r3, 80032d0 <__ieee754_log+0x380>)
 8003190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003194:	4604      	mov	r4, r0
 8003196:	460d      	mov	r5, r1
 8003198:	4650      	mov	r0, sl
 800319a:	4659      	mov	r1, fp
 800319c:	f000 fa8c 	bl	80036b8 <__aeabi_dmul>
 80031a0:	460b      	mov	r3, r1
 80031a2:	2100      	movs	r1, #0
 80031a4:	4602      	mov	r2, r0
 80031a6:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 80031aa:	2000      	movs	r0, #0
 80031ac:	f000 f8d0 	bl	8003350 <__aeabi_dsub>
 80031b0:	4602      	mov	r2, r0
 80031b2:	460b      	mov	r3, r1
 80031b4:	4620      	mov	r0, r4
 80031b6:	4629      	mov	r1, r5
 80031b8:	f000 fa7e 	bl	80036b8 <__aeabi_dmul>
 80031bc:	4604      	mov	r4, r0
 80031be:	460d      	mov	r5, r1
 80031c0:	f1b8 0f00 	cmp.w	r8, #0
 80031c4:	f040 8088 	bne.w	80032d8 <__ieee754_log+0x388>
 80031c8:	4650      	mov	r0, sl
 80031ca:	4659      	mov	r1, fp
 80031cc:	4622      	mov	r2, r4
 80031ce:	462b      	mov	r3, r5
 80031d0:	f000 f8be 	bl	8003350 <__aeabi_dsub>
 80031d4:	e737      	b.n	8003046 <__ieee754_log+0xf6>
 80031d6:	f1b8 0f00 	cmp.w	r8, #0
 80031da:	f000 80a1 	beq.w	8003320 <__ieee754_log+0x3d0>
 80031de:	a32a      	add	r3, pc, #168	; (adr r3, 8003288 <__ieee754_log+0x338>)
 80031e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80031e8:	f000 fa66 	bl	80036b8 <__aeabi_dmul>
 80031ec:	4622      	mov	r2, r4
 80031ee:	462b      	mov	r3, r5
 80031f0:	4606      	mov	r6, r0
 80031f2:	460f      	mov	r7, r1
 80031f4:	4650      	mov	r0, sl
 80031f6:	4659      	mov	r1, fp
 80031f8:	f000 f8aa 	bl	8003350 <__aeabi_dsub>
 80031fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003200:	f000 fa5a 	bl	80036b8 <__aeabi_dmul>
 8003204:	4604      	mov	r4, r0
 8003206:	460d      	mov	r5, r1
 8003208:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800320c:	e072      	b.n	80032f4 <__ieee754_log+0x3a4>
 800320e:	a31e      	add	r3, pc, #120	; (adr r3, 8003288 <__ieee754_log+0x338>)
 8003210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003214:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003218:	f000 fa4e 	bl	80036b8 <__aeabi_dmul>
 800321c:	4622      	mov	r2, r4
 800321e:	4680      	mov	r8, r0
 8003220:	4689      	mov	r9, r1
 8003222:	462b      	mov	r3, r5
 8003224:	4630      	mov	r0, r6
 8003226:	4639      	mov	r1, r7
 8003228:	f000 f894 	bl	8003354 <__adddf3>
 800322c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003230:	f000 fa42 	bl	80036b8 <__aeabi_dmul>
 8003234:	a316      	add	r3, pc, #88	; (adr r3, 8003290 <__ieee754_log+0x340>)
 8003236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800323a:	4604      	mov	r4, r0
 800323c:	460d      	mov	r5, r1
 800323e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003242:	f000 fa39 	bl	80036b8 <__aeabi_dmul>
 8003246:	4602      	mov	r2, r0
 8003248:	460b      	mov	r3, r1
 800324a:	4620      	mov	r0, r4
 800324c:	4629      	mov	r1, r5
 800324e:	f000 f881 	bl	8003354 <__adddf3>
 8003252:	4602      	mov	r2, r0
 8003254:	460b      	mov	r3, r1
 8003256:	4630      	mov	r0, r6
 8003258:	4639      	mov	r1, r7
 800325a:	f000 f879 	bl	8003350 <__aeabi_dsub>
 800325e:	4652      	mov	r2, sl
 8003260:	465b      	mov	r3, fp
 8003262:	f000 f875 	bl	8003350 <__aeabi_dsub>
 8003266:	4602      	mov	r2, r0
 8003268:	460b      	mov	r3, r1
 800326a:	4640      	mov	r0, r8
 800326c:	4649      	mov	r1, r9
 800326e:	f000 f86f 	bl	8003350 <__aeabi_dsub>
 8003272:	e6e8      	b.n	8003046 <__ieee754_log+0xf6>
 8003274:	f000 f86c 	bl	8003350 <__aeabi_dsub>
 8003278:	2200      	movs	r2, #0
 800327a:	2300      	movs	r3, #0
 800327c:	f000 fb46 	bl	800390c <__aeabi_ddiv>
 8003280:	e6e1      	b.n	8003046 <__ieee754_log+0xf6>
 8003282:	2000      	movs	r0, #0
 8003284:	2100      	movs	r1, #0
 8003286:	e6de      	b.n	8003046 <__ieee754_log+0xf6>
 8003288:	fee00000 	.word	0xfee00000
 800328c:	3fe62e42 	.word	0x3fe62e42
 8003290:	35793c76 	.word	0x35793c76
 8003294:	3dea39ef 	.word	0x3dea39ef
 8003298:	df3e5244 	.word	0xdf3e5244
 800329c:	3fc2f112 	.word	0x3fc2f112
 80032a0:	96cb03de 	.word	0x96cb03de
 80032a4:	3fc74664 	.word	0x3fc74664
 80032a8:	94229359 	.word	0x94229359
 80032ac:	3fd24924 	.word	0x3fd24924
 80032b0:	55555593 	.word	0x55555593
 80032b4:	3fe55555 	.word	0x3fe55555
 80032b8:	d078c69f 	.word	0xd078c69f
 80032bc:	3fc39a09 	.word	0x3fc39a09
 80032c0:	1d8e78af 	.word	0x1d8e78af
 80032c4:	3fcc71c5 	.word	0x3fcc71c5
 80032c8:	9997fa04 	.word	0x9997fa04
 80032cc:	3fd99999 	.word	0x3fd99999
 80032d0:	55555555 	.word	0x55555555
 80032d4:	3fd55555 	.word	0x3fd55555
 80032d8:	4640      	mov	r0, r8
 80032da:	f000 f987 	bl	80035ec <__aeabi_i2d>
 80032de:	a316      	add	r3, pc, #88	; (adr r3, 8003338 <__ieee754_log+0x3e8>)
 80032e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032e4:	4680      	mov	r8, r0
 80032e6:	4689      	mov	r9, r1
 80032e8:	f000 f9e6 	bl	80036b8 <__aeabi_dmul>
 80032ec:	4606      	mov	r6, r0
 80032ee:	460f      	mov	r7, r1
 80032f0:	4640      	mov	r0, r8
 80032f2:	4649      	mov	r1, r9
 80032f4:	a312      	add	r3, pc, #72	; (adr r3, 8003340 <__ieee754_log+0x3f0>)
 80032f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032fa:	f000 f9dd 	bl	80036b8 <__aeabi_dmul>
 80032fe:	4602      	mov	r2, r0
 8003300:	460b      	mov	r3, r1
 8003302:	4620      	mov	r0, r4
 8003304:	4629      	mov	r1, r5
 8003306:	f000 f823 	bl	8003350 <__aeabi_dsub>
 800330a:	4652      	mov	r2, sl
 800330c:	465b      	mov	r3, fp
 800330e:	f000 f81f 	bl	8003350 <__aeabi_dsub>
 8003312:	4602      	mov	r2, r0
 8003314:	460b      	mov	r3, r1
 8003316:	4630      	mov	r0, r6
 8003318:	4639      	mov	r1, r7
 800331a:	f000 f819 	bl	8003350 <__aeabi_dsub>
 800331e:	e692      	b.n	8003046 <__ieee754_log+0xf6>
 8003320:	4622      	mov	r2, r4
 8003322:	462b      	mov	r3, r5
 8003324:	4650      	mov	r0, sl
 8003326:	4659      	mov	r1, fp
 8003328:	f000 f812 	bl	8003350 <__aeabi_dsub>
 800332c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003330:	f000 f9c2 	bl	80036b8 <__aeabi_dmul>
 8003334:	e715      	b.n	8003162 <__ieee754_log+0x212>
 8003336:	bf00      	nop
 8003338:	fee00000 	.word	0xfee00000
 800333c:	3fe62e42 	.word	0x3fe62e42
 8003340:	35793c76 	.word	0x35793c76
 8003344:	3dea39ef 	.word	0x3dea39ef

08003348 <__aeabi_drsub>:
 8003348:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800334c:	e002      	b.n	8003354 <__adddf3>
 800334e:	bf00      	nop

08003350 <__aeabi_dsub>:
 8003350:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08003354 <__adddf3>:
 8003354:	b530      	push	{r4, r5, lr}
 8003356:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800335a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800335e:	ea94 0f05 	teq	r4, r5
 8003362:	bf08      	it	eq
 8003364:	ea90 0f02 	teqeq	r0, r2
 8003368:	bf1f      	itttt	ne
 800336a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800336e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8003372:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8003376:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800337a:	f000 80e2 	beq.w	8003542 <__adddf3+0x1ee>
 800337e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8003382:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8003386:	bfb8      	it	lt
 8003388:	426d      	neglt	r5, r5
 800338a:	dd0c      	ble.n	80033a6 <__adddf3+0x52>
 800338c:	442c      	add	r4, r5
 800338e:	ea80 0202 	eor.w	r2, r0, r2
 8003392:	ea81 0303 	eor.w	r3, r1, r3
 8003396:	ea82 0000 	eor.w	r0, r2, r0
 800339a:	ea83 0101 	eor.w	r1, r3, r1
 800339e:	ea80 0202 	eor.w	r2, r0, r2
 80033a2:	ea81 0303 	eor.w	r3, r1, r3
 80033a6:	2d36      	cmp	r5, #54	; 0x36
 80033a8:	bf88      	it	hi
 80033aa:	bd30      	pophi	{r4, r5, pc}
 80033ac:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80033b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80033b4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80033b8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80033bc:	d002      	beq.n	80033c4 <__adddf3+0x70>
 80033be:	4240      	negs	r0, r0
 80033c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80033c4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80033c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80033cc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80033d0:	d002      	beq.n	80033d8 <__adddf3+0x84>
 80033d2:	4252      	negs	r2, r2
 80033d4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80033d8:	ea94 0f05 	teq	r4, r5
 80033dc:	f000 80a7 	beq.w	800352e <__adddf3+0x1da>
 80033e0:	f1a4 0401 	sub.w	r4, r4, #1
 80033e4:	f1d5 0e20 	rsbs	lr, r5, #32
 80033e8:	db0d      	blt.n	8003406 <__adddf3+0xb2>
 80033ea:	fa02 fc0e 	lsl.w	ip, r2, lr
 80033ee:	fa22 f205 	lsr.w	r2, r2, r5
 80033f2:	1880      	adds	r0, r0, r2
 80033f4:	f141 0100 	adc.w	r1, r1, #0
 80033f8:	fa03 f20e 	lsl.w	r2, r3, lr
 80033fc:	1880      	adds	r0, r0, r2
 80033fe:	fa43 f305 	asr.w	r3, r3, r5
 8003402:	4159      	adcs	r1, r3
 8003404:	e00e      	b.n	8003424 <__adddf3+0xd0>
 8003406:	f1a5 0520 	sub.w	r5, r5, #32
 800340a:	f10e 0e20 	add.w	lr, lr, #32
 800340e:	2a01      	cmp	r2, #1
 8003410:	fa03 fc0e 	lsl.w	ip, r3, lr
 8003414:	bf28      	it	cs
 8003416:	f04c 0c02 	orrcs.w	ip, ip, #2
 800341a:	fa43 f305 	asr.w	r3, r3, r5
 800341e:	18c0      	adds	r0, r0, r3
 8003420:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8003424:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003428:	d507      	bpl.n	800343a <__adddf3+0xe6>
 800342a:	f04f 0e00 	mov.w	lr, #0
 800342e:	f1dc 0c00 	rsbs	ip, ip, #0
 8003432:	eb7e 0000 	sbcs.w	r0, lr, r0
 8003436:	eb6e 0101 	sbc.w	r1, lr, r1
 800343a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800343e:	d31b      	bcc.n	8003478 <__adddf3+0x124>
 8003440:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8003444:	d30c      	bcc.n	8003460 <__adddf3+0x10c>
 8003446:	0849      	lsrs	r1, r1, #1
 8003448:	ea5f 0030 	movs.w	r0, r0, rrx
 800344c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8003450:	f104 0401 	add.w	r4, r4, #1
 8003454:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8003458:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800345c:	f080 809a 	bcs.w	8003594 <__adddf3+0x240>
 8003460:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8003464:	bf08      	it	eq
 8003466:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800346a:	f150 0000 	adcs.w	r0, r0, #0
 800346e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003472:	ea41 0105 	orr.w	r1, r1, r5
 8003476:	bd30      	pop	{r4, r5, pc}
 8003478:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800347c:	4140      	adcs	r0, r0
 800347e:	eb41 0101 	adc.w	r1, r1, r1
 8003482:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003486:	f1a4 0401 	sub.w	r4, r4, #1
 800348a:	d1e9      	bne.n	8003460 <__adddf3+0x10c>
 800348c:	f091 0f00 	teq	r1, #0
 8003490:	bf04      	itt	eq
 8003492:	4601      	moveq	r1, r0
 8003494:	2000      	moveq	r0, #0
 8003496:	fab1 f381 	clz	r3, r1
 800349a:	bf08      	it	eq
 800349c:	3320      	addeq	r3, #32
 800349e:	f1a3 030b 	sub.w	r3, r3, #11
 80034a2:	f1b3 0220 	subs.w	r2, r3, #32
 80034a6:	da0c      	bge.n	80034c2 <__adddf3+0x16e>
 80034a8:	320c      	adds	r2, #12
 80034aa:	dd08      	ble.n	80034be <__adddf3+0x16a>
 80034ac:	f102 0c14 	add.w	ip, r2, #20
 80034b0:	f1c2 020c 	rsb	r2, r2, #12
 80034b4:	fa01 f00c 	lsl.w	r0, r1, ip
 80034b8:	fa21 f102 	lsr.w	r1, r1, r2
 80034bc:	e00c      	b.n	80034d8 <__adddf3+0x184>
 80034be:	f102 0214 	add.w	r2, r2, #20
 80034c2:	bfd8      	it	le
 80034c4:	f1c2 0c20 	rsble	ip, r2, #32
 80034c8:	fa01 f102 	lsl.w	r1, r1, r2
 80034cc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80034d0:	bfdc      	itt	le
 80034d2:	ea41 010c 	orrle.w	r1, r1, ip
 80034d6:	4090      	lslle	r0, r2
 80034d8:	1ae4      	subs	r4, r4, r3
 80034da:	bfa2      	ittt	ge
 80034dc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80034e0:	4329      	orrge	r1, r5
 80034e2:	bd30      	popge	{r4, r5, pc}
 80034e4:	ea6f 0404 	mvn.w	r4, r4
 80034e8:	3c1f      	subs	r4, #31
 80034ea:	da1c      	bge.n	8003526 <__adddf3+0x1d2>
 80034ec:	340c      	adds	r4, #12
 80034ee:	dc0e      	bgt.n	800350e <__adddf3+0x1ba>
 80034f0:	f104 0414 	add.w	r4, r4, #20
 80034f4:	f1c4 0220 	rsb	r2, r4, #32
 80034f8:	fa20 f004 	lsr.w	r0, r0, r4
 80034fc:	fa01 f302 	lsl.w	r3, r1, r2
 8003500:	ea40 0003 	orr.w	r0, r0, r3
 8003504:	fa21 f304 	lsr.w	r3, r1, r4
 8003508:	ea45 0103 	orr.w	r1, r5, r3
 800350c:	bd30      	pop	{r4, r5, pc}
 800350e:	f1c4 040c 	rsb	r4, r4, #12
 8003512:	f1c4 0220 	rsb	r2, r4, #32
 8003516:	fa20 f002 	lsr.w	r0, r0, r2
 800351a:	fa01 f304 	lsl.w	r3, r1, r4
 800351e:	ea40 0003 	orr.w	r0, r0, r3
 8003522:	4629      	mov	r1, r5
 8003524:	bd30      	pop	{r4, r5, pc}
 8003526:	fa21 f004 	lsr.w	r0, r1, r4
 800352a:	4629      	mov	r1, r5
 800352c:	bd30      	pop	{r4, r5, pc}
 800352e:	f094 0f00 	teq	r4, #0
 8003532:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8003536:	bf06      	itte	eq
 8003538:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800353c:	3401      	addeq	r4, #1
 800353e:	3d01      	subne	r5, #1
 8003540:	e74e      	b.n	80033e0 <__adddf3+0x8c>
 8003542:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003546:	bf18      	it	ne
 8003548:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800354c:	d029      	beq.n	80035a2 <__adddf3+0x24e>
 800354e:	ea94 0f05 	teq	r4, r5
 8003552:	bf08      	it	eq
 8003554:	ea90 0f02 	teqeq	r0, r2
 8003558:	d005      	beq.n	8003566 <__adddf3+0x212>
 800355a:	ea54 0c00 	orrs.w	ip, r4, r0
 800355e:	bf04      	itt	eq
 8003560:	4619      	moveq	r1, r3
 8003562:	4610      	moveq	r0, r2
 8003564:	bd30      	pop	{r4, r5, pc}
 8003566:	ea91 0f03 	teq	r1, r3
 800356a:	bf1e      	ittt	ne
 800356c:	2100      	movne	r1, #0
 800356e:	2000      	movne	r0, #0
 8003570:	bd30      	popne	{r4, r5, pc}
 8003572:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8003576:	d105      	bne.n	8003584 <__adddf3+0x230>
 8003578:	0040      	lsls	r0, r0, #1
 800357a:	4149      	adcs	r1, r1
 800357c:	bf28      	it	cs
 800357e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8003582:	bd30      	pop	{r4, r5, pc}
 8003584:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8003588:	bf3c      	itt	cc
 800358a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800358e:	bd30      	popcc	{r4, r5, pc}
 8003590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003594:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8003598:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800359c:	f04f 0000 	mov.w	r0, #0
 80035a0:	bd30      	pop	{r4, r5, pc}
 80035a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80035a6:	bf1a      	itte	ne
 80035a8:	4619      	movne	r1, r3
 80035aa:	4610      	movne	r0, r2
 80035ac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80035b0:	bf1c      	itt	ne
 80035b2:	460b      	movne	r3, r1
 80035b4:	4602      	movne	r2, r0
 80035b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80035ba:	bf06      	itte	eq
 80035bc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80035c0:	ea91 0f03 	teqeq	r1, r3
 80035c4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80035c8:	bd30      	pop	{r4, r5, pc}
 80035ca:	bf00      	nop

080035cc <__aeabi_ui2d>:
 80035cc:	f090 0f00 	teq	r0, #0
 80035d0:	bf04      	itt	eq
 80035d2:	2100      	moveq	r1, #0
 80035d4:	4770      	bxeq	lr
 80035d6:	b530      	push	{r4, r5, lr}
 80035d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80035dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80035e0:	f04f 0500 	mov.w	r5, #0
 80035e4:	f04f 0100 	mov.w	r1, #0
 80035e8:	e750      	b.n	800348c <__adddf3+0x138>
 80035ea:	bf00      	nop

080035ec <__aeabi_i2d>:
 80035ec:	f090 0f00 	teq	r0, #0
 80035f0:	bf04      	itt	eq
 80035f2:	2100      	moveq	r1, #0
 80035f4:	4770      	bxeq	lr
 80035f6:	b530      	push	{r4, r5, lr}
 80035f8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80035fc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8003600:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8003604:	bf48      	it	mi
 8003606:	4240      	negmi	r0, r0
 8003608:	f04f 0100 	mov.w	r1, #0
 800360c:	e73e      	b.n	800348c <__adddf3+0x138>
 800360e:	bf00      	nop

08003610 <__aeabi_f2d>:
 8003610:	0042      	lsls	r2, r0, #1
 8003612:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8003616:	ea4f 0131 	mov.w	r1, r1, rrx
 800361a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800361e:	bf1f      	itttt	ne
 8003620:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8003624:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8003628:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800362c:	4770      	bxne	lr
 800362e:	f092 0f00 	teq	r2, #0
 8003632:	bf14      	ite	ne
 8003634:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8003638:	4770      	bxeq	lr
 800363a:	b530      	push	{r4, r5, lr}
 800363c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8003640:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003644:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003648:	e720      	b.n	800348c <__adddf3+0x138>
 800364a:	bf00      	nop

0800364c <__aeabi_ul2d>:
 800364c:	ea50 0201 	orrs.w	r2, r0, r1
 8003650:	bf08      	it	eq
 8003652:	4770      	bxeq	lr
 8003654:	b530      	push	{r4, r5, lr}
 8003656:	f04f 0500 	mov.w	r5, #0
 800365a:	e00a      	b.n	8003672 <__aeabi_l2d+0x16>

0800365c <__aeabi_l2d>:
 800365c:	ea50 0201 	orrs.w	r2, r0, r1
 8003660:	bf08      	it	eq
 8003662:	4770      	bxeq	lr
 8003664:	b530      	push	{r4, r5, lr}
 8003666:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800366a:	d502      	bpl.n	8003672 <__aeabi_l2d+0x16>
 800366c:	4240      	negs	r0, r0
 800366e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003672:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003676:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800367a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800367e:	f43f aedc 	beq.w	800343a <__adddf3+0xe6>
 8003682:	f04f 0203 	mov.w	r2, #3
 8003686:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800368a:	bf18      	it	ne
 800368c:	3203      	addne	r2, #3
 800368e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003692:	bf18      	it	ne
 8003694:	3203      	addne	r2, #3
 8003696:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800369a:	f1c2 0320 	rsb	r3, r2, #32
 800369e:	fa00 fc03 	lsl.w	ip, r0, r3
 80036a2:	fa20 f002 	lsr.w	r0, r0, r2
 80036a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80036aa:	ea40 000e 	orr.w	r0, r0, lr
 80036ae:	fa21 f102 	lsr.w	r1, r1, r2
 80036b2:	4414      	add	r4, r2
 80036b4:	e6c1      	b.n	800343a <__adddf3+0xe6>
 80036b6:	bf00      	nop

080036b8 <__aeabi_dmul>:
 80036b8:	b570      	push	{r4, r5, r6, lr}
 80036ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80036be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80036c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80036c6:	bf1d      	ittte	ne
 80036c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80036cc:	ea94 0f0c 	teqne	r4, ip
 80036d0:	ea95 0f0c 	teqne	r5, ip
 80036d4:	f000 f8de 	bleq	8003894 <__aeabi_dmul+0x1dc>
 80036d8:	442c      	add	r4, r5
 80036da:	ea81 0603 	eor.w	r6, r1, r3
 80036de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80036e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80036e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80036ea:	bf18      	it	ne
 80036ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80036f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80036f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036f8:	d038      	beq.n	800376c <__aeabi_dmul+0xb4>
 80036fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80036fe:	f04f 0500 	mov.w	r5, #0
 8003702:	fbe1 e502 	umlal	lr, r5, r1, r2
 8003706:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800370a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800370e:	f04f 0600 	mov.w	r6, #0
 8003712:	fbe1 5603 	umlal	r5, r6, r1, r3
 8003716:	f09c 0f00 	teq	ip, #0
 800371a:	bf18      	it	ne
 800371c:	f04e 0e01 	orrne.w	lr, lr, #1
 8003720:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8003724:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8003728:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800372c:	d204      	bcs.n	8003738 <__aeabi_dmul+0x80>
 800372e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8003732:	416d      	adcs	r5, r5
 8003734:	eb46 0606 	adc.w	r6, r6, r6
 8003738:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800373c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8003740:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8003744:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8003748:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800374c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8003750:	bf88      	it	hi
 8003752:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8003756:	d81e      	bhi.n	8003796 <__aeabi_dmul+0xde>
 8003758:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800375c:	bf08      	it	eq
 800375e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8003762:	f150 0000 	adcs.w	r0, r0, #0
 8003766:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800376a:	bd70      	pop	{r4, r5, r6, pc}
 800376c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8003770:	ea46 0101 	orr.w	r1, r6, r1
 8003774:	ea40 0002 	orr.w	r0, r0, r2
 8003778:	ea81 0103 	eor.w	r1, r1, r3
 800377c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8003780:	bfc2      	ittt	gt
 8003782:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003786:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800378a:	bd70      	popgt	{r4, r5, r6, pc}
 800378c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003790:	f04f 0e00 	mov.w	lr, #0
 8003794:	3c01      	subs	r4, #1
 8003796:	f300 80ab 	bgt.w	80038f0 <__aeabi_dmul+0x238>
 800379a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800379e:	bfde      	ittt	le
 80037a0:	2000      	movle	r0, #0
 80037a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80037a6:	bd70      	pople	{r4, r5, r6, pc}
 80037a8:	f1c4 0400 	rsb	r4, r4, #0
 80037ac:	3c20      	subs	r4, #32
 80037ae:	da35      	bge.n	800381c <__aeabi_dmul+0x164>
 80037b0:	340c      	adds	r4, #12
 80037b2:	dc1b      	bgt.n	80037ec <__aeabi_dmul+0x134>
 80037b4:	f104 0414 	add.w	r4, r4, #20
 80037b8:	f1c4 0520 	rsb	r5, r4, #32
 80037bc:	fa00 f305 	lsl.w	r3, r0, r5
 80037c0:	fa20 f004 	lsr.w	r0, r0, r4
 80037c4:	fa01 f205 	lsl.w	r2, r1, r5
 80037c8:	ea40 0002 	orr.w	r0, r0, r2
 80037cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80037d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80037d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80037d8:	fa21 f604 	lsr.w	r6, r1, r4
 80037dc:	eb42 0106 	adc.w	r1, r2, r6
 80037e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80037e4:	bf08      	it	eq
 80037e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80037ea:	bd70      	pop	{r4, r5, r6, pc}
 80037ec:	f1c4 040c 	rsb	r4, r4, #12
 80037f0:	f1c4 0520 	rsb	r5, r4, #32
 80037f4:	fa00 f304 	lsl.w	r3, r0, r4
 80037f8:	fa20 f005 	lsr.w	r0, r0, r5
 80037fc:	fa01 f204 	lsl.w	r2, r1, r4
 8003800:	ea40 0002 	orr.w	r0, r0, r2
 8003804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003808:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800380c:	f141 0100 	adc.w	r1, r1, #0
 8003810:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003814:	bf08      	it	eq
 8003816:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800381a:	bd70      	pop	{r4, r5, r6, pc}
 800381c:	f1c4 0520 	rsb	r5, r4, #32
 8003820:	fa00 f205 	lsl.w	r2, r0, r5
 8003824:	ea4e 0e02 	orr.w	lr, lr, r2
 8003828:	fa20 f304 	lsr.w	r3, r0, r4
 800382c:	fa01 f205 	lsl.w	r2, r1, r5
 8003830:	ea43 0302 	orr.w	r3, r3, r2
 8003834:	fa21 f004 	lsr.w	r0, r1, r4
 8003838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800383c:	fa21 f204 	lsr.w	r2, r1, r4
 8003840:	ea20 0002 	bic.w	r0, r0, r2
 8003844:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8003848:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800384c:	bf08      	it	eq
 800384e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003852:	bd70      	pop	{r4, r5, r6, pc}
 8003854:	f094 0f00 	teq	r4, #0
 8003858:	d10f      	bne.n	800387a <__aeabi_dmul+0x1c2>
 800385a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800385e:	0040      	lsls	r0, r0, #1
 8003860:	eb41 0101 	adc.w	r1, r1, r1
 8003864:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003868:	bf08      	it	eq
 800386a:	3c01      	subeq	r4, #1
 800386c:	d0f7      	beq.n	800385e <__aeabi_dmul+0x1a6>
 800386e:	ea41 0106 	orr.w	r1, r1, r6
 8003872:	f095 0f00 	teq	r5, #0
 8003876:	bf18      	it	ne
 8003878:	4770      	bxne	lr
 800387a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800387e:	0052      	lsls	r2, r2, #1
 8003880:	eb43 0303 	adc.w	r3, r3, r3
 8003884:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003888:	bf08      	it	eq
 800388a:	3d01      	subeq	r5, #1
 800388c:	d0f7      	beq.n	800387e <__aeabi_dmul+0x1c6>
 800388e:	ea43 0306 	orr.w	r3, r3, r6
 8003892:	4770      	bx	lr
 8003894:	ea94 0f0c 	teq	r4, ip
 8003898:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800389c:	bf18      	it	ne
 800389e:	ea95 0f0c 	teqne	r5, ip
 80038a2:	d00c      	beq.n	80038be <__aeabi_dmul+0x206>
 80038a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80038a8:	bf18      	it	ne
 80038aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80038ae:	d1d1      	bne.n	8003854 <__aeabi_dmul+0x19c>
 80038b0:	ea81 0103 	eor.w	r1, r1, r3
 80038b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80038b8:	f04f 0000 	mov.w	r0, #0
 80038bc:	bd70      	pop	{r4, r5, r6, pc}
 80038be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80038c2:	bf06      	itte	eq
 80038c4:	4610      	moveq	r0, r2
 80038c6:	4619      	moveq	r1, r3
 80038c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80038cc:	d019      	beq.n	8003902 <__aeabi_dmul+0x24a>
 80038ce:	ea94 0f0c 	teq	r4, ip
 80038d2:	d102      	bne.n	80038da <__aeabi_dmul+0x222>
 80038d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80038d8:	d113      	bne.n	8003902 <__aeabi_dmul+0x24a>
 80038da:	ea95 0f0c 	teq	r5, ip
 80038de:	d105      	bne.n	80038ec <__aeabi_dmul+0x234>
 80038e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80038e4:	bf1c      	itt	ne
 80038e6:	4610      	movne	r0, r2
 80038e8:	4619      	movne	r1, r3
 80038ea:	d10a      	bne.n	8003902 <__aeabi_dmul+0x24a>
 80038ec:	ea81 0103 	eor.w	r1, r1, r3
 80038f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80038f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80038f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80038fc:	f04f 0000 	mov.w	r0, #0
 8003900:	bd70      	pop	{r4, r5, r6, pc}
 8003902:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8003906:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800390a:	bd70      	pop	{r4, r5, r6, pc}

0800390c <__aeabi_ddiv>:
 800390c:	b570      	push	{r4, r5, r6, lr}
 800390e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8003912:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8003916:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800391a:	bf1d      	ittte	ne
 800391c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003920:	ea94 0f0c 	teqne	r4, ip
 8003924:	ea95 0f0c 	teqne	r5, ip
 8003928:	f000 f8a7 	bleq	8003a7a <__aeabi_ddiv+0x16e>
 800392c:	eba4 0405 	sub.w	r4, r4, r5
 8003930:	ea81 0e03 	eor.w	lr, r1, r3
 8003934:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003938:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800393c:	f000 8088 	beq.w	8003a50 <__aeabi_ddiv+0x144>
 8003940:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003944:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8003948:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800394c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8003950:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8003954:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8003958:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800395c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8003960:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8003964:	429d      	cmp	r5, r3
 8003966:	bf08      	it	eq
 8003968:	4296      	cmpeq	r6, r2
 800396a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800396e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8003972:	d202      	bcs.n	800397a <__aeabi_ddiv+0x6e>
 8003974:	085b      	lsrs	r3, r3, #1
 8003976:	ea4f 0232 	mov.w	r2, r2, rrx
 800397a:	1ab6      	subs	r6, r6, r2
 800397c:	eb65 0503 	sbc.w	r5, r5, r3
 8003980:	085b      	lsrs	r3, r3, #1
 8003982:	ea4f 0232 	mov.w	r2, r2, rrx
 8003986:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800398a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800398e:	ebb6 0e02 	subs.w	lr, r6, r2
 8003992:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003996:	bf22      	ittt	cs
 8003998:	1ab6      	subcs	r6, r6, r2
 800399a:	4675      	movcs	r5, lr
 800399c:	ea40 000c 	orrcs.w	r0, r0, ip
 80039a0:	085b      	lsrs	r3, r3, #1
 80039a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80039a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80039aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80039ae:	bf22      	ittt	cs
 80039b0:	1ab6      	subcs	r6, r6, r2
 80039b2:	4675      	movcs	r5, lr
 80039b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80039b8:	085b      	lsrs	r3, r3, #1
 80039ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80039be:	ebb6 0e02 	subs.w	lr, r6, r2
 80039c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80039c6:	bf22      	ittt	cs
 80039c8:	1ab6      	subcs	r6, r6, r2
 80039ca:	4675      	movcs	r5, lr
 80039cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80039d0:	085b      	lsrs	r3, r3, #1
 80039d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80039d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80039da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80039de:	bf22      	ittt	cs
 80039e0:	1ab6      	subcs	r6, r6, r2
 80039e2:	4675      	movcs	r5, lr
 80039e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80039e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80039ec:	d018      	beq.n	8003a20 <__aeabi_ddiv+0x114>
 80039ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80039f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80039f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80039fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80039fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8003a02:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003a06:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8003a0a:	d1c0      	bne.n	800398e <__aeabi_ddiv+0x82>
 8003a0c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003a10:	d10b      	bne.n	8003a2a <__aeabi_ddiv+0x11e>
 8003a12:	ea41 0100 	orr.w	r1, r1, r0
 8003a16:	f04f 0000 	mov.w	r0, #0
 8003a1a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8003a1e:	e7b6      	b.n	800398e <__aeabi_ddiv+0x82>
 8003a20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003a24:	bf04      	itt	eq
 8003a26:	4301      	orreq	r1, r0
 8003a28:	2000      	moveq	r0, #0
 8003a2a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8003a2e:	bf88      	it	hi
 8003a30:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8003a34:	f63f aeaf 	bhi.w	8003796 <__aeabi_dmul+0xde>
 8003a38:	ebb5 0c03 	subs.w	ip, r5, r3
 8003a3c:	bf04      	itt	eq
 8003a3e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8003a42:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8003a46:	f150 0000 	adcs.w	r0, r0, #0
 8003a4a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003a4e:	bd70      	pop	{r4, r5, r6, pc}
 8003a50:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8003a54:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8003a58:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8003a5c:	bfc2      	ittt	gt
 8003a5e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003a62:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8003a66:	bd70      	popgt	{r4, r5, r6, pc}
 8003a68:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003a6c:	f04f 0e00 	mov.w	lr, #0
 8003a70:	3c01      	subs	r4, #1
 8003a72:	e690      	b.n	8003796 <__aeabi_dmul+0xde>
 8003a74:	ea45 0e06 	orr.w	lr, r5, r6
 8003a78:	e68d      	b.n	8003796 <__aeabi_dmul+0xde>
 8003a7a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8003a7e:	ea94 0f0c 	teq	r4, ip
 8003a82:	bf08      	it	eq
 8003a84:	ea95 0f0c 	teqeq	r5, ip
 8003a88:	f43f af3b 	beq.w	8003902 <__aeabi_dmul+0x24a>
 8003a8c:	ea94 0f0c 	teq	r4, ip
 8003a90:	d10a      	bne.n	8003aa8 <__aeabi_ddiv+0x19c>
 8003a92:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8003a96:	f47f af34 	bne.w	8003902 <__aeabi_dmul+0x24a>
 8003a9a:	ea95 0f0c 	teq	r5, ip
 8003a9e:	f47f af25 	bne.w	80038ec <__aeabi_dmul+0x234>
 8003aa2:	4610      	mov	r0, r2
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	e72c      	b.n	8003902 <__aeabi_dmul+0x24a>
 8003aa8:	ea95 0f0c 	teq	r5, ip
 8003aac:	d106      	bne.n	8003abc <__aeabi_ddiv+0x1b0>
 8003aae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003ab2:	f43f aefd 	beq.w	80038b0 <__aeabi_dmul+0x1f8>
 8003ab6:	4610      	mov	r0, r2
 8003ab8:	4619      	mov	r1, r3
 8003aba:	e722      	b.n	8003902 <__aeabi_dmul+0x24a>
 8003abc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003ac0:	bf18      	it	ne
 8003ac2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003ac6:	f47f aec5 	bne.w	8003854 <__aeabi_dmul+0x19c>
 8003aca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8003ace:	f47f af0d 	bne.w	80038ec <__aeabi_dmul+0x234>
 8003ad2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8003ad6:	f47f aeeb 	bne.w	80038b0 <__aeabi_dmul+0x1f8>
 8003ada:	e712      	b.n	8003902 <__aeabi_dmul+0x24a>

08003adc <__gedf2>:
 8003adc:	f04f 3cff 	mov.w	ip, #4294967295
 8003ae0:	e006      	b.n	8003af0 <__cmpdf2+0x4>
 8003ae2:	bf00      	nop

08003ae4 <__ledf2>:
 8003ae4:	f04f 0c01 	mov.w	ip, #1
 8003ae8:	e002      	b.n	8003af0 <__cmpdf2+0x4>
 8003aea:	bf00      	nop

08003aec <__cmpdf2>:
 8003aec:	f04f 0c01 	mov.w	ip, #1
 8003af0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8003af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8003af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8003afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8003b00:	bf18      	it	ne
 8003b02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8003b06:	d01b      	beq.n	8003b40 <__cmpdf2+0x54>
 8003b08:	b001      	add	sp, #4
 8003b0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8003b0e:	bf0c      	ite	eq
 8003b10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8003b14:	ea91 0f03 	teqne	r1, r3
 8003b18:	bf02      	ittt	eq
 8003b1a:	ea90 0f02 	teqeq	r0, r2
 8003b1e:	2000      	moveq	r0, #0
 8003b20:	4770      	bxeq	lr
 8003b22:	f110 0f00 	cmn.w	r0, #0
 8003b26:	ea91 0f03 	teq	r1, r3
 8003b2a:	bf58      	it	pl
 8003b2c:	4299      	cmppl	r1, r3
 8003b2e:	bf08      	it	eq
 8003b30:	4290      	cmpeq	r0, r2
 8003b32:	bf2c      	ite	cs
 8003b34:	17d8      	asrcs	r0, r3, #31
 8003b36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8003b3a:	f040 0001 	orr.w	r0, r0, #1
 8003b3e:	4770      	bx	lr
 8003b40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8003b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8003b48:	d102      	bne.n	8003b50 <__cmpdf2+0x64>
 8003b4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8003b4e:	d107      	bne.n	8003b60 <__cmpdf2+0x74>
 8003b50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8003b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8003b58:	d1d6      	bne.n	8003b08 <__cmpdf2+0x1c>
 8003b5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8003b5e:	d0d3      	beq.n	8003b08 <__cmpdf2+0x1c>
 8003b60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop

08003b68 <__aeabi_cdrcmple>:
 8003b68:	4684      	mov	ip, r0
 8003b6a:	4610      	mov	r0, r2
 8003b6c:	4662      	mov	r2, ip
 8003b6e:	468c      	mov	ip, r1
 8003b70:	4619      	mov	r1, r3
 8003b72:	4663      	mov	r3, ip
 8003b74:	e000      	b.n	8003b78 <__aeabi_cdcmpeq>
 8003b76:	bf00      	nop

08003b78 <__aeabi_cdcmpeq>:
 8003b78:	b501      	push	{r0, lr}
 8003b7a:	f7ff ffb7 	bl	8003aec <__cmpdf2>
 8003b7e:	2800      	cmp	r0, #0
 8003b80:	bf48      	it	mi
 8003b82:	f110 0f00 	cmnmi.w	r0, #0
 8003b86:	bd01      	pop	{r0, pc}

08003b88 <__aeabi_dcmpeq>:
 8003b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003b8c:	f7ff fff4 	bl	8003b78 <__aeabi_cdcmpeq>
 8003b90:	bf0c      	ite	eq
 8003b92:	2001      	moveq	r0, #1
 8003b94:	2000      	movne	r0, #0
 8003b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8003b9a:	bf00      	nop

08003b9c <__aeabi_dcmplt>:
 8003b9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003ba0:	f7ff ffea 	bl	8003b78 <__aeabi_cdcmpeq>
 8003ba4:	bf34      	ite	cc
 8003ba6:	2001      	movcc	r0, #1
 8003ba8:	2000      	movcs	r0, #0
 8003baa:	f85d fb08 	ldr.w	pc, [sp], #8
 8003bae:	bf00      	nop

08003bb0 <__aeabi_dcmple>:
 8003bb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003bb4:	f7ff ffe0 	bl	8003b78 <__aeabi_cdcmpeq>
 8003bb8:	bf94      	ite	ls
 8003bba:	2001      	movls	r0, #1
 8003bbc:	2000      	movhi	r0, #0
 8003bbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8003bc2:	bf00      	nop

08003bc4 <__aeabi_dcmpge>:
 8003bc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003bc8:	f7ff ffce 	bl	8003b68 <__aeabi_cdrcmple>
 8003bcc:	bf94      	ite	ls
 8003bce:	2001      	movls	r0, #1
 8003bd0:	2000      	movhi	r0, #0
 8003bd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8003bd6:	bf00      	nop

08003bd8 <__aeabi_dcmpgt>:
 8003bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003bdc:	f7ff ffc4 	bl	8003b68 <__aeabi_cdrcmple>
 8003be0:	bf34      	ite	cc
 8003be2:	2001      	movcc	r0, #1
 8003be4:	2000      	movcs	r0, #0
 8003be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8003bea:	bf00      	nop

08003bec <__aeabi_d2iz>:
 8003bec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8003bf0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8003bf4:	d215      	bcs.n	8003c22 <__aeabi_d2iz+0x36>
 8003bf6:	d511      	bpl.n	8003c1c <__aeabi_d2iz+0x30>
 8003bf8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8003bfc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8003c00:	d912      	bls.n	8003c28 <__aeabi_d2iz+0x3c>
 8003c02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8003c06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003c0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8003c0e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8003c12:	fa23 f002 	lsr.w	r0, r3, r2
 8003c16:	bf18      	it	ne
 8003c18:	4240      	negne	r0, r0
 8003c1a:	4770      	bx	lr
 8003c1c:	f04f 0000 	mov.w	r0, #0
 8003c20:	4770      	bx	lr
 8003c22:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8003c26:	d105      	bne.n	8003c34 <__aeabi_d2iz+0x48>
 8003c28:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8003c2c:	bf08      	it	eq
 8003c2e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8003c32:	4770      	bx	lr
 8003c34:	f04f 0000 	mov.w	r0, #0
 8003c38:	4770      	bx	lr
 8003c3a:	bf00      	nop

08003c3c <__aeabi_d2f>:
 8003c3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8003c40:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8003c44:	bf24      	itt	cs
 8003c46:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8003c4a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8003c4e:	d90d      	bls.n	8003c6c <__aeabi_d2f+0x30>
 8003c50:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8003c54:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8003c58:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8003c5c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8003c60:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8003c64:	bf08      	it	eq
 8003c66:	f020 0001 	biceq.w	r0, r0, #1
 8003c6a:	4770      	bx	lr
 8003c6c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8003c70:	d121      	bne.n	8003cb6 <__aeabi_d2f+0x7a>
 8003c72:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8003c76:	bfbc      	itt	lt
 8003c78:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8003c7c:	4770      	bxlt	lr
 8003c7e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003c82:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8003c86:	f1c2 0218 	rsb	r2, r2, #24
 8003c8a:	f1c2 0c20 	rsb	ip, r2, #32
 8003c8e:	fa10 f30c 	lsls.w	r3, r0, ip
 8003c92:	fa20 f002 	lsr.w	r0, r0, r2
 8003c96:	bf18      	it	ne
 8003c98:	f040 0001 	orrne.w	r0, r0, #1
 8003c9c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8003ca0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8003ca4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8003ca8:	ea40 000c 	orr.w	r0, r0, ip
 8003cac:	fa23 f302 	lsr.w	r3, r3, r2
 8003cb0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003cb4:	e7cc      	b.n	8003c50 <__aeabi_d2f+0x14>
 8003cb6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8003cba:	d107      	bne.n	8003ccc <__aeabi_d2f+0x90>
 8003cbc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8003cc0:	bf1e      	ittt	ne
 8003cc2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8003cc6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8003cca:	4770      	bxne	lr
 8003ccc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8003cd0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8003cd4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop

08003cdc <__errno>:
 8003cdc:	f241 6358 	movw	r3, #5720	; 0x1658
 8003ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ce4:	6818      	ldr	r0, [r3, #0]
 8003ce6:	4770      	bx	lr

08003ce8 <__libc_init_array>:
 8003ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cea:	4f20      	ldr	r7, [pc, #128]	; (8003d6c <__libc_init_array+0x84>)
 8003cec:	4c20      	ldr	r4, [pc, #128]	; (8003d70 <__libc_init_array+0x88>)
 8003cee:	1b38      	subs	r0, r7, r4
 8003cf0:	1087      	asrs	r7, r0, #2
 8003cf2:	d017      	beq.n	8003d24 <__libc_init_array+0x3c>
 8003cf4:	1e7a      	subs	r2, r7, #1
 8003cf6:	6823      	ldr	r3, [r4, #0]
 8003cf8:	2501      	movs	r5, #1
 8003cfa:	f002 0601 	and.w	r6, r2, #1
 8003cfe:	4798      	blx	r3
 8003d00:	42af      	cmp	r7, r5
 8003d02:	d00f      	beq.n	8003d24 <__libc_init_array+0x3c>
 8003d04:	b12e      	cbz	r6, 8003d12 <__libc_init_array+0x2a>
 8003d06:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8003d0a:	2502      	movs	r5, #2
 8003d0c:	4788      	blx	r1
 8003d0e:	42af      	cmp	r7, r5
 8003d10:	d008      	beq.n	8003d24 <__libc_init_array+0x3c>
 8003d12:	6860      	ldr	r0, [r4, #4]
 8003d14:	4780      	blx	r0
 8003d16:	3502      	adds	r5, #2
 8003d18:	68a2      	ldr	r2, [r4, #8]
 8003d1a:	1d26      	adds	r6, r4, #4
 8003d1c:	4790      	blx	r2
 8003d1e:	3408      	adds	r4, #8
 8003d20:	42af      	cmp	r7, r5
 8003d22:	d1f6      	bne.n	8003d12 <__libc_init_array+0x2a>
 8003d24:	4f13      	ldr	r7, [pc, #76]	; (8003d74 <__libc_init_array+0x8c>)
 8003d26:	4c14      	ldr	r4, [pc, #80]	; (8003d78 <__libc_init_array+0x90>)
 8003d28:	f000 f928 	bl	8003f7c <_init>
 8003d2c:	1b3b      	subs	r3, r7, r4
 8003d2e:	109f      	asrs	r7, r3, #2
 8003d30:	d018      	beq.n	8003d64 <__libc_init_array+0x7c>
 8003d32:	1e7d      	subs	r5, r7, #1
 8003d34:	6821      	ldr	r1, [r4, #0]
 8003d36:	f005 0601 	and.w	r6, r5, #1
 8003d3a:	2501      	movs	r5, #1
 8003d3c:	4788      	blx	r1
 8003d3e:	42af      	cmp	r7, r5
 8003d40:	d011      	beq.n	8003d66 <__libc_init_array+0x7e>
 8003d42:	b12e      	cbz	r6, 8003d50 <__libc_init_array+0x68>
 8003d44:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8003d48:	2502      	movs	r5, #2
 8003d4a:	4780      	blx	r0
 8003d4c:	42af      	cmp	r7, r5
 8003d4e:	d00b      	beq.n	8003d68 <__libc_init_array+0x80>
 8003d50:	6862      	ldr	r2, [r4, #4]
 8003d52:	4790      	blx	r2
 8003d54:	3502      	adds	r5, #2
 8003d56:	68a3      	ldr	r3, [r4, #8]
 8003d58:	1d26      	adds	r6, r4, #4
 8003d5a:	4798      	blx	r3
 8003d5c:	3408      	adds	r4, #8
 8003d5e:	42af      	cmp	r7, r5
 8003d60:	d1f6      	bne.n	8003d50 <__libc_init_array+0x68>
 8003d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	08003fa0 	.word	0x08003fa0
 8003d70:	08003fa0 	.word	0x08003fa0
 8003d74:	08003fa0 	.word	0x08003fa0
 8003d78:	08003fa0 	.word	0x08003fa0

08003d7c <_open>:
 8003d7c:	b480      	push	{r7}
 8003d7e:	b085      	sub	sp, #20
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	60f8      	str	r0, [r7, #12]
 8003d84:	60b9      	str	r1, [r7, #8]
 8003d86:	607a      	str	r2, [r7, #4]
 8003d88:	f04f 33ff 	mov.w	r3, #4294967295
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f107 0714 	add.w	r7, r7, #20
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bc80      	pop	{r7}
 8003d96:	4770      	bx	lr

08003d98 <_lseek>:
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
 8003da4:	f04f 33ff 	mov.w	r3, #4294967295
 8003da8:	4618      	mov	r0, r3
 8003daa:	f107 0714 	add.w	r7, r7, #20
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bc80      	pop	{r7}
 8003db2:	4770      	bx	lr

08003db4 <_read>:
 8003db4:	b480      	push	{r7}
 8003db6:	b085      	sub	sp, #20
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	60f8      	str	r0, [r7, #12]
 8003dbc:	60b9      	str	r1, [r7, #8]
 8003dbe:	607a      	str	r2, [r7, #4]
 8003dc0:	f04f 0300 	mov.w	r3, #0
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f107 0714 	add.w	r7, r7, #20
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bc80      	pop	{r7}
 8003dce:	4770      	bx	lr

08003dd0 <_write>:
 8003dd0:	b480      	push	{r7}
 8003dd2:	b085      	sub	sp, #20
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]
 8003ddc:	f04f 33ff 	mov.w	r3, #4294967295
 8003de0:	4618      	mov	r0, r3
 8003de2:	f107 0714 	add.w	r7, r7, #20
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bc80      	pop	{r7}
 8003dea:	4770      	bx	lr

08003dec <_close>:
 8003dec:	b480      	push	{r7}
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	f04f 33ff 	mov.w	r3, #4294967295
 8003df4:	4618      	mov	r0, r3
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bc80      	pop	{r7}
 8003dfa:	4770      	bx	lr

08003dfc <_fstat>:
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d002      	beq.n	8003e12 <_fstat+0x16>
 8003e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e10:	e001      	b.n	8003e16 <_fstat+0x1a>
 8003e12:	f06f 0301 	mvn.w	r3, #1
 8003e16:	4618      	mov	r0, r3
 8003e18:	f107 070c 	add.w	r7, r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bc80      	pop	{r7}
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop

08003e24 <_link>:
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d102      	bne.n	8003e3c <_link+0x18>
 8003e36:	f04f 33ff 	mov.w	r3, #4294967295
 8003e3a:	e001      	b.n	8003e40 <_link+0x1c>
 8003e3c:	f06f 0301 	mvn.w	r3, #1
 8003e40:	4618      	mov	r0, r3
 8003e42:	f107 070c 	add.w	r7, r7, #12
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bc80      	pop	{r7}
 8003e4a:	4770      	bx	lr

08003e4c <_unlink>:
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	f04f 33ff 	mov.w	r3, #4294967295
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f107 070c 	add.w	r7, r7, #12
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bc80      	pop	{r7}
 8003e62:	4770      	bx	lr

08003e64 <_sbrk>:
 8003e64:	b480      	push	{r7}
 8003e66:	b087      	sub	sp, #28
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	f64e 13a0 	movw	r3, #59808	; 0xe9a0
 8003e70:	f2c0 0300 	movt	r3, #0
 8003e74:	617b      	str	r3, [r7, #20]
 8003e76:	f640 0304 	movw	r3, #2052	; 0x804
 8003e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d114      	bne.n	8003eae <_sbrk+0x4a>
 8003e84:	f640 0304 	movw	r3, #2052	; 0x804
 8003e88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e8c:	f241 6260 	movw	r2, #5728	; 0x1660
 8003e90:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003e94:	601a      	str	r2, [r3, #0]
 8003e96:	f640 0304 	movw	r3, #2052	; 0x804
 8003e9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	18d2      	adds	r2, r2, r3
 8003ea4:	f640 0308 	movw	r3, #2056	; 0x808
 8003ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003eac:	601a      	str	r2, [r3, #0]
 8003eae:	f640 0304 	movw	r3, #2052	; 0x804
 8003eb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	613b      	str	r3, [r7, #16]
 8003eba:	f640 0304 	movw	r3, #2052	; 0x804
 8003ebe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	18d3      	adds	r3, r2, r3
 8003eca:	f103 0307 	add.w	r3, r3, #7
 8003ece:	f023 0307 	bic.w	r3, r3, #7
 8003ed2:	60fb      	str	r3, [r7, #12]
 8003ed4:	f640 0308 	movw	r3, #2056	; 0x808
 8003ed8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d302      	bcc.n	8003eea <_sbrk+0x86>
 8003ee4:	f04f 0300 	mov.w	r3, #0
 8003ee8:	e006      	b.n	8003ef8 <_sbrk+0x94>
 8003eea:	f640 0304 	movw	r3, #2052	; 0x804
 8003eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ef2:	68fa      	ldr	r2, [r7, #12]
 8003ef4:	601a      	str	r2, [r3, #0]
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f107 071c 	add.w	r7, r7, #28
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bc80      	pop	{r7}
 8003f02:	4770      	bx	lr

08003f04 <_times>:
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	f04f 33ff 	mov.w	r3, #4294967295
 8003f10:	4618      	mov	r0, r3
 8003f12:	f107 070c 	add.w	r7, r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bc80      	pop	{r7}
 8003f1a:	4770      	bx	lr

08003f1c <_wait>:
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	f04f 33ff 	mov.w	r3, #4294967295
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f107 070c 	add.w	r7, r7, #12
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bc80      	pop	{r7}
 8003f32:	4770      	bx	lr

08003f34 <_kill>:
 8003f34:	b480      	push	{r7}
 8003f36:	b083      	sub	sp, #12
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	6039      	str	r1, [r7, #0]
 8003f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8003f42:	4618      	mov	r0, r3
 8003f44:	f107 070c 	add.w	r7, r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bc80      	pop	{r7}
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop

08003f50 <_fork>:
 8003f50:	b480      	push	{r7}
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	f04f 33ff 	mov.w	r3, #4294967295
 8003f58:	4618      	mov	r0, r3
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bc80      	pop	{r7}
 8003f5e:	4770      	bx	lr

08003f60 <_getpid>:
 8003f60:	b480      	push	{r7}
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	f04f 33ff 	mov.w	r3, #4294967295
 8003f68:	4618      	mov	r0, r3
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bc80      	pop	{r7}
 8003f6e:	4770      	bx	lr

08003f70 <_exit>:
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	e7fe      	b.n	8003f78 <_exit+0x8>
 8003f7a:	bf00      	nop

08003f7c <_init>:
 8003f7c:	b480      	push	{r7}
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bc80      	pop	{r7}
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop

08003f88 <_isatty>:
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	f04f 33ff 	mov.w	r3, #4294967295
 8003f94:	4618      	mov	r0, r3
 8003f96:	f107 070c 	add.w	r7, r7, #12
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bc80      	pop	{r7}
 8003f9e:	4770      	bx	lr
