{
  "expireTime": 9007200830738296000,
  "key": "transformer-remark-markdown-html-ast-813a8b37dfd1ee0bfceaef6d9a63617a-gatsby-remark-imagesgatsby-remark-responsive-iframegatsby-remark-prismjsgatsby-remark-copy-linked-filesgatsby-remark-smartypantsgatsby-remark-reading-time-",
  "val": {
    "type": "root",
    "children": [
      {
        "type": "element",
        "tagName": "p",
        "properties": {},
        "children": [
          {
            "type": "text",
            "value": "The ",
            "position": {
              "start": { "line": 2, "column": 1, "offset": 1 },
              "end": { "line": 2, "column": 5, "offset": 5 }
            }
          },
          {
            "type": "element",
            "tagName": "strong",
            "properties": {},
            "children": [
              {
                "type": "text",
                "value": "compute-to-global-memory-access",
                "position": {
                  "start": { "line": 2, "column": 7, "offset": 7 },
                  "end": { "line": 2, "column": 38, "offset": 38 }
                }
              }
            ],
            "position": {
              "start": { "line": 2, "column": 5, "offset": 5 },
              "end": { "line": 2, "column": 40, "offset": 40 }
            }
          },
          {
            "type": "text",
            "value": " ratio has major implications on the performance of a CUDA kernel. We will refer to programs whose execution speed is limited by memory access throughput as memory-bound programs. In our example, the kernel will achieve no more than 250 giga floating-point operations per second (GFLOPS).",
            "position": {
              "start": { "line": 2, "column": 40, "offset": 40 },
              "end": { "line": 2, "column": 328, "offset": 328 }
            }
          }
        ],
        "position": {
          "start": { "line": 2, "column": 1, "offset": 1 },
          "end": { "line": 2, "column": 328, "offset": 328 }
        }
      },
      { "type": "text", "value": "\n" },
      {
        "type": "element",
        "tagName": "p",
        "properties": {},
        "children": [
          {
            "type": "text",
            "value": "DRAM bursting alone is not sufficient to realize the level of DRAM access bandwidth required by modern processors. In this post, I’ll talk more about how to achieve better memory parallelism.",
            "position": {
              "start": { "line": 4, "column": 1, "offset": 330 },
              "end": { "line": 4, "column": 192, "offset": 521 }
            }
          }
        ],
        "position": {
          "start": { "line": 4, "column": 1, "offset": 330 },
          "end": { "line": 4, "column": 192, "offset": 521 }
        }
      },
      { "type": "text", "value": "\n" },
      {
        "type": "element",
        "tagName": "h2",
        "properties": {},
        "children": [
          {
            "type": "text",
            "value": "Forms of Parallel Organization",
            "position": {
              "start": { "line": 6, "column": 4, "offset": 526 },
              "end": { "line": 6, "column": 34, "offset": 556 }
            }
          }
        ],
        "position": {
          "start": { "line": 6, "column": 1, "offset": 523 },
          "end": { "line": 6, "column": 34, "offset": 556 }
        }
      },
      { "type": "text", "value": "\n" },
      {
        "type": "element",
        "tagName": "ul",
        "properties": {},
        "children": [
          { "type": "text", "value": "\n" },
          {
            "type": "element",
            "tagName": "li",
            "properties": {},
            "children": [
              {
                "type": "text",
                "value": "banks",
                "position": {
                  "start": { "line": 8, "column": 3, "offset": 560 },
                  "end": { "line": 8, "column": 8, "offset": 565 }
                }
              }
            ],
            "position": {
              "start": { "line": 8, "column": 1, "offset": 558 },
              "end": { "line": 8, "column": 8, "offset": 565 }
            }
          },
          { "type": "text", "value": "\n" },
          {
            "type": "element",
            "tagName": "li",
            "properties": {},
            "children": [
              {
                "type": "text",
                "value": "channels",
                "position": {
                  "start": { "line": 9, "column": 3, "offset": 568 },
                  "end": { "line": 9, "column": 11, "offset": 576 }
                }
              }
            ],
            "position": {
              "start": { "line": 9, "column": 1, "offset": 566 },
              "end": { "line": 9, "column": 11, "offset": 576 }
            }
          },
          { "type": "text", "value": "\n" }
        ],
        "position": {
          "start": { "line": 8, "column": 1, "offset": 558 },
          "end": { "line": 9, "column": 11, "offset": 576 }
        }
      },
      { "type": "text", "value": "\n" },
      {
        "type": "element",
        "tagName": "p",
        "properties": {},
        "children": [
          {
            "type": "raw",
            "value": "<figure class=\"gatsby-resp-image-figure\" style=\"\">\n    <span\n      class=\"gatsby-resp-image-wrapper\"\n      style=\"position: relative; display: block; margin-left: auto; margin-right: auto;  max-width: 590px;\"\n    >\n      <a\n    class=\"gatsby-resp-image-link\"\n    href=\"/static/46b5fc4fac4cc0c278e6734391a3089d/7e3f6/channel%26banks.jpg\"\n    style=\"display: block\"\n    target=\"_blank\"\n    rel=\"noopener\"\n  >\n    <span\n    class=\"gatsby-resp-image-background-image\"\n    style=\"padding-bottom: 43.699999999999996%; position: relative; bottom: 0; left: 0; background-image: url('data:image/jpeg;base64,/9j/2wBDABALDA4MChAODQ4SERATGCgaGBYWGDEjJR0oOjM9PDkzODdASFxOQERXRTc4UG1RV19iZ2hnPk1xeXBkeFxlZ2P/2wBDARESEhgVGC8aGi9jQjhCY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2P/wgARCAAJABQDASIAAhEBAxEB/8QAGAAAAwEBAAAAAAAAAAAAAAAAAAIDAQX/xAAUAQEAAAAAAAAAAAAAAAAAAAAA/9oADAMBAAIQAxAAAAHtbSYwwf/EABoQAAEFAQAAAAAAAAAAAAAAAAABAhARMUH/2gAIAQEAAQUCo6mDY//EABQRAQAAAAAAAAAAAAAAAAAAABD/2gAIAQMBAT8BP//EABQRAQAAAAAAAAAAAAAAAAAAABD/2gAIAQIBAT8BP//EABUQAQEAAAAAAAAAAAAAAAAAAAEg/9oACAEBAAY/Amv/xAAZEAACAwEAAAAAAAAAAAAAAAABEQAQMZH/2gAIAQEAAT8hZQjxHFMmv//aAAwDAQACAAMAAAAQ0A//xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAEDAQE/ED//xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAECAQE/ED//xAAeEAEAAgIBBQAAAAAAAAAAAAABADERIRBBUWGh0f/aAAgBAQABPxBUsu63esS9lB7qr5AETZnr5hU97j//2Q=='); background-size: cover; display: block;\"\n  ></span>\n  <img\n        class=\"gatsby-resp-image-image\"\n        alt=\"Channel and banks\"\n        title=\"Channel and banks\"\n        src=\"/static/46b5fc4fac4cc0c278e6734391a3089d/88218/channel%26banks.jpg\"\n        srcset=\"/static/46b5fc4fac4cc0c278e6734391a3089d/7237a/channel%26banks.jpg 148w,\n/static/46b5fc4fac4cc0c278e6734391a3089d/0cfdf/channel%26banks.jpg 295w,\n/static/46b5fc4fac4cc0c278e6734391a3089d/88218/channel%26banks.jpg 590w,\n/static/46b5fc4fac4cc0c278e6734391a3089d/77d57/channel%26banks.jpg 885w,\n/static/46b5fc4fac4cc0c278e6734391a3089d/7e3f6/channel%26banks.jpg 1000w\"\n        sizes=\"(max-width: 590px) 100vw, 590px\"\n        loading=\"lazy\"\n      />\n  </a>\n    </span>\n    <figcaption class=\"gatsby-resp-image-figcaption\">Channel and banks</figcaption>\n  </figure>",
            "position": {
              "start": { "line": 11, "column": 1, "offset": 578 },
              "end": { "line": 11, "column": 42, "offset": 619 }
            }
          }
        ],
        "position": {
          "start": { "line": 11, "column": 1, "offset": 578 },
          "end": { "line": 11, "column": 42, "offset": 619 }
        }
      },
      { "type": "text", "value": "\n" },
      {
        "type": "element",
        "tagName": "ul",
        "properties": {},
        "children": [
          { "type": "text", "value": "\n" },
          {
            "type": "element",
            "tagName": "li",
            "properties": {},
            "children": [
              {
                "type": "text",
                "value": "A processor contains one or more channels.",
                "position": {
                  "start": { "line": 13, "column": 3, "offset": 623 },
                  "end": { "line": 13, "column": 45, "offset": 665 }
                }
              }
            ],
            "position": {
              "start": { "line": 13, "column": 1, "offset": 621 },
              "end": { "line": 13, "column": 45, "offset": 665 }
            }
          },
          { "type": "text", "value": "\n" },
          {
            "type": "element",
            "tagName": "li",
            "properties": {},
            "children": [
              {
                "type": "text",
                "value": "Each channel is a ",
                "position": {
                  "start": { "line": 14, "column": 3, "offset": 668 },
                  "end": { "line": 14, "column": 21, "offset": 686 }
                }
              },
              {
                "type": "element",
                "tagName": "strong",
                "properties": {},
                "children": [
                  {
                    "type": "text",
                    "value": "memory controller",
                    "position": {
                      "start": { "line": 14, "column": 23, "offset": 688 },
                      "end": { "line": 14, "column": 40, "offset": 705 }
                    }
                  }
                ],
                "position": {
                  "start": { "line": 14, "column": 21, "offset": 686 },
                  "end": { "line": 14, "column": 42, "offset": 707 }
                }
              },
              {
                "type": "text",
                "value": " with a ",
                "position": {
                  "start": { "line": 14, "column": 42, "offset": 707 },
                  "end": { "line": 14, "column": 50, "offset": 715 }
                }
              },
              {
                "type": "element",
                "tagName": "strong",
                "properties": {},
                "children": [
                  {
                    "type": "text",
                    "value": "bus",
                    "position": {
                      "start": { "line": 14, "column": 52, "offset": 717 },
                      "end": { "line": 14, "column": 55, "offset": 720 }
                    }
                  }
                ],
                "position": {
                  "start": { "line": 14, "column": 50, "offset": 715 },
                  "end": { "line": 14, "column": 57, "offset": 722 }
                }
              },
              {
                "type": "text",
                "value": " that connects a set of ",
                "position": {
                  "start": { "line": 14, "column": 57, "offset": 722 },
                  "end": { "line": 14, "column": 81, "offset": 746 }
                }
              },
              {
                "type": "element",
                "tagName": "strong",
                "properties": {},
                "children": [
                  {
                    "type": "text",
                    "value": "DRAM banks",
                    "position": {
                      "start": { "line": 14, "column": 83, "offset": 748 },
                      "end": { "line": 14, "column": 93, "offset": 758 }
                    }
                  }
                ],
                "position": {
                  "start": { "line": 14, "column": 81, "offset": 746 },
                  "end": { "line": 14, "column": 95, "offset": 760 }
                }
              },
              {
                "type": "text",
                "value": " to the processor.",
                "position": {
                  "start": { "line": 14, "column": 95, "offset": 760 },
                  "end": { "line": 14, "column": 113, "offset": 778 }
                }
              }
            ],
            "position": {
              "start": { "line": 14, "column": 1, "offset": 666 },
              "end": { "line": 14, "column": 113, "offset": 778 }
            }
          },
          { "type": "text", "value": "\n" }
        ],
        "position": {
          "start": { "line": 13, "column": 1, "offset": 621 },
          "end": { "line": 14, "column": 113, "offset": 778 }
        }
      },
      { "type": "text", "value": "\n" },
      {
        "type": "element",
        "tagName": "h3",
        "properties": {},
        "children": [
          {
            "type": "text",
            "value": "Bus",
            "position": {
              "start": { "line": 16, "column": 5, "offset": 784 },
              "end": { "line": 16, "column": 8, "offset": 787 }
            }
          }
        ],
        "position": {
          "start": { "line": 16, "column": 1, "offset": 780 },
          "end": { "line": 16, "column": 8, "offset": 787 }
        }
      },
      { "type": "text", "value": "\n" },
      {
        "type": "element",
        "tagName": "p",
        "properties": {},
        "children": [
          {
            "type": "text",
            "value": "The data transfer bandwidth of a bus is defined by its ",
            "position": {
              "start": { "line": 18, "column": 1, "offset": 789 },
              "end": { "line": 18, "column": 56, "offset": 844 }
            }
          },
          {
            "type": "element",
            "tagName": "em",
            "properties": {},
            "children": [
              {
                "type": "text",
                "value": "width",
                "position": {
                  "start": { "line": 18, "column": 57, "offset": 845 },
                  "end": { "line": 18, "column": 62, "offset": 850 }
                }
              }
            ],
            "position": {
              "start": { "line": 18, "column": 56, "offset": 844 },
              "end": { "line": 18, "column": 63, "offset": 851 }
            }
          },
          {
            "type": "text",
            "value": " and ",
            "position": {
              "start": { "line": 18, "column": 63, "offset": 851 },
              "end": { "line": 18, "column": 68, "offset": 856 }
            }
          },
          {
            "type": "element",
            "tagName": "em",
            "properties": {},
            "children": [
              {
                "type": "text",
                "value": "clock frequency",
                "position": {
                  "start": { "line": 18, "column": 69, "offset": 857 },
                  "end": { "line": 18, "column": 84, "offset": 872 }
                }
              }
            ],
            "position": {
              "start": { "line": 18, "column": 68, "offset": 856 },
              "end": { "line": 18, "column": 85, "offset": 873 }
            }
          },
          {
            "type": "text",
            "value": ".",
            "position": {
              "start": { "line": 18, "column": 85, "offset": 873 },
              "end": { "line": 18, "column": 86, "offset": 874 }
            }
          }
        ],
        "position": {
          "start": { "line": 18, "column": 1, "offset": 789 },
          "end": { "line": 18, "column": 86, "offset": 874 }
        }
      },
      { "type": "text", "value": "\n" },
      {
        "type": "element",
        "tagName": "p",
        "properties": {},
        "children": [
          {
            "type": "text",
            "value": "Modern double data rate (DDR) busses perform two data transfers per clock cycle:",
            "position": {
              "start": { "line": 20, "column": 1, "offset": 876 },
              "end": { "line": 20, "column": 81, "offset": 956 }
            }
          }
        ],
        "position": {
          "start": { "line": 20, "column": 1, "offset": 876 },
          "end": { "line": 20, "column": 81, "offset": 956 }
        }
      },
      { "type": "text", "value": "\n" },
      {
        "type": "element",
        "tagName": "ul",
        "properties": {},
        "children": [
          { "type": "text", "value": "\n" },
          {
            "type": "element",
            "tagName": "li",
            "properties": {},
            "children": [
              {
                "type": "text",
                "value": "one at the rising edge of each clock cycle",
                "position": {
                  "start": { "line": 22, "column": 3, "offset": 960 },
                  "end": { "line": 22, "column": 45, "offset": 1002 }
                }
              }
            ],
            "position": {
              "start": { "line": 22, "column": 1, "offset": 958 },
              "end": { "line": 22, "column": 45, "offset": 1002 }
            }
          },
          { "type": "text", "value": "\n" },
          {
            "type": "element",
            "tagName": "li",
            "properties": {},
            "children": [
              {
                "type": "text",
                "value": "one at the falling edge of each clock cycle",
                "position": {
                  "start": { "line": 23, "column": 3, "offset": 1005 },
                  "end": { "line": 23, "column": 46, "offset": 1048 }
                }
              }
            ],
            "position": {
              "start": { "line": 23, "column": 1, "offset": 1003 },
              "end": { "line": 23, "column": 46, "offset": 1048 }
            }
          },
          { "type": "text", "value": "\n" }
        ],
        "position": {
          "start": { "line": 22, "column": 1, "offset": 958 },
          "end": { "line": 23, "column": 46, "offset": 1048 }
        }
      },
      { "type": "text", "value": "\n" },
      {
        "type": "element",
        "tagName": "h4",
        "properties": {},
        "children": [
          {
            "type": "text",
            "value": "is DDR enough?",
            "position": {
              "start": { "line": 25, "column": 6, "offset": 1055 },
              "end": { "line": 25, "column": 20, "offset": 1069 }
            }
          }
        ],
        "position": {
          "start": { "line": 25, "column": 1, "offset": 1050 },
          "end": { "line": 25, "column": 20, "offset": 1069 }
        }
      },
      { "type": "text", "value": "\n" },
      {
        "type": "element",
        "tagName": "p",
        "properties": {},
        "children": [
          {
            "type": "text",
            "value": "For example, a 64-bit DDR bus with a clock frequency of 1 GHz has a bandwidth of ",
            "position": {
              "start": { "line": 27, "column": 1, "offset": 1071 },
              "end": { "line": 27, "column": 82, "offset": 1152 }
            }
          },
          {
            "type": "raw",
            "value": "<code class=\"language-text\">8B*2*1 GHz =16 GB/sec</code>",
            "position": {
              "start": { "line": 27, "column": 82, "offset": 1152 },
              "end": { "line": 27, "column": 105, "offset": 1175 }
            }
          },
          {
            "type": "text",
            "value": ". This seems to be a large number but is often ",
            "position": {
              "start": { "line": 27, "column": 105, "offset": 1175 },
              "end": { "line": 27, "column": 152, "offset": 1222 }
            }
          },
          {
            "type": "element",
            "tagName": "strong",
            "properties": {},
            "children": [
              {
                "type": "text",
                "value": "too small",
                "position": {
                  "start": { "line": 27, "column": 154, "offset": 1224 },
                  "end": { "line": 27, "column": 163, "offset": 1233 }
                }
              }
            ],
            "position": {
              "start": { "line": 27, "column": 152, "offset": 1222 },
              "end": { "line": 27, "column": 165, "offset": 1235 }
            }
          },
          {
            "type": "text",
            "value": " for modern CPUs and GPUs.",
            "position": {
              "start": { "line": 27, "column": 165, "offset": 1235 },
              "end": { "line": 27, "column": 191, "offset": 1261 }
            }
          }
        ],
        "position": {
          "start": { "line": 27, "column": 1, "offset": 1071 },
          "end": { "line": 27, "column": 191, "offset": 1261 }
        }
      },
      { "type": "text", "value": "\n" },
      {
        "type": "element",
        "tagName": "ul",
        "properties": {},
        "children": [
          { "type": "text", "value": "\n" },
          {
            "type": "element",
            "tagName": "li",
            "properties": {},
            "children": [
              {
                "type": "text",
                "value": "A modern CPU might require a memory bandwidth of at least 32 GB/s, it’s 2 channels for this example.",
                "position": {
                  "start": { "line": 29, "column": 3, "offset": 1265 },
                  "end": { "line": 29, "column": 103, "offset": 1365 }
                }
              }
            ],
            "position": {
              "start": { "line": 29, "column": 1, "offset": 1263 },
              "end": { "line": 29, "column": 103, "offset": 1365 }
            }
          },
          { "type": "text", "value": "\n" },
          {
            "type": "element",
            "tagName": "li",
            "properties": {},
            "children": [
              {
                "type": "text",
                "value": "a modern GPU might require 128 GB/s. For this example, it’s 8 channels.",
                "position": {
                  "start": { "line": 30, "column": 3, "offset": 1368 },
                  "end": { "line": 30, "column": 74, "offset": 1439 }
                }
              }
            ],
            "position": {
              "start": { "line": 30, "column": 1, "offset": 1366 },
              "end": { "line": 30, "column": 74, "offset": 1439 }
            }
          },
          { "type": "text", "value": "\n" }
        ],
        "position": {
          "start": { "line": 29, "column": 1, "offset": 1263 },
          "end": { "line": 30, "column": 74, "offset": 1439 }
        }
      },
      { "type": "text", "value": "\n" },
      {
        "type": "element",
        "tagName": "h3",
        "properties": {},
        "children": [
          {
            "type": "text",
            "value": "Banks",
            "position": {
              "start": { "line": 32, "column": 5, "offset": 1445 },
              "end": { "line": 32, "column": 10, "offset": 1450 }
            }
          }
        ],
        "position": {
          "start": { "line": 32, "column": 1, "offset": 1441 },
          "end": { "line": 32, "column": 10, "offset": 1450 }
        }
      },
      { "type": "text", "value": "\n" },
      {
        "type": "element",
        "tagName": "p",
        "properties": {},
        "children": [
          {
            "type": "text",
            "value": "The number of banks connected to a channel is determined by the what’s required to ",
            "position": {
              "start": { "line": 34, "column": 1, "offset": 1452 },
              "end": { "line": 34, "column": 84, "offset": 1535 }
            }
          },
          {
            "type": "element",
            "tagName": "strong",
            "properties": {},
            "children": [
              {
                "type": "text",
                "value": "fully utilize the data transfer bandwidth of the bus",
                "position": {
                  "start": { "line": 34, "column": 86, "offset": 1537 },
                  "end": { "line": 34, "column": 138, "offset": 1589 }
                }
              }
            ],
            "position": {
              "start": { "line": 34, "column": 84, "offset": 1535 },
              "end": { "line": 34, "column": 140, "offset": 1591 }
            }
          },
          {
            "type": "text",
            "value": ". This is illustrated in the picture below. Each bank contains an array of DRAM cells, the sensing amplifiers for accessing these cells, and the interface for delivering bursts of data to the bus.",
            "position": {
              "start": { "line": 34, "column": 140, "offset": 1591 },
              "end": { "line": 34, "column": 336, "offset": 1787 }
            }
          }
        ],
        "position": {
          "start": { "line": 34, "column": 1, "offset": 1452 },
          "end": { "line": 34, "column": 336, "offset": 1787 }
        }
      },
      { "type": "text", "value": "\n" },
      {
        "type": "element",
        "tagName": "p",
        "properties": {},
        "children": [
          {
            "type": "raw",
            "value": "<figure class=\"gatsby-resp-image-figure\" style=\"\">\n    <span\n      class=\"gatsby-resp-image-wrapper\"\n      style=\"position: relative; display: block; margin-left: auto; margin-right: auto;  max-width: 590px;\"\n    >\n      <a\n    class=\"gatsby-resp-image-link\"\n    href=\"/static/c18804ecc1f3c9991bb174711fc73701/e6d19/banks.jpg\"\n    style=\"display: block\"\n    target=\"_blank\"\n    rel=\"noopener\"\n  >\n    <span\n    class=\"gatsby-resp-image-background-image\"\n    style=\"padding-bottom: 44.766146993318486%; position: relative; bottom: 0; left: 0; background-image: url('data:image/jpeg;base64,/9j/2wBDABALDA4MChAODQ4SERATGCgaGBYWGDEjJR0oOjM9PDkzODdASFxOQERXRTc4UG1RV19iZ2hnPk1xeXBkeFxlZ2P/2wBDARESEhgVGC8aGi9jQjhCY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2P/wgARCAAJABQDASIAAhEBAxEB/8QAFwAAAwEAAAAAAAAAAAAAAAAAAAIDBf/EABQBAQAAAAAAAAAAAAAAAAAAAAD/2gAMAwEAAhADEAAAAdhLKBYP/8QAGhAAAgIDAAAAAAAAAAAAAAAAAQIRIQAQMf/aAAgBAQABBQJqyaCyD3X/xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAEDAQE/AT//xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAECAQE/AT//xAAZEAACAwEAAAAAAAAAAAAAAAAAQSAhgZH/2gAIAQEABj8CeD4XD//EABsQAAICAwEAAAAAAAAAAAAAAAERABAhMWFR/9oACAEBAAE/IT0THw4MYRHkKSz7g1DYr//aAAwDAQACAAMAAAAQw8//xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAEDAQE/ED//xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAECAQE/ED//xAAeEAEAAgEEAwAAAAAAAAAAAAABADERECFhoXGBwf/aAAgBAQABPxDkgw7LuAEULVTyUMxEWFl9gOn3PsKn/9k='); background-size: cover; display: block;\"\n  ></span>\n  <img\n        class=\"gatsby-resp-image-image\"\n        alt=\"banks\"\n        title=\"banks\"\n        src=\"/static/c18804ecc1f3c9991bb174711fc73701/88218/banks.jpg\"\n        srcset=\"/static/c18804ecc1f3c9991bb174711fc73701/7237a/banks.jpg 148w,\n/static/c18804ecc1f3c9991bb174711fc73701/0cfdf/banks.jpg 295w,\n/static/c18804ecc1f3c9991bb174711fc73701/88218/banks.jpg 590w,\n/static/c18804ecc1f3c9991bb174711fc73701/77d57/banks.jpg 885w,\n/static/c18804ecc1f3c9991bb174711fc73701/e6d19/banks.jpg 898w\"\n        sizes=\"(max-width: 590px) 100vw, 590px\"\n        loading=\"lazy\"\n      />\n  </a>\n    </span>\n    <figcaption class=\"gatsby-resp-image-figcaption\">banks</figcaption>\n  </figure>",
            "position": {
              "start": { "line": 36, "column": 1, "offset": 1789 },
              "end": { "line": 36, "column": 22, "offset": 1810 }
            }
          }
        ],
        "position": {
          "start": { "line": 36, "column": 1, "offset": 1789 },
          "end": { "line": 36, "column": 22, "offset": 1810 }
        }
      },
      { "type": "text", "value": "\n" },
      {
        "type": "element",
        "tagName": "p",
        "properties": {},
        "children": [
          {
            "type": "text",
            "value": "(More about interleaved data distribution later…)",
            "position": {
              "start": { "line": 38, "column": 1, "offset": 1812 },
              "end": { "line": 38, "column": 52, "offset": 1863 }
            }
          }
        ],
        "position": {
          "start": { "line": 38, "column": 1, "offset": 1812 },
          "end": { "line": 38, "column": 52, "offset": 1863 }
        }
      }
    ],
    "position": {
      "start": { "line": 1, "column": 1, "offset": 0 },
      "end": { "line": 39, "column": 1, "offset": 1864 }
    }
  }
}
