{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 22:16:40 2021 " "Info: Processing started: Thu Apr 01 22:16:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU-16 -c ALU-16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU-16 -c ALU-16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "B " "Info: Assuming node \"B\" is an undefined clock" {  } { { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 0 232 400 16 "B" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "B" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -16 232 400 0 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "A " "Info: Assuming node \"A\" is an undefined clock" {  } { { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 328 240 408 344 "A" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "A" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst4 " "Info: Detected gated clock \"inst4\" as buffer" {  } { { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 304 488 552 352 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -24 488 552 24 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B " "Info: No valid register-to-register data paths exist for clock \"B\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CP " "Info: No valid register-to-register data paths exist for clock \"CP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "A " "Info: No valid register-to-register data paths exist for clock \"A\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "IR-16:inst1\|IR-8:inst\|inst7 D10 B 1.205 ns register " "Info: tsu for register \"IR-16:inst1\|IR-8:inst\|inst7\" (data pin = \"D10\", clock pin = \"B\") is 1.205 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.252 ns + Longest pin register " "Info: + Longest pin to register delay is 8.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns D10 1 PIN PIN_69 2 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_69; Fanout = 2; PIN Node = 'D10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D10 } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 440 328 496 456 "D10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.798 ns) + CELL(0.460 ns) 8.252 ns IR-16:inst1\|IR-8:inst\|inst7 2 REG LCFF_X22_Y1_N5 2 " "Info: 2: + IC(6.798 ns) + CELL(0.460 ns) = 8.252 ns; Loc. = LCFF_X22_Y1_N5; Fanout = 2; REG Node = 'IR-16:inst1\|IR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.258 ns" { D10 IR-16:inst1|IR-8:inst|inst7 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 704 464 528 784 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 17.62 % ) " "Info: Total cell delay = 1.454 ns ( 17.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.798 ns ( 82.38 % ) " "Info: Total interconnect delay = 6.798 ns ( 82.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.252 ns" { D10 IR-16:inst1|IR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.252 ns" { D10 {} D10~combout {} IR-16:inst1|IR-8:inst|inst7 {} } { 0.000ns 0.000ns 6.798ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 704 464 528 784 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B destination 7.007 ns - Shortest register " "Info: - Shortest clock path from clock \"B\" to destination register is 7.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns B 1 CLK PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'B'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 0 232 400 16 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.206 ns) 2.890 ns inst3 2 COMB LCCOMB_X19_Y10_N8 1 " "Info: 2: + IC(1.554 ns) + CELL(0.206 ns) = 2.890 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { B inst3 } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -24 488 552 24 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.530 ns) + CELL(0.000 ns) 5.420 ns inst3~clkctrl 3 COMB CLKCTRL_G2 16 " "Info: 3: + IC(2.530 ns) + CELL(0.000 ns) = 5.420 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.530 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -24 488 552 24 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 7.007 ns IR-16:inst1\|IR-8:inst\|inst7 4 REG LCFF_X22_Y1_N5 2 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 7.007 ns; Loc. = LCFF_X22_Y1_N5; Fanout = 2; REG Node = 'IR-16:inst1\|IR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst3~clkctrl IR-16:inst1|IR-8:inst|inst7 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 704 464 528 784 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.002 ns ( 28.57 % ) " "Info: Total cell delay = 2.002 ns ( 28.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.005 ns ( 71.43 % ) " "Info: Total interconnect delay = 5.005 ns ( 71.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.007 ns" { B inst3 inst3~clkctrl IR-16:inst1|IR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.007 ns" { B {} B~combout {} inst3 {} inst3~clkctrl {} IR-16:inst1|IR-8:inst|inst7 {} } { 0.000ns 0.000ns 1.554ns 2.530ns 0.921ns } { 0.000ns 1.130ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.252 ns" { D10 IR-16:inst1|IR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.252 ns" { D10 {} D10~combout {} IR-16:inst1|IR-8:inst|inst7 {} } { 0.000ns 0.000ns 6.798ns } { 0.000ns 0.994ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.007 ns" { B inst3 inst3~clkctrl IR-16:inst1|IR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.007 ns" { B {} B~combout {} inst3 {} inst3~clkctrl {} IR-16:inst1|IR-8:inst|inst7 {} } { 0.000ns 0.000ns 1.554ns 2.530ns 0.921ns } { 0.000ns 1.130ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP F15 IR-16:inst1\|IR-8:inst1\|inst5 25.877 ns register " "Info: tco from clock \"CP\" to destination pin \"F15\" through register \"IR-16:inst1\|IR-8:inst1\|inst5\" is 25.877 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 7.116 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 7.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -16 232 400 0 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.366 ns) 2.999 ns inst3 2 COMB LCCOMB_X19_Y10_N8 1 " "Info: 2: + IC(1.483 ns) + CELL(0.366 ns) = 2.999 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { CP inst3 } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -24 488 552 24 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.530 ns) + CELL(0.000 ns) 5.529 ns inst3~clkctrl 3 COMB CLKCTRL_G2 16 " "Info: 3: + IC(2.530 ns) + CELL(0.000 ns) = 5.529 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.530 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -24 488 552 24 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 7.116 ns IR-16:inst1\|IR-8:inst1\|inst5 4 REG LCFF_X22_Y1_N9 2 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 7.116 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 2; REG Node = 'IR-16:inst1\|IR-8:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst3~clkctrl IR-16:inst1|IR-8:inst1|inst5 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 592 464 528 672 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.182 ns ( 30.66 % ) " "Info: Total cell delay = 2.182 ns ( 30.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.934 ns ( 69.34 % ) " "Info: Total interconnect delay = 4.934 ns ( 69.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.116 ns" { CP inst3 inst3~clkctrl IR-16:inst1|IR-8:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.116 ns" { CP {} CP~combout {} inst3 {} inst3~clkctrl {} IR-16:inst1|IR-8:inst1|inst5 {} } { 0.000ns 0.000ns 1.483ns 2.530ns 0.921ns } { 0.000ns 1.150ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 592 464 528 672 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.457 ns + Longest register pin " "Info: + Longest register to pin delay is 18.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR-16:inst1\|IR-8:inst1\|inst5 1 REG LCFF_X22_Y1_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N9; Fanout = 2; REG Node = 'IR-16:inst1\|IR-8:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR-16:inst1|IR-8:inst1|inst5 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 592 464 528 672 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.650 ns) 1.431 ns ALU-16:inst\|74181:inst\|52~51 2 COMB LCCOMB_X22_Y1_N18 3 " "Info: 2: + IC(0.781 ns) + CELL(0.650 ns) = 1.431 ns; Loc. = LCCOMB_X22_Y1_N18; Fanout = 3; COMB Node = 'ALU-16:inst\|74181:inst\|52~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { IR-16:inst1|IR-8:inst1|inst5 ALU-16:inst|74181:inst|52~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.534 ns) 3.031 ns ALU-16:inst\|74182:inst1\|10~95 3 COMB LCCOMB_X24_Y1_N2 3 " "Info: 3: + IC(1.066 ns) + CELL(0.534 ns) = 3.031 ns; Loc. = LCCOMB_X24_Y1_N2; Fanout = 3; COMB Node = 'ALU-16:inst\|74182:inst1\|10~95'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { ALU-16:inst|74181:inst|52~51 ALU-16:inst|74182:inst1|10~95 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 32 352 416 104 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.206 ns) 4.659 ns ALU-16:inst\|74182:inst1\|31~90 4 COMB LCCOMB_X21_Y2_N2 2 " "Info: 4: + IC(1.422 ns) + CELL(0.206 ns) = 4.659 ns; Loc. = LCCOMB_X21_Y2_N2; Fanout = 2; COMB Node = 'ALU-16:inst\|74182:inst1\|31~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { ALU-16:inst|74182:inst1|10~95 ALU-16:inst|74182:inst1|31~90 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.616 ns) 6.732 ns ALU-16:inst\|74182:inst1\|29~40 5 COMB LCCOMB_X16_Y3_N12 5 " "Info: 5: + IC(1.457 ns) + CELL(0.616 ns) = 6.732 ns; Loc. = LCCOMB_X16_Y3_N12; Fanout = 5; COMB Node = 'ALU-16:inst\|74182:inst1\|29~40'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { ALU-16:inst|74182:inst1|31~90 ALU-16:inst|74182:inst1|29~40 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.650 ns) 7.788 ns ALU-16:inst\|74181:inst4\|75~100 6 COMB LCCOMB_X16_Y3_N14 1 " "Info: 6: + IC(0.406 ns) + CELL(0.650 ns) = 7.788 ns; Loc. = LCCOMB_X16_Y3_N14; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst4\|75~100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { ALU-16:inst|74182:inst1|29~40 ALU-16:inst|74181:inst4|75~100 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.624 ns) 8.794 ns ALU-16:inst\|74181:inst4\|75~101 7 COMB LCCOMB_X16_Y3_N16 2 " "Info: 7: + IC(0.382 ns) + CELL(0.624 ns) = 8.794 ns; Loc. = LCCOMB_X16_Y3_N16; Fanout = 2; COMB Node = 'ALU-16:inst\|74181:inst4\|75~101'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { ALU-16:inst|74181:inst4|75~100 ALU-16:inst|74181:inst4|75~101 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.647 ns) 9.834 ns ALU-16:inst\|74181:inst4\|74~42 8 COMB LCCOMB_X16_Y3_N20 1 " "Info: 8: + IC(0.393 ns) + CELL(0.647 ns) = 9.834 ns; Loc. = LCCOMB_X16_Y3_N20; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst4\|74~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { ALU-16:inst|74181:inst4|75~101 ALU-16:inst|74181:inst4|74~42 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.206 ns) 11.115 ns ALU-16:inst\|74181:inst4\|77 9 COMB LCCOMB_X16_Y2_N6 1 " "Info: 9: + IC(1.075 ns) + CELL(0.206 ns) = 11.115 ns; Loc. = LCCOMB_X16_Y2_N6; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst4\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { ALU-16:inst|74181:inst4|74~42 ALU-16:inst|74181:inst4|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.066 ns) + CELL(3.276 ns) 18.457 ns F15 10 PIN PIN_165 0 " "Info: 10: + IC(4.066 ns) + CELL(3.276 ns) = 18.457 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'F15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.342 ns" { ALU-16:inst|74181:inst4|77 F15 } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 288 1528 1704 304 "F15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.409 ns ( 40.14 % ) " "Info: Total cell delay = 7.409 ns ( 40.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.048 ns ( 59.86 % ) " "Info: Total interconnect delay = 11.048 ns ( 59.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.457 ns" { IR-16:inst1|IR-8:inst1|inst5 ALU-16:inst|74181:inst|52~51 ALU-16:inst|74182:inst1|10~95 ALU-16:inst|74182:inst1|31~90 ALU-16:inst|74182:inst1|29~40 ALU-16:inst|74181:inst4|75~100 ALU-16:inst|74181:inst4|75~101 ALU-16:inst|74181:inst4|74~42 ALU-16:inst|74181:inst4|77 F15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.457 ns" { IR-16:inst1|IR-8:inst1|inst5 {} ALU-16:inst|74181:inst|52~51 {} ALU-16:inst|74182:inst1|10~95 {} ALU-16:inst|74182:inst1|31~90 {} ALU-16:inst|74182:inst1|29~40 {} ALU-16:inst|74181:inst4|75~100 {} ALU-16:inst|74181:inst4|75~101 {} ALU-16:inst|74181:inst4|74~42 {} ALU-16:inst|74181:inst4|77 {} F15 {} } { 0.000ns 0.781ns 1.066ns 1.422ns 1.457ns 0.406ns 0.382ns 0.393ns 1.075ns 4.066ns } { 0.000ns 0.650ns 0.534ns 0.206ns 0.616ns 0.650ns 0.624ns 0.647ns 0.206ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.116 ns" { CP inst3 inst3~clkctrl IR-16:inst1|IR-8:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.116 ns" { CP {} CP~combout {} inst3 {} inst3~clkctrl {} IR-16:inst1|IR-8:inst1|inst5 {} } { 0.000ns 0.000ns 1.483ns 2.530ns 0.921ns } { 0.000ns 1.150ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.457 ns" { IR-16:inst1|IR-8:inst1|inst5 ALU-16:inst|74181:inst|52~51 ALU-16:inst|74182:inst1|10~95 ALU-16:inst|74182:inst1|31~90 ALU-16:inst|74182:inst1|29~40 ALU-16:inst|74181:inst4|75~100 ALU-16:inst|74181:inst4|75~101 ALU-16:inst|74181:inst4|74~42 ALU-16:inst|74181:inst4|77 F15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.457 ns" { IR-16:inst1|IR-8:inst1|inst5 {} ALU-16:inst|74181:inst|52~51 {} ALU-16:inst|74182:inst1|10~95 {} ALU-16:inst|74182:inst1|31~90 {} ALU-16:inst|74182:inst1|29~40 {} ALU-16:inst|74181:inst4|75~100 {} ALU-16:inst|74181:inst4|75~101 {} ALU-16:inst|74181:inst4|74~42 {} ALU-16:inst|74181:inst4|77 {} F15 {} } { 0.000ns 0.781ns 1.066ns 1.422ns 1.457ns 0.406ns 0.382ns 0.393ns 1.075ns 4.066ns } { 0.000ns 0.650ns 0.534ns 0.206ns 0.616ns 0.650ns 0.624ns 0.647ns 0.206ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "S1 F15 25.361 ns Longest " "Info: Longest tpd from source pin \"S1\" to destination pin \"F15\" is 25.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns S1 1 PIN PIN_208 16 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_208; Fanout = 16; PIN Node = 'S1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 560 1216 1384 576 "S1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.104 ns) + CELL(0.624 ns) 8.722 ns ALU-16:inst\|74181:inst3\|44~17 2 COMB LCCOMB_X16_Y2_N26 2 " "Info: 2: + IC(7.104 ns) + CELL(0.624 ns) = 8.722 ns; Loc. = LCCOMB_X16_Y2_N26; Fanout = 2; COMB Node = 'ALU-16:inst\|74181:inst3\|44~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.728 ns" { S1 ALU-16:inst|74181:inst3|44~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.651 ns) 10.085 ns ALU-16:inst\|74181:inst3\|75~87 3 COMB LCCOMB_X16_Y2_N18 2 " "Info: 3: + IC(0.712 ns) + CELL(0.651 ns) = 10.085 ns; Loc. = LCCOMB_X16_Y2_N18; Fanout = 2; COMB Node = 'ALU-16:inst\|74181:inst3\|75~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { ALU-16:inst|74181:inst3|44~17 ALU-16:inst|74181:inst3|75~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.776 ns) + CELL(0.370 ns) 12.231 ns ALU-16:inst\|74181:inst3\|63~226 4 COMB LCCOMB_X22_Y1_N2 3 " "Info: 4: + IC(1.776 ns) + CELL(0.370 ns) = 12.231 ns; Loc. = LCCOMB_X22_Y1_N2; Fanout = 3; COMB Node = 'ALU-16:inst\|74181:inst3\|63~226'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { ALU-16:inst|74181:inst3|75~87 ALU-16:inst|74181:inst3|63~226 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 56 1128 1192 128 "63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.837 ns) + CELL(0.624 ns) 14.692 ns ALU-16:inst\|74181:inst4\|75~100 5 COMB LCCOMB_X16_Y3_N14 1 " "Info: 5: + IC(1.837 ns) + CELL(0.624 ns) = 14.692 ns; Loc. = LCCOMB_X16_Y3_N14; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst4\|75~100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { ALU-16:inst|74181:inst3|63~226 ALU-16:inst|74181:inst4|75~100 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.624 ns) 15.698 ns ALU-16:inst\|74181:inst4\|75~101 6 COMB LCCOMB_X16_Y3_N16 2 " "Info: 6: + IC(0.382 ns) + CELL(0.624 ns) = 15.698 ns; Loc. = LCCOMB_X16_Y3_N16; Fanout = 2; COMB Node = 'ALU-16:inst\|74181:inst4\|75~101'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { ALU-16:inst|74181:inst4|75~100 ALU-16:inst|74181:inst4|75~101 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.647 ns) 16.738 ns ALU-16:inst\|74181:inst4\|74~42 7 COMB LCCOMB_X16_Y3_N20 1 " "Info: 7: + IC(0.393 ns) + CELL(0.647 ns) = 16.738 ns; Loc. = LCCOMB_X16_Y3_N20; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst4\|74~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { ALU-16:inst|74181:inst4|75~101 ALU-16:inst|74181:inst4|74~42 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.206 ns) 18.019 ns ALU-16:inst\|74181:inst4\|77 8 COMB LCCOMB_X16_Y2_N6 1 " "Info: 8: + IC(1.075 ns) + CELL(0.206 ns) = 18.019 ns; Loc. = LCCOMB_X16_Y2_N6; Fanout = 1; COMB Node = 'ALU-16:inst\|74181:inst4\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { ALU-16:inst|74181:inst4|74~42 ALU-16:inst|74181:inst4|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.066 ns) + CELL(3.276 ns) 25.361 ns F15 9 PIN PIN_165 0 " "Info: 9: + IC(4.066 ns) + CELL(3.276 ns) = 25.361 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'F15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.342 ns" { ALU-16:inst|74181:inst4|77 F15 } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 288 1528 1704 304 "F15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.016 ns ( 31.61 % ) " "Info: Total cell delay = 8.016 ns ( 31.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.345 ns ( 68.39 % ) " "Info: Total interconnect delay = 17.345 ns ( 68.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "25.361 ns" { S1 ALU-16:inst|74181:inst3|44~17 ALU-16:inst|74181:inst3|75~87 ALU-16:inst|74181:inst3|63~226 ALU-16:inst|74181:inst4|75~100 ALU-16:inst|74181:inst4|75~101 ALU-16:inst|74181:inst4|74~42 ALU-16:inst|74181:inst4|77 F15 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "25.361 ns" { S1 {} S1~combout {} ALU-16:inst|74181:inst3|44~17 {} ALU-16:inst|74181:inst3|75~87 {} ALU-16:inst|74181:inst3|63~226 {} ALU-16:inst|74181:inst4|75~100 {} ALU-16:inst|74181:inst4|75~101 {} ALU-16:inst|74181:inst4|74~42 {} ALU-16:inst|74181:inst4|77 {} F15 {} } { 0.000ns 0.000ns 7.104ns 0.712ns 1.776ns 1.837ns 0.382ns 0.393ns 1.075ns 4.066ns } { 0.000ns 0.994ns 0.624ns 0.651ns 0.370ns 0.624ns 0.624ns 0.647ns 0.206ns 3.276ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "IR-16:inst2\|IR-8:inst1\|inst5 D3 CP 0.601 ns register " "Info: th for register \"IR-16:inst2\|IR-8:inst1\|inst5\" (data pin = \"D3\", clock pin = \"CP\") is 0.601 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 7.456 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 7.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -16 232 400 0 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.624 ns) 3.254 ns inst4 2 COMB LCCOMB_X19_Y10_N10 1 " "Info: 2: + IC(1.480 ns) + CELL(0.624 ns) = 3.254 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 1; COMB Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { CP inst4 } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 304 488 552 352 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.615 ns) + CELL(0.000 ns) 5.869 ns inst4~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(2.615 ns) + CELL(0.000 ns) = 5.869 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 304 488 552 352 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 7.456 ns IR-16:inst2\|IR-8:inst1\|inst5 4 REG LCFF_X22_Y1_N19 2 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 7.456 ns; Loc. = LCFF_X22_Y1_N19; Fanout = 2; REG Node = 'IR-16:inst2\|IR-8:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst4~clkctrl IR-16:inst2|IR-8:inst1|inst5 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 592 464 528 672 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.440 ns ( 32.73 % ) " "Info: Total cell delay = 2.440 ns ( 32.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.016 ns ( 67.27 % ) " "Info: Total interconnect delay = 5.016 ns ( 67.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.456 ns" { CP inst4 inst4~clkctrl IR-16:inst2|IR-8:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.456 ns" { CP {} CP~combout {} inst4 {} inst4~clkctrl {} IR-16:inst2|IR-8:inst1|inst5 {} } { 0.000ns 0.000ns 1.480ns 2.615ns 0.921ns } { 0.000ns 1.150ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 592 464 528 672 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.161 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D3 1 PIN PIN_82 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 2; PIN Node = 'D3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } } { "ALU-16_for_Test.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 552 328 496 568 "D3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.727 ns) + CELL(0.460 ns) 7.161 ns IR-16:inst2\|IR-8:inst1\|inst5 2 REG LCFF_X22_Y1_N19 2 " "Info: 2: + IC(5.727 ns) + CELL(0.460 ns) = 7.161 ns; Loc. = LCFF_X22_Y1_N19; Fanout = 2; REG Node = 'IR-16:inst2\|IR-8:inst1\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { D3 IR-16:inst2|IR-8:inst1|inst5 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "F:/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 592 464 528 672 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 20.03 % ) " "Info: Total cell delay = 1.434 ns ( 20.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.727 ns ( 79.97 % ) " "Info: Total interconnect delay = 5.727 ns ( 79.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.161 ns" { D3 IR-16:inst2|IR-8:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.161 ns" { D3 {} D3~combout {} IR-16:inst2|IR-8:inst1|inst5 {} } { 0.000ns 0.000ns 5.727ns } { 0.000ns 0.974ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.456 ns" { CP inst4 inst4~clkctrl IR-16:inst2|IR-8:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.456 ns" { CP {} CP~combout {} inst4 {} inst4~clkctrl {} IR-16:inst2|IR-8:inst1|inst5 {} } { 0.000ns 0.000ns 1.480ns 2.615ns 0.921ns } { 0.000ns 1.150ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.161 ns" { D3 IR-16:inst2|IR-8:inst1|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.161 ns" { D3 {} D3~combout {} IR-16:inst2|IR-8:inst1|inst5 {} } { 0.000ns 0.000ns 5.727ns } { 0.000ns 0.974ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 22:16:43 2021 " "Info: Processing ended: Thu Apr 01 22:16:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
