read -sv run_verilog_mid/adder_32b_8_87_b2e48b31075b544783c8b7941e15108a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_87_b2e48b31075b544783c8b7941e15108a_yosys.v
