
Osciloscope.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000006  00800200  00000972  00000a06  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000972  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000a11  00800206  00800206  00000a0c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000a0c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000a3c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000e8  00000000  00000000  00000a7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001619  00000000  00000000  00000b64  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ef1  00000000  00000000  0000217d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000b3e  00000000  00000000  0000306e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000240  00000000  00000000  00003bac  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000082f  00000000  00000000  00003dec  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000005df  00000000  00000000  0000461b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000c0  00000000  00000000  00004bfa  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	8e c0       	rjmp	.+284    	; 0x122 <__bad_interrupt>
   6:	00 00       	nop
   8:	8c c0       	rjmp	.+280    	; 0x122 <__bad_interrupt>
   a:	00 00       	nop
   c:	8a c0       	rjmp	.+276    	; 0x122 <__bad_interrupt>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	fc c2       	rjmp	.+1528   	; 0x63e <__vector_17>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	5e c0       	rjmp	.+188    	; 0x122 <__bad_interrupt>
  66:	00 00       	nop
  68:	5c c0       	rjmp	.+184    	; 0x122 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	fd c2       	rjmp	.+1530   	; 0x670 <__vector_29>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	57 c3       	rjmp	.+1710   	; 0x740 <__vector_36>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	e2 e7       	ldi	r30, 0x72	; 114
  fc:	f9 e0       	ldi	r31, 0x09	; 9
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a6 30       	cpi	r26, 0x06	; 6
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	2c e0       	ldi	r18, 0x0C	; 12
 110:	a6 e0       	ldi	r26, 0x06	; 6
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a7 31       	cpi	r26, 0x17	; 23
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	b0 d0       	rcall	.+352    	; 0x280 <main>
 120:	26 c4       	rjmp	.+2124   	; 0x96e <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <init_adc>:
 124:	ea e7       	ldi	r30, 0x7A	; 122
 126:	f0 e0       	ldi	r31, 0x00	; 0
 128:	90 81       	ld	r25, Z
 12a:	9c 68       	ori	r25, 0x8C	; 140
 12c:	90 83       	st	Z, r25
 12e:	ec e7       	ldi	r30, 0x7C	; 124
 130:	f0 e0       	ldi	r31, 0x00	; 0
 132:	80 83       	st	Z, r24
 134:	90 81       	ld	r25, Z
 136:	90 62       	ori	r25, 0x20	; 32
 138:	90 83       	st	Z, r25
 13a:	21 e0       	ldi	r18, 0x01	; 1
 13c:	30 e0       	ldi	r19, 0x00	; 0
 13e:	a9 01       	movw	r20, r18
 140:	02 c0       	rjmp	.+4      	; 0x146 <init_adc+0x22>
 142:	44 0f       	add	r20, r20
 144:	55 1f       	adc	r21, r21
 146:	8a 95       	dec	r24
 148:	e2 f7       	brpl	.-8      	; 0x142 <init_adc+0x1e>
 14a:	ee e7       	ldi	r30, 0x7E	; 126
 14c:	f0 e0       	ldi	r31, 0x00	; 0
 14e:	40 83       	st	Z, r20
 150:	80 81       	ld	r24, Z
 152:	80 95       	com	r24
 154:	80 83       	st	Z, r24
 156:	8f ef       	ldi	r24, 0xFF	; 255
 158:	80 93 7d 00 	sts	0x007D, r24	; 0x80007d <__TEXT_REGION_LENGTH__+0x70007d>
 15c:	08 95       	ret

0000015e <init_timer1>:
unsigned char Amplitude_ref;
unsigned int x;
volatile char SampleReady = 0;

void init_timer1(unsigned int sps){
	TCCR1A = 0;
 15e:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	TCCR1B = 0;
 162:	e1 e8       	ldi	r30, 0x81	; 129
 164:	f0 e0       	ldi	r31, 0x00	; 0
 166:	10 82       	st	Z, r1
	TCNT1 = 0;
 168:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
 16c:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	TCCR1B |=(1<<WGM12)|(1<<CS11)|(1<<CS10); //CTC mode
 170:	20 81       	ld	r18, Z
 172:	2b 60       	ori	r18, 0x0B	; 11
 174:	20 83       	st	Z, r18
	
	OCR1A = (250000/sps)-1; //=(16.000.000*(1/sps)-64)/64
 176:	9c 01       	movw	r18, r24
 178:	40 e0       	ldi	r20, 0x00	; 0
 17a:	50 e0       	ldi	r21, 0x00	; 0
 17c:	60 e9       	ldi	r22, 0x90	; 144
 17e:	70 ed       	ldi	r23, 0xD0	; 208
 180:	83 e0       	ldi	r24, 0x03	; 3
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	b6 d3       	rcall	.+1900   	; 0x8f2 <__divmodsi4>
 186:	21 50       	subi	r18, 0x01	; 1
 188:	31 09       	sbc	r19, r1
 18a:	30 93 89 00 	sts	0x0089, r19	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
 18e:	20 93 88 00 	sts	0x0088, r18	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
	TIMSK1 |=(1<<OCIE1A); //interrupt when TCNNT1=OCR1A value
 192:	ef e6       	ldi	r30, 0x6F	; 111
 194:	f0 e0       	ldi	r31, 0x00	; 0
 196:	80 81       	ld	r24, Z
 198:	82 60       	ori	r24, 0x02	; 2
 19a:	80 83       	st	Z, r24
 19c:	08 95       	ret

0000019e <adc_packet_send>:
}

void adc_packet_send(volatile char *ptr){
 19e:	ef 92       	push	r14
 1a0:	ff 92       	push	r15
 1a2:	0f 93       	push	r16
 1a4:	1f 93       	push	r17
 1a6:	cf 93       	push	r28
 1a8:	df 93       	push	r29
 1aa:	cd b7       	in	r28, 0x3d	; 61
 1ac:	de b7       	in	r29, 0x3e	; 62
 1ae:	fc 01       	movw	r30, r24
		adc_send[j] = *ptr;
		ptr++;
		j++;
	}
	putsUSART1(adc_send, record_length3+6);
}
 1b0:	0d b7       	in	r16, 0x3d	; 61
 1b2:	1e b7       	in	r17, 0x3e	; 62
	TIMSK1 |=(1<<OCIE1A); //interrupt when TCNNT1=OCR1A value
}

void adc_packet_send(volatile char *ptr){
	int j = 5;
	char adc_send[record_length3 + 7];
 1b4:	80 91 04 07 	lds	r24, 0x0704	; 0x800704 <record_length3>
 1b8:	90 91 05 07 	lds	r25, 0x0705	; 0x800705 <record_length3+0x1>
 1bc:	07 96       	adiw	r24, 0x07	; 7
 1be:	2d b7       	in	r18, 0x3d	; 61
 1c0:	3e b7       	in	r19, 0x3e	; 62
 1c2:	28 1b       	sub	r18, r24
 1c4:	39 0b       	sbc	r19, r25
 1c6:	0f b6       	in	r0, 0x3f	; 63
 1c8:	f8 94       	cli
 1ca:	3e bf       	out	0x3e, r19	; 62
 1cc:	0f be       	out	0x3f, r0	; 63
 1ce:	2d bf       	out	0x3d, r18	; 61
 1d0:	8d b7       	in	r24, 0x3d	; 61
 1d2:	9e b7       	in	r25, 0x3e	; 62
 1d4:	01 96       	adiw	r24, 0x01	; 1
 1d6:	7c 01       	movw	r14, r24
	int totlen = record_length3+7;
 1d8:	80 91 04 07 	lds	r24, 0x0704	; 0x800704 <record_length3>
 1dc:	90 91 05 07 	lds	r25, 0x0705	; 0x800705 <record_length3+0x1>
 1e0:	07 96       	adiw	r24, 0x07	; 7
	char len2 = totlen;
	char len1 = (totlen >> 8);
	adc_send[0] = 0x55;
 1e2:	25 e5       	ldi	r18, 0x55	; 85
 1e4:	ad b7       	in	r26, 0x3d	; 61
 1e6:	be b7       	in	r27, 0x3e	; 62
 1e8:	11 96       	adiw	r26, 0x01	; 1
 1ea:	2c 93       	st	X, r18
	adc_send[1] = 0xAA;
 1ec:	2a ea       	ldi	r18, 0xAA	; 170
 1ee:	d7 01       	movw	r26, r14
 1f0:	11 96       	adiw	r26, 0x01	; 1
 1f2:	2c 93       	st	X, r18
 1f4:	11 97       	sbiw	r26, 0x01	; 1
	adc_send[2] = len1;
 1f6:	12 96       	adiw	r26, 0x02	; 2
 1f8:	9c 93       	st	X, r25
 1fa:	12 97       	sbiw	r26, 0x02	; 2
	adc_send[3] = len2;
 1fc:	13 96       	adiw	r26, 0x03	; 3
 1fe:	8c 93       	st	X, r24
 200:	13 97       	sbiw	r26, 0x03	; 3
	adc_send[4] = 0x02;
 202:	82 e0       	ldi	r24, 0x02	; 2
 204:	14 96       	adiw	r26, 0x04	; 4
 206:	8c 93       	st	X, r24
	char check = 0;
	adc_send[record_length3 + 5] = check;
 208:	a0 91 04 07 	lds	r26, 0x0704	; 0x800704 <record_length3>
 20c:	b0 91 05 07 	lds	r27, 0x0705	; 0x800705 <record_length3+0x1>
 210:	ae 0d       	add	r26, r14
 212:	bf 1d       	adc	r27, r15
 214:	15 96       	adiw	r26, 0x05	; 5
 216:	1c 92       	st	X, r1
	adc_send[record_length3 + 6] = check;
 218:	a0 91 04 07 	lds	r26, 0x0704	; 0x800704 <record_length3>
 21c:	b0 91 05 07 	lds	r27, 0x0705	; 0x800705 <record_length3+0x1>
 220:	ae 0d       	add	r26, r14
 222:	bf 1d       	adc	r27, r15
 224:	16 96       	adiw	r26, 0x06	; 6
 226:	1c 92       	st	X, r1
	
	while(j < record_length3+5){
 228:	80 91 04 07 	lds	r24, 0x0704	; 0x800704 <record_length3>
 22c:	90 91 05 07 	lds	r25, 0x0705	; 0x800705 <record_length3+0x1>
 230:	05 96       	adiw	r24, 0x05	; 5
 232:	06 97       	sbiw	r24, 0x06	; 6
 234:	8c f0       	brlt	.+34     	; 0x258 <adc_packet_send+0xba>
 236:	d7 01       	movw	r26, r14
 238:	15 96       	adiw	r26, 0x05	; 5
 23a:	45 e0       	ldi	r20, 0x05	; 5
 23c:	50 e0       	ldi	r21, 0x00	; 0
		adc_send[j] = *ptr;
 23e:	91 91       	ld	r25, Z+
 240:	9d 93       	st	X+, r25
		ptr++;
		j++;
 242:	4f 5f       	subi	r20, 0xFF	; 255
 244:	5f 4f       	sbci	r21, 0xFF	; 255
	adc_send[4] = 0x02;
	char check = 0;
	adc_send[record_length3 + 5] = check;
	adc_send[record_length3 + 6] = check;
	
	while(j < record_length3+5){
 246:	20 91 04 07 	lds	r18, 0x0704	; 0x800704 <record_length3>
 24a:	30 91 05 07 	lds	r19, 0x0705	; 0x800705 <record_length3+0x1>
 24e:	2b 5f       	subi	r18, 0xFB	; 251
 250:	3f 4f       	sbci	r19, 0xFF	; 255
 252:	42 17       	cp	r20, r18
 254:	53 07       	cpc	r21, r19
 256:	9c f3       	brlt	.-26     	; 0x23e <adc_packet_send+0xa0>
		adc_send[j] = *ptr;
		ptr++;
		j++;
	}
	putsUSART1(adc_send, record_length3+6);
 258:	60 91 04 07 	lds	r22, 0x0704	; 0x800704 <record_length3>
 25c:	70 91 05 07 	lds	r23, 0x0705	; 0x800705 <record_length3+0x1>
 260:	6a 5f       	subi	r22, 0xFA	; 250
 262:	7f 4f       	sbci	r23, 0xFF	; 255
 264:	c7 01       	movw	r24, r14
 266:	2a d3       	rcall	.+1620   	; 0x8bc <putsUSART1>
}
 268:	0f b6       	in	r0, 0x3f	; 63
 26a:	f8 94       	cli
 26c:	1e bf       	out	0x3e, r17	; 62
 26e:	0f be       	out	0x3f, r0	; 63
 270:	0d bf       	out	0x3d, r16	; 61
 272:	df 91       	pop	r29
 274:	cf 91       	pop	r28
 276:	1f 91       	pop	r17
 278:	0f 91       	pop	r16
 27a:	ff 90       	pop	r15
 27c:	ef 90       	pop	r14
 27e:	08 95       	ret

00000280 <main>:

int main(void)
{
	init_adc(0x00);
 280:	80 e0       	ldi	r24, 0x00	; 0
 282:	50 df       	rcall	.-352    	; 0x124 <init_adc>
	uart_Init(16);
 284:	80 e1       	ldi	r24, 0x10	; 16
 286:	90 e0       	ldi	r25, 0x00	; 0
 288:	ed d2       	rcall	.+1498   	; 0x864 <uart_Init>
	uart0_Init(16);
 28a:	80 e1       	ldi	r24, 0x10	; 16
 28c:	90 e0       	ldi	r25, 0x00	; 0
	SPI_MasterInit();
 28e:	fc d2       	rcall	.+1528   	; 0x888 <uart0_Init>
	sei();
 290:	b1 d2       	rcall	.+1378   	; 0x7f4 <SPI_MasterInit>
	init_timer1(100);
 292:	78 94       	sei
 294:	84 e6       	ldi	r24, 0x64	; 100
 296:	90 e0       	ldi	r25, 0x00	; 0
 298:	62 df       	rcall	.-316    	; 0x15e <init_timer1>
					}	
					}
				else if(sample_flag == 0){
					if(adc_send_done == 2){
						adc_packet_send(adc_buffer1);
						adc_send_done = 1;	
 29a:	d1 e0       	ldi	r29, 0x01	; 1
			//if(record_length3 > 0){
			if (flagADC == 1){
				if(sample_flag == 1){
					if(adc_send_done == 1){
						adc_packet_send(adc_buffer2);
						adc_send_done = 2;
 29c:	68 94       	set
 29e:	66 24       	eor	r6, r6
 2a0:	61 f8       	bld	r6, 1
			break;
			
			case 2:

			if (flagUART == 0){
				sample_rate = data_buffer[5];
 2a2:	0f 2e       	mov	r0, r31
 2a4:	fb e0       	ldi	r31, 0x0B	; 11
 2a6:	cf 2e       	mov	r12, r31
 2a8:	fc e0       	ldi	r31, 0x0C	; 12
 2aa:	df 2e       	mov	r13, r31
 2ac:	f0 2d       	mov	r31, r0
				if(record_length3 < record_length_min){
					record_length3 = record_length_min;
				}
				
				//init_timer1(sample_rate3);
				OCR1A = (250000/sample_rate3)-1;
 2ae:	0f 2e       	mov	r0, r31
 2b0:	f8 e8       	ldi	r31, 0x88	; 136
 2b2:	4f 2e       	mov	r4, r31
 2b4:	51 2c       	mov	r5, r1
 2b6:	f0 2d       	mov	r31, r0
			
			break;
		
			case 3:
			if(flagUART == 0){
				OCR1A = 24; // sample rate 10000 sps
 2b8:	0f 2e       	mov	r0, r31
 2ba:	f8 e1       	ldi	r31, 0x18	; 24
 2bc:	2f 2e       	mov	r2, r31
 2be:	31 2c       	mov	r3, r1
 2c0:	f0 2d       	mov	r31, r0
				Shape = 3; //sinus
 2c2:	0f 2e       	mov	r0, r31
 2c4:	f3 e0       	ldi	r31, 0x03	; 3
 2c6:	7f 2e       	mov	r7, r31
 2c8:	f0 2d       	mov	r31, r0
				Amplitude = 0xff; //3,3V
 2ca:	cf ef       	ldi	r28, 0xFF	; 255
				
					Bodeplot_Send[0] = 0x55;
 2cc:	0f 2e       	mov	r0, r31
 2ce:	f3 e1       	ldi	r31, 0x13	; 19
 2d0:	ef 2e       	mov	r14, r31
 2d2:	f2 e0       	ldi	r31, 0x02	; 2
 2d4:	ff 2e       	mov	r15, r31
 2d6:	f0 2d       	mov	r31, r0
				Shape = 0;
				Amplitude = 0;
				Frequency = 0;
			}
			
			data_return[0] = 0x55; //sync
 2d8:	0d e0       	ldi	r16, 0x0D	; 13
 2da:	17 e0       	ldi	r17, 0x07	; 7
	sei();
	init_timer1(100);

	while (1)
	{	
		switch(type){
 2dc:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <type>
 2e0:	82 30       	cpi	r24, 0x02	; 2
 2e2:	09 f4       	brne	.+2      	; 0x2e6 <main+0x66>
 2e4:	7d c0       	rjmp	.+250    	; 0x3e0 <main+0x160>
 2e6:	83 30       	cpi	r24, 0x03	; 3
 2e8:	09 f4       	brne	.+2      	; 0x2ec <main+0x6c>
 2ea:	3d c1       	rjmp	.+634    	; 0x566 <__LOCK_REGION_LENGTH__+0x166>
 2ec:	81 30       	cpi	r24, 0x01	; 1
 2ee:	b1 f7       	brne	.-20     	; 0x2dc <main+0x5c>
			
			case 1:
			if(flagUART == 0){
 2f0:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <flagUART>
 2f4:	81 11       	cpse	r24, r1
 2f6:	f2 cf       	rjmp	.-28     	; 0x2dc <main+0x5c>
			flagUART = 1;
 2f8:	d0 93 04 02 	sts	0x0204, r29	; 0x800204 <flagUART>
		
			BTN = data_buffer[5];
 2fc:	f6 01       	movw	r30, r12
 2fe:	85 81       	ldd	r24, Z+5	; 0x05
 300:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <BTN>
			SW = data_buffer[6];
 304:	96 81       	ldd	r25, Z+6	; 0x06
 306:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <SW>
			
			if (BTN==0){
 30a:	81 11       	cpse	r24, r1
 30c:	17 c0       	rjmp	.+46     	; 0x33c <main+0xbc>
				if (ActiveIndicator == 0){
 30e:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <ActiveIndicator>
 312:	81 11       	cpse	r24, r1
 314:	03 c0       	rjmp	.+6      	; 0x31c <main+0x9c>
					Shape = SW;
 316:	90 93 0e 02 	sts	0x020E, r25	; 0x80020e <Shape>
 31a:	09 c0       	rjmp	.+18     	; 0x32e <main+0xae>
				}
				if (ActiveIndicator == 1){
 31c:	81 30       	cpi	r24, 0x01	; 1
 31e:	19 f4       	brne	.+6      	; 0x326 <main+0xa6>
					Amplitude = SW;
 320:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <Amplitude>
 324:	04 c0       	rjmp	.+8      	; 0x32e <main+0xae>
				}
				if (ActiveIndicator == 2){
 326:	82 30       	cpi	r24, 0x02	; 2
 328:	11 f4       	brne	.+4      	; 0x32e <main+0xae>
					Frequency = SW;
 32a:	90 93 0c 02 	sts	0x020C, r25	; 0x80020c <Frequency>
				}
				
				MCU_to_FPGA(Shape,Amplitude,Frequency);
 32e:	40 91 0c 02 	lds	r20, 0x020C	; 0x80020c <Frequency>
 332:	60 91 0d 02 	lds	r22, 0x020D	; 0x80020d <Amplitude>
 336:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <Shape>
 33a:	66 d2       	rcall	.+1228   	; 0x808 <MCU_to_FPGA>
			}
			
			if (BTN==1){
 33c:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <BTN>
 340:	81 30       	cpi	r24, 0x01	; 1
 342:	89 f4       	brne	.+34     	; 0x366 <main+0xe6>
				if (ActiveIndicator == 2){
 344:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <ActiveIndicator>
 348:	82 30       	cpi	r24, 0x02	; 2
 34a:	19 f4       	brne	.+6      	; 0x352 <main+0xd2>
					ActiveIndicator = 0;
 34c:	10 92 0f 02 	sts	0x020F, r1	; 0x80020f <ActiveIndicator>
 350:	29 c0       	rjmp	.+82     	; 0x3a4 <main+0x124>
				}
				else if (ActiveIndicator == 0){
 352:	81 11       	cpse	r24, r1
 354:	03 c0       	rjmp	.+6      	; 0x35c <main+0xdc>
					ActiveIndicator = 1;
 356:	d0 93 0f 02 	sts	0x020F, r29	; 0x80020f <ActiveIndicator>
 35a:	24 c0       	rjmp	.+72     	; 0x3a4 <main+0x124>
				}
				else if (ActiveIndicator == 1){
 35c:	81 30       	cpi	r24, 0x01	; 1
 35e:	11 f5       	brne	.+68     	; 0x3a4 <main+0x124>
					ActiveIndicator = 2;
 360:	60 92 0f 02 	sts	0x020F, r6	; 0x80020f <ActiveIndicator>
 364:	1f c0       	rjmp	.+62     	; 0x3a4 <main+0x124>
				}
			}
			
			if (BTN==2){
 366:	82 30       	cpi	r24, 0x02	; 2
 368:	99 f4       	brne	.+38     	; 0x390 <main+0x110>
				if (start_stop == 0){
 36a:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <start_stop>
 36e:	81 11       	cpse	r24, r1
 370:	62 c1       	rjmp	.+708    	; 0x636 <__LOCK_REGION_LENGTH__+0x236>
					MCU_to_FPGA(Shape,Amplitude,Frequency); //start generator
 372:	40 91 0c 02 	lds	r20, 0x020C	; 0x80020c <Frequency>
 376:	60 91 0d 02 	lds	r22, 0x020D	; 0x80020d <Amplitude>
 37a:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <Shape>
					start_stop = 1;
 37e:	44 d2       	rcall	.+1160   	; 0x808 <MCU_to_FPGA>
 380:	d0 93 0b 02 	sts	0x020B, r29	; 0x80020b <start_stop>
				}
				if (start_stop == 1){
					MCU_to_FPGA(0,0,0); //stop generator
 384:	40 e0       	ldi	r20, 0x00	; 0
 386:	60 e0       	ldi	r22, 0x00	; 0
 388:	80 e0       	ldi	r24, 0x00	; 0
 38a:	3e d2       	rcall	.+1148   	; 0x808 <MCU_to_FPGA>
					start_stop = 0;
 38c:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <start_stop>
				}
			}

			if (BTN==3){
 390:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <BTN>
 394:	83 30       	cpi	r24, 0x03	; 3
 396:	31 f4       	brne	.+12     	; 0x3a4 <main+0x124>
				Shape = 0;
 398:	10 92 0e 02 	sts	0x020E, r1	; 0x80020e <Shape>
				Amplitude = 0;
 39c:	10 92 0d 02 	sts	0x020D, r1	; 0x80020d <Amplitude>
				Frequency = 0;
 3a0:	10 92 0c 02 	sts	0x020C, r1	; 0x80020c <Frequency>
			}
			
			data_return[0] = 0x55; //sync
 3a4:	85 e5       	ldi	r24, 0x55	; 85
 3a6:	f8 01       	movw	r30, r16
 3a8:	80 83       	st	Z, r24
			data_return[1] = 0xAA; //sync
 3aa:	8a ea       	ldi	r24, 0xAA	; 170
 3ac:	81 83       	std	Z+1, r24	; 0x01
			data_return[2] = 0x00; //length
 3ae:	12 82       	std	Z+2, r1	; 0x02
			data_return[3] = 0x0b; //length
 3b0:	8b e0       	ldi	r24, 0x0B	; 11
 3b2:	83 83       	std	Z+3, r24	; 0x03
			data_return[4] = 0x01; //type
 3b4:	d4 83       	std	Z+4, r29	; 0x04
			data_return[5] = ActiveIndicator; // indicator
 3b6:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <ActiveIndicator>
 3ba:	85 83       	std	Z+5, r24	; 0x05
			data_return[6] = Shape; // shape
 3bc:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <Shape>
 3c0:	86 83       	std	Z+6, r24	; 0x06
			data_return[7] = Amplitude; // amplitude
 3c2:	80 91 0d 02 	lds	r24, 0x020D	; 0x80020d <Amplitude>
 3c6:	87 83       	std	Z+7, r24	; 0x07
			data_return[8] = Frequency; // frequency
 3c8:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <Frequency>
			data_return[9] = 0x00; //checksum
 3cc:	80 87       	std	Z+8, r24	; 0x08
			data_return[10] = 0x00; //checksum
 3ce:	11 86       	std	Z+9, r1	; 0x09
			
			putsUSART1(data_return,10);
 3d0:	12 86       	std	Z+10, r1	; 0x0a
 3d2:	6a e0       	ldi	r22, 0x0A	; 10
 3d4:	70 e0       	ldi	r23, 0x00	; 0
 3d6:	c8 01       	movw	r24, r16
 3d8:	71 d2       	rcall	.+1250   	; 0x8bc <putsUSART1>
			type = 0; // Reset type, s? knapper kun registreres 1 gang
 3da:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <type>
 3de:	7e cf       	rjmp	.-260    	; 0x2dc <main+0x5c>
			case 0:
			break;
			
			case 2:

			if (flagUART == 0){
 3e0:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <flagUART>
 3e4:	81 11       	cpse	r24, r1
 3e6:	9c c0       	rjmp	.+312    	; 0x520 <__LOCK_REGION_LENGTH__+0x120>
				sample_rate = data_buffer[5];
 3e8:	f6 01       	movw	r30, r12
 3ea:	85 81       	ldd	r24, Z+5	; 0x05
 3ec:	80 93 06 07 	sts	0x0706, r24	; 0x800706 <sample_rate>
				sample_rate2 = data_buffer[6];
 3f0:	86 81       	ldd	r24, Z+6	; 0x06
 3f2:	80 93 1c 07 	sts	0x071C, r24	; 0x80071c <sample_rate2>
				sample_rate3 = (sample_rate<<8)|sample_rate2;
 3f6:	20 91 06 07 	lds	r18, 0x0706	; 0x800706 <sample_rate>
 3fa:	80 91 1c 07 	lds	r24, 0x071C	; 0x80071c <sample_rate2>
 3fe:	90 e0       	ldi	r25, 0x00	; 0
 400:	92 2b       	or	r25, r18
 402:	90 93 09 0c 	sts	0x0C09, r25	; 0x800c09 <sample_rate3+0x1>
 406:	80 93 08 0c 	sts	0x0C08, r24	; 0x800c08 <sample_rate3>
				
				record_length = data_buffer[7];
 40a:	87 81       	ldd	r24, Z+7	; 0x07
 40c:	90 e0       	ldi	r25, 0x00	; 0
 40e:	90 93 06 0b 	sts	0x0B06, r25	; 0x800b06 <record_length+0x1>
 412:	80 93 05 0b 	sts	0x0B05, r24	; 0x800b05 <record_length>
				record_length2 = data_buffer[8];
 416:	80 85       	ldd	r24, Z+8	; 0x08
 418:	90 e0       	ldi	r25, 0x00	; 0
 41a:	90 93 08 0b 	sts	0x0B08, r25	; 0x800b08 <record_length2+0x1>
 41e:	80 93 07 0b 	sts	0x0B07, r24	; 0x800b07 <record_length2>
				record_length3 = (record_length<<8)|record_length2;
 422:	80 91 05 0b 	lds	r24, 0x0B05	; 0x800b05 <record_length>
 426:	90 91 06 0b 	lds	r25, 0x0B06	; 0x800b06 <record_length+0x1>
 42a:	20 91 07 0b 	lds	r18, 0x0B07	; 0x800b07 <record_length2>
 42e:	30 91 08 0b 	lds	r19, 0x0B08	; 0x800b08 <record_length2+0x1>
 432:	98 2f       	mov	r25, r24
 434:	88 27       	eor	r24, r24
 436:	82 2b       	or	r24, r18
 438:	93 2b       	or	r25, r19
 43a:	90 93 05 07 	sts	0x0705, r25	; 0x800705 <record_length3+0x1>
 43e:	80 93 04 07 	sts	0x0704, r24	; 0x800704 <record_length3>

				long calc1 = 7;
				long calc2 = -11520;
				record_length_min = -1*((calc1*sample_rate3)/(calc2+sample_rate3))+1;
 442:	80 90 08 0c 	lds	r8, 0x0C08	; 0x800c08 <sample_rate3>
 446:	90 90 09 0c 	lds	r9, 0x0C09	; 0x800c09 <sample_rate3+0x1>
 44a:	20 91 08 0c 	lds	r18, 0x0C08	; 0x800c08 <sample_rate3>
 44e:	30 91 09 0c 	lds	r19, 0x0C09	; 0x800c09 <sample_rate3+0x1>
 452:	09 2c       	mov	r0, r9
 454:	00 0c       	add	r0, r0
 456:	aa 08       	sbc	r10, r10
 458:	bb 08       	sbc	r11, r11
 45a:	d5 01       	movw	r26, r10
 45c:	c4 01       	movw	r24, r8
 45e:	88 0f       	add	r24, r24
 460:	99 1f       	adc	r25, r25
 462:	aa 1f       	adc	r26, r26
 464:	bb 1f       	adc	r27, r27
 466:	88 0f       	add	r24, r24
 468:	99 1f       	adc	r25, r25
 46a:	aa 1f       	adc	r26, r26
 46c:	bb 1f       	adc	r27, r27
 46e:	88 0f       	add	r24, r24
 470:	99 1f       	adc	r25, r25
 472:	aa 1f       	adc	r26, r26
 474:	bb 1f       	adc	r27, r27
 476:	bc 01       	movw	r22, r24
 478:	cd 01       	movw	r24, r26
 47a:	68 19       	sub	r22, r8
 47c:	79 09       	sbc	r23, r9
 47e:	8a 09       	sbc	r24, r10
 480:	9b 09       	sbc	r25, r11
 482:	49 01       	movw	r8, r18
 484:	33 0f       	add	r19, r19
 486:	aa 08       	sbc	r10, r10
 488:	bb 08       	sbc	r11, r11
 48a:	a5 01       	movw	r20, r10
 48c:	94 01       	movw	r18, r8
 48e:	3d 52       	subi	r19, 0x2D	; 45
 490:	41 09       	sbc	r20, r1
 492:	51 09       	sbc	r21, r1
 494:	2e d2       	rcall	.+1116   	; 0x8f2 <__divmodsi4>
 496:	81 e0       	ldi	r24, 0x01	; 1
 498:	90 e0       	ldi	r25, 0x00	; 0
 49a:	a0 e0       	ldi	r26, 0x00	; 0
 49c:	b0 e0       	ldi	r27, 0x00	; 0
 49e:	82 1b       	sub	r24, r18
 4a0:	93 0b       	sbc	r25, r19
 4a2:	a4 0b       	sbc	r26, r20
 4a4:	b5 0b       	sbc	r27, r21
 4a6:	80 93 18 07 	sts	0x0718, r24	; 0x800718 <record_length_min>
 4aa:	90 93 19 07 	sts	0x0719, r25	; 0x800719 <record_length_min+0x1>
 4ae:	a0 93 1a 07 	sts	0x071A, r26	; 0x80071a <record_length_min+0x2>
 4b2:	b0 93 1b 07 	sts	0x071B, r27	; 0x80071b <record_length_min+0x3>
				if(record_length3 < record_length_min){
 4b6:	80 91 04 07 	lds	r24, 0x0704	; 0x800704 <record_length3>
 4ba:	90 91 05 07 	lds	r25, 0x0705	; 0x800705 <record_length3+0x1>
 4be:	40 91 18 07 	lds	r20, 0x0718	; 0x800718 <record_length_min>
 4c2:	50 91 19 07 	lds	r21, 0x0719	; 0x800719 <record_length_min+0x1>
 4c6:	60 91 1a 07 	lds	r22, 0x071A	; 0x80071a <record_length_min+0x2>
 4ca:	70 91 1b 07 	lds	r23, 0x071B	; 0x80071b <record_length_min+0x3>
 4ce:	09 2e       	mov	r0, r25
 4d0:	00 0c       	add	r0, r0
 4d2:	aa 0b       	sbc	r26, r26
 4d4:	bb 0b       	sbc	r27, r27
 4d6:	84 17       	cp	r24, r20
 4d8:	95 07       	cpc	r25, r21
 4da:	a6 07       	cpc	r26, r22
 4dc:	b7 07       	cpc	r27, r23
 4de:	64 f4       	brge	.+24     	; 0x4f8 <__LOCK_REGION_LENGTH__+0xf8>
					record_length3 = record_length_min;
 4e0:	80 91 18 07 	lds	r24, 0x0718	; 0x800718 <record_length_min>
 4e4:	90 91 19 07 	lds	r25, 0x0719	; 0x800719 <record_length_min+0x1>
 4e8:	a0 91 1a 07 	lds	r26, 0x071A	; 0x80071a <record_length_min+0x2>
 4ec:	b0 91 1b 07 	lds	r27, 0x071B	; 0x80071b <record_length_min+0x3>
 4f0:	90 93 05 07 	sts	0x0705, r25	; 0x800705 <record_length3+0x1>
 4f4:	80 93 04 07 	sts	0x0704, r24	; 0x800704 <record_length3>
				}
				
				//init_timer1(sample_rate3);
				OCR1A = (250000/sample_rate3)-1;
 4f8:	20 91 08 0c 	lds	r18, 0x0C08	; 0x800c08 <sample_rate3>
 4fc:	30 91 09 0c 	lds	r19, 0x0C09	; 0x800c09 <sample_rate3+0x1>
 500:	03 2e       	mov	r0, r19
 502:	00 0c       	add	r0, r0
 504:	44 0b       	sbc	r20, r20
 506:	55 0b       	sbc	r21, r21
 508:	60 e9       	ldi	r22, 0x90	; 144
 50a:	70 ed       	ldi	r23, 0xD0	; 208
 50c:	83 e0       	ldi	r24, 0x03	; 3
 50e:	90 e0       	ldi	r25, 0x00	; 0
 510:	f0 d1       	rcall	.+992    	; 0x8f2 <__divmodsi4>
 512:	21 50       	subi	r18, 0x01	; 1
 514:	31 09       	sbc	r19, r1
 516:	f2 01       	movw	r30, r4
 518:	31 83       	std	Z+1, r19	; 0x01
 51a:	20 83       	st	Z, r18
				flagUART = 1;
 51c:	d0 93 04 02 	sts	0x0204, r29	; 0x800204 <flagUART>
				}
			//if(record_length3 > 0){
			if (flagADC == 1){
 520:	80 91 0c 07 	lds	r24, 0x070C	; 0x80070c <flagADC>
 524:	81 30       	cpi	r24, 0x01	; 1
 526:	09 f0       	breq	.+2      	; 0x52a <__LOCK_REGION_LENGTH__+0x12a>
				if(sample_flag == 1){
 528:	d9 ce       	rjmp	.-590    	; 0x2dc <main+0x5c>
 52a:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <sample_flag>
 52e:	81 30       	cpi	r24, 0x01	; 1
					if(adc_send_done == 1){
 530:	51 f4       	brne	.+20     	; 0x546 <__LOCK_REGION_LENGTH__+0x146>
 532:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <adc_send_done>
 536:	81 30       	cpi	r24, 0x01	; 1
						adc_packet_send(adc_buffer2);
 538:	99 f4       	brne	.+38     	; 0x560 <__LOCK_REGION_LENGTH__+0x160>
 53a:	8d e1       	ldi	r24, 0x1D	; 29
 53c:	97 e0       	ldi	r25, 0x07	; 7
 53e:	2f de       	rcall	.-930    	; 0x19e <adc_packet_send>
						adc_send_done = 2;
 540:	60 92 02 02 	sts	0x0202, r6	; 0x800202 <adc_send_done>
					}	
					}
				else if(sample_flag == 0){
 544:	0d c0       	rjmp	.+26     	; 0x560 <__LOCK_REGION_LENGTH__+0x160>
 546:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <sample_flag>
 54a:	81 11       	cpse	r24, r1
					if(adc_send_done == 2){
 54c:	09 c0       	rjmp	.+18     	; 0x560 <__LOCK_REGION_LENGTH__+0x160>
 54e:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <adc_send_done>
 552:	82 30       	cpi	r24, 0x02	; 2
						adc_packet_send(adc_buffer1);
 554:	29 f4       	brne	.+10     	; 0x560 <__LOCK_REGION_LENGTH__+0x160>
 556:	8c e1       	ldi	r24, 0x1C	; 28
 558:	93 e0       	ldi	r25, 0x03	; 3
 55a:	21 de       	rcall	.-958    	; 0x19e <adc_packet_send>
						adc_send_done = 1;	
 55c:	d0 93 02 02 	sts	0x0202, r29	; 0x800202 <adc_send_done>
					}
				}
				flagADC = 0;
 560:	10 92 0c 07 	sts	0x070C, r1	; 0x80070c <flagADC>
 564:	bb ce       	rjmp	.-650    	; 0x2dc <main+0x5c>
			
			
			break;
		
			case 3:
			if(flagUART == 0){
 566:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <flagUART>
 56a:	81 11       	cpse	r24, r1
 56c:	b7 ce       	rjmp	.-658    	; 0x2dc <main+0x5c>
				OCR1A = 24; // sample rate 10000 sps
 56e:	f2 01       	movw	r30, r4
 570:	31 82       	std	Z+1, r3	; 0x01
 572:	20 82       	st	Z, r2
				Shape = 3; //sinus
 574:	70 92 0e 02 	sts	0x020E, r7	; 0x80020e <Shape>
				Amplitude = 0xff; //3,3V
 578:	c0 93 0d 02 	sts	0x020D, r28	; 0x80020d <Amplitude>
				
					Bodeplot_Send[0] = 0x55;
 57c:	85 e5       	ldi	r24, 0x55	; 85
 57e:	f7 01       	movw	r30, r14
 580:	80 83       	st	Z, r24
					Bodeplot_Send[1] = 0xAA;
 582:	8a ea       	ldi	r24, 0xAA	; 170
 584:	81 83       	std	Z+1, r24	; 0x01
					Bodeplot_Send[2] = 0x01;
					Bodeplot_Send[3] = 0x06;
 586:	d2 83       	std	Z+2, r29	; 0x02
 588:	86 e0       	ldi	r24, 0x06	; 6
					Bodeplot_Send[4] = 0x03;
 58a:	83 83       	std	Z+3, r24	; 0x03
				
				for(j=0; j<255; j++){
 58c:	74 82       	std	Z+4, r7	; 0x04
 58e:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <j>
					Frequency = (j);
 592:	40 e0       	ldi	r20, 0x00	; 0
 594:	40 93 0c 02 	sts	0x020C, r20	; 0x80020c <Frequency>

					MCU_to_FPGA(Shape,Amplitude,Frequency);
 598:	60 91 0d 02 	lds	r22, 0x020D	; 0x80020d <Amplitude>
 59c:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <Shape>
 5a0:	33 d1       	rcall	.+614    	; 0x808 <MCU_to_FPGA>

					Amplitude_min = 0xff; // sikre at sample er mindre første gang
 5a2:	c0 93 09 07 	sts	0x0709, r28	; 0x800709 <Amplitude_min>
					Amplitude_max = 0x00; // sikre at sample er større første gang
 5a6:	10 92 0a 07 	sts	0x070A, r1	; 0x80070a <Amplitude_max>

					for(x=0; x<=10000; x++){
 5aa:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <x+0x1>
 5ae:	10 92 1a 03 	sts	0x031A, r1	; 0x80031a <x>
 5b2:	4c 2f       	mov	r20, r28
 5b4:	30 e0       	ldi	r19, 0x00	; 0
 5b6:	80 e0       	ldi	r24, 0x00	; 0
 5b8:	90 e0       	ldi	r25, 0x00	; 0
						if (SampleReady == 1){
 5ba:	20 91 0a 02 	lds	r18, 0x020A	; 0x80020a <SampleReady>
 5be:	21 30       	cpi	r18, 0x01	; 1
 5c0:	79 f4       	brne	.+30     	; 0x5e0 <__LOCK_REGION_LENGTH__+0x1e0>
							SampleReady = 0;
 5c2:	10 92 0a 02 	sts	0x020A, r1	; 0x80020a <SampleReady>
							if (Sample < Amplitude_min){
 5c6:	20 91 16 0c 	lds	r18, 0x0C16	; 0x800c16 <Sample>
 5ca:	24 17       	cp	r18, r20
 5cc:	10 f4       	brcc	.+4      	; 0x5d2 <__LOCK_REGION_LENGTH__+0x1d2>
								Amplitude_min = Sample;
 5ce:	40 91 16 0c 	lds	r20, 0x0C16	; 0x800c16 <Sample>
							}
							if (Sample > Amplitude_max){
 5d2:	20 91 16 0c 	lds	r18, 0x0C16	; 0x800c16 <Sample>
 5d6:	32 17       	cp	r19, r18
 5d8:	20 f4       	brcc	.+8      	; 0x5e2 <__LOCK_REGION_LENGTH__+0x1e2>
								Amplitude_max = Sample;
 5da:	30 91 16 0c 	lds	r19, 0x0C16	; 0x800c16 <Sample>
 5de:	01 c0       	rjmp	.+2      	; 0x5e2 <__LOCK_REGION_LENGTH__+0x1e2>
							}
						}
						else{
							x--;
 5e0:	01 97       	sbiw	r24, 0x01	; 1
					MCU_to_FPGA(Shape,Amplitude,Frequency);

					Amplitude_min = 0xff; // sikre at sample er mindre første gang
					Amplitude_max = 0x00; // sikre at sample er større første gang

					for(x=0; x<=10000; x++){
 5e2:	01 96       	adiw	r24, 0x01	; 1
 5e4:	81 31       	cpi	r24, 0x11	; 17
 5e6:	f7 e2       	ldi	r31, 0x27	; 39
 5e8:	9f 07       	cpc	r25, r31
 5ea:	38 f3       	brcs	.-50     	; 0x5ba <__LOCK_REGION_LENGTH__+0x1ba>
 5ec:	90 93 1b 03 	sts	0x031B, r25	; 0x80031b <x+0x1>
 5f0:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <x>
 5f4:	30 93 0a 07 	sts	0x070A, r19	; 0x80070a <Amplitude_max>
 5f8:	40 93 09 07 	sts	0x0709, r20	; 0x800709 <Amplitude_min>
						else{
							x--;
						}
					}

					Amplitude_Bodeplot = (Amplitude_max - Amplitude_min);
 5fc:	34 1b       	sub	r19, r20
 5fe:	30 93 0b 07 	sts	0x070B, r19	; 0x80070b <Amplitude_Bodeplot>
					Bodeplot_Send[j+6] = Amplitude_Bodeplot;
 602:	40 91 19 03 	lds	r20, 0x0319	; 0x800319 <j>
 606:	e4 2f       	mov	r30, r20
 608:	f0 e0       	ldi	r31, 0x00	; 0
 60a:	ed 5e       	subi	r30, 0xED	; 237
 60c:	fd 4f       	sbci	r31, 0xFD	; 253
 60e:	36 83       	std	Z+6, r19	; 0x06
					Bodeplot_Send[1] = 0xAA;
					Bodeplot_Send[2] = 0x01;
					Bodeplot_Send[3] = 0x06;
					Bodeplot_Send[4] = 0x03;
				
				for(j=0; j<255; j++){
 610:	4f 5f       	subi	r20, 0xFF	; 255
 612:	40 93 19 03 	sts	0x0319, r20	; 0x800319 <j>
 616:	4f 3f       	cpi	r20, 0xFF	; 255
 618:	09 f0       	breq	.+2      	; 0x61c <__LOCK_REGION_LENGTH__+0x21c>

					Amplitude_Bodeplot = (Amplitude_max - Amplitude_min);
					Bodeplot_Send[j+6] = Amplitude_Bodeplot;
				}
			
				Bodeplot_Send[260] = 0x00;
 61a:	bc cf       	rjmp	.-136    	; 0x594 <__LOCK_REGION_LENGTH__+0x194>
 61c:	e7 e1       	ldi	r30, 0x17	; 23
 61e:	f3 e0       	ldi	r31, 0x03	; 3
				Bodeplot_Send[261] = 0x00;
 620:	10 82       	st	Z, r1
 622:	e8 e1       	ldi	r30, 0x18	; 24
 624:	f3 e0       	ldi	r31, 0x03	; 3

				putsUSART1(Bodeplot_Send, 261);
 626:	10 82       	st	Z, r1
 628:	65 e0       	ldi	r22, 0x05	; 5
 62a:	71 e0       	ldi	r23, 0x01	; 1
 62c:	c7 01       	movw	r24, r14
 62e:	46 d1       	rcall	.+652    	; 0x8bc <putsUSART1>
				flagUART = 1;
 630:	d0 93 04 02 	sts	0x0204, r29	; 0x800204 <flagUART>
 634:	53 ce       	rjmp	.-858    	; 0x2dc <main+0x5c>
			if (BTN==2){
				if (start_stop == 0){
					MCU_to_FPGA(Shape,Amplitude,Frequency); //start generator
					start_stop = 1;
				}
				if (start_stop == 1){
 636:	81 30       	cpi	r24, 0x01	; 1
 638:	09 f0       	breq	.+2      	; 0x63c <__LOCK_REGION_LENGTH__+0x23c>
 63a:	b4 ce       	rjmp	.-664    	; 0x3a4 <main+0x124>
 63c:	a3 ce       	rjmp	.-698    	; 0x384 <main+0x104>

0000063e <__vector_17>:
			}
		}
	}


ISR(TIMER1_COMPA_vect){
 63e:	1f 92       	push	r1
 640:	0f 92       	push	r0
 642:	0f b6       	in	r0, 0x3f	; 63
 644:	0f 92       	push	r0
 646:	11 24       	eor	r1, r1
 648:	0b b6       	in	r0, 0x3b	; 59
 64a:	0f 92       	push	r0
 64c:	8f 93       	push	r24
 64e:	ef 93       	push	r30
 650:	ff 93       	push	r31
	ADCSRA |= (1<<ADSC);
 652:	ea e7       	ldi	r30, 0x7A	; 122
 654:	f0 e0       	ldi	r31, 0x00	; 0
 656:	80 81       	ld	r24, Z
 658:	80 64       	ori	r24, 0x40	; 64
 65a:	80 83       	st	Z, r24
	
}
 65c:	ff 91       	pop	r31
 65e:	ef 91       	pop	r30
 660:	8f 91       	pop	r24
 662:	0f 90       	pop	r0
 664:	0b be       	out	0x3b, r0	; 59
 666:	0f 90       	pop	r0
 668:	0f be       	out	0x3f, r0	; 63
 66a:	0f 90       	pop	r0
 66c:	1f 90       	pop	r1
 66e:	18 95       	reti

00000670 <__vector_29>:

ISR(ADC_vect){
 670:	1f 92       	push	r1
 672:	0f 92       	push	r0
 674:	0f b6       	in	r0, 0x3f	; 63
 676:	0f 92       	push	r0
 678:	11 24       	eor	r1, r1
 67a:	0b b6       	in	r0, 0x3b	; 59
 67c:	0f 92       	push	r0
 67e:	2f 93       	push	r18
 680:	3f 93       	push	r19
 682:	8f 93       	push	r24
 684:	9f 93       	push	r25
 686:	ef 93       	push	r30
 688:	ff 93       	push	r31
	static int i = 0;
	Sample = ADCH;
 68a:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
 68e:	80 93 16 0c 	sts	0x0C16, r24	; 0x800c16 <Sample>
	SampleReady = 1;
 692:	81 e0       	ldi	r24, 0x01	; 1
 694:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <SampleReady>
	if(sample_flag == 1){
 698:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <sample_flag>
 69c:	81 30       	cpi	r24, 0x01	; 1
 69e:	11 f5       	brne	.+68     	; 0x6e4 <__vector_29+0x74>
		adc_buffer1[i] = ADCH;
 6a0:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <i.2481>
 6a4:	90 91 09 02 	lds	r25, 0x0209	; 0x800209 <i.2481+0x1>
 6a8:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
 6ac:	fc 01       	movw	r30, r24
 6ae:	e4 5e       	subi	r30, 0xE4	; 228
 6b0:	fc 4f       	sbci	r31, 0xFC	; 252
 6b2:	20 83       	st	Z, r18
		i++;
 6b4:	01 96       	adiw	r24, 0x01	; 1
 6b6:	90 93 09 02 	sts	0x0209, r25	; 0x800209 <i.2481+0x1>
 6ba:	80 93 08 02 	sts	0x0208, r24	; 0x800208 <i.2481>
		//	adc_buffer1[250] = 0xff;
		if(i > record_length3-1){
 6be:	20 91 04 07 	lds	r18, 0x0704	; 0x800704 <record_length3>
 6c2:	30 91 05 07 	lds	r19, 0x0705	; 0x800705 <record_length3+0x1>
 6c6:	21 50       	subi	r18, 0x01	; 1
 6c8:	31 09       	sbc	r19, r1
 6ca:	28 17       	cp	r18, r24
 6cc:	39 07       	cpc	r19, r25
 6ce:	5c f5       	brge	.+86     	; 0x726 <__vector_29+0xb6>
			i = 0;
 6d0:	10 92 09 02 	sts	0x0209, r1	; 0x800209 <i.2481+0x1>
 6d4:	10 92 08 02 	sts	0x0208, r1	; 0x800208 <i.2481>
			sample_flag = 0;
 6d8:	10 92 03 02 	sts	0x0203, r1	; 0x800203 <sample_flag>
			flagADC = 1;
 6dc:	81 e0       	ldi	r24, 0x01	; 1
 6de:	80 93 0c 07 	sts	0x070C, r24	; 0x80070c <flagADC>
 6e2:	21 c0       	rjmp	.+66     	; 0x726 <__vector_29+0xb6>
		}
	}
	else{
		adc_buffer2[i] = ADCH;
 6e4:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <i.2481>
 6e8:	90 91 09 02 	lds	r25, 0x0209	; 0x800209 <i.2481+0x1>
 6ec:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
 6f0:	fc 01       	movw	r30, r24
 6f2:	e3 5e       	subi	r30, 0xE3	; 227
 6f4:	f8 4f       	sbci	r31, 0xF8	; 248
 6f6:	20 83       	st	Z, r18
		i++;
 6f8:	01 96       	adiw	r24, 0x01	; 1
 6fa:	90 93 09 02 	sts	0x0209, r25	; 0x800209 <i.2481+0x1>
 6fe:	80 93 08 02 	sts	0x0208, r24	; 0x800208 <i.2481>
		//adc_buffer2[250] = 0x00;
		if(i > record_length3-1){
 702:	20 91 04 07 	lds	r18, 0x0704	; 0x800704 <record_length3>
 706:	30 91 05 07 	lds	r19, 0x0705	; 0x800705 <record_length3+0x1>
 70a:	21 50       	subi	r18, 0x01	; 1
 70c:	31 09       	sbc	r19, r1
 70e:	28 17       	cp	r18, r24
 710:	39 07       	cpc	r19, r25
 712:	4c f4       	brge	.+18     	; 0x726 <__vector_29+0xb6>
			i = 0;
 714:	10 92 09 02 	sts	0x0209, r1	; 0x800209 <i.2481+0x1>
 718:	10 92 08 02 	sts	0x0208, r1	; 0x800208 <i.2481>
			sample_flag = 1;
 71c:	81 e0       	ldi	r24, 0x01	; 1
 71e:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <sample_flag>
			flagADC = 1;
 722:	80 93 0c 07 	sts	0x070C, r24	; 0x80070c <flagADC>
		}
	}
}
 726:	ff 91       	pop	r31
 728:	ef 91       	pop	r30
 72a:	9f 91       	pop	r25
 72c:	8f 91       	pop	r24
 72e:	3f 91       	pop	r19
 730:	2f 91       	pop	r18
 732:	0f 90       	pop	r0
 734:	0b be       	out	0x3b, r0	; 59
 736:	0f 90       	pop	r0
 738:	0f be       	out	0x3f, r0	; 63
 73a:	0f 90       	pop	r0
 73c:	1f 90       	pop	r1
 73e:	18 95       	reti

00000740 <__vector_36>:

ISR(USART1_RX_vect){
 740:	1f 92       	push	r1
 742:	0f 92       	push	r0
 744:	0f b6       	in	r0, 0x3f	; 63
 746:	0f 92       	push	r0
 748:	11 24       	eor	r1, r1
 74a:	0b b6       	in	r0, 0x3b	; 59
 74c:	0f 92       	push	r0
 74e:	2f 93       	push	r18
 750:	3f 93       	push	r19
 752:	8f 93       	push	r24
 754:	9f 93       	push	r25
 756:	ef 93       	push	r30
 758:	ff 93       	push	r31
	static int i;
	static int max_len = 11;
	data_buffer[i] = UDR1;
 75a:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <__data_end>
 75e:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <__data_end+0x1>
 762:	20 91 ce 00 	lds	r18, 0x00CE	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7000ce>
 766:	fc 01       	movw	r30, r24
 768:	e5 5f       	subi	r30, 0xF5	; 245
 76a:	f3 4f       	sbci	r31, 0xF3	; 243
 76c:	20 83       	st	Z, r18
	i++;
 76e:	01 96       	adiw	r24, 0x01	; 1
 770:	90 93 07 02 	sts	0x0207, r25	; 0x800207 <__data_end+0x1>
 774:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <__data_end>
	if(data_buffer[4] == 1){
 778:	20 91 0f 0c 	lds	r18, 0x0C0F	; 0x800c0f <data_buffer+0x4>
 77c:	21 30       	cpi	r18, 0x01	; 1
 77e:	41 f4       	brne	.+16     	; 0x790 <__vector_36+0x50>
		type = 1;
 780:	20 93 12 02 	sts	0x0212, r18	; 0x800212 <type>
		max_len = 9;
 784:	29 e0       	ldi	r18, 0x09	; 9
 786:	30 e0       	ldi	r19, 0x00	; 0
 788:	30 93 01 02 	sts	0x0201, r19	; 0x800201 <__data_start+0x1>
 78c:	20 93 00 02 	sts	0x0200, r18	; 0x800200 <__data_start>
	}
	if(data_buffer[4] == 2){
 790:	20 91 0f 0c 	lds	r18, 0x0C0F	; 0x800c0f <data_buffer+0x4>
 794:	22 30       	cpi	r18, 0x02	; 2
 796:	41 f4       	brne	.+16     	; 0x7a8 <__vector_36+0x68>
		type = 2;
 798:	20 93 12 02 	sts	0x0212, r18	; 0x800212 <type>
		max_len = 11;
 79c:	2b e0       	ldi	r18, 0x0B	; 11
 79e:	30 e0       	ldi	r19, 0x00	; 0
 7a0:	30 93 01 02 	sts	0x0201, r19	; 0x800201 <__data_start+0x1>
 7a4:	20 93 00 02 	sts	0x0200, r18	; 0x800200 <__data_start>
	}
	if(data_buffer[4] == 3){
 7a8:	20 91 0f 0c 	lds	r18, 0x0C0F	; 0x800c0f <data_buffer+0x4>
 7ac:	23 30       	cpi	r18, 0x03	; 3
 7ae:	41 f4       	brne	.+16     	; 0x7c0 <__vector_36+0x80>
		type = 3;
 7b0:	20 93 12 02 	sts	0x0212, r18	; 0x800212 <type>
		max_len = 7;
 7b4:	27 e0       	ldi	r18, 0x07	; 7
 7b6:	30 e0       	ldi	r19, 0x00	; 0
 7b8:	30 93 01 02 	sts	0x0201, r19	; 0x800201 <__data_start+0x1>
 7bc:	20 93 00 02 	sts	0x0200, r18	; 0x800200 <__data_start>
	}
	if(i == max_len){
 7c0:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
 7c4:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
 7c8:	82 17       	cp	r24, r18
 7ca:	93 07       	cpc	r25, r19
 7cc:	31 f4       	brne	.+12     	; 0x7da <__vector_36+0x9a>
		i = 0;
 7ce:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <__data_end+0x1>
 7d2:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <__data_end>
		flagUART = 0;
 7d6:	10 92 04 02 	sts	0x0204, r1	; 0x800204 <flagUART>
	}

 7da:	ff 91       	pop	r31
 7dc:	ef 91       	pop	r30
 7de:	9f 91       	pop	r25
 7e0:	8f 91       	pop	r24
 7e2:	3f 91       	pop	r19
 7e4:	2f 91       	pop	r18
 7e6:	0f 90       	pop	r0
 7e8:	0b be       	out	0x3b, r0	; 59
 7ea:	0f 90       	pop	r0
 7ec:	0f be       	out	0x3f, r0	; 63
 7ee:	0f 90       	pop	r0
 7f0:	1f 90       	pop	r1
 7f2:	18 95       	reti

000007f4 <SPI_MasterInit>:
 7f4:	84 b1       	in	r24, 0x04	; 4
 7f6:	87 60       	ori	r24, 0x07	; 7
 7f8:	84 b9       	out	0x04, r24	; 4
 7fa:	8c b5       	in	r24, 0x2c	; 44
 7fc:	80 65       	ori	r24, 0x50	; 80
 7fe:	8c bd       	out	0x2c, r24	; 44
 800:	8c b5       	in	r24, 0x2c	; 44
 802:	83 60       	ori	r24, 0x03	; 3
 804:	8c bd       	out	0x2c, r24	; 44
 806:	08 95       	ret

00000808 <MCU_to_FPGA>:
 808:	7a e5       	ldi	r23, 0x5A	; 90
 80a:	54 2f       	mov	r21, r20
 80c:	57 27       	eor	r21, r23
 80e:	56 27       	eor	r21, r22
 810:	58 27       	eor	r21, r24
 812:	21 e0       	ldi	r18, 0x01	; 1
 814:	28 98       	cbi	0x05, 0	; 5
 816:	7e bd       	out	0x2e, r23	; 46
 818:	0d b4       	in	r0, 0x2d	; 45
 81a:	07 fe       	sbrs	r0, 7
 81c:	fd cf       	rjmp	.-6      	; 0x818 <MCU_to_FPGA+0x10>
 81e:	3e b5       	in	r19, 0x2e	; 46
 820:	25 b9       	out	0x05, r18	; 5
 822:	28 98       	cbi	0x05, 0	; 5
 824:	8e bd       	out	0x2e, r24	; 46
 826:	0d b4       	in	r0, 0x2d	; 45
 828:	07 fe       	sbrs	r0, 7
 82a:	fd cf       	rjmp	.-6      	; 0x826 <MCU_to_FPGA+0x1e>
 82c:	9e b5       	in	r25, 0x2e	; 46
 82e:	25 b9       	out	0x05, r18	; 5
 830:	28 98       	cbi	0x05, 0	; 5
 832:	6e bd       	out	0x2e, r22	; 46
 834:	0d b4       	in	r0, 0x2d	; 45
 836:	07 fe       	sbrs	r0, 7
 838:	fd cf       	rjmp	.-6      	; 0x834 <MCU_to_FPGA+0x2c>
 83a:	25 b9       	out	0x05, r18	; 5
 83c:	28 98       	cbi	0x05, 0	; 5
 83e:	4e bd       	out	0x2e, r20	; 46
 840:	0d b4       	in	r0, 0x2d	; 45
 842:	07 fe       	sbrs	r0, 7
 844:	fd cf       	rjmp	.-6      	; 0x840 <MCU_to_FPGA+0x38>
 846:	25 b9       	out	0x05, r18	; 5
 848:	28 98       	cbi	0x05, 0	; 5
 84a:	5e bd       	out	0x2e, r21	; 46
 84c:	0d b4       	in	r0, 0x2d	; 45
 84e:	07 fe       	sbrs	r0, 7
 850:	fd cf       	rjmp	.-6      	; 0x84c <MCU_to_FPGA+0x44>
 852:	25 b9       	out	0x05, r18	; 5
 854:	33 0f       	add	r19, r19
 856:	99 1f       	adc	r25, r25
 858:	99 27       	eor	r25, r25
 85a:	99 1f       	adc	r25, r25
 85c:	93 2b       	or	r25, r19
 85e:	59 13       	cpse	r21, r25
 860:	d9 cf       	rjmp	.-78     	; 0x814 <MCU_to_FPGA+0xc>
 862:	08 95       	ret

00000864 <uart_Init>:
			ptr--;
		}
		else ptr++;
	}
	*ptr = '\0';
}
 864:	22 e0       	ldi	r18, 0x02	; 2
 866:	20 93 c8 00 	sts	0x00C8, r18	; 0x8000c8 <__TEXT_REGION_LENGTH__+0x7000c8>
 86a:	e9 ec       	ldi	r30, 0xC9	; 201
 86c:	f0 e0       	ldi	r31, 0x00	; 0
 86e:	20 81       	ld	r18, Z
 870:	28 69       	ori	r18, 0x98	; 152
 872:	20 83       	st	Z, r18
 874:	ea ec       	ldi	r30, 0xCA	; 202
 876:	f0 e0       	ldi	r31, 0x00	; 0
 878:	20 81       	ld	r18, Z
 87a:	26 60       	ori	r18, 0x06	; 6
 87c:	20 83       	st	Z, r18
 87e:	90 93 cd 00 	sts	0x00CD, r25	; 0x8000cd <__TEXT_REGION_LENGTH__+0x7000cd>
 882:	80 93 cc 00 	sts	0x00CC, r24	; 0x8000cc <__TEXT_REGION_LENGTH__+0x7000cc>
 886:	08 95       	ret

00000888 <uart0_Init>:
 888:	22 e0       	ldi	r18, 0x02	; 2
 88a:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7000c0>
 88e:	e1 ec       	ldi	r30, 0xC1	; 193
 890:	f0 e0       	ldi	r31, 0x00	; 0
 892:	20 81       	ld	r18, Z
 894:	28 61       	ori	r18, 0x18	; 24
 896:	20 83       	st	Z, r18
 898:	e2 ec       	ldi	r30, 0xC2	; 194
 89a:	f0 e0       	ldi	r31, 0x00	; 0
 89c:	20 81       	ld	r18, Z
 89e:	26 60       	ori	r18, 0x06	; 6
 8a0:	20 83       	st	Z, r18
 8a2:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
 8a6:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
 8aa:	08 95       	ret

000008ac <putchUSART1>:
 8ac:	e8 ec       	ldi	r30, 0xC8	; 200
 8ae:	f0 e0       	ldi	r31, 0x00	; 0
 8b0:	90 81       	ld	r25, Z
 8b2:	95 ff       	sbrs	r25, 5
 8b4:	fd cf       	rjmp	.-6      	; 0x8b0 <putchUSART1+0x4>
 8b6:	80 93 ce 00 	sts	0x00CE, r24	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7000ce>
 8ba:	08 95       	ret

000008bc <putsUSART1>:

void putsUSART1(char *ptr, int length){
 8bc:	ef 92       	push	r14
 8be:	ff 92       	push	r15
 8c0:	0f 93       	push	r16
 8c2:	1f 93       	push	r17
 8c4:	cf 93       	push	r28
 8c6:	df 93       	push	r29
 8c8:	8c 01       	movw	r16, r24
 8ca:	7b 01       	movw	r14, r22
	int i = 0;
	while((i <= length)){
 8cc:	77 23       	and	r23, r23
 8ce:	54 f0       	brlt	.+20     	; 0x8e4 <putsUSART1+0x28>
 8d0:	c0 e0       	ldi	r28, 0x00	; 0
 8d2:	d0 e0       	ldi	r29, 0x00	; 0
		putchUSART1(*ptr);
 8d4:	f8 01       	movw	r30, r16
 8d6:	81 91       	ld	r24, Z+
 8d8:	8f 01       	movw	r16, r30
 8da:	e8 df       	rcall	.-48     	; 0x8ac <putchUSART1>
		ptr++;
		i++;
 8dc:	21 96       	adiw	r28, 0x01	; 1
	*ptr = '\0';
}

void putsUSART1(char *ptr, int length){
	int i = 0;
	while((i <= length)){
 8de:	ec 16       	cp	r14, r28
 8e0:	fd 06       	cpc	r15, r29
 8e2:	c4 f7       	brge	.-16     	; 0x8d4 <putsUSART1+0x18>
		putchUSART1(*ptr);
		ptr++;
		i++;
	}
}
 8e4:	df 91       	pop	r29
 8e6:	cf 91       	pop	r28
 8e8:	1f 91       	pop	r17
 8ea:	0f 91       	pop	r16
 8ec:	ff 90       	pop	r15
 8ee:	ef 90       	pop	r14
 8f0:	08 95       	ret

000008f2 <__divmodsi4>:
 8f2:	05 2e       	mov	r0, r21
 8f4:	97 fb       	bst	r25, 7
 8f6:	16 f4       	brtc	.+4      	; 0x8fc <__divmodsi4+0xa>
 8f8:	00 94       	com	r0
 8fa:	0f d0       	rcall	.+30     	; 0x91a <__negsi2>
 8fc:	57 fd       	sbrc	r21, 7
 8fe:	05 d0       	rcall	.+10     	; 0x90a <__divmodsi4_neg2>
 900:	14 d0       	rcall	.+40     	; 0x92a <__udivmodsi4>
 902:	07 fc       	sbrc	r0, 7
 904:	02 d0       	rcall	.+4      	; 0x90a <__divmodsi4_neg2>
 906:	46 f4       	brtc	.+16     	; 0x918 <__divmodsi4_exit>
 908:	08 c0       	rjmp	.+16     	; 0x91a <__negsi2>

0000090a <__divmodsi4_neg2>:
 90a:	50 95       	com	r21
 90c:	40 95       	com	r20
 90e:	30 95       	com	r19
 910:	21 95       	neg	r18
 912:	3f 4f       	sbci	r19, 0xFF	; 255
 914:	4f 4f       	sbci	r20, 0xFF	; 255
 916:	5f 4f       	sbci	r21, 0xFF	; 255

00000918 <__divmodsi4_exit>:
 918:	08 95       	ret

0000091a <__negsi2>:
 91a:	90 95       	com	r25
 91c:	80 95       	com	r24
 91e:	70 95       	com	r23
 920:	61 95       	neg	r22
 922:	7f 4f       	sbci	r23, 0xFF	; 255
 924:	8f 4f       	sbci	r24, 0xFF	; 255
 926:	9f 4f       	sbci	r25, 0xFF	; 255
 928:	08 95       	ret

0000092a <__udivmodsi4>:
 92a:	a1 e2       	ldi	r26, 0x21	; 33
 92c:	1a 2e       	mov	r1, r26
 92e:	aa 1b       	sub	r26, r26
 930:	bb 1b       	sub	r27, r27
 932:	fd 01       	movw	r30, r26
 934:	0d c0       	rjmp	.+26     	; 0x950 <__udivmodsi4_ep>

00000936 <__udivmodsi4_loop>:
 936:	aa 1f       	adc	r26, r26
 938:	bb 1f       	adc	r27, r27
 93a:	ee 1f       	adc	r30, r30
 93c:	ff 1f       	adc	r31, r31
 93e:	a2 17       	cp	r26, r18
 940:	b3 07       	cpc	r27, r19
 942:	e4 07       	cpc	r30, r20
 944:	f5 07       	cpc	r31, r21
 946:	20 f0       	brcs	.+8      	; 0x950 <__udivmodsi4_ep>
 948:	a2 1b       	sub	r26, r18
 94a:	b3 0b       	sbc	r27, r19
 94c:	e4 0b       	sbc	r30, r20
 94e:	f5 0b       	sbc	r31, r21

00000950 <__udivmodsi4_ep>:
 950:	66 1f       	adc	r22, r22
 952:	77 1f       	adc	r23, r23
 954:	88 1f       	adc	r24, r24
 956:	99 1f       	adc	r25, r25
 958:	1a 94       	dec	r1
 95a:	69 f7       	brne	.-38     	; 0x936 <__udivmodsi4_loop>
 95c:	60 95       	com	r22
 95e:	70 95       	com	r23
 960:	80 95       	com	r24
 962:	90 95       	com	r25
 964:	9b 01       	movw	r18, r22
 966:	ac 01       	movw	r20, r24
 968:	bd 01       	movw	r22, r26
 96a:	cf 01       	movw	r24, r30
 96c:	08 95       	ret

0000096e <_exit>:
 96e:	f8 94       	cli

00000970 <__stop_program>:
 970:	ff cf       	rjmp	.-2      	; 0x970 <__stop_program>
