$date
	Sun Oct 23 06:02:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#891423
b100 !
1"
#891426
b100 &
b100 %
1$
#891427
0"
#891430
b10 &
b10 %
#891434
b1 &
b1 %
1#
#891438
b0 &
0#
b0 %
0$
#1882665
b111 !
1"
#1882666
b111 &
b111 %
1$
#1882667
0"
#1882670
b10110 &
b10110 %
#1882674
b1011 &
b1011 %
#1882678
b100010 &
b100010 %
#1882682
b10001 &
b10001 %
#1882686
b110100 &
b110100 %
#1882690
b11010 &
b11010 %
#1882694
b1101 &
b1101 %
#1882698
b101000 &
b101000 %
#1882702
b10100 &
b10100 %
#1882706
b1010 &
b1010 %
#1882710
b101 &
b101 %
#1882714
b10000 &
b10000 %
#1882718
b1000 &
b1000 %
#1882722
b100 &
b100 %
#1882726
b10 &
b10 %
#1882730
b1 &
b1 %
1#
#1882734
b0 &
0#
b0 %
0$
#2927502
b1010 &
b1010 %
1$
b1010 !
1"
#2927503
0"
#2927506
b101 &
b101 %
#2927510
b10000 &
b10000 %
#2927514
b1000 &
b1000 %
#2927518
b100 &
b100 %
#2927522
b10 &
b10 %
#2927526
b1 &
1#
b1 %
#2927530
b0 &
b0 %
0#
0$
#4500012
