// Seed: 1435761382
module module_0;
  id_1 :
  assert property (@(posedge id_1 or posedge -1) -1)
  else;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input tri id_2,
    output wor id_3,
    input tri1 id_4,
    input tri id_5,
    input uwire id_6,
    input supply0 id_7,
    input wand id_8
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = id_1;
endmodule
module module_2 #(
    parameter id_2 = 32'd7
) (
    id_1,
    _id_2
);
  input wire _id_2;
  module_0 modCall_1 ();
  output wire id_1;
  union packed {
    integer [1 : 1] id_3;
    logic id_4;
    integer id_5;
    logic [id_2 : id_2] id_6;
    struct packed {logic id_7;} id_8;
    logic [id_2 : -1] id_9;
  } id_10 = id_10.id_5;
endmodule
