// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2022 Samsung Electronics Co., Ltd.
 */

#include "../cmucal.h"
#include "cmucal-sfr.h"

struct sfr_block cmucal_sfr_block_list[] = {
	SFR_BLOCK(CMU_AUR, 0x20a00000, 0x8000),
	SFR_BLOCK(CMU_TOP, 0x26040000, 0x8000),
	SFR_BLOCK(CMU_CPUCL0, 0x29c00000, 0x8000),
	SFR_BLOCK(CMU_CPUCL1, 0x29d00000, 0x8000),
	SFR_BLOCK(CMU_CPUCL2, 0x29d80000, 0x8000),
	SFR_BLOCK(CMU_G3D, 0x1ee00000, 0x8000),
	SFR_BLOCK(CMU_GSACTRL, 0x16100000, 0x8000),
	SFR_BLOCK(CMU_HSI0, 0x11000000, 0x8000),
	SFR_BLOCK(CMU_MIF, 0x27c00000, 0x8000),
	SFR_BLOCK(CMU_NOCL0, 0x26000000, 0x8000),
	SFR_BLOCK(CMU_S2D, 0x15a30000, 0x8000),
	SFR_BLOCK(CMU_TPU, 0x1a300000, 0x8000),
	SFR_BLOCK(CMU_APM, 0x15400000, 0x8000),
	SFR_BLOCK(CMU_GSACORE, 0x16200000, 0x8000),
	SFR_BLOCK(CMU_HSI1, 0x12000000, 0x8000),
	SFR_BLOCK(CMU_NOCL1A, 0x26400000, 0x8000),
	SFR_BLOCK(CMU_NOCL1B, 0x26800000, 0x8000),
	SFR_BLOCK(CMU_NOCL2AA, 0x26c00000, 0x8000),
	SFR_BLOCK(CMU_NOCL2AB, 0x27000000, 0x8000),
	SFR_BLOCK(CMU_BW, 0x1a600000, 0x8000),
	SFR_BLOCK(CMU_DPUB, 0x19400000, 0x8000),
	SFR_BLOCK(CMU_DPUF0, 0x19800000, 0x8000),
	SFR_BLOCK(CMU_DPUF1, 0x19c00000, 0x8000),
	SFR_BLOCK(CMU_EH, 0x16c00000, 0x8000),
	SFR_BLOCK(CMU_G2D, 0x1a800000, 0x8000),
	SFR_BLOCK(CMU_GDC, 0x1d400000, 0x8000),
	SFR_BLOCK(CMU_GSE, 0x1d800000, 0x8000),
	SFR_BLOCK(CMU_HSI2, 0x13000000, 0x8000),
	SFR_BLOCK(CMU_ISPFE, 0x1c000000, 0x8000),
	SFR_BLOCK(CMU_MCSC, 0x1d000000, 0x8000),
	SFR_BLOCK(CMU_MFC, 0x1a400000, 0x8000),
	SFR_BLOCK(CMU_MISC, 0x10010000, 0x8000),
	SFR_BLOCK(CMU_PERIC0, 0x10800000, 0x8000),
	SFR_BLOCK(CMU_PERIC1, 0x10c00000, 0x8000),
	SFR_BLOCK(CMU_RGBP, 0x1c400000, 0x8000),
	SFR_BLOCK(CMU_TNR, 0x1cc00000, 0x8000),
	SFR_BLOCK(CMU_YUVP, 0x1c800000, 0x8000),
	SFR_BLOCK(CMU_AOC, 0x19000000, 0x8000),
};
unsigned int cmucal_sfr_block_size = ARRAY_SIZE(cmucal_sfr_block_list);

unsigned int dbg_offset = 0x4000;
struct sfr cmucal_sfr_list[] = {
	SFR(PLL_LOCKTIME_PLL_AUR, 0x0, CMU_AUR),
	SFR(PLL_CON3_PLL_AUR, 0x10c, CMU_AUR),
	SFR(PLL_CON8_PLL_AUR, 0x120, CMU_AUR),
	SFR(PLL_LOCKTIME_PLL_SHARED0, 0x4, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED0, 0x14c, CMU_TOP),
	SFR(PLL_CON8_PLL_SHARED0, 0x160, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED1, 0x8, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED1, 0x18c, CMU_TOP),
	SFR(PLL_CON8_PLL_SHARED1, 0x1a0, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED2, 0xc, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED2, 0x1cc, CMU_TOP),
	SFR(PLL_CON8_PLL_SHARED2, 0x1e0, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED3, 0x10, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED3, 0x20c, CMU_TOP),
	SFR(PLL_CON8_PLL_SHARED3, 0x220, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_LF_MIF, 0x0, CMU_TOP),
	SFR(PLL_CON3_PLL_LF_MIF, 0x10c, CMU_TOP),
	SFR(PLL_CON8_PLL_LF_MIF, 0x120, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SPARE, 0x14, CMU_TOP),
	SFR(PLL_CON3_PLL_SPARE, 0x24c, CMU_TOP),
	SFR(PLL_CON8_PLL_SPARE, 0x260, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_DSU, 0x8, CMU_CPUCL0),
	SFR(PLL_CON3_PLL_DSU, 0x18c, CMU_CPUCL0),
	SFR(PLL_CON8_PLL_DSU, 0x1a0, CMU_CPUCL0),
	SFR(PLL_LOCKTIME_PLL_CPUCL0, 0x4, CMU_CPUCL0),
	SFR(PLL_CON3_PLL_CPUCL0, 0x14c, CMU_CPUCL0),
	SFR(PLL_CON8_PLL_CPUCL0, 0x160, CMU_CPUCL0),
	SFR(PLL_LOCKTIME_PLL_BCI, 0x0, CMU_CPUCL0),
	SFR(PLL_CON3_PLL_BCI, 0x10c, CMU_CPUCL0),
	SFR(PLL_CON8_PLL_BCI, 0x120, CMU_CPUCL0),
	SFR(PLL_LOCKTIME_PLL_CPUCL1, 0x4, CMU_CPUCL1),
	SFR(PLL_CON3_PLL_CPUCL1, 0x10c, CMU_CPUCL1),
	SFR(PLL_CON8_PLL_CPUCL1, 0x120, CMU_CPUCL1),
	SFR(PLL_LOCKTIME_PLL_CPUCL2, 0x0, CMU_CPUCL2),
	SFR(PLL_CON3_PLL_CPUCL2, 0x10c, CMU_CPUCL2),
	SFR(PLL_CON8_PLL_CPUCL2, 0x120, CMU_CPUCL2),
	SFR(PLL_LOCKTIME_PLL_G3D, 0x0, CMU_G3D),
	SFR(PLL_CON3_PLL_G3D, 0x10c, CMU_G3D),
	SFR(PLL_CON8_PLL_G3D, 0x120, CMU_G3D),
	SFR(PLL_LOCKTIME_PLL_G3D_L2, 0x8, CMU_G3D),
	SFR(PLL_CON3_PLL_G3D_L2, 0x18c, CMU_G3D),
	SFR(PLL_CON8_PLL_G3D_L2, 0x1a0, CMU_G3D),
	SFR(PLL_LOCKTIME_PLL_GSA, 0x0, CMU_GSACTRL),
	SFR(PLL_CON3_PLL_GSA, 0x10c, CMU_GSACTRL),
	SFR(PLL_CON8_PLL_GSA, 0x120, CMU_GSACTRL),
	SFR(PLL_LOCKTIME_PLL_USB, 0x0, CMU_HSI0),
	SFR(PLL_CON3_PLL_USB, 0x10c, CMU_HSI0),
	SFR(PLL_CON8_PLL_USB, 0x120, CMU_HSI0),
	SFR(PLL_LOCKTIME_PLL_MIF_MAIN, 0x0, CMU_MIF),
	SFR(PLL_CON3_PLL_MIF_MAIN, 0x10c, CMU_MIF),
	SFR(PLL_LOCKTIME_PLL_MIF_SUB, 0x4, CMU_MIF),
	SFR(PLL_CON3_PLL_MIF_SUB, 0x14c, CMU_MIF),
	SFR(PLL_LOCKTIME_PLL_NOCL0, 0x0, CMU_NOCL0),
	SFR(PLL_CON3_PLL_NOCL0, 0x10c, CMU_NOCL0),
	SFR(PLL_CON8_PLL_NOCL0, 0x120, CMU_NOCL0),
	SFR(PLL_LOCKTIME_PLL_MIF_S2D, 0x0, CMU_S2D),
	SFR(PLL_CON3_PLL_MIF_S2D, 0x10c, CMU_S2D),
	SFR(PLL_LOCKTIME_PLL_TPU, 0x0, CMU_TPU),
	SFR(PLL_CON3_PLL_TPU, 0x10c, CMU_TPU),
	SFR(PLL_CON8_PLL_TPU, 0x120, CMU_TPU),
	SFR(CLK_CON_MUX_MUX_CLKCMU_APM_FUNC, 0x1000, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC, 0x1004, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLK_AUR_AUR, 0x1000, CMU_AUR),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MFC_MFC, 0x10c4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI0_USB32DRD, 0x109c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D, 0x1064, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_ISPFE_NOC, 0x10bc, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DSU_SWITCH, 0x1044, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC, 0x10d8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH, 0x10cc, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_RGBP_RGBP, 0x1100, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MCSC_NOC, 0x10c0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G2D_JPEG, 0x1068, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG, 0x1040, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC, 0x10a4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0, 0x1010, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1, 0x1014, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2, 0x1018, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3, 0x101c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_BW_NOC, 0x100c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD, 0x10b8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CMU_CMUREF, 0x1124, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC, 0x10f0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC, 0x10f8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MISC_NOC, 0x10d0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC, 0x108c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE, 0x10b4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC, 0x10b0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP, 0x10c8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP, 0x10ec, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP, 0x10f4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_TPU_NOC, 0x1114, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG, 0x10a0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC, 0x1058, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH, 0x1048, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE, 0x10a8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC, 0x1094, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF, 0x1110, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_GSE_NOC, 0x1088, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4, 0x1020, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST, 0x1030, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_TNR_MERGE, 0x1108, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_NOCL2AA_NOC, 0x10e4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC, 0x10dc, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC, 0x10e0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5, 0x1024, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6, 0x1028, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_YUVP_NOC, 0x1120, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0, 0x107c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1, 0x1080, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_TPU_TPU, 0x1118, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD, 0x10ac, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7, 0x102c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G3D_GLB, 0x106c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH, 0x104c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_GDC_LME, 0x1084, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MISC_SC, 0x10d4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC, 0x1054, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_EH_NOC, 0x1060, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1, 0x1034, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1, 0x110c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL, 0x111c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH, 0x1074, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD, 0x1070, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_AUR_AUR, 0x1000, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_AUR_NOC, 0x1008, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL, 0x1004, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC, 0x105c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM, 0x1050, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_RGBP_MCFP, 0x10fc, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_NOCL2AB_NOC, 0x10e8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU_SWITCH, 0x103c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BCI_SWITCH, 0x1038, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI0_PERI, 0x1098, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_TNR_ALIGN, 0x1104, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G3D_TRACE, 0x1078, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HSI0_DPOSC, 0x1090, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL0_DSU, 0x100c, CMU_CPUCL0),
	SFR(CLK_CON_MUX_MUX_CPUCL0_CMUREF, 0x1010, CMU_CPUCL0),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL0_CPU, 0x1008, CMU_CPUCL0),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL0_BCI, 0x1004, CMU_CPUCL0),
	SFR(CLK_CON_MUX_CLK_CPUCL0_BCI_SHORTSTOP_SYNC, 0x1000, CMU_CPUCL0),
	SFR(CLK_CON_MUX_MUX_CPUCL1_CMUREF, 0x1004, CMU_CPUCL1),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL1_CPU, 0x1000, CMU_CPUCL1),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL2_CPU, 0x1000, CMU_CPUCL2),
	SFR(CLK_CON_MUX_MUX_CPUCL2_CMUREF, 0x1004, CMU_CPUCL2),
	SFR(CLK_CON_MUX_MUX_CLK_G3D_STACKS, 0x1004, CMU_G3D),
	SFR(CLK_CON_MUX_MUX_CLK_G3D_L2_GLB, 0x1000, CMU_G3D),
	SFR(CLK_CON_MUX_MUX_CLK_G3D_TOP, 0x1008, CMU_G3D),
	SFR(CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH, 0x1000, CMU_GSACORE),
	SFR(CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC, 0x1000, CMU_GSACTRL),
	SFR(CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC, 0x1004, CMU_GSACTRL),
	SFR(CLK_CON_MUX_MUX_CLK_GSACTRL_SC, 0x100c, CMU_GSACTRL),
	SFR(CLK_CON_MUX_MUX_CLK_GSACTRL_NOC, 0x1008, CMU_GSACTRL),
	SFR(CLK_CON_MUX_MUX_CLK_HSI0_USB32DRD, 0x1008, CMU_HSI0),
	SFR(CLK_CON_MUX_MUX_CLK_HSI0_NOC, 0x1000, CMU_HSI0),
	SFR(CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF, 0x1004, CMU_HSI0),
	SFR(CLK_CON_MUX_MUX_CLK_HSI0_USI0, 0x1014, CMU_HSI0),
	SFR(CLK_CON_MUX_MUX_CLK_HSI0_USI1, 0x1018, CMU_HSI0),
	SFR(CLK_CON_MUX_MUX_CLK_HSI0_USI2, 0x101c, CMU_HSI0),
	SFR(CLK_CON_MUX_MUX_CLK_HSI0_I3C, 0x100c, CMU_HSI0),
	SFR(CLK_CON_MUX_MUX_CLK_HSI0_USI3, 0x1020, CMU_HSI0),
	SFR(CLK_CON_MUX_MUX_CLK_HSI0_RTCCLK, 0x1010, CMU_HSI0),
	SFR(CLK_CON_MUX_MUX_CLK_HSI0_USI4, 0x1024, CMU_HSI0),
	SFR(CLK_CON_MUX_MUX_CLK_HSI1_NOC, 0x1000, CMU_HSI1),
	SFR(CLK_CON_MUX_MUX_MIF_CMUREF, 0x1000, CMU_MIF),
	SFR(CLK_CON_MUX_MUX_NOCL0_CMUREF, 0x1008, CMU_NOCL0),
	SFR(CLK_CON_MUX_MUX_CLK_NOCL0_NOC, 0x1000, CMU_NOCL0),
	SFR(CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1, 0x1004, CMU_NOCL0),
	SFR(CLK_CON_MUX_MUX_NOCL1A_CMUREF, 0x1000, CMU_NOCL1A),
	SFR(CLK_CON_MUX_MUX_NOCL1B_CMUREF, 0x1004, CMU_NOCL1B),
	SFR(CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1, 0x1000, CMU_NOCL1B),
	SFR(CLK_CON_MUX_MUX_NOCL2AA_CMUREF, 0x1000, CMU_NOCL2AA),
	SFR(CLK_CON_MUX_MUX_NOCL2AB_CMUREF, 0x1000, CMU_NOCL2AB),
	SFR(CLK_CON_MUX_MUX_CLK_S2D_CORE, 0x1004, CMU_S2D),
	SFR(CLK_CON_MUX_MUX_CLK_TPU_TPU, 0x1004, CMU_TPU),
	SFR(CLK_CON_MUX_MUX_CLK_TPU_TPUCTL, 0x1008, CMU_TPU),
	SFR(PLL_CON0_MUX_CLKCMU_AUR_SWITCH_USER, 0x620, CMU_AUR),
	SFR(PLL_CON1_MUX_CLKCMU_AUR_SWITCH_USER, 0x624, CMU_AUR),
	SFR(PLL_CON0_MUX_CLKCMU_AUR_AURCTL_USER, 0x600, CMU_AUR),
	SFR(PLL_CON1_MUX_CLKCMU_AUR_AURCTL_USER, 0x604, CMU_AUR),
	SFR(PLL_CON0_MUX_CLKCMU_AUR_NOC_USER, 0x610, CMU_AUR),
	SFR(PLL_CON1_MUX_CLKCMU_AUR_NOC_USER, 0x614, CMU_AUR),
	SFR(PLL_CON0_MUX_CLKCMU_BW_NOC_USER, 0x600, CMU_BW),
	SFR(PLL_CON1_MUX_CLKCMU_BW_NOC_USER, 0x604, CMU_BW),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_DSU_SWITCH_USER, 0x630, CMU_CPUCL0),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL0_DSU_SWITCH_USER, 0x634, CMU_CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_NOC_USER, 0x620, CMU_CPUCL0),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_NOC_USER, 0x624, CMU_CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_CPU_SWITCH_USER, 0x610, CMU_CPUCL0),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL0_CPU_SWITCH_USER, 0x614, CMU_CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_BCI_SWITCH_USER, 0x600, CMU_CPUCL0),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL0_BCI_SWITCH_USER, 0x604, CMU_CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER, 0x600, CMU_CPUCL1),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER, 0x604, CMU_CPUCL1),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER, 0x600, CMU_CPUCL2),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER, 0x604, CMU_CPUCL2),
	SFR(PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER, 0x610, CMU_DPUB),
	SFR(PLL_CON1_MUX_CLKCMU_DPUB_NOC_USER, 0x614, CMU_DPUB),
	SFR(PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER, 0x600, CMU_DPUB),
	SFR(PLL_CON1_MUX_CLKCMU_DPUB_DSIM_USER, 0x604, CMU_DPUB),
	SFR(PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER, 0x600, CMU_DPUF0),
	SFR(PLL_CON1_MUX_CLKCMU_DPUF0_NOC_USER, 0x604, CMU_DPUF0),
	SFR(PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER, 0x600, CMU_DPUF1),
	SFR(PLL_CON1_MUX_CLKCMU_DPUF1_NOC_USER, 0x604, CMU_DPUF1),
	SFR(PLL_CON0_MUX_CLKCMU_EH_NOC_USER, 0x600, CMU_EH),
	SFR(PLL_CON1_MUX_CLKCMU_EH_NOC_USER, 0x604, CMU_EH),
	SFR(PLL_CON0_MUX_CLKCMU_G2D_G2D_USER, 0x600, CMU_G2D),
	SFR(PLL_CON1_MUX_CLKCMU_G2D_G2D_USER, 0x604, CMU_G2D),
	SFR(PLL_CON0_MUX_CLKCMU_G2D_JPEG_USER, 0x610, CMU_G2D),
	SFR(PLL_CON1_MUX_CLKCMU_G2D_JPEG_USER, 0x614, CMU_G2D),
	SFR(PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER, 0x620, CMU_G3D),
	SFR(PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER, 0x624, CMU_G3D),
	SFR(PLL_CON0_MUX_CLK_G3DCORE_STACKS_USER, 0x640, CMU_G3D),
	SFR(PLL_CON1_MUX_CLK_G3DCORE_STACKS_USER, 0x644, CMU_G3D),
	SFR(PLL_CON0_MUX_CLKCMU_G3D_GLB_USER, 0x600, CMU_G3D),
	SFR(PLL_CON1_MUX_CLKCMU_G3D_GLB_USER, 0x604, CMU_G3D),
	SFR(PLL_CON0_MUX_CLK_G3DCORE_COREGROUP_USER, 0x630, CMU_G3D),
	SFR(PLL_CON1_MUX_CLK_G3DCORE_COREGROUP_USER, 0x634, CMU_G3D),
	SFR(PLL_CON0_MUX_CLKCMU_G3D_NOCD_USER, 0x610, CMU_G3D),
	SFR(PLL_CON1_MUX_CLKCMU_G3D_NOCD_USER, 0x614, CMU_G3D),
	SFR(PLL_CON0_MUX_CLK_G3DCORE_TOP_USER, 0x650, CMU_G3D),
	SFR(PLL_CON1_MUX_CLK_G3DCORE_TOP_USER, 0x654, CMU_G3D),
	SFR(PLL_CON0_MUX_CLK_G3DCORE_TRACE_USER, 0x660, CMU_G3D),
	SFR(PLL_CON1_MUX_CLK_G3DCORE_TRACE_USER, 0x664, CMU_G3D),
	SFR(PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER, 0x600, CMU_GDC),
	SFR(PLL_CON1_MUX_CLKCMU_GDC_GDC0_USER, 0x604, CMU_GDC),
	SFR(PLL_CON0_MUX_CLKCMU_GDC_LME_USER, 0x620, CMU_GDC),
	SFR(PLL_CON1_MUX_CLKCMU_GDC_LME_USER, 0x624, CMU_GDC),
	SFR(PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER, 0x610, CMU_GDC),
	SFR(PLL_CON1_MUX_CLKCMU_GDC_GDC1_USER, 0x614, CMU_GDC),
	SFR(PLL_CON0_MUX_CLKCMU_GSE_NOC_USER, 0x600, CMU_GSE),
	SFR(PLL_CON1_MUX_CLKCMU_GSE_NOC_USER, 0x604, CMU_GSE),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER, 0x620, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER, 0x624, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER, 0x650, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_USB32DRD_USER, 0x654, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER, 0x610, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER, 0x614, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER, 0x660, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_USPDPDBG_USER, 0x664, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER, 0x600, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_ALT_USER, 0x604, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER, 0x640, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_USB20_USER, 0x644, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER, 0x630, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_TCXO_USER, 0x634, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_PERI_USER, 0x680, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_PERI_USER, 0x684, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER, 0x670, CMU_HSI0),
	SFR(PLL_CON1_MUX_CLKCMU_HSI0_DPOSC_USER, 0x674, CMU_HSI0),
	SFR(PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER, 0x600, CMU_HSI1),
	SFR(PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER, 0x604, CMU_HSI1),
	SFR(PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER, 0x610, CMU_HSI1),
	SFR(PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER, 0x614, CMU_HSI1),
	SFR(PLL_CON0_MUX_CLKCMU_HSI1_ALT_USER, 0x620, CMU_HSI1),
	SFR(PLL_CON1_MUX_CLKCMU_HSI1_ALT_USER, 0x624, CMU_HSI1),
	SFR(PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER, 0x610, CMU_HSI2),
	SFR(PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER, 0x614, CMU_HSI2),
	SFR(PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER, 0x620, CMU_HSI2),
	SFR(PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER, 0x624, CMU_HSI2),
	SFR(PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER, 0x630, CMU_HSI2),
	SFR(PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER, 0x634, CMU_HSI2),
	SFR(PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER, 0x600, CMU_HSI2),
	SFR(PLL_CON1_MUX_CLKCMU_HSI2_MMC_CARD_USER, 0x604, CMU_HSI2),
	SFR(PLL_CON0_MUX_CLKCMU_ISPFE_NOC_USER, 0x600, CMU_ISPFE),
	SFR(PLL_CON1_MUX_CLKCMU_ISPFE_NOC_USER, 0x604, CMU_ISPFE),
	SFR(PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER, 0x610, CMU_MCSC),
	SFR(PLL_CON1_MUX_CLKCMU_MCSC_NOC_USER, 0x614, CMU_MCSC),
	SFR(PLL_CON0_MUX_CLKCMU_MFC_MFC_USER, 0x600, CMU_MFC),
	SFR(PLL_CON1_MUX_CLKCMU_MFC_MFC_USER, 0x604, CMU_MFC),
	SFR(PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER, 0x610, CMU_MIF),
	SFR(PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER, 0x614, CMU_MIF),
	SFR(PLL_CON0_CLKMUX_MIF_DDRPHY2X, 0x600, CMU_MIF),
	SFR(PLL_CON1_CLKMUX_MIF_DDRPHY2X, 0x604, CMU_MIF),
	SFR(PLL_CON0_MUX_CLKCMU_MISC_NOC_USER, 0x600, CMU_MISC),
	SFR(PLL_CON1_MUX_CLKCMU_MISC_NOC_USER, 0x604, CMU_MISC),
	SFR(PLL_CON0_MUX_CLKCMU_MISC_SC_USER, 0x610, CMU_MISC),
	SFR(PLL_CON1_MUX_CLKCMU_MISC_SC_USER, 0x614, CMU_MISC),
	SFR(PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER, 0x600, CMU_NOCL0),
	SFR(PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER, 0x604, CMU_NOCL0),
	SFR(PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER, 0x600, CMU_NOCL1A),
	SFR(PLL_CON1_MUX_CLKCMU_NOCL1A_NOC_USER, 0x604, CMU_NOCL1A),
	SFR(PLL_CON0_MUX_CLKCMU_NOCL1B_NOC_USER, 0x600, CMU_NOCL1B),
	SFR(PLL_CON1_MUX_CLKCMU_NOCL1B_NOC_USER, 0x604, CMU_NOCL1B),
	SFR(PLL_CON0_MUX_CLKCMU_NOCL2AA_NOC_USER, 0x600, CMU_NOCL2AA),
	SFR(PLL_CON1_MUX_CLKCMU_NOCL2AA_NOC_USER, 0x604, CMU_NOCL2AA),
	SFR(PLL_CON0_MUX_CLKCMU_NOCL2AB_NOC_USER, 0x600, CMU_NOCL2AB),
	SFR(PLL_CON1_MUX_CLKCMU_NOCL2AB_NOC_USER, 0x604, CMU_NOCL2AB),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER, 0x600, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER, 0x604, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER, 0x6a0, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI6_USI_USER, 0x6a4, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER, 0x670, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI3_USI_USER, 0x674, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER, 0x680, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI4_USI_USER, 0x684, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER, 0x690, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI5_USI_USER, 0x694, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER, 0x640, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER, 0x644, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER, 0x610, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_I3C_USER, 0x614, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER, 0x650, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI1_USI_USER, 0x654, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER, 0x620, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI0_UART_USER, 0x624, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER, 0x660, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_USI2_USI_USER, 0x664, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER, 0x610, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER, 0x614, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER, 0x640, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER, 0x644, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER, 0x650, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER, 0x654, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER, 0x620, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI0_USI_USER, 0x624, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER, 0x600, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_I3C_USER, 0x604, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER, 0x690, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI9_USI_USER, 0x694, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER, 0x630, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER, 0x634, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER, 0x660, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI13_USI_USER, 0x664, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_USI15_USI_USER, 0x670, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_USI15_USI_USER, 0x674, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_RGBP_RGBP_USER, 0x610, CMU_RGBP),
	SFR(PLL_CON1_MUX_CLKCMU_RGBP_RGBP_USER, 0x614, CMU_RGBP),
	SFR(PLL_CON0_MUX_CLKCMU_RGBP_MCFP_USER, 0x600, CMU_RGBP),
	SFR(PLL_CON1_MUX_CLKCMU_RGBP_MCFP_USER, 0x604, CMU_RGBP),
	SFR(PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D, 0x600, CMU_S2D),
	SFR(PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D, 0x604, CMU_S2D),
	SFR(PLL_CON0_MUX_CLKCMU_TNR_MERGE_USER, 0x610, CMU_TNR),
	SFR(PLL_CON1_MUX_CLKCMU_TNR_MERGE_USER, 0x614, CMU_TNR),
	SFR(PLL_CON0_MUX_CLKCMU_TNR_ALIGN_USER, 0x600, CMU_TNR),
	SFR(PLL_CON1_MUX_CLKCMU_TNR_ALIGN_USER, 0x604, CMU_TNR),
	SFR(PLL_CON0_MUX_CLKCMU_TPU_NOC_USER, 0x600, CMU_TPU),
	SFR(PLL_CON1_MUX_CLKCMU_TPU_NOC_USER, 0x604, CMU_TPU),
	SFR(PLL_CON0_MUX_CLKCMU_TPU_TPU_USER, 0x620, CMU_TPU),
	SFR(PLL_CON1_MUX_CLKCMU_TPU_TPU_USER, 0x624, CMU_TPU),
	SFR(PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER, 0x610, CMU_TPU),
	SFR(PLL_CON1_MUX_CLKCMU_TPU_TPUCTL_USER, 0x614, CMU_TPU),
	SFR(PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER, 0x600, CMU_YUVP),
	SFR(PLL_CON1_MUX_CLKCMU_YUVP_NOC_USER, 0x604, CMU_YUVP),
	SFR(CLK_CON_MUX_MUX_CLK_TPU_TPU_LPM, 0x1010, CMU_TPU),
	SFR(CLK_CON_MUX_MUX_CLK_TPU_TPUCTRL_LPM, 0x100c, CMU_TPU),
	SFR(CLK_CON_MUX_MUX_CLK_TPU_NOC_LPM, 0x1000, CMU_TPU),
	SFR(CLK_CON_DIV_DIV_CLK_AOC_NOC_LH, 0x1800, CMU_AOC),
	SFR(CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH, 0x1804, CMU_AOC),
	SFR(CLK_CON_DIV_DIV_CLK_APM_BOOST, 0x1800, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_APM_USI0_USI, 0x1814, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_APM_USI0_UART, 0x1810, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_APM_USI1_UART, 0x1818, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC, 0x1804, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_APM_NOC_LH, 0x180c, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_APM_NOC, 0x1808, CMU_APM),
	SFR(CLK_CON_DIV_DIV_CLK_AUR_NOCP, 0x180c, CMU_AUR),
	SFR(CLK_CON_DIV_CLK_AUR_ADD_CH_CLK, 0x1800, CMU_AUR),
	SFR(CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH, 0x1808, CMU_AUR),
	SFR(CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH, 0x1810, CMU_AUR),
	SFR(CLK_CON_DIV_DIV_CLK_BW_NOCP, 0x1800, CMU_BW),
	SFR(CLK_CON_DIV_CLKCMU_G3D_SWITCH, 0x186c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIC0_NOC, 0x18e8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MISC_NOC, 0x18c4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI1_NOC, 0x189c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DPUF0_NOC, 0x1850, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MFC_MFC, 0x18bc, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G2D_G2D, 0x185c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI0_USB32DRD, 0x1894, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_ISPFE_NOC, 0x18b4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIC1_NOC, 0x18f0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_DSU_SWITCH, 0x183c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_NOCL0_NOC, 0x18cc, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_RGBP_RGBP, 0x18f8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MCSC_NOC, 0x18b8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G2D_JPEG, 0x1860, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI2_PCIE, 0x18ac, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_DBG, 0x1838, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK0, 0x1810, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK1, 0x1814, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK2, 0x1818, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK3, 0x181c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_BW_NOC, 0x180c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD, 0x18b0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI0_DPGTC, 0x1884, CMU_TOP),
	SFR(CLK_CON_DIV_DIV_CLK_CMU_CMUREF, 0x1918, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MIF_NOCP, 0x18c0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIC0_IP, 0x18e4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIC1_IP, 0x18ec, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_TPU_NOC, 0x1904, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH, 0x1840, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI1_PCIE, 0x18a0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI0_NOC, 0x188c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_GSE_NOC, 0x1880, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK4, 0x1820, CMU_TOP),
	SFR(CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST, 0x1914, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_TNR_MERGE, 0x1900, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_NOCL2AA_NOC, 0x18d8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_NOCL1A_NOC, 0x18d0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_NOCL1B_NOC, 0x18d4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK5, 0x1824, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK6, 0x1828, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK7, 0x182c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_YUVP_NOC, 0x1910, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_GDC_GDC0, 0x1874, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_GDC_GDC1, 0x1878, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_TPU_TPU, 0x1908, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI2_NOC, 0x18a8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD, 0x18a4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G3D_GLB, 0x1864, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH, 0x1844, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_GDC_LME, 0x187c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MISC_SC, 0x18c8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DPUB_NOC, 0x184c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_EH_NOC, 0x1858, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_TPU_TPUCTL, 0x190c, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED0_DIV5, 0x191c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G3D_NOCD, 0x1868, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_AUR_AUR, 0x1800, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_AUR_NOC, 0x1808, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_AUR_AURCTL, 0x1804, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DPUF1_NOC, 0x1854, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DPUB_DSIM, 0x1848, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_RGBP_MCFP, 0x18f4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_NOCL2AB_NOC, 0x18dc, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_CPU_SWITCH, 0x1834, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_BCI_SWITCH, 0x1830, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI0_PERI, 0x1890, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_TNR_ALIGN, 0x18fc, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G3D_TRACE, 0x1870, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI0_DPOSC, 0x1888, CMU_TOP),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF, 0x1830, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK, 0x1810, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG, 0x1818, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK, 0x181c, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG, 0x1844, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK, 0x184c, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC, 0x183c, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH, 0x1838, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH, 0x1840, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK_LH, 0x1814, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH, 0x1850, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_PPUCLK, 0x1820, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH, 0x180c, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_ADD_CH_CLK, 0x1828, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_MAIN, 0x1804, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN, 0x1808, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DBG, 0x1800, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF, 0x1800, CMU_CPUCL1),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF, 0x1800, CMU_CPUCL2),
	SFR(CLK_CON_DIV_DIV_CLK_DPUB_NOCP, 0x1800, CMU_DPUB),
	SFR(CLK_CON_DIV_DIV_CLK_DPUF0_NOCP, 0x1800, CMU_DPUF0),
	SFR(CLK_CON_DIV_DIV_CLK_DPUF1_NOCP, 0x1800, CMU_DPUF1),
	SFR(CLK_CON_DIV_DIV_CLK_EH_NOCP, 0x1800, CMU_EH),
	SFR(CLK_CON_DIV_DIV_CLK_EH_NOCP_LH, 0x1804, CMU_EH),
	SFR(CLK_CON_DIV_DIV_CLK_G2D_NOCP, 0x1800, CMU_G2D),
	SFR(CLK_CON_DIV_DIV_CLK_G3D_NOCP, 0x1808, CMU_G3D),
	SFR(CLK_CON_DIV_CLK_G3D_ADD_CH_CLK, 0x1800, CMU_G3D),
	SFR(CLK_CON_DIV_DIV_CLK_G3D_TOP, 0x1814, CMU_G3D),
	SFR(CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH, 0x180c, CMU_G3D),
	SFR(CLK_CON_DIV_DIV_CLK_GDC_NOCP, 0x1800, CMU_GDC),
	SFR(CLK_CON_DIV_DIV_CLK_GSACORE_NOCP, 0x180c, CMU_GSACORE),
	SFR(CLK_CON_DIV_DIV_CLK_GSACORE_NOCD, 0x1808, CMU_GSACORE),
	SFR(CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS, 0x1814, CMU_GSACORE),
	SFR(CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC, 0x1818, CMU_GSACORE),
	SFR(CLK_CON_DIV_DIV_CLK_GSACORE_UART, 0x181c, CMU_GSACORE),
	SFR(CLK_CON_DIV_DIV_CLK_GSACORE_NOC, 0x1804, CMU_GSACORE),
	SFR(CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH, 0x1800, CMU_GSACORE),
	SFR(CLK_CON_DIV_DIV_CLK_GSACORE_SC, 0x1810, CMU_GSACORE),
	SFR(CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP, 0x1804, CMU_GSACTRL),
	SFR(CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD, 0x1800, CMU_GSACTRL),
	SFR(CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH, 0x1808, CMU_GSACTRL),
	SFR(CLK_CON_DIV_DIV_CLK_GSE_NOCP, 0x1800, CMU_GSE),
	SFR(CLK_CON_DIV_DIV_CLK_HSI0_USB32DRD, 0x1808, CMU_HSI0),
	SFR(CLK_CON_DIV_DIV_CLK_HSI0_USB, 0x1804, CMU_HSI0),
	SFR(CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH, 0x1800, CMU_HSI0),
	SFR(CLK_CON_DIV_DIV_CLK_HSI0_I3C, 0x1810, CMU_HSI0),
	SFR(CLK_CON_DIV_DIV_CLK_HSI0_USI2, 0x181c, CMU_HSI0),
	SFR(CLK_CON_DIV_DIV_CLK_HSI0_USI0, 0x1814, CMU_HSI0),
	SFR(CLK_CON_DIV_DIV_CLK_HSI0_USI1, 0x1818, CMU_HSI0),
	SFR(CLK_CON_DIV_DIV_CLK_HSI0_USI3, 0x1820, CMU_HSI0),
	SFR(CLK_CON_DIV_DIV_CLK_HSI0_EUSB, 0x180c, CMU_HSI0),
	SFR(CLK_CON_DIV_DIV_CLK_HSI0_USI4, 0x1824, CMU_HSI0),
	SFR(CLK_CON_DIV_DIV_CLK_HSI1_NOCP, 0x1800, CMU_HSI1),
	SFR(CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH, 0x1804, CMU_HSI1),
	SFR(CLK_CON_DIV_CLK_HSI1_ALT, 0x1808, CMU_HSI1),
	SFR(CLK_CON_DIV_DIV_CLK_HSI2_NOCP, 0x1800, CMU_HSI2),
	SFR(CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH, 0x1804, CMU_HSI2),
	SFR(CLK_CON_DIV_DIV_CLK_ISPFE_NOCP, 0x1804, CMU_ISPFE),
	SFR(CLK_CON_DIV_DIV_CLK_ISPFE_DCPHY, 0x1800, CMU_ISPFE),
	SFR(CLK_CON_DIV_DIV_CLK_MCSC_NOCP, 0x1800, CMU_MCSC),
	SFR(CLK_CON_DIV_DIV_CLK_MFC_NOCP, 0x1800, CMU_MFC),
	SFR(CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH, 0x1808, CMU_MIF),
	SFR(CLK_CON_DIV_DIV_CLK_MISC_NOCP, 0x1808, CMU_MISC),
	SFR(CLK_CON_DIV_DIV_CLK_MISC_GIC, 0x1800, CMU_MISC),
	SFR(CLK_CON_DIV_DIV_CLK_MISC_GIC_LH, 0x1804, CMU_MISC),
	SFR(CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH, 0x180c, CMU_MISC),
	SFR(CLK_CON_DIV_DIV_CLK_NOCL0_NOCP, 0x1804, CMU_NOCL0),
	SFR(CLK_CON_DIV_DIV_CLK_SLC_DCLK, 0x1818, CMU_NOCL0),
	SFR(CLK_CON_DIV_DIV_CLK_SLC1_DCLK, 0x180c, CMU_NOCL0),
	SFR(CLK_CON_DIV_DIV_CLK_SLC2_DCLK, 0x1810, CMU_NOCL0),
	SFR(CLK_CON_DIV_DIV_CLK_SLC3_DCLK, 0x1814, CMU_NOCL0),
	SFR(CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH, 0x1800, CMU_NOCL0),
	SFR(CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH, 0x1808, CMU_NOCL0),
	SFR(CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP, 0x1804, CMU_NOCL1A),
	SFR(CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH, 0x1800, CMU_NOCL1A),
	SFR(CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH, 0x1808, CMU_NOCL1A),
	SFR(CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP, 0x1804, CMU_NOCL1B),
	SFR(CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH, 0x1800, CMU_NOCL1B),
	SFR(CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH, 0x1808, CMU_NOCL1B),
	SFR(CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP, 0x1804, CMU_NOCL2AA),
	SFR(CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCD_LH, 0x1800, CMU_NOCL2AA),
	SFR(CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP_LH, 0x1808, CMU_NOCL2AA),
	SFR(CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP_LH, 0x1808, CMU_NOCL2AB),
	SFR(CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCD_LH, 0x1800, CMU_NOCL2AB),
	SFR(CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP, 0x1804, CMU_NOCL2AB),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI, 0x1824, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI, 0x1818, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI, 0x181c, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI, 0x1820, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI, 0x180c, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_I3C, 0x1800, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI, 0x1810, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART, 0x1808, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI, 0x1814, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH, 0x1804, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI, 0x1810, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_I3C, 0x1800, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI, 0x1814, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI, 0x1808, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI, 0x1824, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI, 0x180c, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI, 0x1818, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH, 0x1804, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI, 0x181c, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_RGBP_NOCP, 0x1800, CMU_RGBP),
	SFR(CLK_CON_DIV_DIV_CLK_S2D_CORE_LH, 0x1804, CMU_S2D),
	SFR(CLK_CON_DIV_DIV_CLK_TNR_NOCP, 0x1800, CMU_TNR),
	SFR(CLK_CON_DIV_DIV_CLK_TPU_NOCP, 0x1804, CMU_TPU),
	SFR(CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG, 0x1814, CMU_TPU),
	SFR(CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH, 0x1808, CMU_TPU),
	SFR(CLK_CON_DIV_CLK_TPU_ADD_CH_CLK, 0x1800, CMU_TPU),
	SFR(CLK_CON_DIV_DIV_CLK_YUVP_NOCP, 0x1800, CMU_YUVP),
	SFR(CLK_CON_DIV_DIV_CLK_AUR_AUR, 0x1804, CMU_AUR),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_DSU, 0x1848, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_CPU, 0x1834, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_BCI, 0x182c, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL1_CPU, 0x1804, CMU_CPUCL1),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL2_CPU, 0x1804, CMU_CPUCL2),
	SFR(CLK_CON_DIV_DIV_CLK_G3D_STACKS, 0x1810, CMU_G3D),
	SFR(CLK_CON_DIV_DIV_CLK_G3D_L2_GLB, 0x1804, CMU_G3D),
	SFR(CLK_CON_DIV_DIV_CLK_TPU_TPU, 0x180c, CMU_TPU),
	SFR(CLK_CON_DIV_DIV_CLK_TPU_TPUCTL, 0x1810, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK, 0x2004, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK, 0x2078, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK, 0x207c, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK, 0x2080, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK, 0x2084, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK, 0x2088, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK, 0x208c, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK, 0x2090, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK, 0x2098, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK, 0x2094, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK, 0x20a8, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK, 0x20a4, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_S0_PMMU_AOC_IPCLKPORT_CLK, 0x20ac, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK, 0x20b0, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK, 0x20b4, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK, 0x20b8, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK, 0x20bc, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK, 0x20c0, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK, 0x209c, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK, 0x2074, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK, 0x202c, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK, 0x201c, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK, 0x2030, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK, 0x2020, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_ALIVE_IPCLKPORT_I_CLK, 0x2064, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI0_IPCLKPORT_I_CLK, 0x2068, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK, 0x2014, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK, 0x200c, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK, 0x2060, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK, 0x2038, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK, 0x2028, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_ALIVE_AOC_IPCLKPORT_I_CLK, 0x205c, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK, 0x2010, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LD_HSI1_AOC_IPCLKPORT_I_CLK, 0x2018, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_ACLK, 0x203c, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_PCLK, 0x2040, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_SYSMMU_S0_AOC_IPCLKPORT_CLK, 0x2070, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_IPCLKPORT_CLK, 0x204c, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_LH_IPCLKPORT_CLK, 0x2050, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_IPCLKPORT_CLK, 0x2054, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_LH_IPCLKPORT_CLK, 0x2058, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK, 0x2034, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK, 0x2024, CMU_AOC),
	SFR(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI1_IPCLKPORT_I_CLK, 0x206c, CMU_AOC),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK, 0x2114, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK, 0x213c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK, 0x2170, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK, 0x2168, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, 0x211c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, 0x20e0, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK, 0x2108, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK, 0x210c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK, 0x2130, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK, 0x2174, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK, 0x2010, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK, 0x2104, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, 0x20d8, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_TRTC_IPCLKPORT_PCLK, 0x216c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK, 0x20fc, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK, 0x2118, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, 0x212c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RTC_IPCLKPORT_PCLK, 0x214c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK, 0x2120, CMU_APM),
	SFR(CLK_CON_GAT_GATE_CLKCMU_APM_FUNC, 0x20d4, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_ACLK, 0x2150, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_PCLK, 0x2154, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_ACLK, 0x2158, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_PCLK, 0x215c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK, 0x2164, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK, 0x2100, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK, 0x20dc, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK, 0x2134, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK, 0x2138, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK, 0x2160, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK, 0x2124, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK, 0x2128, CMU_APM),
	SFR(CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1, 0x20d0, CMU_APM),
	SFR(CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1, 0x20cc, CMU_APM),
	SFR(CLK_CON_GAT_CLK_CMU_BOOST_OPTION1, 0x20c8, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK, 0x2110, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK, 0x20e8, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_PCLK, 0x20f8, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK, 0x20f0, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_UART_IPCLKPORT_CLK, 0x2140, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI1_UART_INT_IPCLKPORT_CLK, 0x2148, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_USI_IPCLKPORT_CLK, 0x2144, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK, 0x20e4, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK, 0x20ec, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_IPCLK, 0x20f4, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK, 0x2060, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK, 0x2064, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK, 0x2068, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUTZ_IPCLKPORT_PCLK, 0x208c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE0_IPCLKPORT_PCLK, 0x206c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE1_IPCLKPORT_PCLK, 0x2070, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE2_IPCLKPORT_PCLK, 0x2074, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK, 0x2018, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK, 0x201c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK, 0x200c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK, 0x2008, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK, 0x2004, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK, 0x20a0, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK, 0x205c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK, 0x20b8, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK, 0x20b4, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK, 0x20b0, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP_AOC_ALIVE_IPCLKPORT_I_CLK, 0x20ac, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK, 0x203c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK, 0x202c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK, 0x2038, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK, 0x2028, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK, 0x2040, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK, 0x2030, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK, 0x2044, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK, 0x2034, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK, 0x209c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK, 0x2098, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_APM_CUSTOM_IPCLKPORT_PCLK, 0x2020, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_GPC_APM_CUSTOM_IPCLKPORT_PCLK, 0x2024, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APM_DMA_IPCLKPORT_PCLK, 0x2014, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS0_IPCLKPORT_PCLK, 0x2078, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE0_IPCLKPORT_PCLK, 0x2048, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE1_IPCLKPORT_PCLK, 0x204c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE2_IPCLKPORT_PCLK, 0x2050, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK, 0x20bc, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_CUSTOM_IPCLKPORT_PCLK, 0x20c0, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK, 0x20c4, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK, 0x20a4, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK, 0x2094, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_CUSTOM_ALIVE_IPCLKPORT_PCLK, 0x2000, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS1_IPCLKPORT_PCLK, 0x207c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS2_IPCLKPORT_PCLK, 0x2080, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS3_IPCLKPORT_PCLK, 0x2084, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS4_IPCLKPORT_PCLK, 0x2088, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURMCU_IPCLKPORT_PCLK, 0x2054, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AURMCU_IPCLKPORT_PCLK, 0x2058, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_TPU_AURMCU_IPCLKPORT_PCLK, 0x2090, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_LH_IPCLKPORT_CLK, 0x20a8, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK, 0x201c, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK, 0x2020, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR_IPCLKPORT_PCLKM, 0x2018, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK, 0x203c, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK, 0x2040, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D0_AUR_IPCLKPORT_I_CLK, 0x2044, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK, 0x20a0, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK, 0x20a4, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK, 0x20a8, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK, 0x20ac, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK, 0x2060, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK, 0x2064, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK, 0x2068, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK, 0x206c, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU0_AUR_IPCLKPORT_CLK, 0x20bc, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU1_AUR_IPCLKPORT_CLK, 0x20c0, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK, 0x20c4, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_ACLK, 0x20c8, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_PCLK, 0x20cc, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D1_AUR_IPCLKPORT_I_CLK, 0x2048, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK, 0x2070, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK, 0x2078, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK, 0x207c, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_ADM_DAP_G_AUR_IPCLKPORT_DAPCLKM, 0x2014, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK, 0x200c, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK, 0x2084, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK, 0x2074, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK, 0x2030, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK, 0x2054, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK, 0x2050, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK, 0x204c, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK, 0x205c, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK, 0x209c, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK, 0x2058, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK, 0x208c, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK, 0x2028, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK, 0x202c, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK, 0x2024, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCD_IPCLKPORT_CLK, 0x2090, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_IPCLKPORT_CLK, 0x2094, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_LH_IPCLKPORT_CLK, 0x2098, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_PCLK, 0x20b4, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_ACLK, 0x20d0, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_PCLK, 0x20d4, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_AUR_IPCLKPORT_CLK, 0x20b8, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_XIU_D_AUR_IPCLKPORT_ACLK, 0x20d8, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_DAPAPBAP_AUR_IPCLKPORT_DAPCLK, 0x2038, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_BLK_AUR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2034, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_IPCLKPORT_CLK, 0x2088, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_AUR_IPCLKPORT_CLK, 0x2010, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_ACLK, 0x20b0, CMU_AUR),
	SFR(CLK_CON_GAT_CLK_BLK_BW_UID_BW_CMU_BW_IPCLKPORT_PCLK, 0x2004, CMU_BW),
	SFR(CLK_CON_GAT_GOUT_BLK_BW_UID_LH_AXI_SI_D_BW_IPCLKPORT_I_CLK, 0x2038, CMU_BW),
	SFR(CLK_CON_GAT_GOUT_BLK_BW_UID_SLH_AXI_MI_P_BW_IPCLKPORT_I_CLK, 0x204c, CMU_BW),
	SFR(CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_ACLK, 0x203c, CMU_BW),
	SFR(CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_PCLK, 0x2040, CMU_BW),
	SFR(CLK_CON_GAT_GOUT_BLK_BW_UID_SYSMMU_S0_PMMU0_BW_IPCLKPORT_CLK, 0x2058, CMU_BW),
	SFR(CLK_CON_GAT_GOUT_BLK_BW_UID_AS_APB_SYSMMU_S0_BW_S2_IPCLKPORT_PCLKM, 0x202c, CMU_BW),
	SFR(CLK_CON_GAT_GOUT_BLK_BW_UID_SYSREG_BW_IPCLKPORT_PCLK, 0x205c, CMU_BW),
	SFR(CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCD_IPCLKPORT_CLK, 0x2044, CMU_BW),
	SFR(CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCP_IPCLKPORT_CLK, 0x2048, CMU_BW),
	SFR(CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_PCLK, 0x2054, CMU_BW),
	SFR(CLK_CON_GAT_GOUT_BLK_BW_UID_D_TZPC_BW_IPCLKPORT_PCLK, 0x2030, CMU_BW),
	SFR(CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_ACLK, 0x2050, CMU_BW),
	SFR(CLK_CON_GAT_GOUT_BLK_BW_UID_GPC_BW_IPCLKPORT_PCLK, 0x2034, CMU_BW),
	SFR(CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_ACLK, 0x2060, CMU_BW),
	SFR(CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_PCLK, 0x2064, CMU_BW),
	SFR(CLK_CON_GAT_CLK_BLK_BW_UID_BW_IPCLKPORT_ACLK, 0x2008, CMU_BW),
	SFR(CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_SI_IP_BW_IPCLKPORT_I_CLK, 0x2010, CMU_BW),
	SFR(CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_MI_IP_BW_IPCLKPORT_I_CLK, 0x200c, CMU_BW),
	SFR(CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCD_IPCLKPORT_CLK, 0x2014, CMU_BW),
	SFR(CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCP_IPCLKPORT_CLK, 0x2018, CMU_BW),
	SFR(CLK_CON_GAT_CLK_BLK_BW_UID_XIU_D_BW_IPCLKPORT_ACLK, 0x2028, CMU_BW),
	SFR(CLK_CON_GAT_CLK_BLK_BW_UID_SYSMMU_S0_BW_IPCLKPORT_CLK, 0x201c, CMU_BW),
	SFR(CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_ACLK, 0x2020, CMU_BW),
	SFR(CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_PCLK, 0x2024, CMU_BW),
	SFR(CLK_CON_GAT_CLK_BLK_BW_UID_BLK_BW_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2000, CMU_BW),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC, 0x20cc, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_MIF_SWITCH, 0x2010, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MFC_MFC, 0x20ec, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D, 0x208c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI0_USB32DRD, 0x20c4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC, 0x20d8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC, 0x2080, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH, 0x209c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MISC_NOC, 0x20f4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_ISPFE_NOC, 0x20e4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC, 0x2114, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC, 0x211c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DSU_SWITCH, 0x2068, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC, 0x20fc, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_RGBP_RGBP, 0x2124, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MCSC_NOC, 0x20e8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G2D_JPEG, 0x2090, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE, 0x20dc, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC, 0x2064, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0, 0x2038, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1, 0x203c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3, 0x2044, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2, 0x2040, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_BW_NOC, 0x2034, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD, 0x20e0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC, 0x20b4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP, 0x20f0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP, 0x2110, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP, 0x2118, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_TPU_NOC, 0x2134, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG, 0x20c8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH, 0x206c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE, 0x20d0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC, 0x20bc, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_GSE_NOC, 0x20b0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4, 0x2048, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_TNR_MERGE, 0x212c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_NOCL2AA_NOC, 0x2108, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC, 0x2100, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC, 0x2104, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5, 0x204c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6, 0x2050, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7, 0x2054, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_CPUCL0_BOOST, 0x2000, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_CPUCL1_BOOST, 0x2004, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_NOCL1B_BOOST, 0x201c, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_NOCL2AA_BOOST, 0x2020, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_NOCL1A_BOOST, 0x2018, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_NOCL0_BOOST, 0x2014, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_MIF_BOOST, 0x200c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DNS_NOC, 0x2074, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0, 0x20a4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1, 0x20a8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_TPU_TPU, 0x2138, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST, 0x2058, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD, 0x20d4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G3D_GLB, 0x2094, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH, 0x2070, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_CPUCL2_BOOST, 0x2008, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_GDC_LME, 0x20ac, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MISC_SC, 0x20f8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC, 0x207c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_EH_NOC, 0x2088, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF, 0x2130, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL, 0x213c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD, 0x2098, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_AUR_AUR, 0x2028, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_AUR_NOC, 0x2030, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL, 0x202c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC, 0x2084, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM, 0x2078, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_RGBP_MCFP, 0x2120, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_NOCL2AB_BOOST, 0x2024, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_NOCL2AB_NOC, 0x210c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU_SWITCH, 0x2060, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BCI_SWITCH, 0x205c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI0_PERI, 0x20c0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_TNR_ALIGN, 0x2128, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G3D_TRACE, 0x20a0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HSI0_DPOSC, 0x20b8, CMU_TOP),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, 0x228c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, 0x21b0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK, 0x2274, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG, 0x2248, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_BOOKER_IPCLKPORT_I_CLK, 0x2254, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x21ac, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, 0x21a8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK, 0x227c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_IPCLKPORT_CLK, 0x2278, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK, 0x2268, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK, 0x2040, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK, 0x2244, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, 0x224c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK, 0x225c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, 0x2270, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM, 0x2240, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK, 0x2250, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK, 0x2290, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK, 0x2288, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK, 0x2284, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK, 0x2280, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK, 0x2260, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK, 0x2264, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK, 0x2258, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK, 0x226c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK, 0x2110, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK, 0x20e4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK, 0x2080, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK, 0x207c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK, 0x2070, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK, 0x2208, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK, 0x2128, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK, 0x20fc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK, 0x2078, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK, 0x2084, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK, 0x2074, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK, 0x209c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK, 0x20d0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK, 0x2098, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK, 0x20a4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK, 0x20d4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK, 0x20a0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK, 0x20b0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK, 0x20d8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK, 0x20ac, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK, 0x2200, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK, 0x2140, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK, 0x210c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK, 0x208c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK, 0x2094, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK, 0x20c8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK, 0x2088, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK, 0x20cc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK, 0x2090, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK, 0x20b8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK, 0x20c0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK, 0x20dc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK, 0x20b4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK, 0x20e0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK, 0x20bc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK, 0x21e4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK, 0x21dc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_LH_IPCLKPORT_CLK, 0x21c8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK, 0x21f4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK, 0x2044, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, 0x21d8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_1_IPCLKPORT_PCLKM, 0x2024, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_ID_PPU_IPCLKPORT_I_CLK, 0x2114, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_BCI_IPCLKPORT_CLK, 0x21c4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_LH_IPCLKPORT_CLK, 0x21c0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IP_BOOKER_IPCLKPORT_I_CLK, 0x20f8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_ID_PPU_IPCLKPORT_I_CLK, 0x20e8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GCLK0, 0x2038, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_BCI_IPCLKPORT_CLK, 0x2194, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK, 0x21fc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK, 0x212c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK, 0x2100, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_PCLK, 0x216c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_PCLK, 0x2174, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_PCLK, 0x217c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_PCLK, 0x2184, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK, 0x2204, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK, 0x2134, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK, 0x213c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PPUCLK, 0x203c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK, 0x2108, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK, 0x21e0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK, 0x2104, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK, 0x21d0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK, 0x21a4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_CPUCL0_IPCLKPORT_CH_CLK, 0x2018, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_APBIF_CPUCL0_IPCLKPORT_PCLK, 0x2014, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL1_IPCLKPORT_I_CLK, 0x2120, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL2_IPCLKPORT_I_CLK, 0x2124, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_IPCLKPORT_CLK, 0x21f0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_CPU_IPCLKPORT_CLK, 0x21d4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK, 0x20f0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK, 0x215c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK, 0x2164, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK, 0x214c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK, 0x2154, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK, 0x21cc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, 0x21ec, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x21e8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK, 0x20a8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK, 0x21f8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK, 0x20f4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_QOS_IPCLKPORT_ACLK, 0x2048, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_AXI_DS_128TO32_P_PCIE_CLUSTER0_IPCLKPORT_MAINCLK, 0x2030, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK, 0x2144, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D0_CPUCL0_IPCLKPORT_I_CLK, 0x2060, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D1_CPUCL0_IPCLKPORT_I_CLK, 0x2064, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D2_CPUCL0_IPCLKPORT_I_CLK, 0x2068, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D3_CPUCL0_IPCLKPORT_I_CLK, 0x206c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_BOOKER_IPCLKPORT_I_CLK, 0x211c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK, 0x2138, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK, 0x2130, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CLUSTER0_SCLK, 0x223c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CLUSTER0_GICCLK, 0x2230, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CLUSTER0_ATCLK, 0x2224, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CLUSTER0_PCLK, 0x2234, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX0CLK, 0x2228, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX1CLK, 0x222c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK, 0x2190, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK, 0x218c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK, 0x21bc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK, 0x21b8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CLUSTER0_PERIPHCLK, 0x2238, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_BOOKER_IPCLKPORT_I_CLK, 0x2118, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_BOOKER_IPCLKPORT_I_CLK, 0x20ec, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK, 0x2188, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK, 0x21b4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM, 0x202c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK, 0x204c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_TSVALUEB_IPCLKPORT_CLK, 0x2050, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_BOOKER_0_IPCLKPORT_PCLKM, 0x2020, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_PCSM_IPCLKPORT_PCLKM, 0x2028, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_ACLK, 0x2168, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_ACLK, 0x2170, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_ACLK, 0x2178, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_ACLK, 0x2180, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_ACLK, 0x2148, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_ACLK, 0x2150, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_ACLK, 0x2158, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_ACLK, 0x2160, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, 0x201c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK, 0x2034, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK, 0x220c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NRESET_IPCLKPORT_CLK, 0x21a0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NPRESET_IPCLKPORT_CLK, 0x219c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P2_CPUCL0_IPCLKPORT_ACLK, 0x2210, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_IT1_BOOKER_IPCLKPORT_I_CLK, 0x20c4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_IPCLKPORT_CLK, 0x2198, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK, 0x2054, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK, 0x2058, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_LD_EH_CPUCL0_IPCLKPORT_I_CLK, 0x205c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK, 0x2014, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AXI_MI_IP_CPUCL1_IPCLKPORT_I_CLK, 0x2018, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_ADD1_APBIF_CPUCL1_IPCLKPORT_PCLK, 0x200c, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK, 0x201c, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_PCLK_IPCLKPORT_CLK, 0x2028, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_CPU_IPCLKPORT_CLK, 0x2020, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK, 0x2024, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE4CLK, 0x202c, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE5CLK, 0x2030, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE6CLK, 0x2034, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE7CLK, 0x2038, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK, 0x2010, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADD2_APBIF_CPUCL2_IPCLKPORT_PCLK, 0x200c, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AXI_MI_IP_CPUCL2_IPCLKPORT_I_CLK, 0x2014, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_PCLK_IPCLKPORT_CLK, 0x2024, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK, 0x2018, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_CPU_IPCLKPORT_CLK, 0x201c, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK, 0x2020, CMU_CPUCL2),
	SFR(CLK_CON_GAT_GATE_CLK_CLUSTER2_CORE8CLK, 0x202c, CMU_CPUCL2),
	SFR(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK, 0x2004, CMU_DPUB),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM, 0x2028, CMU_DPUB),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK, 0x2040, CMU_DPUB),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK, 0x2038, CMU_DPUB),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON, 0x202c, CMU_DPUB),
	SFR(CLK_CON_GAT_CLK_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK, 0x2024, CMU_DPUB),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK, 0x2030, CMU_DPUB),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUB_UID_GPC_DPUB_IPCLKPORT_PCLK, 0x2034, CMU_DPUB),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK, 0x203c, CMU_DPUB),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK, 0x2044, CMU_DPUB),
	SFR(CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK, 0x2018, CMU_DPUB),
	SFR(CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK, 0x201c, CMU_DPUB),
	SFR(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0, 0x2008, CMU_DPUB),
	SFR(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1, 0x200c, CMU_DPUB),
	SFR(CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK, 0x2020, CMU_DPUB),
	SFR(CLK_CON_GAT_CLK_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2000, CMU_DPUB),
	SFR(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0, 0x2010, CMU_DPUB),
	SFR(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1, 0x2014, CMU_DPUB),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_CMU_DPUF0_IPCLKPORT_PCLK, 0x2004, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK, 0x20ac, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_DPUF0_IPCLKPORT_CLK, 0x20a4, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK, 0x20a0, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK, 0x2084, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF0_IPCLKPORT_CLK, 0x20a8, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK, 0x2088, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK, 0x208c, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK, 0x2090, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK, 0x2094, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK, 0x2098, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK, 0x209c, CMU_DPUF0),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_OSCCLK_IPCLKPORT_CLK, 0x2044, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK, 0x2080, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF, 0x2070, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK, 0x2078, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM, 0x206c, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_GPC_DPUF0_IPCLKPORT_PCLK, 0x207c, CMU_DPUF0),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK, 0x2064, CMU_DPUF0),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK, 0x2068, CMU_DPUF0),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK, 0x203c, CMU_DPUF0),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK, 0x2040, CMU_DPUF0),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK, 0x204c, CMU_DPUF0),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK, 0x2048, CMU_DPUF0),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF0_IPCLKPORT_CLK, 0x2060, CMU_DPUF0),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_ACLK, 0x2050, CMU_DPUF0),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_PCLK, 0x2054, CMU_DPUF0),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_ACLK, 0x2058, CMU_DPUF0),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_PCLK, 0x205c, CMU_DPUF0),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC, 0x2008, CMU_DPUF0),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2000, CMU_DPUF0),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM, 0x2064, CMU_DPUF1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK, 0x2090, CMU_DPUF1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK, 0x2094, CMU_DPUF1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK, 0x209c, CMU_DPUF1),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK, 0x2004, CMU_DPUF1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK, 0x2088, CMU_DPUF1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK, 0x206c, CMU_DPUF1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_GPC_DPUF1_IPCLKPORT_PCLK, 0x2070, CMU_DPUF1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF, 0x2068, CMU_DPUF1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK, 0x208c, CMU_DPUF1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSMMU_S0_PMMU0_DPUF1_IPCLKPORT_CLK, 0x2098, CMU_DPUF1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK, 0x2080, CMU_DPUF1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK, 0x2084, CMU_DPUF1),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SLH_AXI_MI_P_DPUF1_IPCLKPORT_I_CLK, 0x2044, CMU_DPUF1),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK, 0x2034, CMU_DPUF1),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK, 0x2038, CMU_DPUF1),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_PMMU1_DPUF1_IPCLKPORT_CLK, 0x205c, CMU_DPUF1),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK, 0x203c, CMU_DPUF1),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK, 0x2040, CMU_DPUF1),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_DPUF1_IPCLKPORT_CLK, 0x2058, CMU_DPUF1),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF1_UID_XIU_D_DPUF1_IPCLKPORT_ACLK, 0x2060, CMU_DPUF1),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_ACLK, 0x2048, CMU_DPUF1),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_PCLK, 0x204c, CMU_DPUF1),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_ACLK, 0x2050, CMU_DPUF1),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_PCLK, 0x2054, CMU_DPUF1),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC, 0x2008, CMU_DPUF1),
	SFR(CLK_CON_GAT_CLK_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2000, CMU_DPUF1),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK, 0x2004, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S1_NS_EH_IPCLKPORT_PCLKM, 0x2050, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK, 0x2054, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK, 0x205c, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK, 0x2064, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_LD_EH_CPUCL0_IPCLKPORT_I_CLK, 0x2060, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK, 0x2058, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK, 0x2078, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK, 0x207c, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK, 0x2068, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK, 0x206c, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_S0_EH_IPCLKPORT_CLK, 0x2080, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK, 0x2084, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK, 0x2088, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK, 0x208c, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK, 0x2070, CMU_EH),
	SFR(CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK, 0x2074, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK, 0x2024, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK, 0x2028, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK, 0x2040, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK, 0x2010, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK, 0x200c, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK, 0x2008, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCD_IPCLKPORT_CLK, 0x2030, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_IPCLKPORT_CLK, 0x2034, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_LH_IPCLKPORT_CLK, 0x2038, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_SYSMMU_S0_PMMU0_EH_IPCLKPORT_CLK, 0x2044, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_XIU_D_EH_IPCLKPORT_ACLK, 0x2048, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_BLK_EH_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2000, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_ACLK, 0x201c, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_PCLK, 0x2020, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK, 0x2014, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK, 0x2018, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_OSCCLK_IPCLKPORT_CLK, 0x203c, CMU_EH),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK, 0x2004, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK, 0x2064, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK, 0x2068, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK, 0x206c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK, 0x2070, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU0_G2D_IPCLKPORT_CLK, 0x20a4, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK, 0x20b0, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK, 0x205c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK, 0x2060, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU2_G2D_IPCLKPORT_CLK, 0x20ac, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK, 0x2074, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK, 0x2078, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK, 0x2058, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK, 0x207c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK, 0x2084, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK, 0x2090, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK, 0x204c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU1_G2D_IPCLKPORT_CLK, 0x20a8, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK, 0x2054, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK, 0x2048, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK, 0x208c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK, 0x2094, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK, 0x2098, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK, 0x209c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK, 0x20a0, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK, 0x2050, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK, 0x2088, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM, 0x2040, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM, 0x2044, CMU_G2D),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK, 0x202c, CMU_G2D),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK, 0x2030, CMU_G2D),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCP_IPCLKPORT_CLK, 0x2034, CMU_G2D),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_SYSMMU_S0_G2D_IPCLKPORT_CLK, 0x2038, CMU_G2D),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK, 0x203c, CMU_G2D),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D0_JPEG_IPCLKPORT_I_CLK, 0x2018, CMU_G2D),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D0_JPEG_IPCLKPORT_I_CLK, 0x2008, CMU_G2D),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D1_JPEG_IPCLKPORT_I_CLK, 0x201c, CMU_G2D),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D1_JPEG_IPCLKPORT_I_CLK, 0x200c, CMU_G2D),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK, 0x2028, CMU_G2D),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D0_IPCLKPORT_I_CLK, 0x2020, CMU_G2D),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D0_IPCLKPORT_I_CLK, 0x2010, CMU_G2D),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D1_IPCLKPORT_I_CLK, 0x2024, CMU_G2D),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D1_IPCLKPORT_I_CLK, 0x2014, CMU_G2D),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_BLK_G2D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2000, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK, 0x20f4, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, 0x2104, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK, 0x2100, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK, 0x2084, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK, 0x2018, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK, 0x20f8, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS, 0x2024, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK, 0x20f0, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, 0x20e8, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK, 0x20ec, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK, 0x2108, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK, 0x210c, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP, 0x2020, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK, 0x20e4, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK, 0x2000, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK, 0x201c, CMU_G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK, 0x20fc, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK, 0x209c, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK, 0x2044, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK, 0x2080, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK, 0x2094, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_LH_IPCLKPORT_CLK, 0x2098, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_TRACE, 0x2028, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TRACE_IPCLKPORT_CLK, 0x208c, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ATB_SI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK, 0x203c, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_PCLK, 0x204c, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x200c, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3DCORE_TOP_IPCLKPORT_CLK, 0x2078, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_ACLK, 0x20a4, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_GPU_IPCLKPORT_DAPCLKM, 0x2004, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_DAPCLK, 0x2010, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_HCLK, 0x2014, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM, 0x2008, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_ACLK, 0x2048, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_ACLK, 0x2050, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_ACLK, 0x2058, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK, 0x202c, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK, 0x2030, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK, 0x2034, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK, 0x2038, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK, 0x2040, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_ACLK, 0x2060, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_ACLK, 0x2068, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_ACLK, 0x2070, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_SI_D_G3DMMU_IPCLKPORT_I_CLK, 0x20a0, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_ACLK, 0x20ac, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_ACLK, 0x20b4, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_ACLK, 0x20bc, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_G3D_IPCLKPORT_CLK, 0x20c4, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU0_G3D_IPCLKPORT_CLK, 0x20c8, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU1_G3D_IPCLKPORT_CLK, 0x20cc, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU2_G3D_IPCLKPORT_CLK, 0x20d0, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU3_G3D_IPCLKPORT_CLK, 0x20d4, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_PCLK, 0x2054, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_PCLK, 0x205c, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_PCLK, 0x2064, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_PCLK, 0x206c, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_PCLK, 0x2074, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_PCLK, 0x20a8, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_PCLK, 0x20b0, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_PCLK, 0x20b8, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_PCLK, 0x20c0, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK, 0x207c, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK, 0x2090, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TOP_IPCLKPORT_CLK, 0x2088, CMU_G3D),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK, 0x2018, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM, 0x20c8, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK, 0x20cc, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK, 0x20d0, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK, 0x20d4, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_PCLK, 0x20f0, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_PCLK, 0x20f8, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_PCLK, 0x2130, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_PCLK, 0x2128, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_ACLK, 0x211c, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_PCLK, 0x2120, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU0_GDC_IPCLKPORT_CLK, 0x2138, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK, 0x2140, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC0_GDC1_IPCLKPORT_I_CLK, 0x20d8, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_GDC0_IPCLKPORT_I_CLK, 0x20dc, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_LME_IPCLKPORT_I_CLK, 0x20e0, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_LME_GDC1_IPCLKPORT_I_CLK, 0x20e8, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_GDC1_LME_IPCLKPORT_I_CLK, 0x20e4, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK, 0x2114, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK, 0x2110, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_ACLK, 0x20f4, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_ACLK, 0x212c, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_ACLK, 0x2124, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU2_GDC_IPCLKPORT_CLK, 0x213c, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_GDC_IPCLKPORT_CLK, 0x2134, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_ACLK, 0x2108, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_ACLK, 0x2100, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK, 0x2118, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK, 0x20ec, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_PCLK, 0x20fc, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_PCLK, 0x2104, CMU_GDC),
	SFR(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_PCLK, 0x210c, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK, 0x20c0, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_PCLK, 0x2058, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_ACLK, 0x2044, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_PCLK, 0x2048, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_ACLK, 0x203c, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_PCLK, 0x2040, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_ACLK, 0x204c, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_PCLK, 0x2050, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_PCLK, 0x20b4, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_ACLK, 0x20a0, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_PCLK, 0x20a4, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_ACLK, 0x2098, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_PCLK, 0x209c, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_ACLK, 0x20a8, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_PCLK, 0x20ac, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_PCLK, 0x2064, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_ACLK, 0x2068, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_PCLK, 0x206c, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_ACLK, 0x2070, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_PCLK, 0x2074, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_ACLK, 0x2078, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_PCLK, 0x207c, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_MI_ID_LME_GDC1_IPCLKPORT_I_CLK, 0x201c, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC0_GDC1_IPCLKPORT_I_CLK, 0x2020, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM, 0x2000, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_LME_IPCLKPORT_PCLKM, 0x2004, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_ACLK, 0x2038, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_ACLK, 0x205c, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_ACLK, 0x2054, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_SYSMMU_S0_PMMU1_GDC_IPCLKPORT_CLK, 0x20b8, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK, 0x202c, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK, 0x2030, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_M, 0x200c, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_ACLK, 0x20b0, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK, 0x20bc, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK, 0x20c4, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_ACLK, 0x2060, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC1_GDC0_IPCLKPORT_I_CLK, 0x2024, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK, 0x2080, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_LME_IPCLKPORT_CLK, 0x2084, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC0_IPCLKPORT_CLK, 0x2088, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC1_IPCLKPORT_CLK, 0x208c, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_LME_IPCLKPORT_CLK, 0x2090, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_NOCP_IPCLKPORT_CLK, 0x2094, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_LD_RGBP_GDC_IPCLKPORT_I_CLK, 0x2028, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_BLK_GDC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2008, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_M, 0x2014, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_CLK, 0x2010, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GDC_UID_LME_IPCLKPORT_CLK, 0x2034, CMU_GDC),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK, 0x2018, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN, 0x209c, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE0_IPCLKPORT_PCLK, 0x20a4, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK, 0x20b4, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK, 0x20d0, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_PCLK, 0x20d8, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK, 0x20e4, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK, 0x20ec, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_PCLK, 0x20f4, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK, 0x20f8, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK, 0x2120, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK, 0x2128, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_PCLK, 0x2118, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK, 0x212c, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK, 0x2134, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK, 0x2138, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK, 0x2098, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK, 0x2100, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK, 0x2104, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_ACLK, 0x20a8, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK, 0x20cc, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK, 0x20a0, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK, 0x20b0, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK, 0x20e0, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_ACLK, 0x20d4, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK, 0x20e8, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_ACLK, 0x20f0, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK, 0x211c, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK, 0x2124, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK, 0x2130, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK, 0x2108, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM, 0x2094, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK, 0x20dc, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_ZM_IPCLKPORT_ACLK, 0x213c, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK, 0x20c8, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK, 0x20b8, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK, 0x20bc, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK, 0x2008, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_PCLK, 0x20ac, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK, 0x20c4, CMU_GSACORE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK, 0x20c0, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK, 0x2020, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK, 0x2024, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK, 0x201c, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK, 0x203c, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK, 0x202c, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK, 0x2040, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK, 0x2030, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK, 0x204c, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM, 0x2004, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE1_IPCLKPORT_PCLK, 0x200c, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE2_IPCLKPORT_PCLK, 0x2010, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCD_IPCLKPORT_CLK, 0x2070, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCP_IPCLKPORT_CLK, 0x2074, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_IPCLKPORT_CLK, 0x2068, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK, 0x206c, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE3_IPCLKPORT_PCLK, 0x2014, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_GME_GSA_IPCLKPORT_I_CLK, 0x2034, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK, 0x208c, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_ACLK, 0x2088, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_SC_GSACORE_IPCLKPORT_I_CLK, 0x2038, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_ID_SC_GSACORE_IPCLKPORT_I_CLK, 0x2028, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SC_IPCLKPORT_CLK, 0x2078, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SC_IPCLKPORT_CLK, 0x2054, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_ACLK, 0x2044, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_PCLK, 0x2048, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_XIU_D0_GSA_ZM_IPCLKPORT_ACLK, 0x2090, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_UGME_FULL_RESET_IPCLKPORT_CLK, 0x2064, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK, 0x207c, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK, 0x2080, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_UART_IPCLKPORT_CLK, 0x2084, CMU_GSACORE),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK, 0x2004, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK, 0x2034, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK, 0x204c, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK, 0x2054, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK, 0x2058, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK, 0x2050, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK, 0x2078, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK, 0x2080, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GATE_CLK_GSA_FUNC, 0x2020, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_ACLK, 0x2038, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK, 0x2040, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK, 0x205c, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK, 0x2060, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK, 0x2064, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK, 0x2068, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GATE_CLK_GSACTRL2CORE, 0x201c, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK, 0x2028, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK, 0x207c, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK, 0x2030, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK, 0x2044, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK, 0x206c, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK, 0x2074, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK, 0x2070, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK, 0x2048, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM, 0x2024, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_PCLK, 0x203c, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK, 0x2018, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK, 0x2010, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK, 0x200c, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK, 0x2084, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_ZM_IPCLKPORT_ACLK, 0x20ac, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCD_IPCLKPORT_CLK, 0x208c, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_IPCLKPORT_CLK, 0x2090, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK, 0x2094, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_D1_GSA_ZM_IPCLKPORT_ACLK, 0x20a8, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_ID_GME_GSA_IPCLKPORT_I_CLK, 0x202c, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK, 0x2088, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_AD_APB_SYSMMU_GSA_S1_NS_IPCLKPORT_PCLKM, 0x2008, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_ACLK, 0x2098, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_PCLK, 0x209c, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_GSA_ZM_IPCLKPORT_CLK, 0x20a0, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_PMMU0_GSA_ZM_IPCLKPORT_CLK, 0x20a4, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_SC, 0x20b4, CMU_GSACTRL),
	SFR(CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_PERI, 0x20b0, CMU_GSACTRL),
	SFR(CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_CMU_GSE_IPCLKPORT_PCLK, 0x2008, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_D_TZPC_GSE_IPCLKPORT_PCLK, 0x201c, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_SLH_AXI_MI_P_GSE_IPCLKPORT_I_CLK, 0x206c, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSREG_GSE_IPCLKPORT_PCLK, 0x2090, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCD_IPCLKPORT_CLK, 0x2064, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCP_IPCLKPORT_CLK, 0x2068, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_AD_APB_GSE_IPCLKPORT_PCLKM, 0x2018, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AXI_SI_D_GSE_IPCLKPORT_I_CLK, 0x2030, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_ACLK, 0x2034, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_PCLK, 0x2038, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_GSE_IPCLKPORT_CLK_GSE, 0x2024, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_PMMU0_GSE_IPCLKPORT_CLK, 0x208c, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_GPC_GSE_IPCLKPORT_PCLK, 0x2020, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_GSE_IPCLKPORT_CLK, 0x2088, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_ACLK, 0x203c, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_PCLK, 0x2040, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_ACLK, 0x204c, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_PCLK, 0x2050, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_ACLK, 0x2054, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_PCLK, 0x2058, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_ACLK, 0x2070, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_PCLK, 0x2074, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_ACLK, 0x2078, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_PCLK, 0x207c, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D1_GSE_IPCLKPORT_ACLK, 0x2098, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK, 0x202c, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK, 0x2028, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D0_GSE_IPCLKPORT_ACLK, 0x2094, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_ACLK, 0x2080, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_PCLK, 0x2084, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_ACLK, 0x205c, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_PCLK, 0x2060, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_ACLK, 0x2044, CMU_GSE),
	SFR(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_PCLK, 0x2048, CMU_GSE),
	SFR(CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCD_IPCLKPORT_CLK, 0x2010, CMU_GSE),
	SFR(CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCP_IPCLKPORT_CLK, 0x2014, CMU_GSE),
	SFR(CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_IPCLKPORT_CLK_VOTF, 0x200c, CMU_GSE),
	SFR(CLK_CON_GAT_CLK_BLK_GSE_UID_BLK_GSE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2004, CMU_GSE),
	SFR(CLK_CON_GAT_CLK_BLK_GSE_UID_AXI_US_128TO256_QE_D2_GSE_IPCLKPORT_MAINCLK, 0x2000, CMU_GSE),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK, 0x2000, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40, 0x20ac, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK, 0x2080, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK, 0x2050, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK, 0x20c4, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK, 0x205c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_ACLK, 0x2070, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_PCLK, 0x2074, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK, 0x206c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK, 0x2068, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK, 0x2064, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK, 0x2060, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK, 0x2058, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK, 0x2054, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_PCLK, 0x2088, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_ACLK, 0x2084, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK, 0x208c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK, 0x20a0, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK, 0x20b4, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK, 0x20b8, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK, 0x20a4, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK, 0x20cc, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_HSI0_ALT, 0x204c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK, 0x20c8, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK, 0x2098, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK, 0x209c, CMU_HSI0),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK, 0x20c0, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK, 0x2038, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK, 0x202c, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP_AOC_HSI0_IPCLKPORT_I_CLK, 0x2030, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK, 0x2034, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK, 0x2014, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK, 0x2008, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK, 0x2018, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK, 0x200c, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK, 0x201c, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK, 0x2010, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK, 0x2024, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_LH_IPCLKPORT_CLK, 0x2028, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK, 0x203c, CMU_HSI0),
	SFR(CLK_CON_GAT_GATE_CLK_HSI0_USI0, 0x2118, CMU_HSI0),
	SFR(CLK_CON_GAT_GATE_CLK_HSI0_USI1, 0x211c, CMU_HSI0),
	SFR(CLK_CON_GAT_GATE_CLK_HSI0_USI2, 0x2120, CMU_HSI0),
	SFR(CLK_CON_GAT_GATE_CLK_HSI0_I3C, 0x2114, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_IPCLK, 0x20ec, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_PCLK, 0x20f0, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_IPCLK, 0x20f4, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_PCLK, 0x20f8, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_IPCLK, 0x20fc, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_PCLK, 0x2100, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI0_IPCLKPORT_CLK, 0x20a8, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI1_IPCLKPORT_CLK, 0x20b0, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI2_IPCLKPORT_CLK, 0x20bc, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_I3C_IPCLKPORT_CLK, 0x2094, CMU_HSI0),
	SFR(CLK_CON_GAT_GATE_CLK_HSI0_USI3, 0x2124, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_IPCLK, 0x2104, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_PCLK, 0x2108, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI3_IPCLKPORT_CLK, 0x20d0, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK, 0x20d8, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_AD_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM, 0x2004, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK, 0x2090, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2020, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_PCLK, 0x2110, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_PHY_REFCLK_26, 0x20dc, CMU_HSI0),
	SFR(CLK_CON_GAT_GATE_CLK_HSI0_USI4, 0x2128, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_IPCLK, 0x210c, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI4_IPCLKPORT_CLK, 0x20d4, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_PCLK, 0x2044, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_SCLK, 0x2048, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_PCLK, 0x2078, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_SCLK, 0x207c, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_RTC_CLK_HSI0__ALV, 0x20e0, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_U3REWA_ALV_CLK, 0x20e8, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK, 0x2040, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26, 0x20e4, CMU_HSI0),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK, 0x2004, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK, 0x2060, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK, 0x2064, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK, 0x20d4, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK, 0x20c0, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK, 0x20a4, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK, 0x20a8, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK, 0x20fc, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK, 0x2094, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, 0x2068, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, 0x206c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 0x2074, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, 0x2070, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN3A_0_IPCLKPORT_I_CLK, 0x209c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK, 0x2054, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK, 0x2058, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK, 0x20c8, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK, 0x20cc, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_SUB_CTRL_A_G3X2_PHY_REFCLK_IN, 0x208c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK, 0x205c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, 0x20c4, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_ACLK, 0x20d8, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_PCLK, 0x20dc, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_ACLK, 0x20e0, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_PCLK, 0x20e4, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_APB_PCLK, 0x2090, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_PCLK, 0x2040, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_ACLK, 0x203c, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM, 0x2050, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_SF_PCIEPHY_X2_QCH_TM_WRAPPER_INST_0_I_APB_PCLK, 0x2098, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK, 0x20bc, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK, 0x204c, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK, 0x2034, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK, 0x2018, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK, 0x2028, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK, 0x2038, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_LP_AOC_HSI1_IPCLKPORT_I_CLK, 0x2030, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK, 0x201c, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK, 0x2014, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK, 0x200c, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK, 0x2008, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LD_HSI1_AOC_IPCLKPORT_I_CLK, 0x2010, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK, 0x2078, CMU_HSI1),
	SFR(CLK_CON_GAT_GATE_CLK_HSI1_ALT, 0x2080, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, 0x2048, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_LH_IPCLKPORT_CLK, 0x2044, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK, 0x207c, CMU_HSI1),
	SFR(CLK_CON_GAT_CLK_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2000, CMU_HSI1),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK, 0x2064, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK, 0x20e8, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK, 0x2060, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK, 0x2068, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK, 0x206c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK, 0x2118, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK, 0x211c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK, 0x20ac, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK, 0x20b0, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK, 0x209c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK, 0x20d8, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK, 0x20dc, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK, 0x20e0, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3A_1_IPCLKPORT_I_CLK, 0x20a4, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK, 0x2058, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK, 0x210c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK, 0x2114, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO, 0x2110, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3B_1_IPCLKPORT_I_CLK, 0x20a8, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN, 0x201c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, 0x2088, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, 0x2090, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, 0x208c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK, 0x2094, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK, 0x205c, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK, 0x20e4, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK, 0x2070, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN, 0x2074, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_ACLK, 0x20bc, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_PCLK, 0x20c0, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_ACLK, 0x20c4, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_PCLK, 0x20c8, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK, 0x20cc, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK, 0x20d0, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_ACLK, 0x20ec, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_PCLK, 0x20f0, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_ACLK, 0x20f4, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_PCLK, 0x20f8, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_ACLK, 0x20fc, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_PCLK, 0x2100, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_ACLK, 0x2104, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_PCLK, 0x2108, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK, 0x2098, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK, 0x20b4, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK, 0x20b8, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_ACLK, 0x2038, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_PCLK, 0x203c, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_ACLK, 0x2040, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_PCLK, 0x2044, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK, 0x20d4, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK, 0x2008, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK, 0x204c, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK, 0x2034, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK, 0x2018, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK, 0x202c, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_LH_IPCLKPORT_CLK, 0x2030, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK, 0x2054, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK, 0x2010, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK, 0x2014, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK, 0x2050, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN, 0x2124, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK, 0x2048, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, 0x2084, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, 0x20a0, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, 0x2120, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK, 0x2078, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK, 0x2128, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK, 0x200c, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK, 0x207c, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_AS_APB_PCIEPHY_0_HSI2_IPCLKPORT_PCLKM, 0x2000, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_BLK_HSI2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2004, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_HCI_SW_RST_PULSE_IPCLKPORT_CLK, 0x212c, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK, 0x2020, CMU_HSI2),
	SFR(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK, 0x2080, CMU_HSI2),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D0_ISPFE_IPCLKPORT_I_CLK, 0x20bc, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SLH_AXI_MI_P_ISPFE_IPCLKPORT_I_CLK, 0x2128, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSREG_ISPFE_IPCLKPORT_PCLK, 0x2150, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPCLKPORT_CLK, 0x211c, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCP_IPCLKPORT_CLK, 0x2120, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_CMU_ISPFE_IPCLKPORT_PCLK, 0x200c, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1, 0x20d0, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2, 0x20d4, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3, 0x20d8, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_D_TZPC_ISPFE_IPCLKPORT_PCLK, 0x20b0, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5, 0x20e0, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_PCLK, 0x20f0, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4, 0x20dc, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCD_IPCLKPORT_CLK, 0x2124, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D3_ISPFE_IPCLKPORT_I_CLK, 0x20c8, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_GPC_ISPFE_IPCLKPORT_PCLK, 0x20b4, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_AD_APB_SYSMMU_S0_ISPFE_S1_NS_IPCLKPORT_PCLKM, 0x20ac, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_ACLK, 0x20ec, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_ACLK, 0x20f4, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_PCLK, 0x20f8, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S1_PMMU0_ISPFE_IPCLKPORT_CLK, 0x2148, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_ACLK, 0x2134, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_PCLK, 0x2138, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_ACLK, 0x212c, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_PCLK, 0x2130, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU1_ISPFE_IPCLKPORT_CLK, 0x2144, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_ISPFE_IPCLKPORT_CLK, 0x213c, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S2_PMMU0_ISPFE_IPCLKPORT_CLK, 0x214c, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_XIU_D0_ISPFE_IPCLKPORT_ACLK, 0x2154, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6, 0x20e4, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS7, 0x20e8, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D1_ISPFE_IPCLKPORT_I_CLK, 0x20c0, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU0_ISPFE_IPCLKPORT_CLK, 0x2140, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D2_ISPFE_IPCLKPORT_I_CLK, 0x20c4, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0, 0x20cc, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_ISPFE, 0x20b8, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_ACLK, 0x20fc, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_PCLK, 0x2100, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_ACLK, 0x2104, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_PCLK, 0x2108, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_ACLK, 0x2114, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_PCLK, 0x2118, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_ACLK, 0x210c, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_PCLK, 0x2110, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS8, 0x2024, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS9, 0x2028, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS10, 0x201c, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS11, 0x2020, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_ACLK, 0x2084, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_PCLK, 0x2088, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_ACLK, 0x208c, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_PCLK, 0x2090, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_ACLK, 0x2060, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_PCLK, 0x2064, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_ACLK, 0x2068, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_PCLK, 0x206c, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_PCLK, 0x20a0, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCP_IPCLKPORT_CLK, 0x2080, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPCLKPORT_CLK, 0x2078, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D1_ISPFE_IPCLKPORT_ACLK, 0x20a4, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D2_ISPFE_IPCLKPORT_ACLK, 0x20a8, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S1_ISPFE_IPCLKPORT_CLK, 0x2094, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S2_ISPFE_IPCLKPORT_CLK, 0x2098, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_REF, 0x2010, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_SI_IP_ISPFE_IPCLKPORT_I_CLK, 0x2018, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_MI_IP_ISPFE_IPCLKPORT_I_CLK, 0x2014, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0, 0x202c, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1, 0x2030, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2, 0x203c, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3, 0x2040, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4, 0x2044, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5, 0x2048, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6, 0x204c, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS7, 0x2050, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS8, 0x2054, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS9, 0x2058, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS10, 0x2034, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS11, 0x2038, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM, 0x2000, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_PHY_S_PCLK, 0x205c, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_DCPHY_IPCLKPORT_CLK, 0x2070, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPTOP_IPCLKPORT_CLK, 0x207c, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPTOP_IPCLKPORT_CLK, 0x2074, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_ACLK, 0x209c, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_BAAW_ISPFE_IPCLKPORT_I_PCLK, 0x2004, CMU_ISPFE),
	SFR(CLK_CON_GAT_CLK_BLK_ISPFE_UID_BLK_ISPFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2008, CMU_ISPFE),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK, 0x20e0, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK, 0x20ac, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK, 0x2100, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK, 0x200c, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK, 0x20a8, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK, 0x2060, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK, 0x205c, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK, 0x209c, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK, 0x20a0, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK, 0x20e4, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK, 0x20fc, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_PCLK, 0x20c4, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_ACLK, 0x20ec, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_PCLK, 0x20f0, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK, 0x20bc, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK, 0x20c0, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK, 0x20b0, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK, 0x20b4, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK, 0x20a4, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_ACLK, 0x20f4, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_PCLK, 0x20f8, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK, 0x20b8, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK, 0x20e8, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_ACLK, 0x20d8, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_PCLK, 0x20dc, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK, 0x20c8, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK, 0x20cc, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK, 0x20d0, CMU_MCSC),
	SFR(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK, 0x20d4, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK, 0x2044, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK, 0x2048, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK, 0x2054, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM, 0x2000, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK, 0x2018, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_ACLK, 0x201c, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_ACLK, 0x2020, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_PCLK, 0x2024, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_ACLK, 0x2028, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_PCLK, 0x202c, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_ACLK, 0x2030, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_PCLK, 0x2034, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK, 0x2088, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK, 0x2068, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK, 0x206c, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_ACLK, 0x2070, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_PCLK, 0x2074, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_ACLK, 0x2078, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_PCLK, 0x207c, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_ACLK, 0x2080, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_PCLK, 0x2084, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK, 0x2010, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK, 0x2038, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK, 0x203c, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK, 0x2040, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK, 0x204c, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK, 0x2050, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK, 0x2058, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK, 0x2064, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK, 0x2008, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK, 0x208c, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK, 0x2094, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK, 0x2098, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2004, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK, 0x2014, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK, 0x2090, CMU_MCSC),
	SFR(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK, 0x2004, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM, 0x201c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK, 0x206c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK, 0x2028, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK, 0x202c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK, 0x2050, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK, 0x2064, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK, 0x2068, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK, 0x2034, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK, 0x2038, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK, 0x203c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK, 0x2040, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK, 0x2044, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK, 0x204c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK, 0x2058, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK, 0x2030, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK, 0x2048, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK, 0x2020, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK, 0x2054, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK, 0x205c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK, 0x2060, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK, 0x2024, CMU_MFC),
	SFR(CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK, 0x2008, CMU_MFC),
	SFR(CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK, 0x2010, CMU_MFC),
	SFR(CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK, 0x2014, CMU_MFC),
	SFR(CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK, 0x2018, CMU_MFC),
	SFR(CLK_CON_GAT_CLK_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2000, CMU_MFC),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK, 0x2008, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x2058, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK, 0x204c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK, 0x203c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x2054, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, 0x2020, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, 0x2050, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK, 0x2048, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x2040, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK, 0x200c, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x2018, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK, 0x2044, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK, 0x2034, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK, 0x2004, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK, 0x2024, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK, 0x2028, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_LH_IPCLKPORT_CLK, 0x202c, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK, 0x2010, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC_IPCLKPORT_PCLK, 0x2014, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2000, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK, 0x2158, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK, 0x2168, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK, 0x2164, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK, 0x2114, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK, 0x204c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK, 0x210c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK, 0x20cc, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK, 0x20a4, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK, 0x20c8, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK, 0x20d0, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK, 0x20a0, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK, 0x215c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK, 0x2160, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK, 0x2028, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, 0x2034, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A, 0x209c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK, 0x20bc, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK, 0x20ac, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK, 0x2110, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK, 0x20d4, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK, 0x20d8, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK, 0x20dc, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK, 0x20e4, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK, 0x20e8, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK, 0x20ec, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK, 0x20f0, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK, 0x2024, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK, 0x20f4, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK, 0x20f8, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK, 0x2104, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK, 0x2108, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_PCLK, 0x2100, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK, 0x211c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK, 0x2120, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK, 0x2128, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SC_IPCLKPORT_I_PCLK, 0x2124, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_PCLK, 0x2148, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK, 0x20a8, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM, 0x2094, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM, 0x2098, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK, 0x20b0, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SC_IPCLKPORT_I_CLK, 0x20b8, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK, 0x20b4, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SC_IPCLKPORT_I_CLK, 0x20c4, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK, 0x20e0, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_ACLK, 0x20fc, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SC_IPCLKPORT_CLK, 0x2118, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK, 0x216c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK, 0x2154, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_GIC_CU_IPCLKPORT_I_CLK, 0x20c0, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_ACLK, 0x2144, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK, 0x213c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK, 0x2140, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK, 0x214c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK, 0x2150, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK, 0x2134, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK, 0x2138, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK, 0x212c, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK, 0x2130, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK, 0x2008, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK, 0x2010, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK, 0x2004, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK, 0x200c, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK, 0x2074, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK, 0x2014, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK, 0x2078, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK, 0x2040, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK, 0x203c, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK, 0x2044, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK, 0x2048, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK, 0x207c, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK, 0x2080, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK, 0x2084, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK, 0x2088, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK, 0x2038, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK, 0x2070, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_GIC_CU_IPCLKPORT_I_CLK, 0x2018, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK, 0x2090, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK, 0x208c, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_SC_IPCLKPORT_I_ACLK, 0x206c, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_LH_IPCLKPORT_CLK, 0x2054, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK, 0x2058, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK, 0x205c, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_LH_IPCLKPORT_CLK, 0x2060, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_SC_IPCLKPORT_CLK, 0x2068, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK, 0x2030, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK, 0x202c, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_BLK_MISC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2000, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_SUB_IPCLKPORT_PCLK, 0x201c, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_V41_IPCLKPORT_I_PCLK, 0x2020, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_IPCLKPORT_CLK, 0x2050, CMU_MISC),
	SFR(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK, 0x2064, CMU_MISC),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK, 0x2258, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK, 0x226c, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK, 0x221c, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK, 0x2220, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK, 0x2140, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_CPUCL0_IPCLKPORT_I_CLK, 0x21a0, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK, 0x2260, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK, 0x225c, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK, 0x2190, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK, 0x2188, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK, 0x2194, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_ACLK, 0x220c, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_PCLK, 0x2210, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_ACLK, 0x2214, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_PCLK, 0x2218, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK, 0x2244, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK, 0x21e4, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK, 0x21e8, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK, 0x21ec, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK, 0x21f0, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK, 0x21f4, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK, 0x21f8, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK, 0x21fc, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK, 0x2200, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK, 0x2204, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK, 0x2208, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK, 0x21b4, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK, 0x2248, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0, 0x2264, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK, 0x21b8, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK, 0x21bc, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_ACLK, 0x21c8, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_PCLK, 0x21cc, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_ACLK, 0x21d0, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_PCLK, 0x21d4, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK, 0x21e0, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK, 0x21dc, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK, 0x21a4, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK, 0x21a8, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK, 0x21ac, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK, 0x21b0, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK, 0x21c4, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK, 0x21c0, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0, 0x2268, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK, 0x224c, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK, 0x2250, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK, 0x20f0, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK, 0x20f4, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK, 0x218c, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK, 0x2198, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK, 0x2254, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK, 0x21d8, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK, 0x2020, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK, 0x2028, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_CU_IPCLKPORT_I_CLK, 0x2030, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK, 0x2158, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK, 0x215c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK, 0x2160, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK, 0x2164, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK, 0x2168, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK, 0x216c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK, 0x2170, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK, 0x2174, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK, 0x2178, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK, 0x217c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK, 0x2180, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK, 0x205c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK, 0x2064, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK, 0x2098, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK, 0x209c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_GIC_CD_IPCLKPORT_I_CLK, 0x20a4, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK, 0x20a8, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK, 0x20ac, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK, 0x20b0, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK, 0x20b4, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK, 0x20b8, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK, 0x20bc, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK, 0x20c0, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK, 0x2058, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK, 0x2060, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK, 0x2068, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK, 0x206c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_GIC_CD_IPCLKPORT_I_CLK, 0x2078, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK, 0x207c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK, 0x2080, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK, 0x2084, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK, 0x2088, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK, 0x208c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK, 0x2090, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK, 0x2094, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK, 0x2050, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK, 0x2054, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK, 0x2024, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK, 0x202c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_IPCLKPORT_I_CLK, 0x2034, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK, 0x2040, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK, 0x2044, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AA_CU_IPCLKPORT_I_CLK, 0x2048, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK, 0x2144, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK, 0x214c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK, 0x2154, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK, 0x2148, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK, 0x2150, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D2_CPUCL0_IPCLKPORT_I_CLK, 0x2010, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D3_CPUCL0_IPCLKPORT_I_CLK, 0x2014, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_PCLK, 0x210c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_PCLK, 0x2114, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_PCLK, 0x211c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_PCLK, 0x2124, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_PCLK, 0x212c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_PCLK, 0x2134, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_IPCLKPORT_I_CLK, 0x203c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK, 0x20ec, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AB_CU_IPCLKPORT_I_CLK, 0x204c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_CU_IPCLKPORT_I_CLK, 0x2038, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK, 0x2018, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK, 0x201c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x20c4, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK, 0x20d8, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x20d4, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x20c8, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x20cc, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x20d0, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK, 0x20dc, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK, 0x20e0, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK, 0x20e4, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK, 0x20f8, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK, 0x20fc, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_PCLK, 0x2228, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_ACLK, 0x2224, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_ACLK, 0x2234, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_ACLK, 0x2238, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_ACLK, 0x223c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_ACLK, 0x2240, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_ACLK, 0x222c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_ACLK, 0x2230, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK, 0x2118, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK, 0x2110, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK, 0x2108, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK, 0x228c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK, 0x2290, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK, 0x2294, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK, 0x2298, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK, 0x229c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2070, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2100, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2074, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20a0, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC3_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x20e8, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_ACLK, 0x2120, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_PCLK, 0x2128, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_ACLK, 0x2130, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_PCLK, 0x2138, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_ACLK, 0x213c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_PCLK, 0x219c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK, 0x2288, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_ACLK_IPCLKPORT_CLK, 0x2270, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_DCLK_IPCLKPORT_CLK, 0x2274, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_ACLK_IPCLKPORT_CLK, 0x2278, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_DCLK_IPCLKPORT_CLK, 0x227c, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_ACLK_IPCLKPORT_CLK, 0x2280, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_DCLK_IPCLKPORT_CLK, 0x2284, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_ACLK_IPCLKPORT_ACLK, 0x22a0, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_DCLK_IPCLKPORT_ACLK, 0x22a4, CMU_NOCL0),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D0_CPUCL0_IPCLKPORT_I_CLK, 0x2104, CMU_NOCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK, 0x2170, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK, 0x2174, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, 0x2160, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, 0x2164, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK, 0x216c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK, 0x20e8, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK, 0x20e0, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK, 0x20ec, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK, 0x20f0, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK, 0x20f4, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK, 0x20fc, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK, 0x20e4, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK, 0x217c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK, 0x20f8, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_ACLK, 0x2130, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_PCLK, 0x2134, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_ACLK, 0x2138, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_PCLK, 0x213c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_ACLK, 0x2140, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_PCLK, 0x2144, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_ACLK, 0x2148, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_PCLK, 0x214c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK, 0x2108, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK, 0x210c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK, 0x2110, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK, 0x2114, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK, 0x2118, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK, 0x211c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK, 0x2120, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK, 0x2124, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_ACLK, 0x2158, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_PCLK, 0x215c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A, 0x2178, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_ACLK, 0x2128, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_PCLK, 0x212c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK, 0x2100, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK, 0x2104, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_ACLK, 0x2150, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_PCLK, 0x2154, CMU_NOCL1A),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK, 0x2168, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK, 0x2028, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK, 0x2064, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK, 0x2060, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK, 0x206c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK, 0x2068, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK, 0x205c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK, 0x2058, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK, 0x2010, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK, 0x2014, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK, 0x201c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK, 0x20d0, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK, 0x2020, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK, 0x20d8, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK, 0x202c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK, 0x2024, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK, 0x20dc, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK, 0x20b8, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK, 0x20c0, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK, 0x20c8, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK, 0x20bc, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK, 0x20c4, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_AUR_IPCLKPORT_I_CLK, 0x2000, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_TPU_IPCLKPORT_I_CLK, 0x2004, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_AUR_IPCLKPORT_I_CLK, 0x2008, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_TPU_IPCLKPORT_I_CLK, 0x200c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_MI_D_G3DMMU_IPCLKPORT_I_CLK, 0x20cc, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK, 0x2030, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK, 0x2034, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK, 0x2038, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK, 0x203c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x2044, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x2048, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x204c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK, 0x2050, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_ACLK, 0x2088, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_PCLK, 0x208c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_ACLK, 0x2090, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_PCLK, 0x2094, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_ACLK, 0x2098, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_PCLK, 0x209c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_ACLK, 0x20a0, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_PCLK, 0x20a4, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_ACLK, 0x20a8, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_PCLK, 0x20ac, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_ACLK, 0x20b0, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_PCLK, 0x20b4, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK, 0x2054, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_ACLK, 0x2080, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_PCLK, 0x2084, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_ACLK, 0x2078, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_PCLK, 0x207c, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_ACLK, 0x2070, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_PCLK, 0x2074, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK, 0x2040, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D_BW_IPCLKPORT_I_CLK, 0x2018, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_BW_IPCLKPORT_I_CLK, 0x20d4, CMU_NOCL1A),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK, 0x2028, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK, 0x20b8, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK, 0x20bc, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK, 0x20a8, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK, 0x20ac, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK, 0x2064, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK, 0x206c, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK, 0x2070, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK, 0x207c, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK, 0x2078, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK, 0x2080, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK, 0x2088, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK, 0x208c, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK, 0x2090, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK, 0x2094, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK, 0x20b4, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B, 0x20c0, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK, 0x20c4, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK, 0x2068, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK, 0x2084, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK, 0x2074, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK, 0x20a0, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK, 0x20a4, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK, 0x2098, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK, 0x209c, CMU_NOCL1B),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK, 0x20b0, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK, 0x2004, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK, 0x2008, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK, 0x200c, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK, 0x2054, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK, 0x2010, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK, 0x2058, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK, 0x2014, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK, 0x205c, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK, 0x2018, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK, 0x2060, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK, 0x2050, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK, 0x201c, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK, 0x203c, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK, 0x2044, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK, 0x204c, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK, 0x2040, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK, 0x2048, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_ACLK, 0x202c, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_PCLK, 0x2030, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_SI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK, 0x2024, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK, 0x2020, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2000, CMU_NOCL1B),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_NOCL2AA_CMU_NOCL2AA_IPCLKPORT_PCLK, 0x201c, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_SYSREG_NOCL2AA_IPCLKPORT_PCLK, 0x20b4, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK, 0x20ac, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK, 0x20b0, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK, 0x2064, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_ISPFE_IPCLKPORT_I_CLK, 0x2080, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK, 0x207c, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK, 0x206c, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK, 0x2074, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK, 0x2084, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK, 0x20a8, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_ISPFE_IPCLKPORT_I_CLK, 0x2070, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_ISPFE_IPCLKPORT_I_CLK, 0x2094, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_D_TZPC_NOCL2AA_IPCLKPORT_PCLK, 0x205c, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_ACLK, 0x20b8, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_PCLK, 0x20bc, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_GPC_NOCL2AA_IPCLKPORT_PCLK, 0x2060, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D6_RGBP_IPCLKPORT_I_CLK, 0x20a4, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D5_RGBP_IPCLKPORT_I_CLK, 0x20a0, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK, 0x2078, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK, 0x2088, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_PCLK, 0x20c4, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_ISPFE_IPCLKPORT_I_CLK, 0x208c, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_RGBP_IPCLKPORT_I_CLK, 0x2090, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_RGBP_IPCLKPORT_I_CLK, 0x2098, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_CD_IPCLKPORT_I_CLK, 0x2068, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D4_RGBP_IPCLKPORT_I_CLK, 0x209c, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_ACLK_P_NOCL2AA, 0x20c0, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_LH_IPCLKPORT_CLK, 0x203c, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_LH_IPCLKPORT_CLK, 0x2034, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_MI_G_NOCL2AA_CD_IPCLKPORT_I_CLK, 0x2004, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_IPCLKPORT_I_CLK, 0x2008, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK, 0x200c, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK, 0x204c, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK, 0x2044, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_ISPFE_IPCLKPORT_I_CLK, 0x2050, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK, 0x2058, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK, 0x2054, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK, 0x2048, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK, 0x2040, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK, 0x2030, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK, 0x2038, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_ACLK, 0x2020, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_PCLK, 0x2024, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_ACLK, 0x2028, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_PCLK, 0x202c, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_MI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK, 0x2010, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK, 0x2014, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK, 0x2018, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_BLK_NOCL2AA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2000, CMU_NOCL2AA),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_NOCL2AB_CMU_NOCL2AB_IPCLKPORT_PCLK, 0x206c, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_D_TZPC_NOCL2AB_IPCLKPORT_PCLK, 0x2008, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_GPC_NOCL2AB_IPCLKPORT_PCLK, 0x200c, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SYSREG_NOCL2AB_IPCLKPORT_PCLK, 0x20ac, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_ACLK, 0x20b0, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_PCLK, 0x20b4, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_ACLK_P_NOCL2AB, 0x20b8, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_PCLK, 0x20bc, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_ACLK, 0x2070, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_PCLK, 0x2074, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_ACLK, 0x2078, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_PCLK, 0x207c, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK, 0x2028, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK, 0x2038, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_GSE_IPCLKPORT_I_CLK, 0x2058, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK, 0x2024, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK, 0x2034, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK, 0x202c, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK, 0x203c, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK, 0x2030, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK, 0x2040, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK, 0x2048, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK, 0x204c, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK, 0x205c, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_MI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK, 0x2060, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK, 0x2064, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK, 0x2068, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_CD_IPCLKPORT_I_CLK, 0x201c, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_MI_G_NOCL2AB_CD_IPCLKPORT_I_CLK, 0x2018, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_IPCLKPORT_I_CLK, 0x2020, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK, 0x2098, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GSE_IPCLKPORT_I_CLK, 0x209c, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK, 0x20a0, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK, 0x2094, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK, 0x20a4, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK, 0x20a8, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK, 0x2090, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK, 0x2088, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_LH_IPCLKPORT_CLK, 0x208c, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK, 0x2080, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK, 0x2084, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK, 0x2014, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D5_TNR_IPCLKPORT_I_CLK, 0x2054, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK, 0x2050, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK, 0x2010, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK, 0x2044, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_BLK_NOCL2AB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2000, CMU_NOCL2AB),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK, 0x20b8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK, 0x20f0, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK, 0x2048, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK, 0x20c4, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, 0x2050, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK, 0x20c0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK, 0x20d8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK, 0x20dc, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK, 0x20e0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK, 0x20bc, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK, 0x20d0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK, 0x20c8, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK, 0x20b0, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK, 0x20d4, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK, 0x20e4, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK, 0x20cc, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK, 0x20b4, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK, 0x2070, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK, 0x2074, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK, 0x2078, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK, 0x207c, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK, 0x2080, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK, 0x2084, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK, 0x2088, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK, 0x208c, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK, 0x2090, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK, 0x2094, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK, 0x2098, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK, 0x209c, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK, 0x2008, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK, 0x2004, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK, 0x2010, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK, 0x200c, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK, 0x2018, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK, 0x2014, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK, 0x2020, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK, 0x201c, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK, 0x2028, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK, 0x2024, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK, 0x2030, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK, 0x202c, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK, 0x2060, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK, 0x2064, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK, 0x2068, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK, 0x206c, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK, 0x205c, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK, 0x2044, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK, 0x2054, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK, 0x2058, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK, 0x2080, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK, 0x20a4, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK, 0x2010, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK, 0x2088, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, 0x2020, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK, 0x2094, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK, 0x2098, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK, 0x2018, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK, 0x2084, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK, 0x208c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK, 0x2078, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK, 0x20a0, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK, 0x2090, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK, 0x207c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK, 0x209c, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK, 0x2038, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK, 0x203c, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK, 0x2070, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK, 0x2074, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK, 0x2040, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK, 0x2044, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK, 0x2048, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK, 0x204c, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK, 0x2050, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK, 0x2054, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK, 0x2058, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK, 0x205c, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK, 0x2008, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK, 0x2004, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0, 0x2014, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK, 0x2034, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK, 0x200c, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK, 0x2060, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK, 0x2064, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK, 0x2024, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK, 0x202c, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK, 0x2030, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_CMU_RGBP_IPCLKPORT_PCLK, 0x20e8, CMU_RGBP),
	SFR(CLK_CON_GAT_GOUT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM, 0x2174, CMU_RGBP),
	SFR(CLK_CON_GAT_GOUT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK, 0x2178, CMU_RGBP),
	SFR(CLK_CON_GAT_GOUT_BLK_RGBP_UID_GPC_RGBP_IPCLKPORT_PCLK, 0x217c, CMU_RGBP),
	SFR(CLK_CON_GAT_GOUT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK, 0x2188, CMU_RGBP),
	SFR(CLK_CON_GAT_GOUT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK, 0x2190, CMU_RGBP),
	SFR(CLK_CON_GAT_GOUT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK, 0x2194, CMU_RGBP),
	SFR(CLK_CON_GAT_GOUT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK, 0x218c, CMU_RGBP),
	SFR(CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK, 0x2180, CMU_RGBP),
	SFR(CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK, 0x2184, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_ACLK, 0x210c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_PCLK, 0x2110, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_ACLK, 0x2070, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_PCLK, 0x2074, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK, 0x2038, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK, 0x203c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM, 0x2000, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK, 0x2040, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK, 0x2044, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK, 0x2050, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK, 0x2054, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK, 0x2030, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK, 0x2034, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK, 0x2048, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK, 0x204c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK, 0x2058, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK, 0x205c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK, 0x2060, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK, 0x2064, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_ACLK, 0x2068, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_PCLK, 0x206c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK, 0x214c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK, 0x2144, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK, 0x2148, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_RGBP_IPCLKPORT_CLK, 0x2164, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU0_RGBP_IPCLKPORT_CLK, 0x2150, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU1_RGBP_IPCLKPORT_CLK, 0x2154, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU2_RGBP_IPCLKPORT_CLK, 0x2158, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU3_RGBP_IPCLKPORT_CLK, 0x215c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU4_RGBP_IPCLKPORT_CLK, 0x2160, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_IPCLKPORT_I_CLK, 0x2014, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_IPCLKPORT_I_CLK, 0x2018, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D4_RGBP_IPCLKPORT_I_CLK, 0x201c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D5_RGBP_IPCLKPORT_I_CLK, 0x2020, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D6_RGBP_IPCLKPORT_I_CLK, 0x2024, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_LD_RGBP_GDC_IPCLKPORT_I_CLK, 0x2028, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0, 0x20ec, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK, 0x202c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_ACLK, 0x2114, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_PCLK, 0x2118, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_ACLK, 0x2124, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_PCLK, 0x2128, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_PCLK, 0x2108, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_ACLK, 0x2104, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_ACLK, 0x211c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_PCLK, 0x2120, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_ACLK, 0x212c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_PCLK, 0x2130, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_ACLK, 0x2134, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_PCLK, 0x2138, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_ACLK, 0x213c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_PCLK, 0x2140, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_ACLK, 0x2088, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_PCLK, 0x208c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_ACLK, 0x2090, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_PCLK, 0x2094, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_ACLK, 0x2098, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_PCLK, 0x209c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_ACLK, 0x20a8, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_PCLK, 0x20ac, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_ACLK, 0x20b8, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_PCLK, 0x20bc, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_ACLK, 0x20c8, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_PCLK, 0x20cc, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_ACLK, 0x20a0, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_PCLK, 0x20a4, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_ACLK, 0x20b0, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_PCLK, 0x20b4, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_ACLK, 0x20c0, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_PCLK, 0x20c4, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_ACLK, 0x20d0, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_PCLK, 0x20d4, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_ACLK, 0x20d8, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_PCLK, 0x20dc, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_ACLK, 0x20e0, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_PCLK, 0x20e4, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_ACLK, 0x2080, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_PCLK, 0x2084, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_I_RGBP_MCFP_IPCLKPORT_I_CLK, 0x200c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_MI_I_RGBP_MCFP_IPCLKPORT_I_CLK, 0x2008, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK, 0x2010, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_RGBP_IPCLKPORT_CLK, 0x2100, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_MCFP_IPCLKPORT_CLK, 0x20f8, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_MCFP_IPCLKPORT_CLK, 0x20f0, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK, 0x20fc, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_ACLK, 0x2078, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_PCLK, 0x207c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_RGBP_IPCLKPORT_CLK, 0x20f4, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2004, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK, 0x2168, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D4_RGBP_IPCLKPORT_ACLK, 0x216c, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D5_RGBP_IPCLKPORT_ACLK, 0x2170, CMU_RGBP),
	SFR(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK, 0x2014, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, 0x202c, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, 0x2024, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, 0x2020, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK, 0x2028, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK, 0x2030, CMU_S2D),
	SFR(CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK, 0x2018, CMU_S2D),
	SFR(CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK, 0x2000, CMU_S2D),
	SFR(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK, 0x2004, CMU_S2D),
	SFR(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK, 0x2008, CMU_S2D),
	SFR(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_LH_IPCLKPORT_CLK, 0x200c, CMU_S2D),
	SFR(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK, 0x2010, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_AD_APB_GTNR_MERGE_IPCLKPORT_PCLKM, 0x2114, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK, 0x2118, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK, 0x2190, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK, 0x2128, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK, 0x212c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK, 0x2130, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK, 0x213c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK, 0x2140, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK, 0x2144, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK, 0x2148, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S0_PMMU0_TNR_IPCLKPORT_CLK, 0x21b4, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK, 0x21c4, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_MERGE_IPCLKPORT_CLK, 0x2188, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK, 0x218c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK, 0x2120, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK, 0x2134, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK, 0x2138, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK, 0x2150, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK, 0x214c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK, 0x2154, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK, 0x2158, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU2_TNR_IPCLKPORT_CLK, 0x21c0, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU1_TNR_IPCLKPORT_CLK, 0x21bc, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_PCLK, 0x2164, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK, 0x21c8, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK, 0x21cc, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK, 0x2160, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK, 0x215c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK, 0x2168, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK, 0x216c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK, 0x2170, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK, 0x2174, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK, 0x2178, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK, 0x217c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK, 0x2180, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK, 0x2184, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK, 0x2194, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK, 0x2198, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK, 0x219c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK, 0x21a0, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK, 0x21a4, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK, 0x21a8, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK, 0x21ac, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK, 0x21b0, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU0_TNR_IPCLKPORT_CLK, 0x21b8, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK, 0x211c, CMU_TNR),
	SFR(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK, 0x2124, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK, 0x2080, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK, 0x2084, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_ACLK, 0x2088, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_PCLK, 0x208c, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_MERGE_IPCLKPORT_CLK, 0x2098, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_NOCP_IPCLKPORT_CLK, 0x209c, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_PMMU1_TNR_IPCLKPORT_CLK, 0x20e0, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D4_TNR_IPCLKPORT_ACLK, 0x2108, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_PCLK, 0x2064, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D2_TNR_IPCLKPORT_ACLK, 0x2100, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D3_TNR_IPCLKPORT_ACLK, 0x2104, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_ACLK, 0x200c, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_C2CLK, 0x2010, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK, 0x2014, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_PCLK, 0x2020, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK, 0x202c, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK, 0x2030, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK, 0x2034, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK, 0x2038, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK, 0x203c, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK, 0x2040, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK, 0x2044, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK, 0x204c, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_ACLK, 0x2054, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK, 0x2048, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK, 0x2050, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_PCLK, 0x2058, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_PCLK, 0x20a4, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK, 0x20b0, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK, 0x20b4, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK, 0x20b8, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK, 0x20bc, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK, 0x20c0, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK, 0x20c4, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK, 0x20c8, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK, 0x20cc, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK, 0x20d0, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK, 0x20d4, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_ACLK, 0x20d8, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_PCLK, 0x20dc, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_TNR_IPCLKPORT_CLK, 0x20e4, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S1_TNR_IPCLKPORT_CLK, 0x20e8, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D6_TNR_IPCLKPORT_ACLK, 0x210c, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK, 0x20f4, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_PCLK, 0x20ac, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_PCLK, 0x2028, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_ALIGN_IPCLKPORT_CLK, 0x2090, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_ALIGN_IPCLKPORT_CLK, 0x2094, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_AD_APB_GTNR_ALIGN_IPCLKPORT_PCLKM, 0x2000, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_ACLK, 0x205c, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_ACLK, 0x2060, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_ALIGN_IPCLKPORT_ACLK, 0x2008, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_ACLK, 0x20a0, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_ACLK, 0x20a8, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_ACLK, 0x201c, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_ACLK, 0x2024, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D10_TNR_IPCLKPORT_ACLK, 0x20f8, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_ACLK, 0x2068, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_PCLK, 0x206c, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_ACLK, 0x2070, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_PCLK, 0x2074, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_ACLK, 0x2078, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_PCLK, 0x207c, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_PMMU0_TNR_IPCLKPORT_CLK, 0x20ec, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_TNR_IPCLKPORT_CLK, 0x20f0, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D7_TNR_IPCLKPORT_ACLK, 0x2110, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D11_TNR_IPCLKPORT_ACLK, 0x20fc, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D5_TNR_IPCLKPORT_I_CLK, 0x2018, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TNR_UID_BLK_TNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2004, CMU_TNR),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK, 0x2064, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK, 0x20c8, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK, 0x20cc, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK, 0x20b8, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK, 0x2094, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D0_TPU_IPCLKPORT_I_CLK, 0x209c, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK, 0x20e0, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_S0_PMMU0_TPU_IPCLKPORT_CLK, 0x20dc, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_ACLK, 0x20bc, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_PCLK, 0x20c0, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_PCLK, 0x20d8, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_ACLK, 0x20d4, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK, 0x2098, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_S1_NS_TPU_IPCLKPORT_PCLKM, 0x2090, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK, 0x2074, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK, 0x20ac, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK, 0x20b4, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_ADM_DAP_G_TPU_IPCLKPORT_DAPCLKM, 0x2084, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK, 0x2068, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK, 0x20d0, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK, 0x206c, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS, 0x208c, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK, 0x20a0, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK, 0x20a4, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM, 0x2088, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK, 0x20a8, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK, 0x20b0, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK, 0x2034, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK, 0x2078, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK, 0x20c4, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK, 0x2038, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK, 0x2050, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK, 0x201c, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK, 0x202c, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK, 0x2028, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCD_IPCLKPORT_CLK, 0x203c, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_IPCLKPORT_CLK, 0x2040, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_LH_IPCLKPORT_CLK, 0x2044, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK, 0x2048, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_XIU_D_TPU_IPCLKPORT_ACLK, 0x207c, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_ACLK, 0x2054, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_PCLK, 0x2058, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_ACLK, 0x2020, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_PCLK, 0x2024, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_PMMU1_TPU_IPCLKPORT_CLK, 0x205c, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_TPU_IPCLKPORT_CLK, 0x2060, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_LH_ACEL_SI_D1_TPU_IPCLKPORT_I_CLK, 0x2018, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_APBIF_TPU_IPCLKPORT_PCLK, 0x2008, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_TPU_IPCLKPORT_CH_CLK, 0x200c, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK, 0x2070, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_IPCLKPORT_CLK, 0x204c, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_DAPAPBAP_TPU_IPCLKPORT_DAPCLK, 0x2014, CMU_TPU),
	SFR(CLK_CON_GAT_CLK_BLK_TPU_UID_BLK_TPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2010, CMU_TPU),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM, 0x2050, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK, 0x2054, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK, 0x209c, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_GPC_YUVP_IPCLKPORT_PCLK, 0x2058, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK, 0x2088, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK, 0x206c, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK, 0x2070, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK, 0x2074, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_ACLK, 0x208c, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_PCLK, 0x2090, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK, 0x2094, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK, 0x2098, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK, 0x2080, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK, 0x2084, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK, 0x2064, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_MI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK, 0x205c, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK, 0x2060, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK, 0x2068, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_ACLK, 0x2078, CMU_YUVP),
	SFR(CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_PCLK, 0x207c, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_CMU_YUVP_IPCLKPORT_PCLK, 0x2048, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_ACLK, 0x202c, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_PCLK, 0x2030, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK, 0x2004, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK, 0x2008, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_ACLK, 0x2014, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_PCLK, 0x2018, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_ACLK, 0x200c, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_PCLK, 0x2010, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_ACLK, 0x2034, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_PCLK, 0x2038, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_ACLK, 0x201c, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_PCLK, 0x2020, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK, 0x2024, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK, 0x2028, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK, 0x203c, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK, 0x2044, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0, 0x204c, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK, 0x2040, CMU_YUVP),
	SFR(CLK_CON_GAT_CLK_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK, 0x2000, CMU_YUVP),
	SFR(CLK_CON_DIV_CLKCMU_OTP, 0x18e0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HSI0_USBDPDBG, 0x1898, CMU_TOP),
	SFR(CLK_CON_DIV_DIV_CLK_MIF_NOCD, 0x1800, CMU_MIF),
	SFR(CLK_CON_DIV_CLK_MIF_NOCD_S2D, 0x1800, CMU_S2D),
	SFR(QCH_CON_AOC_CMU_AOC_QCH, 0x304c, CMU_AOC),
	SFR(QCH_CON_AOC_SYSCTRL_APB_QCH, 0x3050, CMU_AOC),
	SFR(QCH_CON_BAAW_AOC_QCH, 0x3054, CMU_AOC),
	SFR(QCH_CON_D_TZPC_AOC_QCH, 0x3058, CMU_AOC),
	SFR(QCH_CON_GPC_AOC_QCH, 0x305c, CMU_AOC),
	SFR(QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH, 0x3060, CMU_AOC),
	SFR(QCH_CON_LH_ATB_SI_LT_AOC_QCH, 0x3068, CMU_AOC),
	SFR(QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH, 0x3064, CMU_AOC),
	SFR(QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH, 0x306c, CMU_AOC),
	SFR(QCH_CON_LH_AXI_MI_LD_HSI1_AOC_QCH, 0x3070, CMU_AOC),
	SFR(QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CD_QCH, 0x3074, CMU_AOC),
	SFR(QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CD_QCH, 0x3078, CMU_AOC),
	SFR(QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CD_QCH, 0x307c, CMU_AOC),
	SFR(QCH_CON_LH_AXI_MI_P_AOC_CU_QCH, 0x3080, CMU_AOC),
	SFR(QCH_CON_LH_AXI_SI_D_AOC_QCH, 0x3084, CMU_AOC),
	SFR(QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CD_QCH, 0x3088, CMU_AOC),
	SFR(QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CD_QCH, 0x308c, CMU_AOC),
	SFR(QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CD_QCH, 0x3090, CMU_AOC),
	SFR(QCH_CON_LH_AXI_SI_P_AOC_CU_QCH, 0x3094, CMU_AOC),
	SFR(QCH_CON_PPMU_AOC_QCH, 0x3098, CMU_AOC),
	SFR(QCH_CON_PPMU_PCIE_QCH, 0x309c, CMU_AOC),
	SFR(QCH_CON_PPMU_USB_QCH, 0x30a0, CMU_AOC),
	SFR(QCH_CON_SLH_AXI_MI_LG_ALIVE_AOC_QCH, 0x30a4, CMU_AOC),
	SFR(QCH_CON_SLH_AXI_MI_P_AOC_QCH, 0x30a8, CMU_AOC),
	SFR(QCH_CON_SLH_AXI_SI_LP_AOC_ALIVE_QCH, 0x30ac, CMU_AOC),
	SFR(QCH_CON_SLH_AXI_SI_LP_AOC_HSI0_QCH, 0x30b0, CMU_AOC),
	SFR(QCH_CON_SLH_AXI_SI_LP_AOC_HSI1_QCH, 0x30b4, CMU_AOC),
	SFR(QCH_CON_SSMT_AOC_QCH, 0x30b8, CMU_AOC),
	SFR(QCH_CON_SYSMMU_S0_AOC_QCH_S0, 0x30bc, CMU_AOC),
	SFR(QCH_CON_SYSMMU_S0_PMMU_AOC_QCH_S0, 0x30c0, CMU_AOC),
	SFR(QCH_CON_SYSREG_AOC_QCH, 0x30c4, CMU_AOC),
	SFR(QCH_CON_UASC_AOC_QCH, 0x30c8, CMU_AOC),
	SFR(QCH_CON_APBIF_GPIO_ALIVE_QCH, 0x303c, CMU_APM),
	SFR(QCH_CON_APBIF_GPIO_CUSTOM_ALIVE_QCH, 0x3040, CMU_APM),
	SFR(QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH, 0x3044, CMU_APM),
	SFR(QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH, 0x304c, CMU_APM),
	SFR(QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH, 0x3048, CMU_APM),
	SFR(QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH, 0x3050, CMU_APM),
	SFR(QCH_CON_APBIF_PMU_ALIVE_QCH, 0x3054, CMU_APM),
	SFR(QCH_CON_APM_CMU_APM_QCH, 0x3058, CMU_APM),
	SFR(QCH_CON_APM_DMA_QCH, 0x305c, CMU_APM),
	SFR(QCH_CON_APM_I3C_PMIC_QCH_P, 0x3060, CMU_APM),
	SFR(DMYQCH_CON_APM_I3C_PMIC_QCH_S, 0x3000, CMU_APM),
	SFR(QCH_CON_APM_USI0_UART_QCH, 0x3064, CMU_APM),
	SFR(QCH_CON_APM_USI0_USI_QCH, 0x3068, CMU_APM),
	SFR(QCH_CON_APM_USI1_UART_INT_QCH, 0x306c, CMU_APM),
	SFR(QCH_CON_D_TZPC_APM_QCH, 0x3074, CMU_APM),
	SFR(QCH_CON_D_TZPC_APM_CUSTOM_QCH, 0x3070, CMU_APM),
	SFR(QCH_CON_GPC_APM_QCH, 0x307c, CMU_APM),
	SFR(QCH_CON_GPC_APM_CUSTOM_QCH, 0x3078, CMU_APM),
	SFR(QCH_CON_GREBEINTEGRATION_QCH_GREBE, 0x3084, CMU_APM),
	SFR(QCH_CON_GREBEINTEGRATION_QCH_DBG, 0x3080, CMU_APM),
	SFR(QCH_CON_INTMEM_QCH, 0x3088, CMU_APM),
	SFR(QCH_CON_LH_AXI_MI_IG_SWD_QCH, 0x308c, CMU_APM),
	SFR(QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH, 0x3090, CMU_APM),
	SFR(QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_QCH, 0x3094, CMU_APM),
	SFR(QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CU_QCH, 0x3098, CMU_APM),
	SFR(QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH, 0x309c, CMU_APM),
	SFR(QCH_CON_LH_AXI_SI_D_ALIVE_QCH, 0x30a0, CMU_APM),
	SFR(QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH, 0x30a4, CMU_APM),
	SFR(QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_QCH, 0x30a8, CMU_APM),
	SFR(QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CU_QCH, 0x30ac, CMU_APM),
	SFR(QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH, 0x30b0, CMU_APM),
	SFR(QCH_CON_MAILBOX_AOC_AURCORE0_QCH, 0x30b4, CMU_APM),
	SFR(QCH_CON_MAILBOX_AOC_AURCORE1_QCH, 0x30b8, CMU_APM),
	SFR(QCH_CON_MAILBOX_AOC_AURCORE2_QCH, 0x30bc, CMU_APM),
	SFR(QCH_CON_MAILBOX_AOC_AURMCU_QCH, 0x30c0, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_AOC_QCH, 0x30c4, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_AP_QCH, 0x30c8, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_AUR_QCH, 0x30d0, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_AURMCU_QCH, 0x30cc, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_GSA_QCH, 0x30d4, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_SWD_QCH, 0x30d8, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_TPU_QCH, 0x30dc, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_AOCA32_QCH, 0x30e0, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_AOCF1_QCH, 0x30e4, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_AOCP6_QCH, 0x30e8, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_AURCORE0_QCH, 0x30ec, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_AURCORE1_QCH, 0x30f0, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_AURCORE2_QCH, 0x30f4, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_AURMCUNS0_QCH, 0x30f8, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_AURMCUNS1_QCH, 0x30fc, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_AURMCUNS2_QCH, 0x3100, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_AURMCUNS3_QCH, 0x3104, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_AURMCUNS4_QCH, 0x3108, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_AURMCUTZ_QCH, 0x310c, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_DBGCORE_QCH, 0x3110, CMU_APM),
	SFR(QCH_CON_MAILBOX_TPU_AURMCU_QCH, 0x3114, CMU_APM),
	SFR(QCH_CON_PMU_QCH, 0x311c, CMU_APM),
	SFR(QCH_CON_PMU_INTR_GEN_QCH, 0x3118, CMU_APM),
	SFR(QCH_CON_ROM_CRC32_HOST_QCH, 0x3120, CMU_APM),
	SFR(QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH, 0x3128, CMU_APM),
	SFR(QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH, 0x3124, CMU_APM),
	SFR(QCH_CON_RTC_QCH, 0x312c, CMU_APM),
	SFR(QCH_CON_SLH_AXI_MI_LP_AOC_ALIVE_QCH, 0x3130, CMU_APM),
	SFR(QCH_CON_SLH_AXI_MI_P_ALIVE_QCH, 0x3134, CMU_APM),
	SFR(QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH, 0x3138, CMU_APM),
	SFR(QCH_CON_SLH_AXI_SI_LP_ALIVE_CPUCL0_QCH, 0x313c, CMU_APM),
	SFR(QCH_CON_SSMT_D_ALIVE_QCH, 0x3140, CMU_APM),
	SFR(QCH_CON_SSMT_LP_ALIVE_CPUCL0_QCH, 0x3144, CMU_APM),
	SFR(QCH_CON_SS_DBGCORE_QCH_GREBE, 0x314c, CMU_APM),
	SFR(QCH_CON_SS_DBGCORE_QCH_DBG, 0x3148, CMU_APM),
	SFR(QCH_CON_SYSMMU_S0_ALIVE_QCH, 0x3150, CMU_APM),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH, 0x3154, CMU_APM),
	SFR(QCH_CON_SYSREG_APM_QCH, 0x315c, CMU_APM),
	SFR(QCH_CON_SYSREG_APM_CUSTOM_QCH, 0x3158, CMU_APM),
	SFR(QCH_CON_TRTC_QCH, 0x3160, CMU_APM),
	SFR(QCH_CON_WDT_APM_QCH, 0x3180, CMU_APM),
	SFR(QCH_CON_ADD_APBIF_AUR_QCH, 0x3038, CMU_AUR),
	SFR(DMYQCH_CON_ADD_AUR_QCH, 0x3000, CMU_AUR),
	SFR(DMYQCH_CON_AUR_QCH, 0x3004, CMU_AUR),
	SFR(QCH_CON_AUR_CMU_AUR_QCH, 0x303c, CMU_AUR),
	SFR(QCH_CON_BAAW_AUR_QCH, 0x3040, CMU_AUR),
	SFR(QCH_CON_D_TZPC_AUR_QCH, 0x3044, CMU_AUR),
	SFR(QCH_CON_GPC_AUR_QCH, 0x3048, CMU_AUR),
	SFR(QCH_CON_LH_ACEL_SI_D0_AUR_QCH, 0x304c, CMU_AUR),
	SFR(QCH_CON_LH_ACEL_SI_D1_AUR_QCH, 0x3050, CMU_AUR),
	SFR(QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH, 0x3054, CMU_AUR),
	SFR(QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH, 0x305c, CMU_AUR),
	SFR(QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH, 0x3058, CMU_AUR),
	SFR(QCH_CON_LH_AXI_MI_P_AUR_CU_QCH, 0x3064, CMU_AUR),
	SFR(QCH_CON_LH_AXI_SI_P_AUR_CU_QCH, 0x3070, CMU_AUR),
	SFR(QCH_CON_PPMU_D0_AUR_QCH, 0x3074, CMU_AUR),
	SFR(QCH_CON_PPMU_D1_AUR_QCH, 0x3078, CMU_AUR),
	SFR(QCH_CON_SLH_AXI_MI_P_AUR_QCH, 0x3080, CMU_AUR),
	SFR(QCH_CON_SSMT_D0_AUR_QCH, 0x3084, CMU_AUR),
	SFR(QCH_CON_SSMT_D1_AUR_QCH, 0x3088, CMU_AUR),
	SFR(QCH_CON_SSMT_P_AUR_QCH, 0x308c, CMU_AUR),
	SFR(QCH_CON_SYSMMU_S0_AUR_QCH_S0, 0x3090, CMU_AUR),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_AUR_QCH_S0, 0x3094, CMU_AUR),
	SFR(QCH_CON_SYSMMU_S0_PMMU1_AUR_QCH_S0, 0x3098, CMU_AUR),
	SFR(QCH_CON_SYSREG_AUR_QCH, 0x309c, CMU_AUR),
	SFR(QCH_CON_UASC_P0_AUR_QCH, 0x30a0, CMU_AUR),
	SFR(QCH_CON_UASC_P1_AUR_QCH, 0x30a4, CMU_AUR),
	SFR(DMYQCH_CON_BW_QCH, 0x3000, CMU_BW),
	SFR(QCH_CON_BW_CMU_BW_QCH, 0x3014, CMU_BW),
	SFR(QCH_CON_D_TZPC_BW_QCH, 0x3018, CMU_BW),
	SFR(QCH_CON_GPC_BW_QCH, 0x301c, CMU_BW),
	SFR(QCH_CON_LH_AXI_MI_IP_BW_QCH, 0x3020, CMU_BW),
	SFR(QCH_CON_LH_AXI_SI_D_BW_QCH, 0x3024, CMU_BW),
	SFR(QCH_CON_LH_AXI_SI_IP_BW_QCH, 0x3028, CMU_BW),
	SFR(QCH_CON_PPMU_BW_QCH, 0x302c, CMU_BW),
	SFR(QCH_CON_SLH_AXI_MI_P_BW_QCH, 0x3030, CMU_BW),
	SFR(QCH_CON_SSMT_BW_QCH, 0x3034, CMU_BW),
	SFR(QCH_CON_SYSMMU_S0_BW_QCH, 0x3038, CMU_BW),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_BW_QCH, 0x303c, CMU_BW),
	SFR(QCH_CON_SYSREG_BW_QCH, 0x3040, CMU_BW),
	SFR(QCH_CON_TREX_D_BW_QCH, 0x3044, CMU_BW),
	SFR(QCH_CON_UASC_BW_QCH, 0x3048, CMU_BW),
	SFR(DMYQCH_CON_CMU_TOP_CMUREF_QCH, 0x3000, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0, 0x3004, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1, 0x3008, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2, 0x300c, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3, 0x3010, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4, 0x3014, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5, 0x3018, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6, 0x301c, CMU_TOP),
	SFR(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7, 0x3020, CMU_TOP),
	SFR(DMYQCH_CON_OTP_QCH, 0x3024, CMU_TOP),
	SFR(QCH_CON_ADD0_APBIF_CPUCL0_QCH, 0x3120, CMU_CPUCL0),
	SFR(DMYQCH_CON_ADD0_CPUCL0_QCH_CH, 0x3000, CMU_CPUCL0),
	SFR(QCH_CON_BPS_CPUCL0_QCH, 0x3124, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_SCLK, 0x315c, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_ATCLK, 0x3128, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_GIC, 0x3148, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_PCLK, 0x314c, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_PERIPH, 0x3154, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_PDBGCLK, 0x3150, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_GCLK0, 0x3144, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_COMPLEX0, 0x312c, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_CORE0, 0x3134, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_CORE1, 0x3138, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_COMPLEX1, 0x3130, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_CORE2, 0x313c, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_CORE3, 0x3140, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_PPU, 0x3158, CMU_CPUCL0),
	SFR(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH, 0x3004, CMU_CPUCL0),
	SFR(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH, 0x3160, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_CMU_CPUCL0_QCH, 0x3164, CMU_CPUCL0),
	SFR(QCH_CON_CSSYS_QCH, 0x3168, CMU_CPUCL0),
	SFR(QCH_CON_D_TZPC_CPUCL0_QCH, 0x316c, CMU_CPUCL0),
	SFR(QCH_CON_GPC_CPUCL0_QCH, 0x3170, CMU_CPUCL0),
	SFR(QCH_CON_LH_ACEL_MI_D0_NOCL0_CPUCL0_QCH, 0x3174, CMU_CPUCL0),
	SFR(QCH_CON_LH_ACEL_MI_D1_NOCL0_CPUCL0_QCH, 0x3178, CMU_CPUCL0),
	SFR(QCH_CON_LH_ACEL_MI_LD_EH_CPUCL0_QCH, 0x317c, CMU_CPUCL0),
	SFR(QCH_CON_LH_ACEL_SI_D0_CPUCL0_QCH, 0x3180, CMU_CPUCL0),
	SFR(QCH_CON_LH_ACEL_SI_D1_CPUCL0_QCH, 0x3184, CMU_CPUCL0),
	SFR(QCH_CON_LH_ACEL_SI_D2_CPUCL0_QCH, 0x3188, CMU_CPUCL0),
	SFR(QCH_CON_LH_ACEL_SI_D3_CPUCL0_QCH, 0x318c, CMU_CPUCL0),
	SFR(QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH, 0x3190, CMU_CPUCL0),
	SFR(QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH, 0x3198, CMU_CPUCL0),
	SFR(QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH, 0x3194, CMU_CPUCL0),
	SFR(QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH, 0x31a0, CMU_CPUCL0),
	SFR(QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH, 0x319c, CMU_CPUCL0),
	SFR(QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH, 0x31a4, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_MI_IT1_BOOKER_QCH, 0x31a8, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH, 0x31b0, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH, 0x31ac, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH, 0x31b8, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH, 0x31b4, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_MI_LT_AOC_QCH, 0x31c0, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH, 0x31bc, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH, 0x31c8, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH, 0x31c4, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_MI_LT_G3D_CPUCL0_QCH, 0x31cc, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH, 0x31d4, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH, 0x31d0, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_MI_T_BDU_QCH, 0x31dc, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_MI_T_BDU_CU_QCH, 0x31d8, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_MI_T_SLC_QCH, 0x31e4, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_MI_T_SLC_CU_QCH, 0x31e0, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_SI_IT1_BOOKER_QCH, 0x31e8, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH, 0x31ec, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH, 0x31f0, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH, 0x31f4, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH, 0x31f8, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH, 0x31fc, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_SI_T_BDU_CU_QCH, 0x3200, CMU_CPUCL0),
	SFR(QCH_CON_LH_ATB_SI_T_SLC_CU_QCH, 0x3204, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH, 0x3208, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_MI_ID_PPU_QCH, 0x320c, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_MI_IG_BOOKER_QCH, 0x3210, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_MI_IG_CSSYS_QCH, 0x3214, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_MI_IG_HSI0_QCH, 0x3218, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_MI_IG_STM_QCH, 0x321c, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_MI_IP_BOOKER_QCH, 0x3220, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH, 0x3224, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_QCH, 0x3228, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CD_QCH, 0x322c, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CD_QCH, 0x3230, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH, 0x3234, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH, 0x3238, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_ID_PPU_QCH, 0x323c, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_IG_BOOKER_QCH, 0x3240, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_IG_CSSYS_QCH, 0x3244, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_IG_HSI0_QCH, 0x3248, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_IG_STM_QCH, 0x324c, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_IP_BOOKER_QCH, 0x3250, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_IP_CPUCL1_QCH, 0x3254, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_IP_CPUCL2_QCH, 0x3258, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH, 0x325c, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_QCH, 0x3260, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_QCH, 0x3268, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CD_QCH, 0x3264, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_QCH, 0x3270, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CD_QCH, 0x326c, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH, 0x3274, CMU_CPUCL0),
	SFR(QCH_CON_LH_AXI_SI_P_CPUCL0_NOCL0_QCH, 0x3278, CMU_CPUCL0),
	SFR(QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH, 0x327c, CMU_CPUCL0),
	SFR(QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH, 0x3280, CMU_CPUCL0),
	SFR(QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH, 0x3284, CMU_CPUCL0),
	SFR(QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH, 0x3288, CMU_CPUCL0),
	SFR(QCH_CON_PPMU_CPUCL0_D0_QCH, 0x328c, CMU_CPUCL0),
	SFR(QCH_CON_PPMU_CPUCL0_D1_QCH, 0x3290, CMU_CPUCL0),
	SFR(QCH_CON_PPMU_CPUCL0_D2_QCH, 0x3294, CMU_CPUCL0),
	SFR(QCH_CON_PPMU_CPUCL0_D3_QCH, 0x3298, CMU_CPUCL0),
	SFR(QCH_CON_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_QCH, 0x329c, CMU_CPUCL0),
	SFR(QCH_CON_RSTNSYNC_CLK_CLUSTER0_NPRESET_QCH, 0x32a0, CMU_CPUCL0),
	SFR(QCH_CON_RSTNSYNC_CLK_CLUSTER0_NRESET_QCH, 0x32a4, CMU_CPUCL0),
	SFR(QCH_CON_S2MPU_S0_CPUCL0_QCH_S0, 0x32a8, CMU_CPUCL0),
	SFR(QCH_CON_S2MPU_S0_PMMU0_CPUCL0_QCH, 0x32ac, CMU_CPUCL0),
	SFR(QCH_CON_SLH_AXI_MI_LP_ALIVE_CPUCL0_QCH, 0x32b0, CMU_CPUCL0),
	SFR(QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH, 0x32b4, CMU_CPUCL0),
	SFR(QCH_CON_SLH_AXI_SI_G_CSSYS_QCH, 0x32b8, CMU_CPUCL0),
	SFR(QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH, 0x32bc, CMU_CPUCL0),
	SFR(QCH_CON_SSMT_CPUCL0_QCH, 0x32c0, CMU_CPUCL0),
	SFR(QCH_CON_SYSREG_CPUCL0_QCH, 0x32c4, CMU_CPUCL0),
	SFR(QCH_CON_ADD1_APBIF_CPUCL1_QCH, 0x3008, CMU_CPUCL1),
	SFR(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH, 0x3000, CMU_CPUCL1),
	SFR(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH, 0x3010, CMU_CPUCL1),
	SFR(QCH_CON_CPUCL1_QCH_CORE4CLK, 0x3014, CMU_CPUCL1),
	SFR(QCH_CON_CPUCL1_QCH_CORE5CLK, 0x3018, CMU_CPUCL1),
	SFR(QCH_CON_CPUCL1_QCH_CORE6CLK, 0x301c, CMU_CPUCL1),
	SFR(QCH_CON_CPUCL1_QCH_CORE7CLK, 0x3020, CMU_CPUCL1),
	SFR(QCH_CON_CPUCL1_CMU_CPUCL1_QCH, 0x300c, CMU_CPUCL1),
	SFR(QCH_CON_LH_AXI_MI_IP_CPUCL1_QCH, 0x3024, CMU_CPUCL1),
	SFR(QCH_CON_ADD2_APBIF_CPUCL2_QCH, 0x3008, CMU_CPUCL2),
	SFR(DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH, 0x3000, CMU_CPUCL2),
	SFR(QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH, 0x300c, CMU_CPUCL2),
	SFR(QCH_CON_CPUCL2_QCH_CORE8CLK, 0x3014, CMU_CPUCL2),
	SFR(QCH_CON_CPUCL2_CMU_CPUCL2_QCH, 0x3010, CMU_CPUCL2),
	SFR(QCH_CON_LH_AXI_MI_IP_CPUCL2_QCH, 0x3018, CMU_CPUCL2),
	SFR(QCH_CON_DPUB_QCH, 0x3064, CMU_DPUB),
	SFR(QCH_CON_DPUB_QCH_OSC_DSIM0, 0x3070, CMU_DPUB),
	SFR(QCH_CON_DPUB_QCH_OSC_DSIM1, 0x3074, CMU_DPUB),
	SFR(QCH_CON_DPUB_QCH_ALV_DSIM0, 0x3068, CMU_DPUB),
	SFR(QCH_CON_DPUB_QCH_ALV_DSIM1, 0x306c, CMU_DPUB),
	SFR(QCH_CON_DPUB_CMU_DPUB_QCH, 0x3060, CMU_DPUB),
	SFR(QCH_CON_D_TZPC_DPUB_QCH, 0x3078, CMU_DPUB),
	SFR(QCH_CON_GPC_DPUB_QCH, 0x307c, CMU_DPUB),
	SFR(QCH_CON_SLH_AXI_MI_P_DPUB_QCH, 0x30ec, CMU_DPUB),
	SFR(QCH_CON_SYSREG_DPUB_QCH, 0x30f0, CMU_DPUB),
	SFR(QCH_CON_DPUF0_QCH_DPUF, 0x3048, CMU_DPUF0),
	SFR(QCH_CON_DPUF0_QCH_SRAMC, 0x304c, CMU_DPUF0),
	SFR(QCH_CON_DPUF0_CMU_DPUF0_QCH, 0x3044, CMU_DPUF0),
	SFR(QCH_CON_D_TZPC_DPUF0_QCH, 0x3054, CMU_DPUF0),
	SFR(QCH_CON_GPC_DPUF0_QCH, 0x3058, CMU_DPUF0),
	SFR(QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH, 0x308c, CMU_DPUF0),
	SFR(QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH, 0x3090, CMU_DPUF0),
	SFR(QCH_CON_LH_AXI_SI_D0_DPUF0_QCH, 0x3094, CMU_DPUF0),
	SFR(QCH_CON_LH_AXI_SI_D1_DPUF0_QCH, 0x3098, CMU_DPUF0),
	SFR(QCH_CON_PPMU_D0_DPUF0_QCH, 0x309c, CMU_DPUF0),
	SFR(QCH_CON_PPMU_D1_DPUF0_QCH, 0x30a0, CMU_DPUF0),
	SFR(QCH_CON_SLH_AXI_MI_P_DPUF0_QCH, 0x30a4, CMU_DPUF0),
	SFR(QCH_CON_SSMT_D0_DPUF0_QCH, 0x30a8, CMU_DPUF0),
	SFR(QCH_CON_SSMT_D1_DPUF0_QCH, 0x30ac, CMU_DPUF0),
	SFR(QCH_CON_SYSMMU_S0_DPUF0_QCH_S0, 0x30b0, CMU_DPUF0),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_DPUF0_QCH_S0, 0x30b4, CMU_DPUF0),
	SFR(QCH_CON_SYSMMU_S0_PMMU1_DPUF0_QCH_S0, 0x30b8, CMU_DPUF0),
	SFR(QCH_CON_SYSREG_DPUF0_QCH, 0x30bc, CMU_DPUF0),
	SFR(QCH_CON_DPUF1_QCH_DPUF, 0x3040, CMU_DPUF1),
	SFR(QCH_CON_DPUF1_QCH_SRAMC, 0x3044, CMU_DPUF1),
	SFR(QCH_CON_DPUF1_CMU_DPUF1_QCH, 0x303c, CMU_DPUF1),
	SFR(QCH_CON_D_TZPC_DPUF1_QCH, 0x304c, CMU_DPUF1),
	SFR(QCH_CON_GPC_DPUF1_QCH, 0x3050, CMU_DPUF1),
	SFR(QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH, 0x3084, CMU_DPUF1),
	SFR(QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH, 0x3088, CMU_DPUF1),
	SFR(QCH_CON_PPMU_D0_DPUF1_QCH, 0x308c, CMU_DPUF1),
	SFR(QCH_CON_PPMU_D1_DPUF1_QCH, 0x3090, CMU_DPUF1),
	SFR(QCH_CON_SLH_AXI_MI_P_DPUF1_QCH, 0x3094, CMU_DPUF1),
	SFR(QCH_CON_SSMT_D0_DPUF1_QCH, 0x3098, CMU_DPUF1),
	SFR(QCH_CON_SSMT_D1_DPUF1_QCH, 0x309c, CMU_DPUF1),
	SFR(QCH_CON_SYSMMU_S0_DPUF1_QCH_S0, 0x30a0, CMU_DPUF1),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_DPUF1_QCH_S0, 0x30a4, CMU_DPUF1),
	SFR(QCH_CON_SYSMMU_S0_PMMU1_DPUF1_QCH_S0, 0x30a8, CMU_DPUF1),
	SFR(QCH_CON_SYSREG_DPUF1_QCH, 0x30ac, CMU_DPUF1),
	SFR(QCH_CON_D_TZPC_EH_QCH, 0x3018, CMU_EH),
	SFR(QCH_CON_EH_QCH, 0x3020, CMU_EH),
	SFR(QCH_CON_EH_CMU_EH_QCH, 0x301c, CMU_EH),
	SFR(QCH_CON_GPC_EH_QCH, 0x3024, CMU_EH),
	SFR(QCH_CON_LH_ACEL_SI_LD_EH_CPUCL0_QCH, 0x3028, CMU_EH),
	SFR(QCH_CON_LH_AXI_MI_IP_EH_QCH, 0x302c, CMU_EH),
	SFR(QCH_CON_LH_AXI_MI_P_EH_CU_QCH, 0x3030, CMU_EH),
	SFR(QCH_CON_LH_AXI_SI_IP_EH_QCH, 0x3034, CMU_EH),
	SFR(QCH_CON_LH_AXI_SI_P_EH_CU_QCH, 0x3038, CMU_EH),
	SFR(QCH_CON_PPC_EH_CYCLE_QCH, 0x303c, CMU_EH),
	SFR(QCH_CON_PPC_EH_EVENT_QCH, 0x3040, CMU_EH),
	SFR(QCH_CON_PPMU_EH_QCH, 0x3044, CMU_EH),
	SFR(QCH_CON_QE_EH_QCH, 0x3048, CMU_EH),
	SFR(QCH_CON_SLH_AXI_MI_P_EH_QCH, 0x304c, CMU_EH),
	SFR(QCH_CON_SSMT_EH_QCH, 0x3050, CMU_EH),
	SFR(QCH_CON_SYSMMU_S0_EH_QCH, 0x3054, CMU_EH),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_EH_QCH, 0x3058, CMU_EH),
	SFR(QCH_CON_SYSREG_EH_QCH, 0x305c, CMU_EH),
	SFR(QCH_CON_UASC_EH_QCH, 0x3060, CMU_EH),
	SFR(QCH_CON_D_TZPC_G2D_QCH, 0x3030, CMU_G2D),
	SFR(QCH_CON_G2D_QCH, 0x3038, CMU_G2D),
	SFR(QCH_CON_G2D_CMU_G2D_QCH, 0x3034, CMU_G2D),
	SFR(QCH_CON_GPC_G2D_QCH, 0x303c, CMU_G2D),
	SFR(QCH_CON_JPEG_QCH, 0x3040, CMU_G2D),
	SFR(QCH_CON_LH_ACEL_SI_D2_G2D_QCH, 0x3044, CMU_G2D),
	SFR(QCH_CON_LH_AST_MI_ID_G2D0_JPEG_QCH, 0x3048, CMU_G2D),
	SFR(QCH_CON_LH_AST_MI_ID_G2D1_JPEG_QCH, 0x304c, CMU_G2D),
	SFR(QCH_CON_LH_AST_MI_ID_JPEG_G2D0_QCH, 0x3050, CMU_G2D),
	SFR(QCH_CON_LH_AST_MI_ID_JPEG_G2D1_QCH, 0x3054, CMU_G2D),
	SFR(QCH_CON_LH_AST_SI_ID_G2D0_JPEG_QCH, 0x3058, CMU_G2D),
	SFR(QCH_CON_LH_AST_SI_ID_G2D1_JPEG_QCH, 0x305c, CMU_G2D),
	SFR(QCH_CON_LH_AST_SI_ID_JPEG_G2D0_QCH, 0x3060, CMU_G2D),
	SFR(QCH_CON_LH_AST_SI_ID_JPEG_G2D1_QCH, 0x3064, CMU_G2D),
	SFR(QCH_CON_LH_AXI_SI_D0_G2D_QCH, 0x3068, CMU_G2D),
	SFR(QCH_CON_LH_AXI_SI_D1_G2D_QCH, 0x306c, CMU_G2D),
	SFR(QCH_CON_PPMU_D0_G2D_QCH, 0x3070, CMU_G2D),
	SFR(QCH_CON_PPMU_D1_G2D_QCH, 0x3074, CMU_G2D),
	SFR(QCH_CON_PPMU_D2_G2D_QCH, 0x3078, CMU_G2D),
	SFR(QCH_CON_SLH_AXI_MI_P_G2D_QCH, 0x307c, CMU_G2D),
	SFR(QCH_CON_SSMT_D0_G2D_QCH, 0x3080, CMU_G2D),
	SFR(QCH_CON_SSMT_D1_G2D_QCH, 0x3084, CMU_G2D),
	SFR(QCH_CON_SSMT_D2_G2D_QCH, 0x3088, CMU_G2D),
	SFR(QCH_CON_SYSMMU_S0_G2D_QCH, 0x308c, CMU_G2D),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_G2D_QCH, 0x3090, CMU_G2D),
	SFR(QCH_CON_SYSMMU_S0_PMMU1_G2D_QCH, 0x3094, CMU_G2D),
	SFR(QCH_CON_SYSMMU_S0_PMMU2_G2D_QCH, 0x3098, CMU_G2D),
	SFR(QCH_CON_SYSREG_G2D_QCH, 0x309c, CMU_G2D),
	SFR(QCH_CON_ADD_APBIF_G3D_QCH, 0x3034, CMU_G3D),
	SFR(DMYQCH_CON_ADD_G3D_QCH, 0x3000, CMU_G3D),
	SFR(DMYQCH_CON_ADM_DAP_G_GPU_QCH, 0x3004, CMU_G3D),
	SFR(QCH_CON_D_TZPC_G3D_QCH, 0x3038, CMU_G3D),
	SFR(QCH_CON_G3D_CMU_G3D_QCH, 0x303c, CMU_G3D),
	SFR(QCH_CON_GPC_G3D_QCH, 0x3040, CMU_G3D),
	SFR(QCH_CON_GPU_QCH, 0x3044, CMU_G3D),
	SFR(QCH_CON_LH_ACEL_SI_D0_G3D_QCH, 0x3048, CMU_G3D),
	SFR(QCH_CON_LH_ACEL_SI_D1_G3D_QCH, 0x304c, CMU_G3D),
	SFR(QCH_CON_LH_ACEL_SI_D2_G3D_QCH, 0x3050, CMU_G3D),
	SFR(QCH_CON_LH_ACEL_SI_D3_G3D_QCH, 0x3054, CMU_G3D),
	SFR(QCH_CON_LH_ATB_SI_LT_G3D_CPUCL0_QCH, 0x3058, CMU_G3D),
	SFR(QCH_CON_LH_AXI_MI_IP_G3D_QCH, 0x305c, CMU_G3D),
	SFR(QCH_CON_LH_AXI_MI_P_G3D_CU_QCH, 0x3060, CMU_G3D),
	SFR(QCH_CON_LH_AXI_SI_IP_G3D_QCH, 0x3064, CMU_G3D),
	SFR(QCH_CON_LH_AXI_SI_P_G3D_CU_QCH, 0x3068, CMU_G3D),
	SFR(QCH_CON_PPCFW_G3D0_QCH, 0x306c, CMU_G3D),
	SFR(QCH_CON_PPCFW_G3D1_QCH, 0x3070, CMU_G3D),
	SFR(QCH_CON_PPMU_G3D_D0_QCH, 0x3074, CMU_G3D),
	SFR(QCH_CON_PPMU_G3D_D1_QCH, 0x3078, CMU_G3D),
	SFR(QCH_CON_PPMU_G3D_D2_QCH, 0x307c, CMU_G3D),
	SFR(QCH_CON_PPMU_G3D_D3_QCH, 0x3080, CMU_G3D),
	SFR(QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH, 0x3084, CMU_G3D),
	SFR(QCH_CON_SLH_AXI_MI_P_G3D_QCH, 0x3088, CMU_G3D),
	SFR(QCH_CON_SLH_AXI_SI_D_G3DMMU_QCH, 0x308c, CMU_G3D),
	SFR(QCH_CON_SSMT_G3D0_QCH, 0x3090, CMU_G3D),
	SFR(QCH_CON_SSMT_G3D1_QCH, 0x3094, CMU_G3D),
	SFR(QCH_CON_SSMT_G3D2_QCH, 0x3098, CMU_G3D),
	SFR(QCH_CON_SSMT_G3D3_QCH, 0x309c, CMU_G3D),
	SFR(QCH_CON_SYSMMU_S0_G3D_QCH_S0, 0x30a0, CMU_G3D),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_G3D_QCH_S0, 0x30a4, CMU_G3D),
	SFR(QCH_CON_SYSMMU_S0_PMMU1_G3D_QCH_S0, 0x30a8, CMU_G3D),
	SFR(QCH_CON_SYSMMU_S0_PMMU2_G3D_QCH_S0, 0x30ac, CMU_G3D),
	SFR(QCH_CON_SYSMMU_S0_PMMU3_G3D_QCH_S0, 0x30b0, CMU_G3D),
	SFR(QCH_CON_SYSREG_G3D_QCH, 0x30b4, CMU_G3D),
	SFR(QCH_CON_UASC_G3D_QCH, 0x30b8, CMU_G3D),
	SFR(QCH_CON_D_TZPC_GDC_QCH, 0x3034, CMU_GDC),
	SFR(QCH_CON_GDC0_QCH_CLK, 0x303c, CMU_GDC),
	SFR(QCH_CON_GDC0_QCH_C2CLK, 0x3038, CMU_GDC),
	SFR(QCH_CON_GDC1_QCH_CLK, 0x3044, CMU_GDC),
	SFR(QCH_CON_GDC1_QCH_C2CLK, 0x3040, CMU_GDC),
	SFR(QCH_CON_GDC_CMU_GDC_QCH, 0x3048, CMU_GDC),
	SFR(QCH_CON_GPC_GDC_QCH, 0x304c, CMU_GDC),
	SFR(QCH_CON_LH_AST_MI_ID_GDC0_GDC1_QCH, 0x3050, CMU_GDC),
	SFR(QCH_CON_LH_AST_MI_ID_GDC1_GDC0_QCH, 0x3054, CMU_GDC),
	SFR(QCH_CON_LH_AST_MI_ID_GDC1_LME_QCH, 0x3058, CMU_GDC),
	SFR(QCH_CON_LH_AST_MI_ID_LME_GDC1_QCH, 0x305c, CMU_GDC),
	SFR(QCH_CON_LH_AST_SI_ID_GDC0_GDC1_QCH, 0x3060, CMU_GDC),
	SFR(QCH_CON_LH_AST_SI_ID_GDC1_GDC0_QCH, 0x3064, CMU_GDC),
	SFR(QCH_CON_LH_AST_SI_ID_GDC1_LME_QCH, 0x3068, CMU_GDC),
	SFR(QCH_CON_LH_AST_SI_ID_LME_GDC1_QCH, 0x306c, CMU_GDC),
	SFR(QCH_CON_LH_AXI_MI_LD_RGBP_GDC_QCH, 0x3070, CMU_GDC),
	SFR(QCH_CON_LH_AXI_SI_D0_GDC_QCH, 0x3074, CMU_GDC),
	SFR(QCH_CON_LH_AXI_SI_D1_GDC_QCH, 0x3078, CMU_GDC),
	SFR(QCH_CON_LH_AXI_SI_D2_GDC_QCH, 0x307c, CMU_GDC),
	SFR(QCH_CON_LME_QCH_CLK, 0x3080, CMU_GDC),
	SFR(QCH_CON_PPMU_D0_GDC0_QCH, 0x3084, CMU_GDC),
	SFR(QCH_CON_PPMU_D0_GDC1_QCH, 0x3088, CMU_GDC),
	SFR(QCH_CON_PPMU_D2_GDC0_QCH, 0x308c, CMU_GDC),
	SFR(QCH_CON_PPMU_D2_GDC1_QCH, 0x3090, CMU_GDC),
	SFR(QCH_CON_PPMU_D4_GDC0_QCH, 0x3094, CMU_GDC),
	SFR(QCH_CON_PPMU_D4_GDC1_QCH, 0x3098, CMU_GDC),
	SFR(QCH_CON_PPMU_D_LME_QCH, 0x309c, CMU_GDC),
	SFR(QCH_CON_QE_D0_GDC0_QCH, 0x30a0, CMU_GDC),
	SFR(QCH_CON_QE_D0_GDC1_QCH, 0x30a4, CMU_GDC),
	SFR(QCH_CON_QE_D2_GDC0_QCH, 0x30a8, CMU_GDC),
	SFR(QCH_CON_QE_D2_GDC1_QCH, 0x30ac, CMU_GDC),
	SFR(QCH_CON_QE_D4_GDC0_QCH, 0x30b0, CMU_GDC),
	SFR(QCH_CON_QE_D4_GDC1_QCH, 0x30b4, CMU_GDC),
	SFR(QCH_CON_SLH_AXI_MI_P_GDC_QCH, 0x30b8, CMU_GDC),
	SFR(QCH_CON_SSMT_D0_GDC0_QCH, 0x30bc, CMU_GDC),
	SFR(QCH_CON_SSMT_D0_GDC1_QCH, 0x30c0, CMU_GDC),
	SFR(QCH_CON_SSMT_D2_GDC0_QCH, 0x30c4, CMU_GDC),
	SFR(QCH_CON_SSMT_D2_GDC1_QCH, 0x30c8, CMU_GDC),
	SFR(QCH_CON_SSMT_D4_GDC0_QCH, 0x30cc, CMU_GDC),
	SFR(QCH_CON_SSMT_D4_GDC1_QCH, 0x30d0, CMU_GDC),
	SFR(QCH_CON_SSMT_D_LME_QCH, 0x30d4, CMU_GDC),
	SFR(QCH_CON_SYSMMU_S0_GDC_QCH_S0, 0x30d8, CMU_GDC),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_GDC_QCH_S0, 0x30dc, CMU_GDC),
	SFR(QCH_CON_SYSMMU_S0_PMMU1_GDC_QCH_S0, 0x30e0, CMU_GDC),
	SFR(QCH_CON_SYSMMU_S0_PMMU2_GDC_QCH_S0, 0x30e4, CMU_GDC),
	SFR(QCH_CON_SYSREG_GDC_QCH, 0x30e8, CMU_GDC),
	SFR(QCH_CON_BAAW_GSACORE_QCH, 0x3048, CMU_GSACORE),
	SFR(DMYQCH_CON_CA32_GSACORE_QCH, 0x3000, CMU_GSACORE),
	SFR(QCH_CON_DMA_GSACORE_QCH, 0x304c, CMU_GSACORE),
	SFR(QCH_CON_GIC_GSACORE_QCH, 0x3050, CMU_GSACORE),
	SFR(QCH_CON_GPIO_GSACORE0_QCH, 0x3054, CMU_GSACORE),
	SFR(QCH_CON_GPIO_GSACORE1_QCH, 0x3058, CMU_GSACORE),
	SFR(QCH_CON_GPIO_GSACORE2_QCH, 0x305c, CMU_GSACORE),
	SFR(QCH_CON_GPIO_GSACORE3_QCH, 0x3060, CMU_GSACORE),
	SFR(QCH_CON_GSACORE_CMU_GSACORE_QCH, 0x3064, CMU_GSACORE),
	SFR(QCH_CON_INTMEM_GSACORE_QCH, 0x3068, CMU_GSACORE),
	SFR(QCH_CON_KDN_GSACORE_QCH, 0x306c, CMU_GSACORE),
	SFR(QCH_CON_LH_AST_MI_I_CA32_GIC_QCH, 0x3070, CMU_GSACORE),
	SFR(QCH_CON_LH_AST_MI_I_GIC_CA32_QCH, 0x3074, CMU_GSACORE),
	SFR(QCH_CON_LH_AST_SI_I_CA32_GIC_QCH, 0x3078, CMU_GSACORE),
	SFR(QCH_CON_LH_AST_SI_I_GIC_CA32_QCH, 0x307c, CMU_GSACORE),
	SFR(QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH, 0x3080, CMU_GSACORE),
	SFR(QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH, 0x3088, CMU_GSACORE),
	SFR(QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH, 0x3084, CMU_GSACORE),
	SFR(QCH_CON_LH_AXI_MI_ID_SC_GSACORE_QCH, 0x308c, CMU_GSACORE),
	SFR(QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH, 0x3090, CMU_GSACORE),
	SFR(QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH, 0x3094, CMU_GSACORE),
	SFR(QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH, 0x3098, CMU_GSACORE),
	SFR(QCH_CON_LH_AXI_SI_ID_GME_GSA_QCH, 0x309c, CMU_GSACORE),
	SFR(QCH_CON_LH_AXI_SI_ID_SC_GSACORE_QCH, 0x30a0, CMU_GSACORE),
	SFR(QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH, 0x30a4, CMU_GSACORE),
	SFR(QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH, 0x30a8, CMU_GSACORE),
	SFR(QCH_CON_LH_AXI_SI_IP_GSA_QCH, 0x30ac, CMU_GSACORE),
	SFR(QCH_CON_OTP_CON_GSACORE_QCH, 0x30b0, CMU_GSACORE),
	SFR(QCH_CON_PPMU_GSACORE0_QCH, 0x30b4, CMU_GSACORE),
	SFR(QCH_CON_PPMU_GSACORE1_QCH, 0x30b8, CMU_GSACORE),
	SFR(DMYQCH_CON_PUF_GSACORE_QCH, 0x3004, CMU_GSACORE),
	SFR(QCH_CON_QE_CA32_GSACORE_QCH, 0x30bc, CMU_GSACORE),
	SFR(QCH_CON_QE_DMA_GSACORE_QCH, 0x30c0, CMU_GSACORE),
	SFR(QCH_CON_QE_SC_GSACORE_QCH, 0x30c4, CMU_GSACORE),
	SFR(QCH_CON_RESETMON_GSACORE_QCH, 0x30c8, CMU_GSACORE),
	SFR(QCH_CON_SC_GSACORE_QCH, 0x30d8, CMU_GSACORE),
	SFR(QCH_CON_SPI_FPS_GSACORE_QCH, 0x30dc, CMU_GSACORE),
	SFR(QCH_CON_SPI_GSC_GSACORE_QCH, 0x30e0, CMU_GSACORE),
	SFR(QCH_CON_SYSREG_GSACORE_QCH, 0x30e4, CMU_GSACORE),
	SFR(QCH_CON_UART_GSACORE_QCH, 0x30e8, CMU_GSACORE),
	SFR(QCH_CON_WDT_GSACORE_QCH, 0x30f4, CMU_GSACORE),
	SFR(QCH_CON_UGME_QCH, 0x30f0, CMU_GSACORE),
	SFR(QCH_CON_APBIF_GPIO_GSACTRL_QCH, 0x3020, CMU_GSACTRL),
	SFR(DMYQCH_CON_DAP_GSACTRL_QCH, 0x3000, CMU_GSACTRL),
	SFR(QCH_CON_GPC_GSACTRL_QCH, 0x3024, CMU_GSACTRL),
	SFR(QCH_CON_GSACTRL_CMU_GSACTRL_QCH, 0x3028, CMU_GSACTRL),
	SFR(QCH_CON_INTMEM_GSACTRL_QCH, 0x302c, CMU_GSACTRL),
	SFR(QCH_CON_LH_AXI_MI_ID_GME_GSA_QCH, 0x307c, CMU_GSACTRL),
	SFR(QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH, 0x3080, CMU_GSACTRL),
	SFR(QCH_CON_LH_AXI_MI_IP_GSA_QCH, 0x3038, CMU_GSACTRL),
	SFR(QCH_CON_LH_AXI_MI_P_GSA_CU_QCH, 0x303c, CMU_GSACTRL),
	SFR(QCH_CON_LH_AXI_SI_D_GSA_QCH, 0x3084, CMU_GSACTRL),
	SFR(QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH, 0x3040, CMU_GSACTRL),
	SFR(QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH, 0x3044, CMU_GSACTRL),
	SFR(QCH_CON_LH_AXI_SI_P_GSA_CU_QCH, 0x3048, CMU_GSACTRL),
	SFR(QCH_CON_MAILBOX_GSA2AOC_QCH, 0x304c, CMU_GSACTRL),
	SFR(QCH_CON_MAILBOX_GSA2AUR_QCH, 0x3050, CMU_GSACTRL),
	SFR(QCH_CON_MAILBOX_GSA2NONTZ_QCH, 0x3054, CMU_GSACTRL),
	SFR(QCH_CON_MAILBOX_GSA2TPU_QCH, 0x3058, CMU_GSACTRL),
	SFR(QCH_CON_MAILBOX_GSA2TZ_QCH, 0x305c, CMU_GSACTRL),
	SFR(QCH_CON_PMU_GSA_QCH, 0x3060, CMU_GSACTRL),
	SFR(QCH_CON_SECJTAG_GSACTRL_QCH, 0x3064, CMU_GSACTRL),
	SFR(QCH_CON_SLH_AXI_MI_P_GSA_QCH, 0x3068, CMU_GSACTRL),
	SFR(QCH_CON_SSMT_GSACTRL_QCH, 0x3088, CMU_GSACTRL),
	SFR(QCH_CON_SYSMMU_S0_GSA_ZM_QCH, 0x308c, CMU_GSACTRL),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_GSA_ZM_QCH, 0x3090, CMU_GSACTRL),
	SFR(QCH_CON_SYSREG_GSACTRL_QCH, 0x3070, CMU_GSACTRL),
	SFR(QCH_CON_SYSREG_GSACTRLEXT_QCH, 0x306c, CMU_GSACTRL),
	SFR(QCH_CON_TIMER_GSACTRL_QCH, 0x3074, CMU_GSACTRL),
	SFR(QCH_CON_TZPC_GSACTRL_QCH, 0x3078, CMU_GSACTRL),
	SFR(QCH_CON_D_TZPC_GSE_QCH, 0x3010, CMU_GSE),
	SFR(QCH_CON_GPC_GSE_QCH, 0x3014, CMU_GSE),
	SFR(QCH_CON_GSE_QCH_GSE, 0x301c, CMU_GSE),
	SFR(QCH_CON_GSE_QCH_GSE_VOTF, 0x3020, CMU_GSE),
	SFR(QCH_CON_GSE_CMU_GSE_QCH, 0x3018, CMU_GSE),
	SFR(QCH_CON_LH_AST_MI_L_OTF_TNR_GSE_QCH, 0x3024, CMU_GSE),
	SFR(QCH_CON_LH_AST_MI_L_OTF_YUVP_GSE_QCH, 0x3028, CMU_GSE),
	SFR(QCH_CON_LH_AXI_SI_D_GSE_QCH, 0x302c, CMU_GSE),
	SFR(QCH_CON_PPMU_D0_GSE_QCH, 0x3030, CMU_GSE),
	SFR(QCH_CON_PPMU_D1_GSE_QCH, 0x3034, CMU_GSE),
	SFR(QCH_CON_PPMU_D2_GSE_QCH, 0x3038, CMU_GSE),
	SFR(QCH_CON_QE_D0_GSE_QCH, 0x303c, CMU_GSE),
	SFR(QCH_CON_QE_D1_GSE_QCH, 0x3040, CMU_GSE),
	SFR(QCH_CON_QE_D2_GSE_QCH, 0x3044, CMU_GSE),
	SFR(QCH_CON_SLH_AXI_MI_P_GSE_QCH, 0x3048, CMU_GSE),
	SFR(QCH_CON_SSMT_D0_GSE_QCH, 0x304c, CMU_GSE),
	SFR(QCH_CON_SSMT_D1_GSE_QCH, 0x3050, CMU_GSE),
	SFR(QCH_CON_SSMT_D2_GSE_QCH, 0x3054, CMU_GSE),
	SFR(QCH_CON_SYSMMU_S0_GSE_QCH_S0, 0x3058, CMU_GSE),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_GSE_QCH_S0, 0x305c, CMU_GSE),
	SFR(QCH_CON_SYSREG_GSE_QCH, 0x3060, CMU_GSE),
	SFR(QCH_CON_DP_LINK_QCH_PCLK, 0x303c, CMU_HSI0),
	SFR(QCH_CON_DP_LINK_QCH_GTC_CLK, 0x3038, CMU_HSI0),
	SFR(QCH_CON_DP_LINK_QCH_OSC_CLK, 0x3094, CMU_HSI0),
	SFR(QCH_CON_D_TZPC_HSI0_QCH, 0x3040, CMU_HSI0),
	SFR(QCH_CON_ETR_MIU_QCH_ACLK, 0x3044, CMU_HSI0),
	SFR(QCH_CON_ETR_MIU_QCH_PCLK, 0x3048, CMU_HSI0),
	SFR(QCH_CON_GPC_HSI0_QCH, 0x304c, CMU_HSI0),
	SFR(QCH_CON_HSI0_CMU_HSI0_QCH, 0x3050, CMU_HSI0),
	SFR(QCH_CON_I3C2_HSI0_QCH_PCLK, 0x309c, CMU_HSI0),
	SFR(DMYQCH_CON_I3C2_HSI0_QCH_SCLK, 0x3004, CMU_HSI0),
	SFR(QCH_CON_I3C3_HSI0_QCH_PCLK, 0x30a0, CMU_HSI0),
	SFR(DMYQCH_CON_I3C3_HSI0_QCH_SCLK, 0x307c, CMU_HSI0),
	SFR(QCH_CON_LH_ACEL_SI_D_HSI0_QCH, 0x3054, CMU_HSI0),
	SFR(QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH, 0x305c, CMU_HSI0),
	SFR(QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CU_QCH, 0x3060, CMU_HSI0),
	SFR(QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH, 0x3064, CMU_HSI0),
	SFR(QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH, 0x3068, CMU_HSI0),
	SFR(QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH, 0x306c, CMU_HSI0),
	SFR(QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CU_QCH, 0x3070, CMU_HSI0),
	SFR(QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH, 0x3074, CMU_HSI0),
	SFR(QCH_CON_PPMU_HSI0_QCH, 0x3078, CMU_HSI0),
	SFR(QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH, 0x3080, CMU_HSI0),
	SFR(QCH_CON_SLH_AXI_MI_LP_AOC_HSI0_QCH, 0x3084, CMU_HSI0),
	SFR(QCH_CON_SLH_AXI_MI_P_HSI0_QCH, 0x3088, CMU_HSI0),
	SFR(QCH_CON_SSMT_HSI0_QCH, 0x308c, CMU_HSI0),
	SFR(QCH_CON_SYSMMU_S0_HSI0_QCH_S0, 0x3090, CMU_HSI0),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH_S0, 0x3098, CMU_HSI0),
	SFR(QCH_CON_SYSREG_HSI0_QCH, 0x30a4, CMU_HSI0),
	SFR(QCH_CON_UASC_HSI0_LINK_QCH, 0x30ac, CMU_HSI0),
	SFR(QCH_CON_USB32DRD_QCH_SUBCTL, 0x30bc, CMU_HSI0),
	SFR(QCH_CON_USB32DRD_QCH_LINK, 0x30c0, CMU_HSI0),
	SFR(QCH_CON_USB32DRD_QCH_USBDPPHY_CTRL, 0x30b0, CMU_HSI0),
	SFR(QCH_CON_USB32DRD_QCH_EUSBCTL, 0x30b8, CMU_HSI0),
	SFR(QCH_CON_USB32DRD_QCH_USBDPPHY_TCA, 0x30b4, CMU_HSI0),
	SFR(DMYQCH_CON_USB32DRD_QCH_REF, 0x3000, CMU_HSI0),
	SFR(QCH_CON_USB32DRD_QCH_EUSBPHY, 0x30a8, CMU_HSI0),
	SFR(QCH_CON_USI0_HSI0_QCH, 0x30c4, CMU_HSI0),
	SFR(QCH_CON_USI1_HSI0_QCH, 0x30c8, CMU_HSI0),
	SFR(QCH_CON_USI2_HSI0_QCH, 0x30cc, CMU_HSI0),
	SFR(QCH_CON_USI3_HSI0_QCH, 0x30d0, CMU_HSI0),
	SFR(QCH_CON_USI4_HSI0_QCH, 0x30d4, CMU_HSI0),
	SFR(QCH_CON_D_TZPC_HSI1_QCH, 0x3034, CMU_HSI1),
	SFR(QCH_CON_GPC_HSI1_QCH, 0x3038, CMU_HSI1),
	SFR(QCH_CON_GPIO_HSI1_QCH, 0x303c, CMU_HSI1),
	SFR(QCH_CON_HSI1_CMU_HSI1_QCH, 0x3040, CMU_HSI1),
	SFR(QCH_CON_LH_ACEL_SI_D_HSI1_QCH, 0x3044, CMU_HSI1),
	SFR(QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CU_QCH, 0x3048, CMU_HSI1),
	SFR(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_QCH, 0x30a4, CMU_HSI1),
	SFR(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CU_QCH, 0x3050, CMU_HSI1),
	SFR(QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH, 0x304c, CMU_HSI1),
	SFR(QCH_CON_LH_AXI_SI_LD_HSI1_AOC_QCH, 0x3054, CMU_HSI1),
	SFR(QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CU_QCH, 0x3058, CMU_HSI1),
	SFR(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CU_QCH, 0x3060, CMU_HSI1),
	SFR(QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH, 0x305c, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN3_0_QCH_DBI, 0x3074, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN3_0_QCH_AXI, 0x306c, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN3_0_QCH_APB, 0x3064, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN3_0_QCH_PCS_APB, 0x307c, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN3_0_QCH_PMA_APB, 0x3080, CMU_HSI1),
	SFR(QCH_CON_PCIE_GEN3_0_QCH_UDBG, 0x3084, CMU_HSI1),
	SFR(DMYQCH_CON_PCIE_GEN3_0_QCH_REF, 0x3000, CMU_HSI1),
	SFR(QCH_CON_PCIE_IA_GEN3A_0_QCH, 0x3088, CMU_HSI1),
	SFR(QCH_CON_PPMU_HSI1_QCH, 0x3090, CMU_HSI1),
	SFR(QCH_CON_SLH_AXI_MI_LP_AOC_HSI1_QCH, 0x309c, CMU_HSI1),
	SFR(QCH_CON_SLH_AXI_MI_P_HSI1_QCH, 0x30a0, CMU_HSI1),
	SFR(QCH_CON_SSMT_HSI1_QCH, 0x30a8, CMU_HSI1),
	SFR(QCH_CON_SSMT_PCIE_IA_GEN3A_0_QCH, 0x30ac, CMU_HSI1),
	SFR(QCH_CON_SYSMMU_S0_HSI1_QCH_S0, 0x30b4, CMU_HSI1),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0, 0x3004, CMU_HSI1),
	SFR(QCH_CON_SYSREG_HSI1_QCH, 0x30bc, CMU_HSI1),
	SFR(QCH_CON_UASC_PCIE_GEN3A_DBI_0_QCH, 0x30c0, CMU_HSI1),
	SFR(QCH_CON_UASC_PCIE_GEN3A_SLV_0_QCH, 0x30c4, CMU_HSI1),
	SFR(QCH_CON_D_TZPC_HSI2_QCH, 0x3024, CMU_HSI2),
	SFR(QCH_CON_GPC_HSI2_QCH, 0x3028, CMU_HSI2),
	SFR(QCH_CON_GPIO_HSI2_QCH, 0x3030, CMU_HSI2),
	SFR(QCH_CON_GPIO_HSI2UFS_QCH, 0x302c, CMU_HSI2),
	SFR(QCH_CON_HSI2_CMU_HSI2_QCH, 0x3034, CMU_HSI2),
	SFR(QCH_CON_LH_ACEL_SI_D_HSI2_QCH, 0x3038, CMU_HSI2),
	SFR(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_QCH, 0x3040, CMU_HSI2),
	SFR(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CU_QCH, 0x303c, CMU_HSI2),
	SFR(QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH, 0x3044, CMU_HSI2),
	SFR(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CU_QCH, 0x3048, CMU_HSI2),
	SFR(QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH, 0x304c, CMU_HSI2),
	SFR(QCH_CON_MMC_CARD_QCH, 0x3050, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN3A_1_QCH_PCS_APB, 0x306c, CMU_HSI2),
	SFR(DMYQCH_CON_PCIE_GEN3A_1_QCH_REF, 0x3000, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN3A_1_QCH_PMA_APB, 0x3070, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN3A_1_QCH_AXI, 0x3060, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN3A_1_QCH_DBG, 0x3068, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN3A_1_QCH_APB, 0x3058, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN3A_1_QCH_UDBG, 0x3074, CMU_HSI2),
	SFR(DMYQCH_CON_PCIE_GEN3B_1_QCH_REF, 0x3004, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN3B_1_QCH_PMA_APB, 0x30cc, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN3B_1_QCH_PCS_APB, 0x30a8, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN3B_1_QCH_UDBG, 0x30d0, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN3B_1_QCH_AXI, 0x305c, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN3B_1_QCH_DBG, 0x3064, CMU_HSI2),
	SFR(QCH_CON_PCIE_GEN3B_1_QCH_APB, 0x3054, CMU_HSI2),
	SFR(QCH_CON_PCIE_IA_GEN3A_1_QCH, 0x3078, CMU_HSI2),
	SFR(QCH_CON_PCIE_IA_GEN3B_1_QCH, 0x307c, CMU_HSI2),
	SFR(QCH_CON_PPMU_HSI2_QCH, 0x3080, CMU_HSI2),
	SFR(QCH_CON_QE_MMC_CARD_HSI2_QCH, 0x3084, CMU_HSI2),
	SFR(QCH_CON_QE_PCIE_GEN3A_HSI2_QCH, 0x3088, CMU_HSI2),
	SFR(QCH_CON_QE_PCIE_GEN3B_HSI2_QCH, 0x308c, CMU_HSI2),
	SFR(QCH_CON_QE_UFS_EMBD_HSI2_QCH, 0x3090, CMU_HSI2),
	SFR(QCH_CON_SLH_AXI_MI_P_HSI2_QCH, 0x3094, CMU_HSI2),
	SFR(QCH_CON_SSMT_HSI2_QCH, 0x3098, CMU_HSI2),
	SFR(QCH_CON_SSMT_PCIE_IA_GEN3A_1_QCH, 0x309c, CMU_HSI2),
	SFR(QCH_CON_SSMT_PCIE_IA_GEN3B_1_QCH, 0x30a0, CMU_HSI2),
	SFR(QCH_CON_SYSMMU_S0_HSI2_QCH, 0x30a4, CMU_HSI2),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH, 0x30ac, CMU_HSI2),
	SFR(QCH_CON_SYSREG_HSI2_QCH, 0x30b0, CMU_HSI2),
	SFR(QCH_CON_UASC_PCIE_GEN3A_DBI_1_QCH, 0x30b4, CMU_HSI2),
	SFR(QCH_CON_UASC_PCIE_GEN3A_SLV_1_QCH, 0x30b8, CMU_HSI2),
	SFR(QCH_CON_UASC_PCIE_GEN3B_DBI_1_QCH, 0x30bc, CMU_HSI2),
	SFR(QCH_CON_UASC_PCIE_GEN3B_SLV_1_QCH, 0x30c0, CMU_HSI2),
	SFR(QCH_CON_UFS_EMBD_QCH, 0x30c4, CMU_HSI2),
	SFR(QCH_CON_UFS_EMBD_QCH_FMP, 0x30c8, CMU_HSI2),
	SFR(QCH_CON_BAAW_ISPFE_QCH, 0x301c, CMU_ISPFE),
	SFR(QCH_CON_D_TZPC_ISPFE_QCH, 0x3020, CMU_ISPFE),
	SFR(QCH_CON_GPC_ISPFE_QCH, 0x3024, CMU_ISPFE),
	SFR(QCH_CON_ISPFE_QCH_ISPFE, 0x302c, CMU_ISPFE),
	SFR(QCH_CON_ISPFE_CMU_ISPFE_QCH, 0x3028, CMU_ISPFE),
	SFR(QCH_CON_LH_AXI_MI_IP_ISPFE_QCH, 0x3030, CMU_ISPFE),
	SFR(QCH_CON_LH_AXI_SI_D0_ISPFE_QCH, 0x3034, CMU_ISPFE),
	SFR(QCH_CON_LH_AXI_SI_D1_ISPFE_QCH, 0x3038, CMU_ISPFE),
	SFR(QCH_CON_LH_AXI_SI_D2_ISPFE_QCH, 0x303c, CMU_ISPFE),
	SFR(QCH_CON_LH_AXI_SI_D3_ISPFE_QCH, 0x3040, CMU_ISPFE),
	SFR(QCH_CON_LH_AXI_SI_IP_ISPFE_QCH, 0x3044, CMU_ISPFE),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0, 0x3048, CMU_ISPFE),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1, 0x304c, CMU_ISPFE),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2, 0x3058, CMU_ISPFE),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3, 0x305c, CMU_ISPFE),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4, 0x3060, CMU_ISPFE),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5, 0x3064, CMU_ISPFE),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6, 0x3068, CMU_ISPFE),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7, 0x306c, CMU_ISPFE),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS8, 0x3070, CMU_ISPFE),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS9, 0x3074, CMU_ISPFE),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS10, 0x3050, CMU_ISPFE),
	SFR(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS11, 0x3054, CMU_ISPFE),
	SFR(QCH_CON_PPMU_D0_ISPFE_QCH, 0x3078, CMU_ISPFE),
	SFR(QCH_CON_PPMU_D1_ISPFE_QCH, 0x307c, CMU_ISPFE),
	SFR(QCH_CON_PPMU_D2_ISPFE_QCH, 0x3080, CMU_ISPFE),
	SFR(QCH_CON_PPMU_D3_ISPFE_QCH, 0x3084, CMU_ISPFE),
	SFR(QCH_CON_QE_D0_ISPFE_QCH, 0x3088, CMU_ISPFE),
	SFR(QCH_CON_QE_D1_ISPFE_QCH, 0x308c, CMU_ISPFE),
	SFR(QCH_CON_QE_D2_ISPFE_QCH, 0x3090, CMU_ISPFE),
	SFR(QCH_CON_QE_D3_ISPFE_QCH, 0x3094, CMU_ISPFE),
	SFR(QCH_CON_SLH_AXI_MI_P_ISPFE_QCH, 0x3098, CMU_ISPFE),
	SFR(QCH_CON_SSMT_D0_ISPFE_QCH, 0x309c, CMU_ISPFE),
	SFR(QCH_CON_SSMT_D1_ISPFE_QCH, 0x30a0, CMU_ISPFE),
	SFR(QCH_CON_SSMT_D2_ISPFE_QCH, 0x30a4, CMU_ISPFE),
	SFR(QCH_CON_SSMT_D3_ISPFE_QCH, 0x30a8, CMU_ISPFE),
	SFR(QCH_CON_SYSMMU_S0_ISPFE_QCH_S0, 0x30ac, CMU_ISPFE),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_ISPFE_QCH_S0, 0x30b0, CMU_ISPFE),
	SFR(QCH_CON_SYSMMU_S0_PMMU1_ISPFE_QCH_S0, 0x30b4, CMU_ISPFE),
	SFR(QCH_CON_SYSMMU_S1_ISPFE_QCH_S0, 0x30b8, CMU_ISPFE),
	SFR(QCH_CON_SYSMMU_S1_PMMU0_ISPFE_QCH_S0, 0x30bc, CMU_ISPFE),
	SFR(QCH_CON_SYSMMU_S2_ISPFE_QCH_S0, 0x30c0, CMU_ISPFE),
	SFR(QCH_CON_SYSMMU_S2_PMMU0_ISPFE_QCH_S0, 0x30c4, CMU_ISPFE),
	SFR(QCH_CON_SYSREG_ISPFE_QCH, 0x30cc, CMU_ISPFE),
	SFR(QCH_CON_UASC_ISPFE_QCH, 0x30d0, CMU_ISPFE),
	SFR(QCH_CON_D_TZPC_MCSC_QCH, 0x3014, CMU_MCSC),
	SFR(QCH_CON_GPC_MCSC_QCH, 0x3018, CMU_MCSC),
	SFR(QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH, 0x301c, CMU_MCSC),
	SFR(QCH_CON_LH_AST_MI_L_OTF_YUVP_MCSC_QCH, 0x3020, CMU_MCSC),
	SFR(QCH_CON_LH_AXI_SI_D0_MCSC_QCH, 0x3024, CMU_MCSC),
	SFR(QCH_CON_LH_AXI_SI_D1_MCSC_QCH, 0x3028, CMU_MCSC),
	SFR(QCH_CON_MCSC_QCH, 0x3030, CMU_MCSC),
	SFR(QCH_CON_MCSC_QCH_C2R, 0x3034, CMU_MCSC),
	SFR(QCH_CON_MCSC_CMU_MCSC_QCH, 0x302c, CMU_MCSC),
	SFR(QCH_CON_PPMU_D0_MCSC_QCH, 0x3038, CMU_MCSC),
	SFR(QCH_CON_PPMU_D1_MCSC_QCH, 0x303c, CMU_MCSC),
	SFR(QCH_CON_PPMU_D2_MCSC_QCH, 0x3040, CMU_MCSC),
	SFR(QCH_CON_PPMU_D3_MCSC_QCH, 0x3044, CMU_MCSC),
	SFR(QCH_CON_PPMU_D4_MCSC_QCH, 0x3048, CMU_MCSC),
	SFR(QCH_CON_PPMU_D5_MCSC_QCH, 0x304c, CMU_MCSC),
	SFR(QCH_CON_PPMU_D6_MCSC_QCH, 0x3050, CMU_MCSC),
	SFR(QCH_CON_QE_D0_MCSC_QCH, 0x3054, CMU_MCSC),
	SFR(QCH_CON_QE_D1_MCSC_QCH, 0x3058, CMU_MCSC),
	SFR(QCH_CON_QE_D2_MCSC_QCH, 0x305c, CMU_MCSC),
	SFR(QCH_CON_QE_D3_MCSC_QCH, 0x3060, CMU_MCSC),
	SFR(QCH_CON_QE_D4_MCSC_QCH, 0x3064, CMU_MCSC),
	SFR(QCH_CON_QE_D5_MCSC_QCH, 0x3068, CMU_MCSC),
	SFR(QCH_CON_QE_D6_MCSC_QCH, 0x306c, CMU_MCSC),
	SFR(QCH_CON_SLH_AXI_MI_P_MCSC_QCH, 0x3070, CMU_MCSC),
	SFR(QCH_CON_SSMT_D0_MCSC_QCH, 0x3074, CMU_MCSC),
	SFR(QCH_CON_SSMT_D1_MCSC_QCH, 0x3078, CMU_MCSC),
	SFR(QCH_CON_SSMT_D2_MCSC_QCH, 0x307c, CMU_MCSC),
	SFR(QCH_CON_SSMT_D3_MCSC_QCH, 0x3080, CMU_MCSC),
	SFR(QCH_CON_SSMT_D4_MCSC_QCH, 0x3084, CMU_MCSC),
	SFR(QCH_CON_SSMT_D5_MCSC_QCH, 0x3088, CMU_MCSC),
	SFR(QCH_CON_SSMT_D6_MCSC_QCH, 0x308c, CMU_MCSC),
	SFR(QCH_CON_SYSMMU_S0_MCSC_QCH_S0, 0x3090, CMU_MCSC),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_MCSC_QCH_S0, 0x3094, CMU_MCSC),
	SFR(QCH_CON_SYSMMU_S0_PMMU1_MCSC_QCH_S0, 0x3098, CMU_MCSC),
	SFR(QCH_CON_SYSREG_MCSC_QCH, 0x309c, CMU_MCSC),
	SFR(QCH_CON_D_TZPC_MFC_QCH, 0x300c, CMU_MFC),
	SFR(QCH_CON_GPC_MFC_QCH, 0x3010, CMU_MFC),
	SFR(QCH_CON_LH_AXI_SI_D0_MFC_QCH, 0x3014, CMU_MFC),
	SFR(QCH_CON_LH_AXI_SI_D1_MFC_QCH, 0x3018, CMU_MFC),
	SFR(QCH_CON_MFC_QCH, 0x3020, CMU_MFC),
	SFR(QCH_CON_MFC_CMU_MFC_QCH, 0x301c, CMU_MFC),
	SFR(QCH_CON_PPMU_D0_MFC_QCH, 0x3024, CMU_MFC),
	SFR(QCH_CON_PPMU_D1_MFC_QCH, 0x3028, CMU_MFC),
	SFR(QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH, 0x302c, CMU_MFC),
	SFR(QCH_CON_SLH_AXI_MI_P_MFC_QCH, 0x3034, CMU_MFC),
	SFR(QCH_CON_SSMT_D0_MFC_QCH, 0x3038, CMU_MFC),
	SFR(QCH_CON_SSMT_D1_MFC_QCH, 0x303c, CMU_MFC),
	SFR(QCH_CON_SYSMMU_S0_MFC_QCH, 0x3040, CMU_MFC),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH, 0x3044, CMU_MFC),
	SFR(QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH, 0x3048, CMU_MFC),
	SFR(QCH_CON_SYSREG_MFC_QCH, 0x304c, CMU_MFC),
	SFR(DMYQCH_CON_CMU_MIF_CMUREF_QCH, 0x3000, CMU_MIF),
	SFR(QCH_CON_D_TZPC_MIF_QCH, 0x3010, CMU_MIF),
	SFR(QCH_CON_GEN_WREN_SECURE_QCH, 0x3014, CMU_MIF),
	SFR(QCH_CON_GPC_MIF_QCH, 0x3018, CMU_MIF),
	SFR(QCH_CON_LH_AXI_MI_P_MIF_CU_QCH, 0x301c, CMU_MIF),
	SFR(QCH_CON_LH_AXI_SI_P_MIF_CU_QCH, 0x3020, CMU_MIF),
	SFR(QCH_CON_MIF_CMU_MIF_QCH, 0x3024, CMU_MIF),
	SFR(QCH_CON_QCH_ADAPTER_DDRPHY_QCH, 0x3028, CMU_MIF),
	SFR(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH, 0x302c, CMU_MIF),
	SFR(QCH_CON_QCH_ADAPTER_SMC_QCH, 0x3030, CMU_MIF),
	SFR(QCH_CON_SLH_AXI_MI_P_MIF_QCH, 0x3034, CMU_MIF),
	SFR(QCH_CON_SMC_QCH, 0x3038, CMU_MIF),
	SFR(QCH_CON_SYSREG_MIF_QCH, 0x303c, CMU_MIF),
	SFR(QCH_CON_DIT_QCH, 0x3040, CMU_MISC),
	SFR(QCH_CON_D_TZPC_MISC_QCH, 0x3044, CMU_MISC),
	SFR(QCH_CON_GIC_QCH, 0x3048, CMU_MISC),
	SFR(QCH_CON_GPC_MISC_QCH, 0x304c, CMU_MISC),
	SFR(QCH_CON_LH_ACEL_SI_D_MISC_QCH, 0x3050, CMU_MISC),
	SFR(QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH, 0x3058, CMU_MISC),
	SFR(QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH, 0x3054, CMU_MISC),
	SFR(QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH, 0x305c, CMU_MISC),
	SFR(QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH, 0x3060, CMU_MISC),
	SFR(QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH, 0x3068, CMU_MISC),
	SFR(QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH, 0x3064, CMU_MISC),
	SFR(QCH_CON_LH_AXI_MI_ID_SC_QCH, 0x306c, CMU_MISC),
	SFR(QCH_CON_LH_AXI_MI_P_MISC_CU_QCH, 0x3070, CMU_MISC),
	SFR(QCH_CON_LH_AXI_MI_P_MISC_GIC_CU_QCH, 0x3074, CMU_MISC),
	SFR(QCH_CON_LH_AXI_SI_ID_SC_QCH, 0x3078, CMU_MISC),
	SFR(QCH_CON_LH_AXI_SI_P_MISC_CU_QCH, 0x307c, CMU_MISC),
	SFR(QCH_CON_LH_AXI_SI_P_MISC_GIC_CU_QCH, 0x3080, CMU_MISC),
	SFR(QCH_CON_MCT_QCH, 0x3084, CMU_MISC),
	SFR(QCH_CON_MCT_SUB_QCH, 0x3088, CMU_MISC),
	SFR(QCH_CON_MCT_V41_QCH, 0x308c, CMU_MISC),
	SFR(QCH_CON_MISC_CMU_MISC_QCH, 0x3090, CMU_MISC),
	SFR(QCH_CON_OTP_CON_BIRA_QCH, 0x3094, CMU_MISC),
	SFR(QCH_CON_OTP_CON_BISR_QCH, 0x3098, CMU_MISC),
	SFR(QCH_CON_OTP_CON_TOP_QCH, 0x309c, CMU_MISC),
	SFR(QCH_CON_PDMA0_QCH, 0x30a0, CMU_MISC),
	SFR(QCH_CON_PDMA1_QCH, 0x30a4, CMU_MISC),
	SFR(QCH_CON_PPMU_MISC_QCH, 0x30a8, CMU_MISC),
	SFR(DMYQCH_CON_PUF_QCH, 0x3000, CMU_MISC),
	SFR(QCH_CON_QE_DIT_QCH, 0x30ac, CMU_MISC),
	SFR(QCH_CON_QE_PDMA0_QCH, 0x30b0, CMU_MISC),
	SFR(QCH_CON_QE_PDMA1_QCH, 0x30b4, CMU_MISC),
	SFR(QCH_CON_QE_RTIC_QCH, 0x30b8, CMU_MISC),
	SFR(QCH_CON_QE_SC_QCH, 0x30bc, CMU_MISC),
	SFR(QCH_CON_QE_SPDMA0_QCH, 0x30c0, CMU_MISC),
	SFR(QCH_CON_QE_SPDMA1_QCH, 0x30c4, CMU_MISC),
	SFR(QCH_CON_RTIC_QCH, 0x30c8, CMU_MISC),
	SFR(QCH_CON_SC_QCH, 0x30cc, CMU_MISC),
	SFR(QCH_CON_SLH_AXI_MI_P_MISC_QCH, 0x30d4, CMU_MISC),
	SFR(QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH, 0x30d0, CMU_MISC),
	SFR(QCH_CON_SPDMA0_QCH, 0x30d8, CMU_MISC),
	SFR(QCH_CON_SPDMA1_QCH, 0x30dc, CMU_MISC),
	SFR(QCH_CON_SSMT_DIT_QCH, 0x30e0, CMU_MISC),
	SFR(QCH_CON_SSMT_PDMA0_QCH, 0x30e4, CMU_MISC),
	SFR(QCH_CON_SSMT_PDMA1_QCH, 0x30e8, CMU_MISC),
	SFR(QCH_CON_SSMT_RTIC_QCH, 0x30ec, CMU_MISC),
	SFR(QCH_CON_SSMT_SC_QCH, 0x30f0, CMU_MISC),
	SFR(QCH_CON_SSMT_SPDMA0_QCH, 0x30f4, CMU_MISC),
	SFR(QCH_CON_SSMT_SPDMA1_QCH, 0x30f8, CMU_MISC),
	SFR(QCH_CON_SYSMMU_S0_MISC_QCH, 0x30fc, CMU_MISC),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH, 0x3100, CMU_MISC),
	SFR(QCH_CON_SYSREG_MISC_QCH, 0x3104, CMU_MISC),
	SFR(QCH_CON_TMU_SUB_QCH, 0x3108, CMU_MISC),
	SFR(QCH_CON_TMU_TOP_QCH, 0x310c, CMU_MISC),
	SFR(QCH_CON_WDT_CLUSTER0_QCH, 0x3110, CMU_MISC),
	SFR(QCH_CON_WDT_CLUSTER1_QCH, 0x3114, CMU_MISC),
	SFR(QCH_CON_BDU_QCH, 0x3118, CMU_NOCL0),
	SFR(DMYQCH_CON_CMU_NOCL0_CMUREF_QCH, 0x3074, CMU_NOCL0),
	SFR(QCH_CON_D_TZPC_NOCL0_QCH, 0x311c, CMU_NOCL0),
	SFR(QCH_CON_GPC_NOCL0_QCH, 0x3120, CMU_NOCL0),
	SFR(QCH_CON_LH_ACEL_MI_D0_CPUCL0_QCH, 0x3124, CMU_NOCL0),
	SFR(QCH_CON_LH_ACEL_MI_D1_CPUCL0_QCH, 0x3128, CMU_NOCL0),
	SFR(QCH_CON_LH_ACEL_MI_D2_CPUCL0_QCH, 0x312c, CMU_NOCL0),
	SFR(QCH_CON_LH_ACEL_MI_D3_CPUCL0_QCH, 0x3130, CMU_NOCL0),
	SFR(QCH_CON_LH_ACEL_SI_D0_NOCL0_CPUCL0_QCH, 0x3134, CMU_NOCL0),
	SFR(QCH_CON_LH_ACEL_SI_D1_NOCL0_CPUCL0_QCH, 0x3138, CMU_NOCL0),
	SFR(QCH_CON_LH_AST_MI_G_NOCL1A_QCH, 0x3140, CMU_NOCL0),
	SFR(QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH, 0x313c, CMU_NOCL0),
	SFR(QCH_CON_LH_AST_MI_G_NOCL1B_QCH, 0x3148, CMU_NOCL0),
	SFR(QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH, 0x3144, CMU_NOCL0),
	SFR(QCH_CON_LH_AST_MI_G_NOCL2AA_QCH, 0x3150, CMU_NOCL0),
	SFR(QCH_CON_LH_AST_MI_G_NOCL2AA_CU_QCH, 0x314c, CMU_NOCL0),
	SFR(QCH_CON_LH_AST_MI_G_NOCL2AB_QCH, 0x3158, CMU_NOCL0),
	SFR(QCH_CON_LH_AST_MI_G_NOCL2AB_CU_QCH, 0x3154, CMU_NOCL0),
	SFR(QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH, 0x315c, CMU_NOCL0),
	SFR(QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH, 0x3160, CMU_NOCL0),
	SFR(QCH_CON_LH_AST_SI_G_NOCL2AA_CU_QCH, 0x3164, CMU_NOCL0),
	SFR(QCH_CON_LH_AST_SI_G_NOCL2AB_CU_QCH, 0x3168, CMU_NOCL0),
	SFR(QCH_CON_LH_ATB_MI_T_BDU_CD_QCH, 0x316c, CMU_NOCL0),
	SFR(QCH_CON_LH_ATB_MI_T_SLC_CD_QCH, 0x3170, CMU_NOCL0),
	SFR(QCH_CON_LH_ATB_SI_T_BDU_QCH, 0x3178, CMU_NOCL0),
	SFR(QCH_CON_LH_ATB_SI_T_BDU_CD_QCH, 0x3174, CMU_NOCL0),
	SFR(QCH_CON_LH_ATB_SI_T_SLC_QCH, 0x3180, CMU_NOCL0),
	SFR(QCH_CON_LH_ATB_SI_T_SLC_CD_QCH, 0x317c, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH, 0x3184, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH, 0x3188, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_MI_P_CPUCL0_NOCL0_QCH, 0x318c, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_MI_P_EH_CD_QCH, 0x32a4, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH, 0x3198, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH, 0x319c, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH, 0x31a0, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH, 0x31a4, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_MI_P_MISC_CD_QCH, 0x31a8, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_MI_P_MISC_GIC_CD_QCH, 0x3194, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH, 0x31ac, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH, 0x31b0, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH, 0x31b4, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH, 0x31b8, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_SI_P_EH_CD_QCH, 0x32a8, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH, 0x31c4, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH, 0x31c8, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH, 0x31cc, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH, 0x31d0, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_SI_P_MISC_CD_QCH, 0x31d4, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_SI_P_MISC_GIC_CD_QCH, 0x31c0, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH, 0x31d8, CMU_NOCL0),
	SFR(QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH, 0x31dc, CMU_NOCL0),
	SFR(QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH, 0x31e0, CMU_NOCL0),
	SFR(QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH, 0x31e4, CMU_NOCL0),
	SFR(QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH, 0x31e8, CMU_NOCL0),
	SFR(QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH, 0x31ec, CMU_NOCL0),
	SFR(QCH_CON_LH_TAXI_MI_D_NOCL1B_NOCL0_QCH, 0x31f0, CMU_NOCL0),
	SFR(QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH, 0x31f4, CMU_NOCL0),
	SFR(QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH, 0x31f8, CMU_NOCL0),
	SFR(QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AA_QCH, 0x31fc, CMU_NOCL0),
	SFR(QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AB_QCH, 0x3200, CMU_NOCL0),
	SFR(QCH_CON_NOCL0_CMU_NOCL0_QCH, 0x3204, CMU_NOCL0),
	SFR(QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH, 0x320c, CMU_NOCL0),
	SFR(QCH_CON_PPC_CPUCL0_D0_EVENT_QCH, 0x3210, CMU_NOCL0),
	SFR(QCH_CON_PPC_CPUCL0_D1_EVENT_QCH, 0x3214, CMU_NOCL0),
	SFR(QCH_CON_PPC_CPUCL0_D2_EVENT_QCH, 0x3218, CMU_NOCL0),
	SFR(QCH_CON_PPC_CPUCL0_D3_EVENT_QCH, 0x321c, CMU_NOCL0),
	SFR(DMYQCH_CON_PPC_DBG_CC_QCH, 0x3000, CMU_NOCL0),
	SFR(QCH_CON_PPC_NOCL0_IO0_CYCLE_QCH, 0x32ac, CMU_NOCL0),
	SFR(QCH_CON_PPC_NOCL0_IO0_EVENT_QCH, 0x32b0, CMU_NOCL0),
	SFR(QCH_CON_PPC_NOCL0_IO1_EVENT_QCH, 0x32b4, CMU_NOCL0),
	SFR(QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH, 0x3220, CMU_NOCL0),
	SFR(QCH_CON_PPC_NOCL1A_M0_EVENT_QCH, 0x3224, CMU_NOCL0),
	SFR(QCH_CON_PPC_NOCL1A_M1_EVENT_QCH, 0x3228, CMU_NOCL0),
	SFR(QCH_CON_PPC_NOCL1A_M2_EVENT_QCH, 0x322c, CMU_NOCL0),
	SFR(QCH_CON_PPC_NOCL1A_M3_EVENT_QCH, 0x3230, CMU_NOCL0),
	SFR(QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH, 0x3234, CMU_NOCL0),
	SFR(QCH_CON_PPC_NOCL1B_M0_EVENT_QCH, 0x3238, CMU_NOCL0),
	SFR(QCH_CON_PPMU_NOCL0_ALIVE_P_QCH, 0x323c, CMU_NOCL0),
	SFR(QCH_CON_PPMU_NOCL0_CPUCL0_P_QCH, 0x3240, CMU_NOCL0),
	SFR(QCH_CON_PPMU_NOCL0_DP_QCH, 0x32b8, CMU_NOCL0),
	SFR(QCH_CON_PPMU_NOCL0_IOC0_QCH, 0x3248, CMU_NOCL0),
	SFR(QCH_CON_PPMU_NOCL0_IOC1_QCH, 0x324c, CMU_NOCL0),
	SFR(QCH_CON_PPMU_NOCL0_S0_QCH, 0x3250, CMU_NOCL0),
	SFR(QCH_CON_PPMU_NOCL0_S1_QCH, 0x3254, CMU_NOCL0),
	SFR(QCH_CON_PPMU_NOCL0_S2_QCH, 0x3258, CMU_NOCL0),
	SFR(QCH_CON_PPMU_NOCL0_S3_QCH, 0x325c, CMU_NOCL0),
	SFR(QCH_CON_SFR_APBIF_CMU_TOPC_QCH, 0x3260, CMU_NOCL0),
	SFR(QCH_CON_SLC_CB_TOP_QCH, 0x3264, CMU_NOCL0),
	SFR(DMYQCH_CON_SLC_CH1_QCH, 0x30a0, CMU_NOCL0),
	SFR(DMYQCH_CON_SLC_CH2_QCH, 0x3190, CMU_NOCL0),
	SFR(DMYQCH_CON_SLC_CH3_QCH, 0x31bc, CMU_NOCL0),
	SFR(DMYQCH_CON_SLC_CH_TOP_QCH, 0x3004, CMU_NOCL0),
	SFR(QCH_CON_SLH_AXI_MI_G_NOCL0_QCH, 0x3268, CMU_NOCL0),
	SFR(QCH_CON_SLH_AXI_SI_P_ALIVE_QCH, 0x326c, CMU_NOCL0),
	SFR(QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH, 0x3270, CMU_NOCL0),
	SFR(QCH_CON_SLH_AXI_SI_P_EH_QCH, 0x3274, CMU_NOCL0),
	SFR(QCH_CON_SLH_AXI_SI_P_MIF0_QCH, 0x327c, CMU_NOCL0),
	SFR(QCH_CON_SLH_AXI_SI_P_MIF1_QCH, 0x3280, CMU_NOCL0),
	SFR(QCH_CON_SLH_AXI_SI_P_MIF2_QCH, 0x3284, CMU_NOCL0),
	SFR(QCH_CON_SLH_AXI_SI_P_MIF3_QCH, 0x3288, CMU_NOCL0),
	SFR(QCH_CON_SLH_AXI_SI_P_MISC_QCH, 0x328c, CMU_NOCL0),
	SFR(QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH, 0x3278, CMU_NOCL0),
	SFR(QCH_CON_SLH_AXI_SI_P_PERIC0_QCH, 0x3290, CMU_NOCL0),
	SFR(QCH_CON_SLH_AXI_SI_P_PERIC1_QCH, 0x3294, CMU_NOCL0),
	SFR(QCH_CON_SYSREG_NOCL0_QCH, 0x3298, CMU_NOCL0),
	SFR(QCH_CON_TREX_D_NOCL0_QCH, 0x329c, CMU_NOCL0),
	SFR(QCH_CON_TREX_P_NOCL0_QCH, 0x32a0, CMU_NOCL0),
	SFR(DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH, 0x3000, CMU_NOCL1A),
	SFR(QCH_CON_D_TZPC_NOCL1A_QCH, 0x3084, CMU_NOCL1A),
	SFR(QCH_CON_GPC_NOCL1A_QCH, 0x3088, CMU_NOCL1A),
	SFR(QCH_CON_LH_ACEL_MI_D0_AUR_QCH, 0x308c, CMU_NOCL1A),
	SFR(QCH_CON_LH_ACEL_MI_D0_G3D_QCH, 0x3090, CMU_NOCL1A),
	SFR(QCH_CON_LH_ACEL_MI_D0_TPU_QCH, 0x3094, CMU_NOCL1A),
	SFR(QCH_CON_LH_ACEL_MI_D1_AUR_QCH, 0x3098, CMU_NOCL1A),
	SFR(QCH_CON_LH_ACEL_MI_D1_G3D_QCH, 0x309c, CMU_NOCL1A),
	SFR(QCH_CON_LH_ACEL_MI_D1_TPU_QCH, 0x30a0, CMU_NOCL1A),
	SFR(QCH_CON_LH_ACEL_MI_D2_G3D_QCH, 0x30a4, CMU_NOCL1A),
	SFR(QCH_CON_LH_ACEL_MI_D3_G3D_QCH, 0x30a8, CMU_NOCL1A),
	SFR(QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH, 0x30ac, CMU_NOCL1A),
	SFR(QCH_CON_LH_AST_SI_G_NOCL1A_QCH, 0x30b4, CMU_NOCL1A),
	SFR(QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH, 0x30b0, CMU_NOCL1A),
	SFR(QCH_CON_LH_AXI_MI_D_BW_QCH, 0x30b8, CMU_NOCL1A),
	SFR(QCH_CON_LH_AXI_MI_P_AUR_CD_QCH, 0x30bc, CMU_NOCL1A),
	SFR(QCH_CON_LH_AXI_MI_P_G3D_CD_QCH, 0x30c0, CMU_NOCL1A),
	SFR(QCH_CON_LH_AXI_MI_P_TPU_CD_QCH, 0x30c4, CMU_NOCL1A),
	SFR(QCH_CON_LH_AXI_SI_P_AUR_CD_QCH, 0x30c8, CMU_NOCL1A),
	SFR(QCH_CON_LH_AXI_SI_P_G3D_CD_QCH, 0x30cc, CMU_NOCL1A),
	SFR(QCH_CON_LH_AXI_SI_P_TPU_CD_QCH, 0x30d0, CMU_NOCL1A),
	SFR(QCH_CON_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_QCH, 0x30d4, CMU_NOCL1A),
	SFR(QCH_CON_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_QCH, 0x30d8, CMU_NOCL1A),
	SFR(QCH_CON_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_QCH, 0x30dc, CMU_NOCL1A),
	SFR(QCH_CON_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_QCH, 0x30e0, CMU_NOCL1A),
	SFR(QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH, 0x30e4, CMU_NOCL1A),
	SFR(QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH, 0x30e8, CMU_NOCL1A),
	SFR(QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH, 0x30ec, CMU_NOCL1A),
	SFR(QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH, 0x30f0, CMU_NOCL1A),
	SFR(QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH, 0x30f4, CMU_NOCL1A),
	SFR(QCH_CON_NOCL1A_CMU_NOCL1A_QCH, 0x30f8, CMU_NOCL1A),
	SFR(QCH_CON_PPC_AUR_D0_CYCLE_QCH, 0x30fc, CMU_NOCL1A),
	SFR(QCH_CON_PPC_AUR_D0_EVENT_QCH, 0x3100, CMU_NOCL1A),
	SFR(QCH_CON_PPC_AUR_D1_EVENT_QCH, 0x3104, CMU_NOCL1A),
	SFR(QCH_CON_PPC_BW_D_CYCLE_QCH, 0x3108, CMU_NOCL1A),
	SFR(QCH_CON_PPC_BW_D_EVENT_QCH, 0x310c, CMU_NOCL1A),
	SFR(QCH_CON_PPC_G3DMMU_D_EVENT_QCH, 0x3110, CMU_NOCL1A),
	SFR(QCH_CON_PPC_G3D_D0_CYCLE_QCH, 0x3114, CMU_NOCL1A),
	SFR(QCH_CON_PPC_G3D_D0_EVENT_QCH, 0x3118, CMU_NOCL1A),
	SFR(QCH_CON_PPC_G3D_D1_EVENT_QCH, 0x311c, CMU_NOCL1A),
	SFR(QCH_CON_PPC_G3D_D2_EVENT_QCH, 0x3120, CMU_NOCL1A),
	SFR(QCH_CON_PPC_G3D_D3_EVENT_QCH, 0x3124, CMU_NOCL1A),
	SFR(QCH_CON_PPC_NOCL2AA_S0_CYCLE_QCH, 0x3128, CMU_NOCL1A),
	SFR(QCH_CON_PPC_NOCL2AA_S0_EVENT_QCH, 0x312c, CMU_NOCL1A),
	SFR(QCH_CON_PPC_NOCL2AA_S1_EVENT_QCH, 0x3130, CMU_NOCL1A),
	SFR(QCH_CON_PPC_NOCL2AB_S0_CYCLE_QCH, 0x3134, CMU_NOCL1A),
	SFR(QCH_CON_PPC_NOCL2AB_S0_EVENT_QCH, 0x3138, CMU_NOCL1A),
	SFR(QCH_CON_PPC_NOCL2AB_S1_EVENT_QCH, 0x313c, CMU_NOCL1A),
	SFR(QCH_CON_PPC_TPU_D0_CYCLE_QCH, 0x3140, CMU_NOCL1A),
	SFR(QCH_CON_PPC_TPU_D0_EVENT_QCH, 0x3144, CMU_NOCL1A),
	SFR(QCH_CON_PPC_TPU_D1_EVENT_QCH, 0x3148, CMU_NOCL1A),
	SFR(QCH_CON_PPMU_NOCL1A_M0_QCH, 0x314c, CMU_NOCL1A),
	SFR(QCH_CON_PPMU_NOCL1A_M1_QCH, 0x3150, CMU_NOCL1A),
	SFR(QCH_CON_PPMU_NOCL1A_M2_QCH, 0x3154, CMU_NOCL1A),
	SFR(QCH_CON_PPMU_NOCL1A_M3_QCH, 0x3158, CMU_NOCL1A),
	SFR(QCH_CON_SLH_AXI_MI_D_G3DMMU_QCH, 0x315c, CMU_NOCL1A),
	SFR(QCH_CON_SLH_AXI_SI_P_AUR_QCH, 0x3160, CMU_NOCL1A),
	SFR(QCH_CON_SLH_AXI_SI_P_BW_QCH, 0x3164, CMU_NOCL1A),
	SFR(QCH_CON_SLH_AXI_SI_P_G3D_QCH, 0x3168, CMU_NOCL1A),
	SFR(QCH_CON_SLH_AXI_SI_P_TPU_QCH, 0x316c, CMU_NOCL1A),
	SFR(QCH_CON_SYSREG_NOCL1A_QCH, 0x3170, CMU_NOCL1A),
	SFR(QCH_CON_TREX_D_NOCL1A_QCH, 0x3174, CMU_NOCL1A),
	SFR(QCH_CON_TREX_P_NOCL1A_QCH, 0x3178, CMU_NOCL1A),
	SFR(DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH, 0x3000, CMU_NOCL1B),
	SFR(QCH_CON_D_TZPC_NOCL1B_QCH, 0x3070, CMU_NOCL1B),
	SFR(QCH_CON_GPC_NOCL1B_QCH, 0x3074, CMU_NOCL1B),
	SFR(QCH_CON_LH_ACEL_MI_D_HSI0_QCH, 0x3078, CMU_NOCL1B),
	SFR(QCH_CON_LH_ACEL_MI_D_HSI1_QCH, 0x307c, CMU_NOCL1B),
	SFR(QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH, 0x3080, CMU_NOCL1B),
	SFR(QCH_CON_LH_AST_SI_G_NOCL1B_QCH, 0x3088, CMU_NOCL1B),
	SFR(QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH, 0x3084, CMU_NOCL1B),
	SFR(QCH_CON_LH_AXI_MI_D_ALIVE_QCH, 0x308c, CMU_NOCL1B),
	SFR(QCH_CON_LH_AXI_MI_D_AOC_QCH, 0x3090, CMU_NOCL1B),
	SFR(QCH_CON_LH_AXI_MI_D_GSA_QCH, 0x3094, CMU_NOCL1B),
	SFR(QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH, 0x3098, CMU_NOCL1B),
	SFR(QCH_CON_LH_AXI_MI_P_AOC_CD_QCH, 0x309c, CMU_NOCL1B),
	SFR(QCH_CON_LH_AXI_MI_P_GSA_CD_QCH, 0x30a0, CMU_NOCL1B),
	SFR(QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH, 0x30a4, CMU_NOCL1B),
	SFR(QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH, 0x30a8, CMU_NOCL1B),
	SFR(QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH, 0x30ac, CMU_NOCL1B),
	SFR(QCH_CON_LH_AXI_SI_P_AOC_CD_QCH, 0x30b0, CMU_NOCL1B),
	SFR(QCH_CON_LH_AXI_SI_P_GSA_CD_QCH, 0x30b4, CMU_NOCL1B),
	SFR(QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH, 0x30b8, CMU_NOCL1B),
	SFR(QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH, 0x30bc, CMU_NOCL1B),
	SFR(QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH, 0x30c0, CMU_NOCL1B),
	SFR(QCH_CON_LH_TAXI_SI_D_NOCL1B_NOCL0_QCH, 0x30c4, CMU_NOCL1B),
	SFR(QCH_CON_NOCL1B_CMU_NOCL1B_QCH, 0x30c8, CMU_NOCL1B),
	SFR(QCH_CON_PPC_AOC_CYCLE_QCH, 0x30cc, CMU_NOCL1B),
	SFR(QCH_CON_PPC_AOC_EVENT_QCH, 0x30d0, CMU_NOCL1B),
	SFR(QCH_CON_PPMU_NOCL1B_M0_QCH, 0x30d4, CMU_NOCL1B),
	SFR(QCH_CON_SLH_AXI_MI_G_CSSYS_QCH, 0x30d8, CMU_NOCL1B),
	SFR(QCH_CON_SLH_AXI_SI_P_AOC_QCH, 0x30dc, CMU_NOCL1B),
	SFR(QCH_CON_SLH_AXI_SI_P_GSA_QCH, 0x30e0, CMU_NOCL1B),
	SFR(QCH_CON_SLH_AXI_SI_P_HSI0_QCH, 0x30e4, CMU_NOCL1B),
	SFR(QCH_CON_SLH_AXI_SI_P_HSI1_QCH, 0x30e8, CMU_NOCL1B),
	SFR(QCH_CON_SYSREG_NOCL1B_QCH, 0x30ec, CMU_NOCL1B),
	SFR(QCH_CON_TREX_D_NOCL1B_QCH, 0x30f0, CMU_NOCL1B),
	SFR(QCH_CON_TREX_P_NOCL1B_QCH, 0x30f4, CMU_NOCL1B),
	SFR(DMYQCH_CON_CMU_NOCL2AA_CMUREF_QCH, 0x3000, CMU_NOCL2AA),
	SFR(QCH_CON_D_TZPC_NOCL2AA_QCH, 0x3090, CMU_NOCL2AA),
	SFR(QCH_CON_GPC_NOCL2AA_QCH, 0x3094, CMU_NOCL2AA),
	SFR(QCH_CON_LH_ACEL_MI_D_HSI2_QCH, 0x3098, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AST_MI_G_NOCL2AA_CD_QCH, 0x309c, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AST_SI_G_NOCL2AA_QCH, 0x30a4, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AST_SI_G_NOCL2AA_CD_QCH, 0x30a0, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_MI_D0_DPUF0_QCH, 0x30a8, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_MI_D0_ISPFE_QCH, 0x30ac, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_MI_D0_MFC_QCH, 0x30b0, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_MI_D0_RGBP_QCH, 0x30b4, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_MI_D1_DPUF0_QCH, 0x30b8, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_MI_D1_ISPFE_QCH, 0x30bc, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_MI_D1_MFC_QCH, 0x30c0, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_MI_D1_RGBP_QCH, 0x30c4, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_MI_D2_ISPFE_QCH, 0x30c8, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_MI_D2_RGBP_QCH, 0x30cc, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_MI_D3_ISPFE_QCH, 0x30d0, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_MI_D3_RGBP_QCH, 0x30d4, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_MI_D4_RGBP_QCH, 0x30d8, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_MI_D5_RGBP_QCH, 0x30dc, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_MI_D6_RGBP_QCH, 0x30e0, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH, 0x30e4, CMU_NOCL2AA),
	SFR(QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH, 0x30e8, CMU_NOCL2AA),
	SFR(QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AA_QCH, 0x30ec, CMU_NOCL2AA),
	SFR(QCH_CON_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_QCH, 0x30f0, CMU_NOCL2AA),
	SFR(QCH_CON_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_QCH, 0x30f4, CMU_NOCL2AA),
	SFR(QCH_CON_NOCL2AA_CMU_NOCL2AA_QCH, 0x3100, CMU_NOCL2AA),
	SFR(QCH_CON_PPMU_NOCL2AA_M0_QCH, 0x3104, CMU_NOCL2AA),
	SFR(QCH_CON_PPMU_NOCL2AA_M1_QCH, 0x3108, CMU_NOCL2AA),
	SFR(QCH_CON_SLH_AXI_SI_P_DPUB_QCH, 0x3114, CMU_NOCL2AA),
	SFR(QCH_CON_SLH_AXI_SI_P_DPUF0_QCH, 0x3118, CMU_NOCL2AA),
	SFR(QCH_CON_SLH_AXI_SI_P_DPUF1_QCH, 0x311c, CMU_NOCL2AA),
	SFR(QCH_CON_SLH_AXI_SI_P_HSI2_QCH, 0x3120, CMU_NOCL2AA),
	SFR(QCH_CON_SLH_AXI_SI_P_ISPFE_QCH, 0x3124, CMU_NOCL2AA),
	SFR(QCH_CON_SLH_AXI_SI_P_MFC_QCH, 0x3128, CMU_NOCL2AA),
	SFR(QCH_CON_SLH_AXI_SI_P_RGBP_QCH, 0x312c, CMU_NOCL2AA),
	SFR(QCH_CON_SYSREG_NOCL2AA_QCH, 0x3130, CMU_NOCL2AA),
	SFR(QCH_CON_TREX_D_NOCL2AA_QCH, 0x3134, CMU_NOCL2AA),
	SFR(QCH_CON_TREX_P_NOCL2AA_QCH, 0x3138, CMU_NOCL2AA),
	SFR(DMYQCH_CON_CMU_NOCL2AB_CMUREF_QCH, 0x3000, CMU_NOCL2AB),
	SFR(QCH_CON_D_TZPC_NOCL2AB_QCH, 0x3078, CMU_NOCL2AB),
	SFR(QCH_CON_GPC_NOCL2AB_QCH, 0x307c, CMU_NOCL2AB),
	SFR(QCH_CON_LH_ACEL_MI_D2_G2D_QCH, 0x3080, CMU_NOCL2AB),
	SFR(QCH_CON_LH_ACEL_MI_D_MISC_QCH, 0x3084, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AST_MI_G_NOCL2AB_CD_QCH, 0x3088, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AST_SI_G_NOCL2AB_QCH, 0x3090, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AST_SI_G_NOCL2AB_CD_QCH, 0x308c, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AXI_MI_D0_G2D_QCH, 0x3094, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AXI_MI_D0_GDC_QCH, 0x3098, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AXI_MI_D0_MCSC_QCH, 0x309c, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AXI_MI_D0_TNR_QCH, 0x30a0, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AXI_MI_D1_G2D_QCH, 0x30a4, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AXI_MI_D1_GDC_QCH, 0x30a8, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AXI_MI_D1_MCSC_QCH, 0x30ac, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AXI_MI_D1_TNR_QCH, 0x30b0, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AXI_MI_D2_GDC_QCH, 0x30b4, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AXI_MI_D2_TNR_QCH, 0x30b8, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AXI_MI_D3_TNR_QCH, 0x30bc, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AXI_MI_D4_TNR_QCH, 0x30c0, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AXI_MI_D5_TNR_QCH, 0x30c4, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AXI_MI_D_GSE_QCH, 0x30c8, CMU_NOCL2AB),
	SFR(QCH_CON_LH_AXI_MI_D_YUVP_QCH, 0x30cc, CMU_NOCL2AB),
	SFR(QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AB_QCH, 0x30d0, CMU_NOCL2AB),
	SFR(QCH_CON_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_QCH, 0x30d4, CMU_NOCL2AB),
	SFR(QCH_CON_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_QCH, 0x30d8, CMU_NOCL2AB),
	SFR(QCH_CON_NOCL2AB_CMU_NOCL2AB_QCH, 0x30dc, CMU_NOCL2AB),
	SFR(QCH_CON_PPMU_NOCL2AB_M0_QCH, 0x30e0, CMU_NOCL2AB),
	SFR(QCH_CON_PPMU_NOCL2AB_M1_QCH, 0x30e4, CMU_NOCL2AB),
	SFR(QCH_CON_SLH_AXI_SI_P_G2D_QCH, 0x30e8, CMU_NOCL2AB),
	SFR(QCH_CON_SLH_AXI_SI_P_GDC_QCH, 0x30ec, CMU_NOCL2AB),
	SFR(QCH_CON_SLH_AXI_SI_P_GSE_QCH, 0x30f0, CMU_NOCL2AB),
	SFR(QCH_CON_SLH_AXI_SI_P_MCSC_QCH, 0x30f4, CMU_NOCL2AB),
	SFR(QCH_CON_SLH_AXI_SI_P_TNR_QCH, 0x30f8, CMU_NOCL2AB),
	SFR(QCH_CON_SLH_AXI_SI_P_YUVP_QCH, 0x30fc, CMU_NOCL2AB),
	SFR(QCH_CON_SYSREG_NOCL2AB_QCH, 0x3100, CMU_NOCL2AB),
	SFR(QCH_CON_TREX_D_NOCL2AB_QCH, 0x3104, CMU_NOCL2AB),
	SFR(QCH_CON_TREX_P_NOCL2AB_QCH, 0x3108, CMU_NOCL2AB),
	SFR(QCH_CON_D_TZPC_PERIC0_QCH, 0x302c, CMU_PERIC0),
	SFR(QCH_CON_GPC_PERIC0_QCH, 0x3030, CMU_PERIC0),
	SFR(QCH_CON_GPIO_PERIC0_QCH, 0x3034, CMU_PERIC0),
	SFR(DMYQCH_CON_I3C1_QCH_SCLK, 0x3000, CMU_PERIC0),
	SFR(QCH_CON_I3C1_QCH_PCLK, 0x3038, CMU_PERIC0),
	SFR(DMYQCH_CON_I3C2_QCH_SCLK, 0x3004, CMU_PERIC0),
	SFR(QCH_CON_I3C2_QCH_PCLK, 0x303c, CMU_PERIC0),
	SFR(DMYQCH_CON_I3C3_QCH_SCLK, 0x3008, CMU_PERIC0),
	SFR(QCH_CON_I3C3_QCH_PCLK, 0x3040, CMU_PERIC0),
	SFR(DMYQCH_CON_I3C4_QCH_SCLK, 0x300c, CMU_PERIC0),
	SFR(QCH_CON_I3C4_QCH_PCLK, 0x3044, CMU_PERIC0),
	SFR(DMYQCH_CON_I3C5_QCH_SCLK, 0x3010, CMU_PERIC0),
	SFR(QCH_CON_I3C5_QCH_PCLK, 0x3048, CMU_PERIC0),
	SFR(DMYQCH_CON_I3C6_QCH_SCLK, 0x3014, CMU_PERIC0),
	SFR(QCH_CON_I3C6_QCH_PCLK, 0x304c, CMU_PERIC0),
	SFR(QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH, 0x3058, CMU_PERIC0),
	SFR(QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH, 0x305c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_CMU_PERIC0_QCH, 0x3060, CMU_PERIC0),
	SFR(QCH_CON_SLH_AXI_MI_P_PERIC0_QCH, 0x3064, CMU_PERIC0),
	SFR(QCH_CON_SYSREG_PERIC0_QCH, 0x3068, CMU_PERIC0),
	SFR(QCH_CON_USI0_UART_QCH, 0x306c, CMU_PERIC0),
	SFR(QCH_CON_USI14_USI_QCH, 0x3070, CMU_PERIC0),
	SFR(QCH_CON_USI1_USI_QCH, 0x3074, CMU_PERIC0),
	SFR(QCH_CON_USI2_USI_QCH, 0x3078, CMU_PERIC0),
	SFR(QCH_CON_USI3_USI_QCH, 0x307c, CMU_PERIC0),
	SFR(QCH_CON_USI4_USI_QCH, 0x3080, CMU_PERIC0),
	SFR(QCH_CON_USI5_USI_QCH, 0x3084, CMU_PERIC0),
	SFR(QCH_CON_USI6_USI_QCH, 0x3088, CMU_PERIC0),
	SFR(QCH_CON_D_TZPC_PERIC1_QCH, 0x3010, CMU_PERIC1),
	SFR(QCH_CON_GPC_PERIC1_QCH, 0x3014, CMU_PERIC1),
	SFR(QCH_CON_GPIO_PERIC1_QCH, 0x3018, CMU_PERIC1),
	SFR(DMYQCH_CON_I3C0_QCH_SCLK, 0x3000, CMU_PERIC1),
	SFR(QCH_CON_I3C0_QCH_PCLK, 0x301c, CMU_PERIC1),
	SFR(QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH, 0x3020, CMU_PERIC1),
	SFR(QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH, 0x3024, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_CMU_PERIC1_QCH, 0x3028, CMU_PERIC1),
	SFR(QCH_CON_PWM_QCH, 0x302c, CMU_PERIC1),
	SFR(QCH_CON_SLH_AXI_MI_P_PERIC1_QCH, 0x3030, CMU_PERIC1),
	SFR(QCH_CON_SYSREG_PERIC1_QCH, 0x3034, CMU_PERIC1),
	SFR(QCH_CON_USI0_USI_QCH, 0x3038, CMU_PERIC1),
	SFR(QCH_CON_USI10_USI_QCH, 0x303c, CMU_PERIC1),
	SFR(QCH_CON_USI11_USI_QCH, 0x3040, CMU_PERIC1),
	SFR(QCH_CON_USI12_USI_QCH, 0x3044, CMU_PERIC1),
	SFR(QCH_CON_USI13_USI_QCH, 0x3048, CMU_PERIC1),
	SFR(QCH_CON_USI15_USI_QCH, 0x304c, CMU_PERIC1),
	SFR(QCH_CON_USI9_USI_QCH, 0x3054, CMU_PERIC1),
	SFR(QCH_CON_D_TZPC_RGBP_QCH, 0x3030, CMU_RGBP),
	SFR(QCH_CON_GPC_RGBP_QCH, 0x3034, CMU_RGBP),
	SFR(QCH_CON_LH_AST_MI_I_RGBP_MCFP_QCH, 0x3038, CMU_RGBP),
	SFR(QCH_CON_LH_AST_SI_I_RGBP_MCFP_QCH, 0x303c, CMU_RGBP),
	SFR(QCH_CON_LH_AST_SI_L_OTF_RGBP_YUVP_QCH, 0x3040, CMU_RGBP),
	SFR(QCH_CON_LH_AXI_SI_D0_RGBP_QCH, 0x3044, CMU_RGBP),
	SFR(QCH_CON_LH_AXI_SI_D1_RGBP_QCH, 0x3048, CMU_RGBP),
	SFR(QCH_CON_LH_AXI_SI_D2_RGBP_QCH, 0x304c, CMU_RGBP),
	SFR(QCH_CON_LH_AXI_SI_D3_RGBP_QCH, 0x3050, CMU_RGBP),
	SFR(QCH_CON_LH_AXI_SI_D4_RGBP_QCH, 0x3054, CMU_RGBP),
	SFR(QCH_CON_LH_AXI_SI_D5_RGBP_QCH, 0x3058, CMU_RGBP),
	SFR(QCH_CON_LH_AXI_SI_D6_RGBP_QCH, 0x305c, CMU_RGBP),
	SFR(QCH_CON_LH_AXI_SI_LD_RGBP_GDC_QCH, 0x3060, CMU_RGBP),
	SFR(QCH_CON_MCFP_QCH_CLK, 0x3064, CMU_RGBP),
	SFR(QCH_CON_PPMU_D0_MCFP_QCH, 0x3068, CMU_RGBP),
	SFR(QCH_CON_PPMU_D0_RGBP_QCH, 0x306c, CMU_RGBP),
	SFR(QCH_CON_PPMU_D1_RGBP_QCH, 0x3070, CMU_RGBP),
	SFR(QCH_CON_PPMU_D2_MCFP_QCH, 0x3074, CMU_RGBP),
	SFR(QCH_CON_PPMU_D2_RGBP_QCH, 0x3078, CMU_RGBP),
	SFR(QCH_CON_PPMU_D3_MCFP_QCH, 0x307c, CMU_RGBP),
	SFR(QCH_CON_PPMU_D4_MCFP_QCH, 0x3080, CMU_RGBP),
	SFR(QCH_CON_PPMU_D5_MCFP_QCH, 0x3084, CMU_RGBP),
	SFR(QCH_CON_QE_D0_RGBP_QCH, 0x3088, CMU_RGBP),
	SFR(QCH_CON_QE_D10_MCFP_QCH, 0x308c, CMU_RGBP),
	SFR(QCH_CON_QE_D11_MCFP_QCH, 0x3090, CMU_RGBP),
	SFR(QCH_CON_QE_D1_RGBP_QCH, 0x3094, CMU_RGBP),
	SFR(QCH_CON_QE_D2_RGBP_QCH, 0x3098, CMU_RGBP),
	SFR(QCH_CON_QE_D3_RGBP_QCH, 0x309c, CMU_RGBP),
	SFR(QCH_CON_QE_D4_MCFP_QCH, 0x30a0, CMU_RGBP),
	SFR(QCH_CON_QE_D4_RGBP_QCH, 0x30a4, CMU_RGBP),
	SFR(QCH_CON_QE_D5_MCFP_QCH, 0x30a8, CMU_RGBP),
	SFR(QCH_CON_QE_D5_RGBP_QCH, 0x30ac, CMU_RGBP),
	SFR(QCH_CON_QE_D6_MCFP_QCH, 0x30b0, CMU_RGBP),
	SFR(QCH_CON_QE_D6_RGBP_QCH, 0x30b4, CMU_RGBP),
	SFR(QCH_CON_QE_D7_MCFP_QCH, 0x30b8, CMU_RGBP),
	SFR(QCH_CON_QE_D8_MCFP_QCH, 0x30bc, CMU_RGBP),
	SFR(QCH_CON_QE_D9_MCFP_QCH, 0x30c0, CMU_RGBP),
	SFR(QCH_CON_RGBP_QCH, 0x30c8, CMU_RGBP),
	SFR(QCH_CON_RGBP_QCH_VOTF0, 0x30cc, CMU_RGBP),
	SFR(QCH_CON_RGBP_CMU_RGBP_QCH, 0x30c4, CMU_RGBP),
	SFR(QCH_CON_SLH_AXI_MI_P_RGBP_QCH, 0x30d0, CMU_RGBP),
	SFR(QCH_CON_SSMT_D0_MCFP_QCH, 0x30d4, CMU_RGBP),
	SFR(QCH_CON_SSMT_D0_RGBP_QCH, 0x30d8, CMU_RGBP),
	SFR(QCH_CON_SSMT_D1_RGBP_QCH, 0x30dc, CMU_RGBP),
	SFR(QCH_CON_SSMT_D2_MCFP_QCH, 0x30e0, CMU_RGBP),
	SFR(QCH_CON_SSMT_D2_RGBP_QCH, 0x30e4, CMU_RGBP),
	SFR(QCH_CON_SSMT_D3_MCFP_QCH, 0x30e8, CMU_RGBP),
	SFR(QCH_CON_SSMT_D4_MCFP_QCH, 0x30ec, CMU_RGBP),
	SFR(QCH_CON_SSMT_D5_MCFP_QCH, 0x30f0, CMU_RGBP),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0, 0x30f4, CMU_RGBP),
	SFR(QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0, 0x30f8, CMU_RGBP),
	SFR(QCH_CON_SYSMMU_S0_RGBP_QCH_S0, 0x30fc, CMU_RGBP),
	SFR(QCH_CON_SYSMMU_S1_PMMU0_RGBP_QCH_S0, 0x3100, CMU_RGBP),
	SFR(QCH_CON_SYSMMU_S1_PMMU1_RGBP_QCH_S0, 0x3104, CMU_RGBP),
	SFR(QCH_CON_SYSMMU_S1_PMMU2_RGBP_QCH_S0, 0x3108, CMU_RGBP),
	SFR(QCH_CON_SYSMMU_S1_PMMU3_RGBP_QCH_S0, 0x310c, CMU_RGBP),
	SFR(QCH_CON_SYSMMU_S1_PMMU4_RGBP_QCH_S0, 0x3110, CMU_RGBP),
	SFR(QCH_CON_SYSMMU_S1_RGBP_QCH_S0, 0x3114, CMU_RGBP),
	SFR(QCH_CON_SYSREG_RGBP_QCH, 0x311c, CMU_RGBP),
	SFR(DMYQCH_CON_BIS_S2D_QCH, 0x3000, CMU_S2D),
	SFR(QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH, 0x3010, CMU_S2D),
	SFR(QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH, 0x3014, CMU_S2D),
	SFR(QCH_CON_S2D_CMU_S2D_QCH, 0x3018, CMU_S2D),
	SFR(QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH, 0x301c, CMU_S2D),
	SFR(QCH_CON_D_TZPC_TNR_QCH, 0x3028, CMU_TNR),
	SFR(QCH_CON_GPC_TNR_QCH, 0x302c, CMU_TNR),
	SFR(QCH_CON_GTNR_ALIGN_QCH_MSA, 0x3030, CMU_TNR),
	SFR(QCH_CON_GTNR_MERGE_QCH_00, 0x3034, CMU_TNR),
	SFR(QCH_CON_GTNR_MERGE_QCH_01, 0x3038, CMU_TNR),
	SFR(QCH_CON_LH_AST_MI_L_OTF_YUVP_TNR_QCH, 0x303c, CMU_TNR),
	SFR(QCH_CON_LH_AST_SI_L_OTF_TNR_GSE_QCH, 0x3040, CMU_TNR),
	SFR(QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH, 0x3044, CMU_TNR),
	SFR(QCH_CON_LH_AXI_SI_D0_TNR_QCH, 0x3048, CMU_TNR),
	SFR(QCH_CON_LH_AXI_SI_D1_TNR_QCH, 0x304c, CMU_TNR),
	SFR(QCH_CON_LH_AXI_SI_D2_TNR_QCH, 0x3050, CMU_TNR),
	SFR(QCH_CON_LH_AXI_SI_D3_TNR_QCH, 0x3054, CMU_TNR),
	SFR(QCH_CON_LH_AXI_SI_D4_TNR_QCH, 0x3058, CMU_TNR),
	SFR(QCH_CON_LH_AXI_SI_D5_TNR_QCH, 0x305c, CMU_TNR),
	SFR(QCH_CON_PPMU_D0_TNR_QCH, 0x3060, CMU_TNR),
	SFR(QCH_CON_PPMU_D10_TNRA_QCH_S0, 0x3064, CMU_TNR),
	SFR(QCH_CON_PPMU_D11_TNRA_QCH_S0, 0x3068, CMU_TNR),
	SFR(QCH_CON_PPMU_D1_TNR_QCH, 0x306c, CMU_TNR),
	SFR(QCH_CON_PPMU_D2_TNR_QCH, 0x3070, CMU_TNR),
	SFR(QCH_CON_PPMU_D3_TNR_QCH, 0x3074, CMU_TNR),
	SFR(QCH_CON_PPMU_D4_TNR_QCH, 0x3078, CMU_TNR),
	SFR(QCH_CON_PPMU_D5_TNR_QCH, 0x307c, CMU_TNR),
	SFR(QCH_CON_PPMU_D6_TNR_QCH, 0x3080, CMU_TNR),
	SFR(QCH_CON_PPMU_D7_TNR_QCH, 0x3084, CMU_TNR),
	SFR(QCH_CON_PPMU_D8_TNR_QCH, 0x3088, CMU_TNR),
	SFR(QCH_CON_PPMU_D9_TNR_QCH, 0x308c, CMU_TNR),
	SFR(QCH_CON_QE_D0_TNR_QCH, 0x3090, CMU_TNR),
	SFR(QCH_CON_QE_D10_TNRA_QCH, 0x3094, CMU_TNR),
	SFR(QCH_CON_QE_D11_TNRA_QCH, 0x3098, CMU_TNR),
	SFR(QCH_CON_QE_D1_TNR_QCH, 0x309c, CMU_TNR),
	SFR(QCH_CON_QE_D2_TNR_QCH, 0x30a0, CMU_TNR),
	SFR(QCH_CON_QE_D3_TNR_QCH, 0x30a4, CMU_TNR),
	SFR(QCH_CON_QE_D4_TNR_QCH, 0x30a8, CMU_TNR),
	SFR(QCH_CON_QE_D5_TNR_QCH, 0x30ac, CMU_TNR),
	SFR(QCH_CON_QE_D6_TNR_QCH, 0x30b0, CMU_TNR),
	SFR(QCH_CON_QE_D7_TNR_QCH, 0x30b4, CMU_TNR),
	SFR(QCH_CON_QE_D8_TNR_QCH, 0x30b8, CMU_TNR),
	SFR(QCH_CON_QE_D9_TNR_QCH, 0x30bc, CMU_TNR),
	SFR(QCH_CON_SLH_AXI_MI_P_TNR_QCH, 0x30c0, CMU_TNR),
	SFR(QCH_CON_SSMT_D0_TNR_QCH, 0x30c4, CMU_TNR),
	SFR(QCH_CON_SSMT_D10_TNRA_QCH, 0x30c8, CMU_TNR),
	SFR(QCH_CON_SSMT_D11_TNRA_QCH, 0x30cc, CMU_TNR),
	SFR(QCH_CON_SSMT_D1_TNR_QCH, 0x30d0, CMU_TNR),
	SFR(QCH_CON_SSMT_D2_TNR_QCH, 0x30d4, CMU_TNR),
	SFR(QCH_CON_SSMT_D3_TNR_QCH, 0x30d8, CMU_TNR),
	SFR(QCH_CON_SSMT_D4_TNR_QCH, 0x30dc, CMU_TNR),
	SFR(QCH_CON_SSMT_D5_TNR_QCH, 0x30e0, CMU_TNR),
	SFR(QCH_CON_SSMT_D6_TNR_QCH, 0x30e4, CMU_TNR),
	SFR(QCH_CON_SSMT_D7_TNR_QCH, 0x30e8, CMU_TNR),
	SFR(QCH_CON_SSMT_D8_TNR_QCH, 0x30ec, CMU_TNR),
	SFR(QCH_CON_SSMT_D9_TNR_QCH, 0x30f0, CMU_TNR),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_TNR_QCH_S0, 0x30f4, CMU_TNR),
	SFR(QCH_CON_SYSMMU_S0_PMMU1_TNR_QCH_S0, 0x30f8, CMU_TNR),
	SFR(QCH_CON_SYSMMU_S0_TNR_QCH_S0, 0x30fc, CMU_TNR),
	SFR(QCH_CON_SYSMMU_S1_PMMU0_TNR_QCH_S0, 0x3100, CMU_TNR),
	SFR(QCH_CON_SYSMMU_S1_PMMU1_TNR_QCH_S0, 0x3104, CMU_TNR),
	SFR(QCH_CON_SYSMMU_S1_PMMU2_TNR_QCH_S0, 0x3108, CMU_TNR),
	SFR(QCH_CON_SYSMMU_S1_TNR_QCH_S0, 0x310c, CMU_TNR),
	SFR(QCH_CON_SYSMMU_S2_PMMU0_TNR_QCH_S0, 0x3110, CMU_TNR),
	SFR(QCH_CON_SYSMMU_S2_TNR_QCH_S0, 0x3114, CMU_TNR),
	SFR(QCH_CON_SYSREG_TNR_QCH, 0x3118, CMU_TNR),
	SFR(QCH_CON_TNR_CMU_TNR_QCH, 0x311c, CMU_TNR),
	SFR(QCH_CON_ADD_APBIF_TPU_QCH, 0x3040, CMU_TPU),
	SFR(DMYQCH_CON_ADD_TPU_QCH, 0x3000, CMU_TPU),
	SFR(QCH_CON_D_TZPC_TPU_QCH, 0x3044, CMU_TPU),
	SFR(QCH_CON_GPC_TPU_QCH, 0x3048, CMU_TPU),
	SFR(QCH_CON_LH_ACEL_SI_D0_TPU_QCH, 0x304c, CMU_TPU),
	SFR(QCH_CON_LH_ACEL_SI_D1_TPU_QCH, 0x3050, CMU_TPU),
	SFR(QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH, 0x3054, CMU_TPU),
	SFR(QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH, 0x3058, CMU_TPU),
	SFR(QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH, 0x3060, CMU_TPU),
	SFR(QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH, 0x305c, CMU_TPU),
	SFR(QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH, 0x3068, CMU_TPU),
	SFR(QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH, 0x3064, CMU_TPU),
	SFR(QCH_CON_LH_AXI_MI_P_TPU_CU_QCH, 0x3070, CMU_TPU),
	SFR(QCH_CON_LH_AXI_SI_P_TPU_CU_QCH, 0x3078, CMU_TPU),
	SFR(QCH_CON_PPMU_D0_TPU_QCH, 0x307c, CMU_TPU),
	SFR(QCH_CON_PPMU_D1_TPU_QCH, 0x3080, CMU_TPU),
	SFR(QCH_CON_SLH_AXI_MI_P_TPU_QCH, 0x3088, CMU_TPU),
	SFR(QCH_CON_SSMT_D0_TPU_QCH, 0x308c, CMU_TPU),
	SFR(QCH_CON_SSMT_D1_TPU_QCH, 0x3090, CMU_TPU),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_TPU_QCH, 0x3094, CMU_TPU),
	SFR(QCH_CON_SYSMMU_S0_PMMU1_TPU_QCH, 0x3098, CMU_TPU),
	SFR(QCH_CON_SYSMMU_S0_TPU_QCH, 0x309c, CMU_TPU),
	SFR(QCH_CON_SYSREG_TPU_QCH, 0x30a0, CMU_TPU),
	SFR(DMYQCH_CON_TPU_QCH, 0x3004, CMU_TPU),
	SFR(QCH_CON_TPU_CMU_TPU_QCH, 0x30a4, CMU_TPU),
	SFR(QCH_CON_D_TZPC_YUVP_QCH, 0x3018, CMU_YUVP),
	SFR(QCH_CON_GPC_YUVP_QCH, 0x301c, CMU_YUVP),
	SFR(QCH_CON_LH_AST_MI_L_OTF_RGBP_YUVP_QCH, 0x3020, CMU_YUVP),
	SFR(QCH_CON_LH_AST_SI_L_OTF_YUVP_GSE_QCH, 0x3024, CMU_YUVP),
	SFR(QCH_CON_LH_AST_SI_L_OTF_YUVP_MCSC_QCH, 0x3028, CMU_YUVP),
	SFR(QCH_CON_LH_AST_SI_L_OTF_YUVP_TNR_QCH, 0x302c, CMU_YUVP),
	SFR(QCH_CON_LH_AXI_SI_D_YUVP_QCH, 0x3030, CMU_YUVP),
	SFR(QCH_CON_PPMU_D0_YUVP_QCH, 0x3034, CMU_YUVP),
	SFR(QCH_CON_PPMU_D1_YUVP_QCH, 0x3038, CMU_YUVP),
	SFR(QCH_CON_PPMU_D4_YUVP_QCH, 0x303c, CMU_YUVP),
	SFR(QCH_CON_QE_D0_YUVP_QCH, 0x3040, CMU_YUVP),
	SFR(QCH_CON_QE_D1_YUVP_QCH, 0x3044, CMU_YUVP),
	SFR(QCH_CON_QE_D4_YUVP_QCH, 0x3048, CMU_YUVP),
	SFR(QCH_CON_SLH_AXI_MI_P_YUVP_QCH, 0x304c, CMU_YUVP),
	SFR(QCH_CON_SSMT_D0_YUVP_QCH, 0x3050, CMU_YUVP),
	SFR(QCH_CON_SSMT_D1_YUVP_QCH, 0x3054, CMU_YUVP),
	SFR(QCH_CON_SSMT_D4_YUVP_QCH, 0x3058, CMU_YUVP),
	SFR(QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0, 0x305c, CMU_YUVP),
	SFR(QCH_CON_SYSMMU_S0_YUVP_QCH_S0, 0x3060, CMU_YUVP),
	SFR(QCH_CON_SYSREG_YUVP_QCH, 0x3064, CMU_YUVP),
	SFR(QCH_CON_YUVP_QCH, 0x306c, CMU_YUVP),
	SFR(QCH_CON_YUVP_QCH_VOTF0, 0x3070, CMU_YUVP),
	SFR(QCH_CON_YUVP_CMU_YUVP_QCH, 0x3068, CMU_YUVP),
	SFR(AOC_CMU_AOC_CONTROLLER_OPTION, 0x800, CMU_AOC),
	SFR(APM_CMU_APM_CONTROLLER_OPTION, 0x800, CMU_APM),
	SFR(AUR_CMU_AUR_CONTROLLER_OPTION, 0x800, CMU_AUR),
	SFR(BW_CMU_BW_CONTROLLER_OPTION, 0x800, CMU_BW),
	SFR(CMU_CMU_TOP_CONTROLLER_OPTION, 0x800, CMU_TOP),
	SFR(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION, 0x800, CMU_CPUCL0),
	SFR(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION, 0x804, CMU_CPUCL0),
	SFR(CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION, 0x800, CMU_CPUCL1),
	SFR(CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION, 0x800, CMU_CPUCL2),
	SFR(DPUB_CMU_DPUB_CONTROLLER_OPTION, 0x800, CMU_DPUB),
	SFR(DPUF0_CMU_DPUF0_CONTROLLER_OPTION, 0x800, CMU_DPUF0),
	SFR(DPUF1_CMU_DPUF1_CONTROLLER_OPTION, 0x800, CMU_DPUF1),
	SFR(EH_CMU_EH_CONTROLLER_OPTION, 0x800, CMU_EH),
	SFR(G2D_CMU_G2D_CONTROLLER_OPTION, 0x800, CMU_G2D),
	SFR(G3D_CMU_G3D_CONTROLLER_OPTION, 0x800, CMU_G3D),
	SFR(G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION, 0x804, CMU_G3D),
	SFR(GDC_CMU_GDC_CONTROLLER_OPTION, 0x800, CMU_GDC),
	SFR(GSACORE_CMU_GSACORE_CONTROLLER_OPTION, 0x800, CMU_GSACORE),
	SFR(GSACTRL_CMU_GSACTRL_CONTROLLER_OPTION, 0x800, CMU_GSACTRL),
	SFR(GSE_CMU_GSE_CONTROLLER_OPTION, 0x800, CMU_GSE),
	SFR(HSI0_CMU_HSI0_CONTROLLER_OPTION, 0x800, CMU_HSI0),
	SFR(HSI1_CMU_HSI1_CONTROLLER_OPTION, 0x800, CMU_HSI1),
	SFR(HSI2_CMU_HSI2_CONTROLLER_OPTION, 0x800, CMU_HSI2),
	SFR(ISPFE_CMU_ISPFE_CONTROLLER_OPTION, 0x800, CMU_ISPFE),
	SFR(MCSC_CMU_MCSC_CONTROLLER_OPTION, 0x800, CMU_MCSC),
	SFR(MFC_CMU_MFC_CONTROLLER_OPTION, 0x800, CMU_MFC),
	SFR(MIF_CMU_MIF_CONTROLLER_OPTION, 0x800, CMU_MIF),
	SFR(MISC_CMU_MISC_CONTROLLER_OPTION, 0x800, CMU_MISC),
	SFR(NOCL0_CMU_NOCL0_CONTROLLER_OPTION, 0x800, CMU_NOCL0),
	SFR(NOCL0_EMBEDDED_CMU_NOCL0_CONTROLLER_OPTION, 0x804, CMU_NOCL0),
	SFR(NOCL0_EMBEDDED_CMU_NOCL01_CONTROLLER_OPTION, 0x808, CMU_NOCL0),
	SFR(NOCL0_EMBEDDED_CMU_NOCL02_CONTROLLER_OPTION, 0x80c, CMU_NOCL0),
	SFR(NOCL0_EMBEDDED_CMU_NOCL03_CONTROLLER_OPTION, 0x810, CMU_NOCL0),
	SFR(NOCL1A_CMU_NOCL1A_CONTROLLER_OPTION, 0x800, CMU_NOCL1A),
	SFR(NOCL1B_CMU_NOCL1B_CONTROLLER_OPTION, 0x800, CMU_NOCL1B),
	SFR(NOCL2AA_CMU_NOCL2AA_CONTROLLER_OPTION, 0x800, CMU_NOCL2AA),
	SFR(NOCL2AB_CMU_NOCL2AB_CONTROLLER_OPTION, 0x800, CMU_NOCL2AB),
	SFR(PERIC0_CMU_PERIC0_CONTROLLER_OPTION, 0x800, CMU_PERIC0),
	SFR(PERIC1_CMU_PERIC1_CONTROLLER_OPTION, 0x800, CMU_PERIC1),
	SFR(RGBP_CMU_RGBP_CONTROLLER_OPTION, 0x800, CMU_RGBP),
	SFR(S2D_CMU_S2D_CONTROLLER_OPTION, 0x800, CMU_S2D),
	SFR(TNR_CMU_TNR_CONTROLLER_OPTION, 0x800, CMU_TNR),
	SFR(TPU_CMU_TPU_CONTROLLER_OPTION, 0x800, CMU_TPU),
	SFR(YUVP_CMU_YUVP_CONTROLLER_OPTION, 0x800, CMU_YUVP),
};
unsigned int cmucal_sfr_size = ARRAY_SIZE(cmucal_sfr_list);

struct sfr_access cmucal_sfr_access_list[] = {
	SFR_ACCESS(PLL_LOCKTIME_PLL_AUR_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_AUR),
	SFR_ACCESS(PLL_CON3_PLL_AUR_ENABLE, 31, 1, PLL_CON3_PLL_AUR),
	SFR_ACCESS(PLL_CON3_PLL_AUR_STABLE, 29, 1, PLL_CON3_PLL_AUR),
	SFR_ACCESS(PLL_CON3_PLL_AUR_DIV_P, 8, 6, PLL_CON3_PLL_AUR),
	SFR_ACCESS(PLL_CON3_PLL_AUR_DIV_M, 16, 10, PLL_CON3_PLL_AUR),
	SFR_ACCESS(PLL_CON3_PLL_AUR_DIV_S, 0, 3, PLL_CON3_PLL_AUR),
	SFR_ACCESS(PLL_CON8_PLL_AUR_F, 0, 32, PLL_CON8_PLL_AUR),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_ENABLE, 31, 1, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_STABLE, 29, 1, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_DIV_P, 8, 6, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_DIV_M, 16, 10, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_DIV_S, 0, 3, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON8_PLL_SHARED0_F, 0, 32, PLL_CON8_PLL_SHARED0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_ENABLE, 31, 1, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_STABLE, 29, 1, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_DIV_P, 8, 6, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_DIV_M, 16, 10, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_DIV_S, 0, 3, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON8_PLL_SHARED1_F, 0, 32, PLL_CON8_PLL_SHARED1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED2_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_ENABLE, 31, 1, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_STABLE, 29, 1, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_DIV_P, 8, 6, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_DIV_M, 16, 10, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_DIV_S, 0, 3, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON8_PLL_SHARED2_F, 0, 32, PLL_CON8_PLL_SHARED2),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED3_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_ENABLE, 31, 1, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_STABLE, 29, 1, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_DIV_P, 8, 6, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_DIV_M, 16, 10, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_DIV_S, 0, 3, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON8_PLL_SHARED3_F, 0, 32, PLL_CON8_PLL_SHARED3),
	SFR_ACCESS(PLL_LOCKTIME_PLL_LF_MIF_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_LF_MIF),
	SFR_ACCESS(PLL_CON3_PLL_LF_MIF_ENABLE, 31, 1, PLL_CON3_PLL_LF_MIF),
	SFR_ACCESS(PLL_CON3_PLL_LF_MIF_STABLE, 29, 1, PLL_CON3_PLL_LF_MIF),
	SFR_ACCESS(PLL_CON3_PLL_LF_MIF_DIV_P, 8, 6, PLL_CON3_PLL_LF_MIF),
	SFR_ACCESS(PLL_CON3_PLL_LF_MIF_DIV_M, 16, 10, PLL_CON3_PLL_LF_MIF),
	SFR_ACCESS(PLL_CON3_PLL_LF_MIF_DIV_S, 0, 3, PLL_CON3_PLL_LF_MIF),
	SFR_ACCESS(PLL_CON8_PLL_LF_MIF_F, 0, 32, PLL_CON8_PLL_LF_MIF),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SPARE_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SPARE),
	SFR_ACCESS(PLL_CON3_PLL_SPARE_ENABLE, 31, 1, PLL_CON3_PLL_SPARE),
	SFR_ACCESS(PLL_CON3_PLL_SPARE_STABLE, 29, 1, PLL_CON3_PLL_SPARE),
	SFR_ACCESS(PLL_CON3_PLL_SPARE_DIV_P, 8, 6, PLL_CON3_PLL_SPARE),
	SFR_ACCESS(PLL_CON3_PLL_SPARE_DIV_M, 16, 10, PLL_CON3_PLL_SPARE),
	SFR_ACCESS(PLL_CON3_PLL_SPARE_DIV_S, 0, 3, PLL_CON3_PLL_SPARE),
	SFR_ACCESS(PLL_CON8_PLL_SPARE_F, 0, 32, PLL_CON8_PLL_SPARE),
	SFR_ACCESS(PLL_LOCKTIME_PLL_DSU_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_DSU),
	SFR_ACCESS(PLL_CON3_PLL_DSU_ENABLE, 31, 1, PLL_CON3_PLL_DSU),
	SFR_ACCESS(PLL_CON3_PLL_DSU_STABLE, 29, 1, PLL_CON3_PLL_DSU),
	SFR_ACCESS(PLL_CON3_PLL_DSU_DIV_P, 8, 6, PLL_CON3_PLL_DSU),
	SFR_ACCESS(PLL_CON3_PLL_DSU_DIV_M, 16, 10, PLL_CON3_PLL_DSU),
	SFR_ACCESS(PLL_CON3_PLL_DSU_DIV_S, 0, 3, PLL_CON3_PLL_DSU),
	SFR_ACCESS(PLL_CON8_PLL_DSU_F, 0, 32, PLL_CON8_PLL_DSU),
	SFR_ACCESS(PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_ENABLE, 31, 1, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_STABLE, 29, 1, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_DIV_P, 8, 6, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_DIV_M, 16, 10, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_DIV_S, 0, 3, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON8_PLL_CPUCL0_F, 0, 32, PLL_CON8_PLL_CPUCL0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_BCI_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_BCI),
	SFR_ACCESS(PLL_CON3_PLL_BCI_ENABLE, 31, 1, PLL_CON3_PLL_BCI),
	SFR_ACCESS(PLL_CON3_PLL_BCI_STABLE, 29, 1, PLL_CON3_PLL_BCI),
	SFR_ACCESS(PLL_CON3_PLL_BCI_DIV_P, 8, 6, PLL_CON3_PLL_BCI),
	SFR_ACCESS(PLL_CON3_PLL_BCI_DIV_M, 16, 10, PLL_CON3_PLL_BCI),
	SFR_ACCESS(PLL_CON3_PLL_BCI_DIV_S, 0, 3, PLL_CON3_PLL_BCI),
	SFR_ACCESS(PLL_CON8_PLL_BCI_F, 0, 32, PLL_CON8_PLL_BCI),
	SFR_ACCESS(PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_ENABLE, 31, 1, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_STABLE, 29, 1, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_DIV_P, 8, 6, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_DIV_M, 16, 10, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_DIV_S, 0, 3, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON8_PLL_CPUCL1_F, 0, 32, PLL_CON8_PLL_CPUCL1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_CPUCL2_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_CPUCL2),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL2_ENABLE, 31, 1, PLL_CON3_PLL_CPUCL2),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL2_STABLE, 29, 1, PLL_CON3_PLL_CPUCL2),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL2_DIV_P, 8, 6, PLL_CON3_PLL_CPUCL2),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL2_DIV_M, 16, 10, PLL_CON3_PLL_CPUCL2),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL2_DIV_S, 0, 3, PLL_CON3_PLL_CPUCL2),
	SFR_ACCESS(PLL_CON8_PLL_CPUCL2_F, 0, 32, PLL_CON8_PLL_CPUCL2),
	SFR_ACCESS(PLL_LOCKTIME_PLL_G3D_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_G3D),
	SFR_ACCESS(PLL_CON3_PLL_G3D_ENABLE, 31, 1, PLL_CON3_PLL_G3D),
	SFR_ACCESS(PLL_CON3_PLL_G3D_STABLE, 29, 1, PLL_CON3_PLL_G3D),
	SFR_ACCESS(PLL_CON3_PLL_G3D_DIV_P, 8, 6, PLL_CON3_PLL_G3D),
	SFR_ACCESS(PLL_CON3_PLL_G3D_DIV_M, 16, 10, PLL_CON3_PLL_G3D),
	SFR_ACCESS(PLL_CON3_PLL_G3D_DIV_S, 0, 3, PLL_CON3_PLL_G3D),
	SFR_ACCESS(PLL_CON8_PLL_G3D_F, 0, 32, PLL_CON8_PLL_G3D),
	SFR_ACCESS(PLL_LOCKTIME_PLL_G3D_L2_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_G3D_L2),
	SFR_ACCESS(PLL_CON3_PLL_G3D_L2_ENABLE, 31, 1, PLL_CON3_PLL_G3D_L2),
	SFR_ACCESS(PLL_CON3_PLL_G3D_L2_STABLE, 29, 1, PLL_CON3_PLL_G3D_L2),
	SFR_ACCESS(PLL_CON3_PLL_G3D_L2_DIV_P, 8, 6, PLL_CON3_PLL_G3D_L2),
	SFR_ACCESS(PLL_CON3_PLL_G3D_L2_DIV_M, 16, 10, PLL_CON3_PLL_G3D_L2),
	SFR_ACCESS(PLL_CON3_PLL_G3D_L2_DIV_S, 0, 3, PLL_CON3_PLL_G3D_L2),
	SFR_ACCESS(PLL_CON8_PLL_G3D_L2_F, 0, 32, PLL_CON8_PLL_G3D_L2),
	SFR_ACCESS(PLL_LOCKTIME_PLL_GSA_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_GSA),
	SFR_ACCESS(PLL_CON3_PLL_GSA_ENABLE, 31, 1, PLL_CON3_PLL_GSA),
	SFR_ACCESS(PLL_CON3_PLL_GSA_STABLE, 29, 1, PLL_CON3_PLL_GSA),
	SFR_ACCESS(PLL_CON3_PLL_GSA_DIV_P, 8, 6, PLL_CON3_PLL_GSA),
	SFR_ACCESS(PLL_CON3_PLL_GSA_DIV_M, 16, 10, PLL_CON3_PLL_GSA),
	SFR_ACCESS(PLL_CON3_PLL_GSA_DIV_S, 0, 3, PLL_CON3_PLL_GSA),
	SFR_ACCESS(PLL_CON8_PLL_GSA_F, 0, 32, PLL_CON8_PLL_GSA),
	SFR_ACCESS(PLL_LOCKTIME_PLL_USB_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_USB),
	SFR_ACCESS(PLL_CON3_PLL_USB_ENABLE, 31, 1, PLL_CON3_PLL_USB),
	SFR_ACCESS(PLL_CON3_PLL_USB_STABLE, 29, 1, PLL_CON3_PLL_USB),
	SFR_ACCESS(PLL_CON3_PLL_USB_DIV_P, 8, 6, PLL_CON3_PLL_USB),
	SFR_ACCESS(PLL_CON3_PLL_USB_DIV_M, 16, 10, PLL_CON3_PLL_USB),
	SFR_ACCESS(PLL_CON3_PLL_USB_DIV_S, 0, 3, PLL_CON3_PLL_USB),
	SFR_ACCESS(PLL_CON8_PLL_USB_F, 0, 32, PLL_CON8_PLL_USB),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_MAIN_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF_MAIN),
	SFR_ACCESS(PLL_CON3_PLL_MIF_MAIN_ENABLE, 31, 1, PLL_CON3_PLL_MIF_MAIN),
	SFR_ACCESS(PLL_CON3_PLL_MIF_MAIN_STABLE, 29, 1, PLL_CON3_PLL_MIF_MAIN),
	SFR_ACCESS(PLL_CON3_PLL_MIF_MAIN_DIV_P, 8, 6, PLL_CON3_PLL_MIF_MAIN),
	SFR_ACCESS(PLL_CON3_PLL_MIF_MAIN_DIV_M, 16, 10, PLL_CON3_PLL_MIF_MAIN),
	SFR_ACCESS(PLL_CON3_PLL_MIF_MAIN_DIV_S, 0, 3, PLL_CON3_PLL_MIF_MAIN),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_SUB_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF_SUB),
	SFR_ACCESS(PLL_CON3_PLL_MIF_SUB_ENABLE, 31, 1, PLL_CON3_PLL_MIF_SUB),
	SFR_ACCESS(PLL_CON3_PLL_MIF_SUB_STABLE, 29, 1, PLL_CON3_PLL_MIF_SUB),
	SFR_ACCESS(PLL_CON3_PLL_MIF_SUB_DIV_P, 8, 6, PLL_CON3_PLL_MIF_SUB),
	SFR_ACCESS(PLL_CON3_PLL_MIF_SUB_DIV_M, 16, 10, PLL_CON3_PLL_MIF_SUB),
	SFR_ACCESS(PLL_CON3_PLL_MIF_SUB_DIV_S, 0, 3, PLL_CON3_PLL_MIF_SUB),
	SFR_ACCESS(PLL_LOCKTIME_PLL_NOCL0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_NOCL0),
	SFR_ACCESS(PLL_CON3_PLL_NOCL0_ENABLE, 31, 1, PLL_CON3_PLL_NOCL0),
	SFR_ACCESS(PLL_CON3_PLL_NOCL0_STABLE, 29, 1, PLL_CON3_PLL_NOCL0),
	SFR_ACCESS(PLL_CON3_PLL_NOCL0_DIV_P, 8, 6, PLL_CON3_PLL_NOCL0),
	SFR_ACCESS(PLL_CON3_PLL_NOCL0_DIV_M, 16, 10, PLL_CON3_PLL_NOCL0),
	SFR_ACCESS(PLL_CON3_PLL_NOCL0_DIV_S, 0, 3, PLL_CON3_PLL_NOCL0),
	SFR_ACCESS(PLL_CON8_PLL_NOCL0_F, 0, 32, PLL_CON8_PLL_NOCL0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_ENABLE, 31, 1, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_STABLE, 29, 1, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_DIV_P, 8, 6, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_DIV_M, 16, 10, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_DIV_S, 0, 3, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_LOCKTIME_PLL_TPU_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_TPU),
	SFR_ACCESS(PLL_CON3_PLL_TPU_ENABLE, 31, 1, PLL_CON3_PLL_TPU),
	SFR_ACCESS(PLL_CON3_PLL_TPU_STABLE, 29, 1, PLL_CON3_PLL_TPU),
	SFR_ACCESS(PLL_CON3_PLL_TPU_DIV_P, 8, 6, PLL_CON3_PLL_TPU),
	SFR_ACCESS(PLL_CON3_PLL_TPU_DIV_M, 16, 10, PLL_CON3_PLL_TPU),
	SFR_ACCESS(PLL_CON3_PLL_TPU_DIV_S, 0, 3, PLL_CON3_PLL_TPU),
	SFR_ACCESS(PLL_CON8_PLL_TPU_F, 0, 32, PLL_CON8_PLL_TPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_APM_FUNC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_APM_FUNC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_FUNC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_APM_FUNC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_APM_FUNCSRC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUR_AUR_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUR_AUR),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUR_AUR_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUR_AUR),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUR_AUR),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USB32DRD_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB32DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USB32DRD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB32DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USB32DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB32DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPFE_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_ISPFE_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPFE_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_ISPFE_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPFE_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_ISPFE_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DSU_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DSU_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DSU_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DSU_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DSU_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DSU_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_RGBP_RGBP_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_RGBP_RGBP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_RGBP_RGBP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_RGBP_RGBP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_RGBP_RGBP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_RGBP_RGBP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MCSC_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_MCSC_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MCSC_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MCSC_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MCSC_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MCSC_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_JPEG_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_G2D_JPEG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_JPEG_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_JPEG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_JPEG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_JPEG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BW_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_BW_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BW_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_BW_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BW_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_BW_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MISC_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MISC_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MISC_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_TPU_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_TPU_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_TPU_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDPDBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_TOP_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GSE_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_GSE_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GSE_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_GSE_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GSE_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_GSE_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TNR_MERGE_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_TNR_MERGE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TNR_MERGE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_TNR_MERGE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TNR_MERGE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_TNR_MERGE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NOCL2AA_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_NOCL2AA_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NOCL2AA_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_NOCL2AA_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NOCL2AA_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_NOCL2AA_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_NOCL1A_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_NOCL1B_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_YUVP_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_YUVP_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_YUVP_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_YUVP_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_YUVP_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_YUVP_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI2_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_LME_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_GDC_LME),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_LME_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_GDC_LME),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GDC_LME_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_GDC_LME),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MISC_SC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MISC_SC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MISC_SC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MISC_SC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MISC_SC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MISC_SC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_EH_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_EH_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_EH_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_EH_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_EH_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_EH_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_TOP_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_NOCD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUR_AUR_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_AUR_AUR),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUR_AUR_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_AUR_AUR),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_AUR_AUR),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUR_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_AUR_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUR_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_AUR_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUR_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_AUR_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_AUR_AURCTL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_RGBP_MCFP_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_RGBP_MCFP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_RGBP_MCFP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_RGBP_MCFP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_RGBP_MCFP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_RGBP_MCFP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NOCL2AB_NOC_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_NOCL2AB_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NOCL2AB_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_NOCL2AB_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NOCL2AB_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_NOCL2AB_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CPU_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BCI_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BCI_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BCI_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BCI_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BCI_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_BCI_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_PERI_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_HSI0_PERI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_PERI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_PERI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_PERI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_PERI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TNR_ALIGN_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_TNR_ALIGN),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TNR_ALIGN_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_TNR_ALIGN),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TNR_ALIGN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_TNR_ALIGN),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_TRACE_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_G3D_TRACE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_TRACE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_TRACE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_TRACE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_TRACE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_DPOSC_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPOSC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_DPOSC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPOSC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HSI0_DPOSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPOSC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_DSU_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CPUCL0_DSU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_DSU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_DSU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_DSU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_DSU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_CPU_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_BCI_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CPUCL0_BCI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_BCI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_BCI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_BCI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_BCI),
	SFR_ACCESS(CLK_CON_MUX_CLK_CPUCL0_BCI_SHORTSTOP_SYNC_SELECT, 0, 1, CLK_CON_MUX_CLK_CPUCL0_BCI_SHORTSTOP_SYNC),
	SFR_ACCESS(CLK_CON_MUX_CLK_CPUCL0_BCI_SHORTSTOP_SYNC_BUSY, 16, 1, CLK_CON_MUX_CLK_CPUCL0_BCI_SHORTSTOP_SYNC),
	SFR_ACCESS(CLK_CON_MUX_CLK_CPUCL0_BCI_SHORTSTOP_SYNC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_CLK_CPUCL0_BCI_SHORTSTOP_SYNC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL1_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL1_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_CPU_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL2_CPU_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CPUCL2_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL2_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL2_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL2_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL2_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL2_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL2_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_STACKS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_G3D_STACKS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_STACKS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_G3D_STACKS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_STACKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_G3D_STACKS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_G3D_L2_GLB),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_G3D_L2_GLB),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_L2_GLB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_G3D_L2_GLB),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_TOP_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_G3D_TOP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_TOP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_G3D_TOP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D_TOP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_G3D_TOP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_GSACORE_CPU_HCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_GSA_FUNCSRC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_GSACTRL_SC_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_GSACTRL_SC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_GSACTRL_SC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_GSACTRL_SC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_GSACTRL_SC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_GSACTRL_SC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_GSACTRL_NOC_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_GSACTRL_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_GSACTRL_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_GSACTRL_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_GSACTRL_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_GSACTRL_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USB32DRD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_HSI0_USB32DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USB32DRD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_HSI0_USB32DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USB32DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_HSI0_USB32DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_NOC_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_HSI0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_HSI0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_HSI0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_HSI0_USB20_REF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USI0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_HSI0_USI0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USI0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_HSI0_USI0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USI0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_HSI0_USI0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USI1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_HSI0_USI1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USI1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_HSI0_USI1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USI1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_HSI0_USI1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USI2_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_HSI0_USI2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USI2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_HSI0_USI2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USI2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_HSI0_USI2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_I3C_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_HSI0_I3C),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_I3C_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_HSI0_I3C),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_I3C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_HSI0_I3C),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USI3_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_HSI0_USI3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USI3_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_HSI0_USI3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USI3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_HSI0_USI3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_RTCCLK_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_HSI0_RTCCLK),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_RTCCLK_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_HSI0_RTCCLK),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_RTCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_HSI0_RTCCLK),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USI4_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_HSI0_USI4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USI4_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_HSI0_USI4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI0_USI4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_HSI0_USI4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI1_NOC_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_HSI1_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI1_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_HSI1_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_HSI1_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_NOCL0_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_NOCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_NOCL0_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_NOCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_NOCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_NOCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_NOCL0_NOC_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_NOCL0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_NOCL0_NOC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_NOCL0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_NOCL0_NOC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_NOCL0_NOC_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_NOCL1A_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_NOCL1A_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_NOCL1A_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_NOCL1A_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_NOCL1A_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_NOCL1A_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_NOCL1B_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_NOCL1B_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_NOCL1B_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_NOCL1B_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_NOCL1B_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_NOCL1B_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_NOCL1B_NOC_OPTION1),
	SFR_ACCESS(CLK_CON_MUX_MUX_NOCL2AA_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_NOCL2AA_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_NOCL2AA_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_NOCL2AA_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_NOCL2AA_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_NOCL2AA_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_NOCL2AB_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_NOCL2AB_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_NOCL2AB_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_NOCL2AB_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_NOCL2AB_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_NOCL2AB_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_TPU_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_TPU_TPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_TPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_TPU_TPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_TPU_TPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_TPU_TPUCTL),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_AUR_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_AUR_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_AUR_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_AUR_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_AUR_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_AUR_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_AUR_AURCTL_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_AUR_AURCTL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_AUR_AURCTL_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_AUR_AURCTL_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_AUR_AURCTL_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_AUR_AURCTL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_AUR_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_AUR_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_AUR_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_AUR_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_AUR_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_AUR_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BW_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_BW_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BW_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_BW_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_BW_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_BW_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_DSU_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_DSU_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_DSU_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_DSU_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL0_DSU_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL0_DSU_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_CPU_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_CPU_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_CPU_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_CPU_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL0_CPU_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL0_CPU_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_BCI_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_BCI_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_BCI_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_BCI_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL0_BCI_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL0_BCI_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DPUB_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DPUB_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DPUB_DSIM_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DPUB_DSIM_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DPUF0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DPUF0_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DPUF1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DPUF1_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EH_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_EH_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EH_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_EH_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_EH_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_EH_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G2D_G2D_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G2D_G2D_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_JPEG_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G2D_JPEG_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_JPEG_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G2D_JPEG_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G2D_JPEG_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G2D_JPEG_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_G3DCORE_STACKS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLK_G3DCORE_STACKS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_G3DCORE_STACKS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLK_G3DCORE_STACKS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLK_G3DCORE_STACKS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLK_G3DCORE_STACKS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_GLB_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G3D_GLB_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_GLB_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G3D_GLB_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G3D_GLB_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G3D_GLB_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_G3DCORE_COREGROUP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLK_G3DCORE_COREGROUP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_G3DCORE_COREGROUP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLK_G3DCORE_COREGROUP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLK_G3DCORE_COREGROUP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLK_G3DCORE_COREGROUP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_NOCD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G3D_NOCD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_NOCD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G3D_NOCD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G3D_NOCD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G3D_NOCD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_G3DCORE_TOP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLK_G3DCORE_TOP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_G3DCORE_TOP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLK_G3DCORE_TOP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLK_G3DCORE_TOP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLK_G3DCORE_TOP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_G3DCORE_TRACE_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLK_G3DCORE_TRACE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_G3DCORE_TRACE_USER_BUSY, 16, 1, PLL_CON0_MUX_CLK_G3DCORE_TRACE_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLK_G3DCORE_TRACE_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLK_G3DCORE_TRACE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_GDC_GDC0_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_GDC_GDC0_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_GDC_GDC0_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_GDC_LME_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_GDC_LME_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_GDC_LME_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_GDC_LME_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_GDC_LME_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_GDC_LME_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_GDC_GDC1_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_GDC_GDC1_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_GDC_GDC1_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_GSE_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_GSE_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_GSE_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_GSE_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_GSE_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_GSE_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_USB32DRD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_USB32DRD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_USPDPDBG_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_USPDPDBG_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_USPDPDBG_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_ALT_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_ALT_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_ALT_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_USB20_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_USB20_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_USB20_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_TCXO_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_TCXO_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_TCXO_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_PERI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_PERI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_PERI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_PERI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_PERI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_PERI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI0_DPOSC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI0_DPOSC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_ALT_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI1_ALT_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI1_ALT_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI1_ALT_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI1_ALT_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI1_ALT_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_HSI2_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_HSI2_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_HSI2_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ISPFE_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_ISPFE_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ISPFE_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_ISPFE_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_ISPFE_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_ISPFE_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MCSC_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MCSC_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MFC_MFC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MFC_MFC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MFC_MFC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MFC_MFC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER),
	SFR_ACCESS(PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL, 4, 2, PLL_CON0_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY, 16, 1, PLL_CON0_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MISC_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MISC_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MISC_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MISC_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MISC_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MISC_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MISC_SC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MISC_SC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MISC_SC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MISC_SC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MISC_SC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MISC_SC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_NOCL1A_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_NOCL1A_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_NOCL1A_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NOCL1B_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_NOCL1B_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NOCL1B_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_NOCL1B_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_NOCL1B_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_NOCL1B_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NOCL2AA_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_NOCL2AA_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NOCL2AA_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_NOCL2AA_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_NOCL2AA_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_NOCL2AA_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NOCL2AB_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_NOCL2AB_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NOCL2AB_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_NOCL2AB_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_NOCL2AB_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_NOCL2AB_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI6_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI6_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI6_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI3_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI3_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI3_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI4_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI4_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI4_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI5_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI5_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI5_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_I3C_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_I3C_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_I3C_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI1_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI1_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI1_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI0_UART_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI0_UART_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI0_UART_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_USI2_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_USI2_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_USI2_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI0_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI0_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI0_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_I3C_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_I3C_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_I3C_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI9_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI9_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI9_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI13_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI13_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI13_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI15_USI_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI15_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_USI15_USI_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_USI15_USI_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_USI15_USI_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_USI15_USI_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_RGBP_RGBP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_RGBP_RGBP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_RGBP_RGBP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_RGBP_RGBP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_RGBP_RGBP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_RGBP_RGBP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_RGBP_MCFP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_RGBP_MCFP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_RGBP_MCFP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_RGBP_MCFP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_RGBP_MCFP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_RGBP_MCFP_USER),
	SFR_ACCESS(PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL, 4, 2, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY, 16, 1, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TNR_MERGE_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_TNR_MERGE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TNR_MERGE_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_TNR_MERGE_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_TNR_MERGE_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_TNR_MERGE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TNR_ALIGN_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_TNR_ALIGN_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TNR_ALIGN_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_TNR_ALIGN_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_TNR_ALIGN_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_TNR_ALIGN_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TPU_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_TPU_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TPU_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_TPU_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_TPU_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_TPU_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TPU_TPU_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_TPU_TPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TPU_TPU_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_TPU_TPU_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_TPU_TPU_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_TPU_TPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_TPU_TPUCTL_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_TPU_TPUCTL_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_TPU_TPUCTL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_YUVP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_YUVP_NOC_USER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_TPU_LPM_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_TPU_TPU_LPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_TPU_LPM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_TPU_TPU_LPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_TPUCTRL_LPM_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_TPU_TPUCTRL_LPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_TPUCTRL_LPM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_TPU_TPUCTRL_LPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_NOC_LPM_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_TPU_NOC_LPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_TPU_NOC_LPM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_TPU_NOC_LPM),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AOC_NOC_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_AOC_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AOC_NOC_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AOC_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AOC_NOC_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AOC_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AOC_TRACE_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BOOST_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_APM_BOOST),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BOOST_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_BOOST),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_BOOST),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI0_USI_DIVRATIO, 0, 7, CLK_CON_DIV_DIV_CLK_APM_USI0_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI0_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_USI0_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI0_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_USI0_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI0_UART_DIVRATIO, 0, 7, CLK_CON_DIV_DIV_CLK_APM_USI0_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI0_UART_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_USI0_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI0_UART_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_USI0_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI1_UART_DIVRATIO, 0, 7, CLK_CON_DIV_DIV_CLK_APM_USI1_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI1_UART_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_USI1_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_USI1_UART_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_USI1_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_NOC_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_APM_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_NOC_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_NOC_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_NOC_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_APM_NOC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_NOC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_NOC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_NOC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUR_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_AUR_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUR_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUR_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUR_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUR_NOCP),
	SFR_ACCESS(CLK_CON_DIV_CLK_AUR_ADD_CH_CLK_DIVRATIO, 0, 4, CLK_CON_DIV_CLK_AUR_ADD_CH_CLK),
	SFR_ACCESS(CLK_CON_DIV_CLK_AUR_ADD_CH_CLK_BUSY, 16, 1, CLK_CON_DIV_CLK_AUR_ADD_CH_CLK),
	SFR_ACCESS(CLK_CON_DIV_CLK_AUR_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_AUR_ADD_CH_CLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUR_AURCTL_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUR_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BW_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_BW_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BW_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_BW_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BW_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_BW_NOCP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MISC_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MISC_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MISC_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MISC_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MISC_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_HSI1_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI1_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI1_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUF0_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUF0_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUF0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_MFC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_MFC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_G2D_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_G2D_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_USB32DRD_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_HSI0_USB32DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_USB32DRD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI0_USB32DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_USB32DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI0_USB32DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPFE_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_ISPFE_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPFE_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_ISPFE_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPFE_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_ISPFE_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DSU_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL0_DSU_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DSU_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_DSU_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DSU_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_DSU_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NOCL0_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NOCL0_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_RGBP_RGBP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_RGBP_RGBP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_RGBP_RGBP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_RGBP_RGBP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_RGBP_RGBP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_RGBP_RGBP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MCSC_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MCSC_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MCSC_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MCSC_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MCSC_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MCSC_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_JPEG_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_G2D_JPEG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_JPEG_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G2D_JPEG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_JPEG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G2D_JPEG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_PCIE_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_PCIE_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK0_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK0_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK1_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK1_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK2_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK2_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK3_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK3_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BW_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_BW_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BW_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_BW_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BW_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_BW_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_DPGTC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_DPGTC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_NOCP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MIF_NOCP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_NOCP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MIF_NOCP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MIF_NOCP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_IP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_IP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_IP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_IP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_TPU_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_TPU_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_TPU_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_PCIE_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_PCIE_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_HSI0_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI0_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI0_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GSE_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_GSE_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GSE_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_GSE_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GSE_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_GSE_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK4_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK4_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_BUSY, 16, 1, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TNR_MERGE_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_TNR_MERGE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TNR_MERGE_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_TNR_MERGE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TNR_MERGE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_TNR_MERGE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NOCL2AA_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_NOCL2AA_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NOCL2AA_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_NOCL2AA_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NOCL2AA_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_NOCL2AA_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NOCL1A_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_NOCL1A_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NOCL1A_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_NOCL1A_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NOCL1A_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_NOCL1A_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NOCL1B_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_NOCL1B_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NOCL1B_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_NOCL1B_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NOCL1B_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_NOCL1B_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK5_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK5_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK6_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK6_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK7_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK7_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_YUVP_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_YUVP_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_YUVP_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_YUVP_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_YUVP_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_YUVP_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_GDC0_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_GDC0_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_GDC1_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_GDC1_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_TPU_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_TPU_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_HSI2_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI2_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI2_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_DIVRATIO, 0, 9, CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI2_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_GLB_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_GLB_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_LME_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_GDC_LME),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_LME_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_GDC_LME),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_GDC_LME_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_GDC_LME),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MISC_SC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MISC_SC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MISC_SC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MISC_SC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MISC_SC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MISC_SC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUB_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DPUB_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUB_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DPUB_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUB_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DPUB_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_EH_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_EH_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_EH_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_EH_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_EH_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_EH_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_TPUCTL_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_TPUCTL_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV5_DIVRATIO, 0, 3, CLK_CON_DIV_PLL_SHARED0_DIV5),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV5_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED0_DIV5),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED0_DIV5),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_NOCD_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_G3D_NOCD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_NOCD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G3D_NOCD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_NOCD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G3D_NOCD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUR_AUR_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_AUR_AUR),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUR_AUR_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_AUR_AUR),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_AUR_AUR),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUR_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_AUR_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUR_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_AUR_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUR_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_AUR_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUR_AURCTL_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_AUR_AURCTL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUR_AURCTL_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_AUR_AURCTL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUR_AURCTL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_AUR_AURCTL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUF1_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUF1_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUF1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUB_DSIM_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUB_DSIM_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUB_DSIM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_RGBP_MCFP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_RGBP_MCFP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_RGBP_MCFP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_RGBP_MCFP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_RGBP_MCFP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_RGBP_MCFP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NOCL2AB_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_NOCL2AB_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NOCL2AB_NOC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_NOCL2AB_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NOCL2AB_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_NOCL2AB_NOC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_CPU_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL0_CPU_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_CPU_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_CPU_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_CPU_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_CPU_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_BCI_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL0_BCI_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_BCI_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_BCI_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_BCI_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_BCI_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_PERI_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_HSI0_PERI),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_PERI_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI0_PERI),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_PERI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI0_PERI),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TNR_ALIGN_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_TNR_ALIGN),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TNR_ALIGN_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_TNR_ALIGN),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TNR_ALIGN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_TNR_ALIGN),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_TRACE_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_G3D_TRACE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_TRACE_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G3D_TRACE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_TRACE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G3D_TRACE),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_DPOSC_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_HSI0_DPOSC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_DPOSC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HSI0_DPOSC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_DPOSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI0_DPOSC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_ATCLK_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_GICCLK_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PPUCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_PPUCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PPUCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PPUCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PPUCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PPUCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_ADD_CH_CLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CPUCL0_ADD_CH_CLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_ADD_CH_CLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_ADD_CH_CLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_ADD_CH_CLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_MAIN_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_MAIN),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_MAIN_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_MAIN),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_MAIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_MAIN),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_NON_MAIN),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DBG_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL2_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUB_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DPUB_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUB_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DPUB_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUB_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DPUB_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUF0_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DPUF0_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUF0_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DPUF0_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUF0_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DPUF0_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUF1_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DPUF1_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUF1_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DPUF1_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUF1_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DPUF1_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_EH_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_EH_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_EH_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_EH_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_EH_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_EH_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_EH_NOCP_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_EH_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_EH_NOCP_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_EH_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_EH_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_EH_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G2D_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G2D_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G2D_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G2D_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G2D_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G2D_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G3D_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D_NOCP),
	SFR_ACCESS(CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_DIVRATIO, 0, 4, CLK_CON_DIV_CLK_G3D_ADD_CH_CLK),
	SFR_ACCESS(CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_BUSY, 16, 1, CLK_CON_DIV_CLK_G3D_ADD_CH_CLK),
	SFR_ACCESS(CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_G3D_ADD_CH_CLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_TOP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G3D_TOP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_TOP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D_TOP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_TOP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D_TOP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GDC_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_GDC_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GDC_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_GDC_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GDC_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_GDC_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_NOCP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_GSACORE_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_GSACORE_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_GSACORE_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_NOCD_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_GSACORE_NOCD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_NOCD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_GSACORE_NOCD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_NOCD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_GSACORE_NOCD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS_DIVRATIO, 0, 7, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_FPS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC_DIVRATIO, 0, 7, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_GSACORE_SPI_GSC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_UART_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_GSACORE_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_UART_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_GSACORE_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_UART_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_GSACORE_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_NOC_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_GSACORE_NOC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_NOC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_GSACORE_NOC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_GSACORE_NOC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_GSACORE_CPU_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_SC_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_GSACORE_SC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_SC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_GSACORE_SC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACORE_SC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_GSACORE_SC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_GSACTRL_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSE_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_GSE_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSE_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_GSE_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_GSE_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_GSE_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USB32DRD_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_HSI0_USB32DRD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USB32DRD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_HSI0_USB32DRD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USB32DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_HSI0_USB32DRD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USB_DIVRATIO, 0, 6, CLK_CON_DIV_DIV_CLK_HSI0_USB),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USB_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_HSI0_USB),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_HSI0_USB),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_HSI0_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_I3C_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_HSI0_I3C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_I3C_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_HSI0_I3C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_I3C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_HSI0_I3C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USI2_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_HSI0_USI2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USI2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_HSI0_USI2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USI2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_HSI0_USI2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USI0_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_HSI0_USI0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USI0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_HSI0_USI0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USI0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_HSI0_USI0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USI1_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_HSI0_USI1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USI1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_HSI0_USI1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USI1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_HSI0_USI1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USI3_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_HSI0_USI3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USI3_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_HSI0_USI3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USI3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_HSI0_USI3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_EUSB_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_HSI0_EUSB),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_EUSB_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_HSI0_EUSB),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_EUSB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_HSI0_EUSB),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USI4_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_HSI0_USI4),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USI4_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_HSI0_USI4),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI0_USI4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_HSI0_USI4),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI1_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_HSI1_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI1_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_HSI1_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI1_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_HSI1_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_HSI1_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_CLK_HSI1_ALT_DIVRATIO, 0, 4, CLK_CON_DIV_CLK_HSI1_ALT),
	SFR_ACCESS(CLK_CON_DIV_CLK_HSI1_ALT_BUSY, 16, 1, CLK_CON_DIV_CLK_HSI1_ALT),
	SFR_ACCESS(CLK_CON_DIV_CLK_HSI1_ALT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_HSI1_ALT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI2_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_HSI2_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI2_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_HSI2_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI2_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_HSI2_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_HSI2_NOC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPFE_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_ISPFE_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPFE_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_ISPFE_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPFE_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_ISPFE_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPFE_DCPHY_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_ISPFE_DCPHY),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPFE_DCPHY_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_ISPFE_DCPHY),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPFE_DCPHY_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_ISPFE_DCPHY),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MCSC_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MCSC_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MCSC_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MCSC_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MCSC_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MCSC_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MFC_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MFC_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MFC_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MIF_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MISC_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MISC_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MISC_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_GIC_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MISC_GIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_GIC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MISC_GIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_GIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MISC_GIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_GIC_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MISC_GIC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_GIC_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MISC_GIC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_GIC_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MISC_GIC_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MISC_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC_DCLK_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_SLC_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC_DCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SLC_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SLC_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC1_DCLK_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_SLC1_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC1_DCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SLC1_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC1_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SLC1_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC2_DCLK_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_SLC2_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC2_DCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SLC2_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC2_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SLC2_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC3_DCLK_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_SLC3_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC3_DCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SLC3_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SLC3_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SLC3_DCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NOCL0_NOCD_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCD_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NOCL1A_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCD_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NOCL1B_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCD_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCD_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCD_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCD_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCD_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NOCL2AA_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCD_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCD_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCD_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCD_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCD_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCD_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NOCL2AB_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI6_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI3_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI4_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI5_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_I3C_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_I3C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_I3C_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_I3C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_I3C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_I3C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI1_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI0_UART),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI2_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I3C_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_I3C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I3C_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_I3C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_I3C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_I3C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI0_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI9_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_RGBP_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_RGBP_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_RGBP_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_RGBP_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_RGBP_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_RGBP_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_S2D_CORE_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_S2D_CORE_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_S2D_CORE_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_S2D_CORE_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_S2D_CORE_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_S2D_CORE_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TNR_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_TNR_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TNR_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_TNR_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TNR_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_TNR_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_NOCP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_TPU_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_TPU_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_TPU_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_DBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_TPU_NOCP_LH),
	SFR_ACCESS(CLK_CON_DIV_CLK_TPU_ADD_CH_CLK_DIVRATIO, 0, 4, CLK_CON_DIV_CLK_TPU_ADD_CH_CLK),
	SFR_ACCESS(CLK_CON_DIV_CLK_TPU_ADD_CH_CLK_BUSY, 16, 1, CLK_CON_DIV_CLK_TPU_ADD_CH_CLK),
	SFR_ACCESS(CLK_CON_DIV_CLK_TPU_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_TPU_ADD_CH_CLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_YUVP_NOCP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_YUVP_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_YUVP_NOCP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_YUVP_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_YUVP_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_YUVP_NOCP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUR_AUR_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUR_AUR),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUR_AUR),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DSU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DSU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DSU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DSU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_BCI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_BCI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_BCI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_BCI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL2_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL2_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL2_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_STACKS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D_STACKS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_STACKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D_STACKS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_L2_GLB_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D_L2_GLB),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_L2_GLB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D_L2_GLB),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_TPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_TPU_TPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_TPU_TPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_AOC_CMU_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_BAAW_AOC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_D_TZPC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_GPC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_MI_LD_HSI0_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_LH_AXI_SI_D_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_PPMU_USB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SSMT_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_S0_PMMU_AOC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_S0_PMMU_AOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_S0_PMMU_AOC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_S0_PMMU_AOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_S0_PMMU_AOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSMMU_S0_PMMU_AOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_SYSREG_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_UASC_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_DP_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_XIU_P_AOC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_RSTNSYNC_CLK_AOC_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AOC_UID_AOC_SYSCTRL_APB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_ALIVE_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_MI_LT_AOC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_P_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_P_AOC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_P_AOC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_ALIVE_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_ALIVE_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_ALIVE_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_ALIVE_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_ALIVE_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_MI_LG_ALIVE_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_ATB_SI_LT_AOC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LD_HSI1_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LD_HSI1_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LD_HSI1_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LD_HSI1_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LD_HSI1_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LD_HSI1_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_PPMU_PCIE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SYSMMU_S0_AOC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SYSMMU_S0_AOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SYSMMU_S0_AOC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SYSMMU_S0_AOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SYSMMU_S0_AOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SYSMMU_S0_AOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_RSTNSYNC_SR_CLK_AOC_TRACE_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_SI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_LH_AXI_MI_LP_AOC_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AOC_UID_SLH_AXI_SI_LP_AOC_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_TRTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_TRTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_TRTC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_TRTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_TRTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_TRTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RTC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GSA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_APM_FUNC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_APM_FUNC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_FUNC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_APM_FUNC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_D_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SSMT_LP_ALIVE_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_FAR_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SWD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1_CG_VAL, 21, 1, CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1_MANUAL, 20, 1, CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_NOCL1B_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1_CG_VAL, 21, 1, CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1_MANUAL, 20, 1, CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_NOCL0_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_CG_VAL, 21, 1, CLK_CON_GAT_CLK_CMU_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_MANUAL, 20, 1, CLK_CON_GAT_CLK_CMU_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_CLK_CMU_BOOST_OPTION1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_CMU_BOOST_OPTION1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_MI_IG_SWD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_UART_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_UART_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI1_UART_INT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI1_UART_INT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI1_UART_INT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI1_UART_INT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI1_UART_INT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI1_UART_INT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_USI0_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI0_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APM_USI1_UART_INT_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCA32_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AOCP6_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUTZ_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUTZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUTZ_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUTZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUTZ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUTZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURCORE2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_I3C_PMIC_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_SI_LG_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP_AOC_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP_AOC_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP_AOC_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP_AOC_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP_AOC_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SLH_AXI_MI_LP_AOC_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LG_SCAN2DRAM_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_LP_AOC_ALIVE_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_P_ALIVE_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_P_ALIVE_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_DBGCORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_APM_CUSTOM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_APM_CUSTOM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_APM_CUSTOM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_APM_CUSTOM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_APM_CUSTOM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_D_TZPC_APM_CUSTOM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_GPC_APM_CUSTOM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_GPC_APM_CUSTOM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_GPC_APM_CUSTOM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_GPC_APM_CUSTOM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_GPC_APM_CUSTOM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_GPC_APM_CUSTOM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_DMA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_DMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_DMA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_DMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_DMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_DMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURCORE2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_CUSTOM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_CUSTOM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_CUSTOM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_CUSTOM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_CUSTOM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_SYSREG_APM_CUSTOM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_CUSTOM_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_CUSTOM_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_CUSTOM_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_CUSTOM_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_CUSTOM_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_GPIO_CUSTOM_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS4_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS4_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AP_AURMCUNS4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURMCU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURMCU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURMCU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURMCU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURMCU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_AOC_AURMCU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AURMCU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AURMCU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AURMCU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AURMCU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AURMCU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_APM_AURMCU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_TPU_AURMCU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_TPU_AURMCU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_TPU_AURMCU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_TPU_AURMCU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_TPU_AURMCU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_MAILBOX_TPU_AURMCU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_CMU_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_CORE_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AS_APB_SYSMMU_S1_NS_AUR_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_D_TZPC_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_GPC_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D0_AUR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D0_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D0_AUR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D0_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D0_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D0_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D0_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_D1_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D0_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_PPMU_D1_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU0_AUR_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU0_AUR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU0_AUR_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU0_AUR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU0_AUR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU0_AUR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU1_AUR_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU1_AUR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU1_AUR_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU1_AUR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU1_AUR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_PMMU1_AUR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSREG_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P0_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D1_AUR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D1_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D1_AUR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D1_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D1_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ACEL_SI_D1_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_AURCTL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_ADM_DAP_G_AUR_IPCLKPORT_DAPCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_ADM_DAP_G_AUR_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_ADM_DAP_G_AUR_IPCLKPORT_DAPCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_ADM_DAP_G_AUR_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_ADM_DAP_G_AUR_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_ADM_DAP_G_AUR_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_APBIF_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_CLK_AUR_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_BAAW_AUR_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_SI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_ATB_MI_LT_AUR_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_SI_P_AUR_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SLH_AXI_MI_P_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_LH_AXI_MI_P_AUR_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_PERI_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_TRACE_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_AUR_IPCLKPORT_AURORA_FABRIC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_UASC_P1_AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_AUR_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_AUR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_AUR_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_AUR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_AUR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SYSMMU_S0_AUR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_XIU_D_AUR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_XIU_D_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_XIU_D_AUR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_XIU_D_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_XIU_D_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_XIU_D_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_DAPAPBAP_AUR_IPCLKPORT_DAPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_DAPAPBAP_AUR_IPCLKPORT_DAPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_DAPAPBAP_AUR_IPCLKPORT_DAPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_DAPAPBAP_AUR_IPCLKPORT_DAPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_DAPAPBAP_AUR_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_DAPAPBAP_AUR_IPCLKPORT_DAPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_BLK_AUR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_BLK_AUR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_BLK_AUR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_BLK_AUR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_BLK_AUR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_BLK_AUR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_RSTNSYNC_SR_CLK_AUR_AURCTL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_AUR_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_AUR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_AUR_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_AUR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_AUR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_ADD_AUR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUR_UID_SSMT_P_AUR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_BW_CMU_BW_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BW_UID_BW_CMU_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_BW_CMU_BW_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BW_UID_BW_CMU_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_BW_CMU_BW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BW_UID_BW_CMU_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_LH_AXI_SI_D_BW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_LH_AXI_SI_D_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_LH_AXI_SI_D_BW_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_LH_AXI_SI_D_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_LH_AXI_SI_D_BW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_LH_AXI_SI_D_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_SLH_AXI_MI_P_BW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_SLH_AXI_MI_P_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_SLH_AXI_MI_P_BW_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_SLH_AXI_MI_P_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_SLH_AXI_MI_P_BW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_SLH_AXI_MI_P_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_PPMU_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_SYSMMU_S0_PMMU0_BW_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_SYSMMU_S0_PMMU0_BW_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_SYSMMU_S0_PMMU0_BW_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_SYSMMU_S0_PMMU0_BW_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_SYSMMU_S0_PMMU0_BW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_SYSMMU_S0_PMMU0_BW_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_AS_APB_SYSMMU_S0_BW_S2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_AS_APB_SYSMMU_S0_BW_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_AS_APB_SYSMMU_S0_BW_S2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_AS_APB_SYSMMU_S0_BW_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_AS_APB_SYSMMU_S0_BW_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_AS_APB_SYSMMU_S0_BW_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_SYSREG_BW_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_SYSREG_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_SYSREG_BW_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_SYSREG_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_SYSREG_BW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_SYSREG_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_RSTNSYNC_CLK_BW_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_D_TZPC_BW_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_D_TZPC_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_D_TZPC_BW_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_D_TZPC_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_D_TZPC_BW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_D_TZPC_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_SSMT_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_GPC_BW_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_GPC_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_GPC_BW_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_GPC_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_GPC_BW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_GPC_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BW_UID_UASC_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_BW_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BW_UID_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_BW_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BW_UID_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_BW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BW_UID_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_SI_IP_BW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_SI_IP_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_SI_IP_BW_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_SI_IP_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_SI_IP_BW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_SI_IP_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_MI_IP_BW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_MI_IP_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_MI_IP_BW_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_MI_IP_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_MI_IP_BW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BW_UID_LH_AXI_MI_IP_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BW_UID_RSTNSYNC_SR_CLK_BW_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_XIU_D_BW_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BW_UID_XIU_D_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_XIU_D_BW_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BW_UID_XIU_D_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_XIU_D_BW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BW_UID_XIU_D_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_SYSMMU_S0_BW_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BW_UID_SYSMMU_S0_BW_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_SYSMMU_S0_BW_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BW_UID_SYSMMU_S0_BW_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_SYSMMU_S0_BW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BW_UID_SYSMMU_S0_BW_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BW_UID_TREX_D_BW_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_BLK_BW_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BW_UID_BLK_BW_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_BLK_BW_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BW_UID_BLK_BW_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BW_UID_BLK_BW_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BW_UID_BLK_BW_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USB32DRD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB32DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USB32DRD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB32DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USB32DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB32DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MISC_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MISC_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MISC_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPFE_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_ISPFE_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPFE_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_ISPFE_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPFE_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_ISPFE_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DSU_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DSU_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DSU_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DSU_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DSU_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DSU_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_RGBP_RGBP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_RGBP_RGBP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_RGBP_RGBP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_RGBP_RGBP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_RGBP_RGBP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_RGBP_RGBP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MCSC_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MCSC_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MCSC_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MCSC_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MCSC_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MCSC_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_JPEG_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_JPEG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_JPEG_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_JPEG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_JPEG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_JPEG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BW_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_BW_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BW_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_BW_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BW_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_BW_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDPDBG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GSE_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_GSE_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GSE_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_GSE_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GSE_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_GSE_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TNR_MERGE_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_TNR_MERGE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TNR_MERGE_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_TNR_MERGE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TNR_MERGE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_TNR_MERGE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NOCL2AA_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_NOCL2AA_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NOCL2AA_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_NOCL2AA_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NOCL2AA_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_NOCL2AA_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_NOCL1A_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_NOCL1B_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK7),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_CPUCL0_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_CPUCL0_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_CPUCL0_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_CPUCL1_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_CPUCL1_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL1_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_CPUCL1_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NOCL1B_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_NOCL1B_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NOCL1B_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_NOCL1B_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NOCL1B_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_NOCL1B_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NOCL2AA_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_NOCL2AA_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NOCL2AA_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_NOCL2AA_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NOCL2AA_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_NOCL2AA_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NOCL1A_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_NOCL1A_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NOCL1A_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_NOCL1A_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NOCL1A_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_NOCL1A_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NOCL0_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_NOCL0_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NOCL0_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_NOCL0_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NOCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_NOCL0_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_MIF_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_MIF_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_MIF_BOOST),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNS_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DNS_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNS_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DNS_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNS_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DNS_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_GDC1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_TPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_TPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI2_MMCCARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_GLB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_GLB),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_CPUCL2_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_CPUCL2_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CPUCL2_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_CPUCL2_BOOST),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_LME_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_LME),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_LME_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_LME),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_GDC_LME_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_GDC_LME),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MISC_SC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MISC_SC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MISC_SC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MISC_SC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MISC_SC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MISC_SC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_EH_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_EH_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_EH_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_EH_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_EH_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_EH_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_TOP_CMUREF),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_TPU_TPUCTL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUR_AUR_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_AUR_AUR),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUR_AUR_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_AUR_AUR),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUR_AUR_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_AUR_AUR),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUR_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_AUR_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUR_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_AUR_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUR_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_AUR_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_AUR_AURCTL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_RGBP_MCFP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_RGBP_MCFP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_RGBP_MCFP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_RGBP_MCFP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_RGBP_MCFP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_RGBP_MCFP),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NOCL2AB_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_NOCL2AB_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NOCL2AB_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_NOCL2AB_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_NOCL2AB_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_NOCL2AB_BOOST),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NOCL2AB_NOC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_NOCL2AB_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NOCL2AB_NOC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_NOCL2AB_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NOCL2AB_NOC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_NOCL2AB_NOC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CPU_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BCI_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BCI_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BCI_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BCI_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BCI_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_BCI_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_PERI_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_PERI),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_PERI_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_PERI),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_PERI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_PERI),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TNR_ALIGN_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_TNR_ALIGN),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TNR_ALIGN_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_TNR_ALIGN),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TNR_ALIGN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_TNR_ALIGN),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_TRACE_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_TRACE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_TRACE_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_TRACE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_TRACE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_TRACE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_DPOSC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPOSC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_DPOSC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPOSC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HSI0_DPOSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPOSC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_BOOKER_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_BOOKER_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_BOOKER_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_GPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SSMT_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_G_CSSYS_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_LG_ETR_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LG_ETR_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AOC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AOC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_AUR_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_GSA_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_P_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_BDU_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_T_SLC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_T_SLC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_GICCLK_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_ID_PPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_ID_PPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_ID_PPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_ID_PPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_ID_PPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_ID_PPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_BCI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_BCI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_BCI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_BCI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_BCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_BCI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IP_BOOKER_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IP_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IP_BOOKER_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IP_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IP_BOOKER_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IP_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_ID_PPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_ID_PPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_ID_PPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_ID_PPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_ID_PPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_ID_PPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GCLK0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GCLK0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GCLK0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GCLK0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GCLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GCLK0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_BCI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_BCI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_BCI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_BCI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_BCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_BCI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_LP_ALIVE_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PPUCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PPUCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PPUCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PPUCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PPUCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PPUCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PPUCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_CPUCL0_IPCLKPORT_CH_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_CPUCL0_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_CPUCL0_IPCLKPORT_CH_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_CPUCL0_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_CPUCL0_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_CPUCL0_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_APBIF_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_APBIF_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_APBIF_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_APBIF_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_APBIF_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADD0_APBIF_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_CPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_CPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_PERIPHCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_QOS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_QOS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_AXI_DS_128TO32_P_PCIE_CLUSTER0_IPCLKPORT_MAINCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_AXI_DS_128TO32_P_PCIE_CLUSTER0_IPCLKPORT_MAINCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_AXI_DS_128TO32_P_PCIE_CLUSTER0_IPCLKPORT_MAINCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_AXI_DS_128TO32_P_PCIE_CLUSTER0_IPCLKPORT_MAINCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_AXI_DS_128TO32_P_PCIE_CLUSTER0_IPCLKPORT_MAINCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_AXI_DS_128TO32_P_PCIE_CLUSTER0_IPCLKPORT_MAINCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D2_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D3_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D3_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D3_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D3_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D3_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_SI_D3_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_BOOKER_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_BOOKER_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_BOOKER_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IP_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_SCLK_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_GICCLK_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_GICCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_GICCLK_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_GICCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_GICCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_GICCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_ATCLK_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_ATCLK_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX0CLK_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX0CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX0CLK_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX0CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX0CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX0CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX1CLK_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX1CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX1CLK_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX1CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX1CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_COMPLEX1CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_NON_MAIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_MAIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_PERIPHCLK_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_PERIPHCLK_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_BOOKER_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_BOOKER_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_BOOKER_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_BOOKER_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_BOOKER_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_BOOKER_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_MI_IG_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_SYSMMU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_TSVALUEB_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_TSVALUEB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_TSVALUEB_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_TSVALUEB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_TSVALUEB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_GRAY2BIN_TSVALUEB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_BOOKER_0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_BOOKER_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_BOOKER_0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_BOOKER_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_BOOKER_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_BOOKER_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_PCSM_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_PCSM_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_PCSM_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_PCSM_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_PCSM_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_APB_ASYNC_P_PCSM_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NRESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NRESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NRESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NRESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NRESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NRESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NPRESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NPRESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NPRESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NPRESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NPRESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_NPRESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P2_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P2_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P2_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P2_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P2_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P2_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_IT1_BOOKER_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_IT1_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_IT1_BOOKER_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_IT1_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_IT1_BOOKER_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_SI_IT1_BOOKER_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_LD_EH_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_LD_EH_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_LD_EH_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_LD_EH_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_LD_EH_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ACEL_MI_LD_EH_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AXI_MI_IP_CPUCL1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AXI_MI_IP_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AXI_MI_IP_CPUCL1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AXI_MI_IP_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AXI_MI_IP_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_LH_AXI_MI_IP_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_ADD1_APBIF_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_ADD1_APBIF_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_ADD1_APBIF_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_ADD1_APBIF_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_ADD1_APBIF_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_ADD1_APBIF_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_CPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_CPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE4CLK_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE4CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE4CLK_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE4CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE4CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE4CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE5CLK_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE5CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE5CLK_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE5CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE5CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE5CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE6CLK_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE6CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE6CLK_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE6CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE6CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE6CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE7CLK_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE7CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE7CLK_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE7CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE7CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CLUSTER1_CORE7CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADD2_APBIF_CPUCL2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADD2_APBIF_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADD2_APBIF_CPUCL2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADD2_APBIF_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADD2_APBIF_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADD2_APBIF_CPUCL2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AXI_MI_IP_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AXI_MI_IP_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AXI_MI_IP_CPUCL2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AXI_MI_IP_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AXI_MI_IP_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AXI_MI_IP_CPUCL2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_CPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_CPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER2_CORE8CLK_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CLUSTER2_CORE8CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER2_CORE8CLK_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CLUSTER2_CORE8CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER2_CORE8CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CLUSTER2_CORE8CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_GPC_DPUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_GPC_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_GPC_DPUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_GPC_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_GPC_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_GPC_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_CMU_DPUF0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_CMU_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_CMU_DPUF0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_CMU_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_CMU_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_CMU_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_DPUF0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_DPUF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_DPUF0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_DPUF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_DPUF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_DPUF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_GPC_DPUF0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_GPC_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_GPC_DPUF0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_GPC_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF0_UID_GPC_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF0_UID_GPC_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D0_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_SSMT_D1_DPUF0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_GPC_DPUF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_GPC_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_GPC_DPUF1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_GPC_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_GPC_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_GPC_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSMMU_S0_PMMU0_DPUF1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSMMU_S0_PMMU0_DPUF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSMMU_S0_PMMU0_DPUF1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSMMU_S0_PMMU0_DPUF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSMMU_S0_PMMU0_DPUF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_SYSMMU_S0_PMMU0_DPUF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SLH_AXI_MI_P_DPUF1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SLH_AXI_MI_P_DPUF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SLH_AXI_MI_P_DPUF1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SLH_AXI_MI_P_DPUF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SLH_AXI_MI_P_DPUF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SLH_AXI_MI_P_DPUF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_PMMU1_DPUF1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_PMMU1_DPUF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_PMMU1_DPUF1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_PMMU1_DPUF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_PMMU1_DPUF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_PMMU1_DPUF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_DPUF1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_DPUF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_DPUF1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_DPUF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_DPUF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SYSMMU_S0_DPUF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_XIU_D_DPUF1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_XIU_D_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_XIU_D_DPUF1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_XIU_D_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_XIU_D_DPUF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_XIU_D_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D0_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_SSMT_D1_DPUF1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_EH_CMU_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S1_NS_EH_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S1_NS_EH_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S1_NS_EH_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S1_NS_EH_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S1_NS_EH_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_AS_P_SYSMMU_S1_NS_EH_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_D_TZPC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_GPC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_AXI_MI_P_EH_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_LD_EH_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_LD_EH_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_LD_EH_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_LD_EH_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_LD_EH_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_LH_ACEL_SI_LD_EH_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_EH_IPCLKPORT_AXI_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SSMT_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_PPMU_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_S0_EH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_S0_EH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_S0_EH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_S0_EH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_S0_EH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSMMU_S0_EH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_SYSREG_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_UASC_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_EH_UID_RSTNSYNC_CLK_EH_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_QE_EH_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_SLH_AXI_MI_P_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_P_EH_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_SI_IP_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_LH_AXI_MI_IP_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_SYSMMU_S0_PMMU0_EH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_SYSMMU_S0_PMMU0_EH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_SYSMMU_S0_PMMU0_EH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_SYSMMU_S0_PMMU0_EH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_SYSMMU_S0_PMMU0_EH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_SYSMMU_S0_PMMU0_EH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_XIU_D_EH_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_XIU_D_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_XIU_D_EH_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_XIU_D_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_XIU_D_EH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_XIU_D_EH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_BLK_EH_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_BLK_EH_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_BLK_EH_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_BLK_EH_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_BLK_EH_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_BLK_EH_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_PPC_EH_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_EH_UID_RSTNSYNC_SR_CLK_EH_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU0_G2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU0_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU0_G2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU0_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU0_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU0_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_AXI_SI_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU2_G2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU2_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU2_G2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU2_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU2_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU2_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LH_ACEL_SI_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU1_G2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU1_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU1_G2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU1_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU1_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_S0_PMMU1_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D0_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D1_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SSMT_D2_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_GPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SLH_AXI_MI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_JPEG_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_SR_CLK_G2D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_SYSMMU_S0_G2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_SYSMMU_S0_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_SYSMMU_S0_G2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_SYSMMU_S0_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_SYSMMU_S0_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_SYSMMU_S0_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D0_JPEG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D0_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D0_JPEG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D0_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D0_JPEG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D0_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D0_JPEG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D0_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D0_JPEG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D0_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D0_JPEG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D0_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D1_JPEG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D1_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D1_JPEG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D1_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D1_JPEG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_G2D1_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D1_JPEG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D1_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D1_JPEG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D1_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D1_JPEG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_G2D1_JPEG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_RSTNSYNC_CLK_G2D_NOCD_JPEG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_SI_ID_JPEG_G2D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_LH_AST_MI_ID_JPEG_G2D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_BLK_G2D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_BLK_G2D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_BLK_G2D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_BLK_G2D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_BLK_G2D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_BLK_G2D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_MI_P_G3D_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_STACKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_UASC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_COREGROUP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_SI_P_G3D_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_TRACE_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_TRACE),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_TRACE_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_TRACE),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_TRACE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_TRACE),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TRACE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TRACE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TRACE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TRACE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TRACE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TRACE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ATB_SI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ATB_SI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ATB_SI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ATB_SI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ATB_SI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ATB_SI_LT_G3D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_BLK_G3D_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3DCORE_TOP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3DCORE_TOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3DCORE_TOP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3DCORE_TOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3DCORE_TOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3DCORE_TOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_GPU_IPCLKPORT_DAPCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_GPU_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_GPU_IPCLKPORT_DAPCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_GPU_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_GPU_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_GPU_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_DAPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_DAPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_DAPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_DAPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_DAPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_DAPAHBAP_GPU_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_AD_APB_SYSMMU_G3D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_SI_D_G3DMMU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_SI_D_G3DMMU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_SI_D_G3DMMU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_SI_D_G3DMMU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_SI_D_G3DMMU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SLH_AXI_SI_D_G3DMMU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU0_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU0_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU0_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU0_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU0_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU0_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU1_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU1_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU1_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU1_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU1_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU1_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU2_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU2_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU2_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU2_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU2_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU2_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU3_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU3_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU3_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU3_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU3_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SYSMMU_S0_PMMU3_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPCFW_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_PPMU_G3D_D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_SSMT_G3D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_G3DCORE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TOP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TOP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3DCORE_TOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC_CMU_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_AD_APB_GDC1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_D_TZPC_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GDC1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_GPC_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU0_GDC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU0_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU0_GDC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU0_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU0_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU0_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSREG_GDC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC0_GDC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC0_GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC0_GDC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC0_GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC0_GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC0_GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_GDC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_GDC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_GDC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_GDC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_GDC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_GDC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_LME_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_LME_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_LME_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_LME_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_LME_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_MI_ID_GDC1_LME_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_LME_GDC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_LME_GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_LME_GDC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_LME_GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_LME_GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_LME_GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_GDC1_LME_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_GDC1_LME_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_GDC1_LME_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_GDC1_LME_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_GDC1_LME_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AST_SI_ID_GDC1_LME_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D0_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D_LME_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SSMT_D0_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU2_GDC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU2_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU2_GDC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU2_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU2_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_PMMU2_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_GDC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_GDC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SYSMMU_S0_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_SLH_AXI_MI_P_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_LH_AXI_SI_D1_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D0_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GDC_UID_QE_D2_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D1_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D2_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D2_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D2_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D4_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_MI_ID_LME_GDC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_MI_ID_LME_GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_MI_ID_LME_GDC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_MI_ID_LME_GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_MI_ID_LME_GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_MI_ID_LME_GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC0_GDC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC0_GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC0_GDC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC0_GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC0_GDC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC0_GDC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_GDC0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_LME_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_LME_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_LME_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_LME_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_LME_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_AD_APB_LME_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D0_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D_LME_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_PPMU_D4_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SYSMMU_S0_PMMU1_GDC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SYSMMU_S0_PMMU1_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SYSMMU_S0_PMMU1_GDC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SYSMMU_S0_PMMU1_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SYSMMU_S0_PMMU1_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SYSMMU_S0_PMMU1_GDC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D0_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_SI_D2_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_M_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_M),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_M_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_M),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_M_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_C2CLK_M),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_SSMT_D4_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D0_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_XIU_D2_GDC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_QE_D0_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC1_GDC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC1_GDC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC1_GDC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC1_GDC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC1_GDC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AST_SI_ID_GDC1_GDC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_GDC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_LME_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_LME_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_LME_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_LME_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_LME_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_CLK_GDC_LME_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_GDC1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_LME_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_LME_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_LME_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_LME_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_LME_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_LME_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_RSTNSYNC_SR_CLK_GDC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_LD_RGBP_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_LD_RGBP_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_LD_RGBP_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_LD_RGBP_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_LD_RGBP_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LH_AXI_MI_LD_RGBP_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_BLK_GDC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_BLK_GDC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_BLK_GDC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_BLK_GDC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_BLK_GDC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_BLK_GDC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_M_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_M),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_M_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_M),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_M_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC1_IPCLKPORT_C2CLK_M),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_GDC0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LME_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LME_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LME_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LME_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GDC_UID_LME_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GDC_UID_LME_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GSACORE_CMU_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_CA32_GSACORE_IPCLKPORT_CLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_GPIO_GSACORE0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_OTP_CON_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RESETMON_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SYSREG_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_WDT_GSACORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_BAAW_GSACORE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_SI_IP_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_DMA_GSACORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_KDN_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_CA32_GSACORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PPMU_GSACORE0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_DMA_GSACORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_QE_SC_GSACORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_FPS_GSACORE_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_SPI_GSC_GSACORE_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_UART_GSACORE_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_REFCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_AD_APB_DMA_GSACORE_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_PUF_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_ZM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_ZM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_ZM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_ZM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_ZM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_XIU_DP0_GSA_ZM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AXI_MI_I_DAP_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_CA32_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_MI_I_GIC_CA32_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GIC_GSACORE_IPCLKPORT_GICCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_INTMEM_GSACORE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_GIC_CA32_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACORE_UID_LH_AST_SI_I_CA32_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_SI_LT_GSA_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_ATB_MI_LT_GSA_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB1_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_IP_AXI2APB2_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_CA32_CPUPORESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_AD_APB_INTMEM_GSACORE_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_CPU_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_GPIO_GSACORE3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_GME_GSA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_GME_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_GME_GSA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_GME_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_GME_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_GME_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_UGME_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_SC_GSACORE_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_SC_GSACORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_SC_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_SC_GSACORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_SC_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_SC_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_SI_ID_SC_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_ID_SC_GSACORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_ID_SC_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_ID_SC_GSACORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_ID_SC_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_ID_SC_GSACORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_LH_AXI_MI_ID_SC_GSACORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_GSACORE_SC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_PPMU_GSACORE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_XIU_D0_GSA_ZM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_XIU_D0_GSA_ZM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_XIU_D0_GSA_ZM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_XIU_D0_GSA_ZM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_XIU_D0_GSA_ZM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_XIU_D0_GSA_ZM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_UGME_FULL_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_UGME_FULL_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_UGME_FULL_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_UGME_FULL_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_UGME_FULL_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_CLK_UGME_FULL_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_FPS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_SPI_GSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_UART_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_UART_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACORE_UID_RSTNSYNC_SR_CLK_GSACORE_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_GSACTRL_CMU_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_GPC_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AOC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2NONTZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2AUR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TZPC_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_GSA_FUNC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_GSA_FUNC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_GSA_FUNC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_GSA_FUNC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_GSA_FUNC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_GSA_FUNC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_IP_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_MAILBOX_GSA2TZ_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_PMU_GSA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_APBIF_GPIO_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_TIMER_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_DAP_GSACTRL_IPCLKPORT_DAPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_MI_P_GSA_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_RSTNSYNC_CLK_GSACTRL_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SYSREG_GSACTRLEXT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_SECJTAG_GSACTRL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_LH_AXI_SI_I_DAP_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_AD_APB_INTMEM_GSACTRL_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSACTRL_UID_INTMEM_GSACTRL_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SLH_AXI_MI_P_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_P_GSA_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_IP_AXI2APB0_GSACTRL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_ZM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_ZM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_ZM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_ZM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_ZM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_DP1_GSA_ZM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_RSTNSYNC_SR_CLK_GSACTRL_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_D1_GSA_ZM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_D1_GSA_ZM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_D1_GSA_ZM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_D1_GSA_ZM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_D1_GSA_ZM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_XIU_D1_GSA_ZM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_ID_GME_GSA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_ID_GME_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_ID_GME_GSA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_ID_GME_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_ID_GME_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_MI_ID_GME_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_LH_AXI_SI_D_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_AD_APB_SYSMMU_GSA_S1_NS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_AD_APB_SYSMMU_GSA_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_AD_APB_SYSMMU_GSA_S1_NS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_AD_APB_SYSMMU_GSA_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_AD_APB_SYSMMU_GSA_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_AD_APB_SYSMMU_GSA_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SSMT_GSACTRL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_GSA_ZM_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_GSA_ZM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_GSA_ZM_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_GSA_ZM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_GSA_ZM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_GSA_ZM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_PMMU0_GSA_ZM_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_PMMU0_GSA_ZM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_PMMU0_GSA_ZM_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_PMMU0_GSA_ZM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_PMMU0_GSA_ZM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSACTRL_UID_SYSMMU_S0_PMMU0_GSA_ZM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_SC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_SC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_SC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_SC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_SC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_SC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_PERI_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_PERI),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_PERI_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_PERI),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_PERI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_GSACTRL2CORE_PERI),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_CMU_GSE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_CMU_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_CMU_GSE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_CMU_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_CMU_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_CMU_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_D_TZPC_GSE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_D_TZPC_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_D_TZPC_GSE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_D_TZPC_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_D_TZPC_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_D_TZPC_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SLH_AXI_MI_P_GSE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SLH_AXI_MI_P_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SLH_AXI_MI_P_GSE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SLH_AXI_MI_P_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SLH_AXI_MI_P_GSE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SLH_AXI_MI_P_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSREG_GSE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSREG_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSREG_GSE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSREG_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSREG_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSREG_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_RSTNSYNC_CLK_GSE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_AD_APB_GSE_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_AD_APB_GSE_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_AD_APB_GSE_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_AD_APB_GSE_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_AD_APB_GSE_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_AD_APB_GSE_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AXI_SI_D_GSE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AXI_SI_D_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AXI_SI_D_GSE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AXI_SI_D_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AXI_SI_D_GSE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AXI_SI_D_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D0_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_GSE_IPCLKPORT_CLK_GSE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_GSE_IPCLKPORT_CLK_GSE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_GSE_IPCLKPORT_CLK_GSE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_GSE_IPCLKPORT_CLK_GSE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_GSE_IPCLKPORT_CLK_GSE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_GSE_IPCLKPORT_CLK_GSE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_PMMU0_GSE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_PMMU0_GSE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_PMMU0_GSE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_PMMU0_GSE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_PMMU0_GSE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_PMMU0_GSE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_GPC_GSE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_GPC_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_GPC_GSE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_GPC_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_GPC_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_GPC_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_GSE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_GSE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_GSE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_GSE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_GSE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SYSMMU_S0_GSE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D1_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D0_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D1_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D0_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D1_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D1_GSE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D1_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D1_GSE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D1_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D1_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D1_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_LH_AST_MI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D0_GSE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D0_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D0_GSE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D0_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D0_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_XIU_D0_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_SSMT_D2_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_QE_D2_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_GSE_UID_PPMU_D2_GSE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_RSTNSYNC_SR_CLK_GSE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_IPCLKPORT_CLK_VOTF_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_IPCLKPORT_CLK_VOTF),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_IPCLKPORT_CLK_VOTF_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_IPCLKPORT_CLK_VOTF),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_IPCLKPORT_CLK_VOTF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_GSE_IPCLKPORT_CLK_VOTF),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_BLK_GSE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_BLK_GSE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_BLK_GSE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_BLK_GSE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_BLK_GSE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_BLK_GSE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_AXI_US_128TO256_QE_D2_GSE_IPCLKPORT_MAINCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_AXI_US_128TO256_QE_D2_GSE_IPCLKPORT_MAINCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_AXI_US_128TO256_QE_D2_GSE_IPCLKPORT_MAINCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_AXI_US_128TO256_QE_D2_GSE_IPCLKPORT_MAINCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_GSE_UID_AXI_US_128TO256_QE_D2_GSE_IPCLKPORT_MAINCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_GSE_UID_AXI_US_128TO256_QE_D2_GSE_IPCLKPORT_MAINCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_AXI_SI_LD_HSI0_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPC_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_ETR_MIU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SSMT_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_HSI0_ALT_CG_VAL, 21, 1, CLK_CON_GAT_CLK_HSI0_ALT),
	SFR_ACCESS(CLK_CON_GAT_CLK_HSI0_ALT_MANUAL, 20, 1, CLK_CON_GAT_CLK_HSI0_ALT),
	SFR_ACCESS(CLK_CON_GAT_CLK_HSI0_ALT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_HSI0_ALT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_UASC_HSI0_LINK_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LG_ETR_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP_AOC_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP_AOC_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP_AOC_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP_AOC_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP_AOC_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_LP_AOC_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LG_ETR_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_LP_AOC_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_SI_P_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_LH_AXI_MI_P_HSI0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_USI0_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_HSI0_USI0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_USI0_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_HSI0_USI0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_USI0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_HSI0_USI0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_USI1_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_HSI0_USI1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_USI1_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_HSI0_USI1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_USI1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_HSI0_USI1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_USI2_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_HSI0_USI2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_USI2_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_HSI0_USI2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_USI2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_HSI0_USI2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_I3C_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_HSI0_I3C),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_I3C_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_HSI0_I3C),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_I3C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_HSI0_I3C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI0_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI1_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI2_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_I3C_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_I3C_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_USI3_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_HSI0_USI3),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_USI3_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_HSI0_USI3),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_USI3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_HSI0_USI3),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI3_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_AD_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_AD_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_AD_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_AD_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_AD_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_AD_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_PHY_REFCLK_26_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_PHY_REFCLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_PHY_REFCLK_26_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_PHY_REFCLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_PHY_REFCLK_26_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_PHY_REFCLK_26),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_USI4_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_HSI0_USI4),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_USI4_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_HSI0_USI4),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI0_USI4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_HSI0_USI4),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USI4_HSI0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI4_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI4_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI4_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI4_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_USI4_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C2_HSI0_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_I3C3_HSI0_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_RTC_CLK_HSI0__ALV_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_RTC_CLK_HSI0__ALV),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_RTC_CLK_HSI0__ALV_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_RTC_CLK_HSI0__ALV),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_RTC_CLK_HSI0__ALV_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_RTC_CLK_HSI0__ALV),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_U3REWA_ALV_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_U3REWA_ALV_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_U3REWA_ALV_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_U3REWA_ALV_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_U3REWA_ALV_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_U3REWA_ALV_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_AXI_MI_P_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PAMIR_G3X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN3A_0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN3A_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN3A_0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN3A_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN3A_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN3A_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPC_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SSMT_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_SUB_CTRL_A_G3X2_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_SUB_CTRL_A_G3X2_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_SUB_CTRL_A_G3X2_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_SUB_CTRL_A_G3X2_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_SUB_CTRL_A_G3X2_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_SUB_CTRL_A_G3X2_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_DBI_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UASC_PCIE_GEN3A_SLV_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SSMT_PCIE_IA_GEN3A_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_AS_APB_PCIEPHY_HSI1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_SF_PCIEPHY_X2_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_SF_PCIEPHY_X2_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_SF_PCIEPHY_X2_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_SF_PCIEPHY_X2_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_SF_PCIEPHY_X2_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN3_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_SF_PCIEPHY_X2_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_P_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_LP_AOC_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_LP_AOC_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_LP_AOC_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_LP_AOC_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_LP_AOC_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SLH_AXI_MI_LP_AOC_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_CPUCL0_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_MI_LP_AOC_HSI1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LD_HSI1_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LD_HSI1_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LD_HSI1_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LD_HSI1_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LD_HSI1_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_LH_AXI_SI_LD_HSI1_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI1_ALT_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_HSI1_ALT),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI1_ALT_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_HSI1_ALT),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_HSI1_ALT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_HSI1_ALT),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_AXI_MI_P_HSI2_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_D0_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3A_1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3A_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3A_1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3A_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3A_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3A_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3B_1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3B_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3B_1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3B_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3B_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN3B_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPC_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SSMT_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3A_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_PCIE_GEN3B_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_DBI_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3A_SLV_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_DBI_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_UASC_PCIE_GEN3B_SLV_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_MMC_CARD_HSI2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3A_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SSMT_PCIE_IA_GEN3B_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_P_HSI2_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_SI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_SUB_CTRL_A_G3X1_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_003_PCIE_SUB_CTRL_G3X1_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_QUADRA_G3X1_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PHY_UDBG_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_AXI_MI_LP_CPUCL0_HSI2_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_PIPE_PAL_PCIE_X1_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_AS_APB_PCIEPHY_0_HSI2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_AS_APB_PCIEPHY_0_HSI2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_AS_APB_PCIEPHY_0_HSI2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_AS_APB_PCIEPHY_0_HSI2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_AS_APB_PCIEPHY_0_HSI2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_AS_APB_PCIEPHY_0_HSI2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_BLK_HSI2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_BLK_HSI2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_BLK_HSI2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_BLK_HSI2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_BLK_HSI2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_BLK_HSI2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_HCI_SW_RST_PULSE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_HCI_SW_RST_PULSE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_HCI_SW_RST_PULSE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_HCI_SW_RST_PULSE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_HCI_SW_RST_PULSE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_HCI_SW_RST_PULSE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3A_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_HSI2_UID_PCIE_GEN3B_1_IPCLKPORT_PCIE_PHY_TOP_X1_INST_0_SF_PCIEPHY_X1_QCH_TM_WRAPPER_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D0_ISPFE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D0_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D0_ISPFE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D0_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D0_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D0_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SLH_AXI_MI_P_ISPFE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SLH_AXI_MI_P_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SLH_AXI_MI_P_ISPFE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SLH_AXI_MI_P_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SLH_AXI_MI_P_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SLH_AXI_MI_P_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSREG_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSREG_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSREG_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSREG_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSREG_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSREG_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_CMU_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_CMU_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_CMU_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_CMU_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_CMU_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_CMU_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_D_TZPC_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_D_TZPC_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_D_TZPC_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_D_TZPC_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_D_TZPC_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_D_TZPC_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D3_ISPFE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D3_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D3_ISPFE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D3_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D3_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D3_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_GPC_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_GPC_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_GPC_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_GPC_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_GPC_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_GPC_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_AD_APB_SYSMMU_S0_ISPFE_S1_NS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_AD_APB_SYSMMU_S0_ISPFE_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_AD_APB_SYSMMU_S0_ISPFE_S1_NS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_AD_APB_SYSMMU_S0_ISPFE_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_AD_APB_SYSMMU_S0_ISPFE_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_AD_APB_SYSMMU_S0_ISPFE_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D0_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_PPMU_D1_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S1_PMMU0_ISPFE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S1_PMMU0_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S1_PMMU0_ISPFE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S1_PMMU0_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S1_PMMU0_ISPFE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S1_PMMU0_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D1_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SSMT_D0_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU1_ISPFE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU1_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU1_ISPFE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU1_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU1_ISPFE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU1_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_ISPFE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_ISPFE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_ISPFE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S2_PMMU0_ISPFE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S2_PMMU0_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S2_PMMU0_ISPFE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S2_PMMU0_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S2_PMMU0_ISPFE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S2_PMMU0_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_XIU_D0_ISPFE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_XIU_D0_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_XIU_D0_ISPFE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_XIU_D0_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_XIU_D0_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_XIU_D0_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS7_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS7_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D1_ISPFE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D1_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D1_ISPFE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D1_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D1_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D1_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU0_ISPFE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU0_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU0_ISPFE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU0_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU0_ISPFE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_SYSMMU_S0_PMMU0_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D2_ISPFE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D2_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D2_ISPFE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D2_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D2_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_LH_AXI_SI_D2_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_ISPFE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_ISPFE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_ISPFE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_ISPFE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_ISPFE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_ISPFE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D0_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D1_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D3_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPFE_UID_QE_D2_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS8_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS8),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS8_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS8),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS8),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS9_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS9),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS9_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS9),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS9_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS9),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS10_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS10),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS10_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS10),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS10),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS11_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS11),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS11_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS11),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS11_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS11),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D2_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SSMT_D3_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D2_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_PPMU_D3_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_SR_CLK_ISPFE_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D1_ISPFE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D1_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D1_ISPFE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D1_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D1_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D1_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D2_ISPFE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D2_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D2_ISPFE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D2_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D2_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_XIU_D2_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S1_ISPFE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S1_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S1_ISPFE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S1_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S1_ISPFE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S1_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S2_ISPFE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S2_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S2_ISPFE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S2_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S2_ISPFE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_SYSMMU_S2_ISPFE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_REF_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_REF),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_REF_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_REF),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_REF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_ISPFE_IPCLKPORT_CLK_REF),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_SI_IP_ISPFE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_SI_IP_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_SI_IP_ISPFE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_SI_IP_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_SI_IP_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_SI_IP_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_MI_IP_ISPFE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_MI_IP_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_MI_IP_ISPFE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_MI_IP_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_MI_IP_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_LH_AXI_MI_IP_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS7_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS7),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS7_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS7),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS7),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS8_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS8),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS8_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS8),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS8),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS9_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS9),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS9_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS9),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS9_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS9),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS10_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS10),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS10_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS10),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS10),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS11_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS11),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS11_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS11),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS11_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS11),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_PHY_S_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_PHY_S_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_PHY_S_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_PHY_S_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_PHY_S_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_PHY_S_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_DCPHY_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_DCPHY_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_DCPHY_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_DCPHY_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_DCPHY_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_DCPHY_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPTOP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPTOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPTOP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPTOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPTOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_OSCCLK_IPTOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPTOP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPTOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPTOP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPTOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPTOP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_RSTNSYNC_CLK_ISPFE_NOCD_IPTOP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_UASC_ISPFE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_BAAW_ISPFE_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_BAAW_ISPFE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_BAAW_ISPFE_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_BAAW_ISPFE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_BAAW_ISPFE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_BAAW_ISPFE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_BLK_ISPFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_BLK_ISPFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_BLK_ISPFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_BLK_ISPFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPFE_UID_BLK_ISPFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPFE_UID_BLK_ISPFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AXI_SI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GPC_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D2_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LH_AST_MI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D3_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D6_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D3_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D3_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D4_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D5_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_PPMU_D6_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D4_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D5_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SSMT_D6_MCSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_C2R_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D2_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D4_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_QE_D5_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_LH_AXI_SI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SSMT_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_GPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LH_AXI_MI_P_MIF_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_P_MIF_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_GPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_GEN_WREN_SECURE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_LH_AXI_SI_P_MIF_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_GIC_IPCLKPORT_GICCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_SUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_TMU_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_DIT_IPCLKPORT_ICLKL2A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PPMU_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_DIT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_PDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SPDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_GPC_MISC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_AD_APB_PUF_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_ID_SC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_SI_ID_SC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_PUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_QE_SC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_RSTNSYNC_CLK_MISC_SC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_GIC_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_GIC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_GIC_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_GIC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_GIC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_LH_AXI_MI_P_MISC_GIC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_SPDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_PDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MISC_UID_SSMT_DIT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_PDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_QE_SPDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_PDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SSMT_SPDMA1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_GIC_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_GIC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_GIC_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_GIC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_GIC_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_P_MISC_GIC_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_SC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_SC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_SC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_SC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_SC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_SC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_SC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_SC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_BLK_MISC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_BLK_MISC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_BLK_MISC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_BLK_MISC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_BLK_MISC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_BLK_MISC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_SUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_SUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_SUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_SUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_SUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_SUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_V41_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_V41_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_V41_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_V41_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_V41_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_MCT_V41_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GPC_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_ALIVE_P_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPMU_NOCL0_CPUCL0_P_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M2_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M3_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1B_M0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CB_TOP_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_D_NOCL0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D2_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D3_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_CPUCL0_D1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_P_NOCL0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLC_CH_TOP_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_CPUCL0_D0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1A_M0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_GRAY2BIN_ATB_TSVALUE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_MI_G_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_DBG_CC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_EH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_ALIVE_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_GIC_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_GIC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_GIC_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_GIC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_GIC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_GIC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MIF3_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_MISC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_PERIC1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_SI_T_SLC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_ALIVE_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_GIC_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_GIC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_GIC_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_GIC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_GIC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_GIC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MIF3_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_MISC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_PERIC1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_BDU_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ATB_MI_T_SLC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1B_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1A_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL1B_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AA_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AA_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AA_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AA_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AA_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AA_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D2_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D2_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D3_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D3_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D3_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D3_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D3_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D3_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AB_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AB_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AB_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AB_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AB_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_SI_G_NOCL2AB_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2AB_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D0_NOCL0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_SI_D1_NOCL0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL1B_M0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_DP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_S3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_NOCL0_IOC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_SI_P_EH_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_EH_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AXI_MI_P_CPUCL0_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH2_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH3_IPCLKPORT_I_DCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC2_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC3_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC3_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC3_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC3_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC3_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LD_SLC3_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_NOCL0_IO1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLC_CH1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_DCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_DCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_DCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_DCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_DCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC1_DCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_DCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_DCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_DCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_DCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_DCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC2_DCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_DCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_DCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_DCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_DCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_DCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC3_DCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_ACLK_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_ACLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_ACLK_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_ACLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_ACLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_ACLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_DCLK_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_DCLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_DCLK_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_DCLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_DCLK_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_SLC_DCLK_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D0_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_ACEL_MI_D0_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_D_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_SYSREG_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_D_TZPC_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AXI_SI_P_G3D_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_GPC_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AB_S1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D2_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D3_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_TREX_P_NOCL1A_IPCLKPORT_ACLK_P_NOCL1A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_NOCL2AA_S0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_G3D_D0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_PPC_TPU_D0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1A_UID_RSTNSYNC_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_AUR_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_AUR_D0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_MI_G_NOCL1A_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AST_SI_G_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_AUR_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_G3D_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_SI_P_TPU_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_P_TPU_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCD_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_RSTNSYNC_SR_CLK_NOCL1A_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_AUR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_AUR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_TPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_TPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D0_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_AUR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_AUR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_AUR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_AUR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_TPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_TPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_ACEL_MI_D1_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_MI_D_G3DMMU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_MI_D_G3DMMU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_MI_D_G3DMMU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_MI_D_G3DMMU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_MI_D_G3DMMU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_MI_D_G3DMMU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D0_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D1_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D2_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_SI_D3_NOCL1A_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_NOCL2AB_S0_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_TPU_D1_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPMU_NOCL1A_M3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_NOCL1A_CMU_NOCL1A_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_G3DMMU_D_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_PPC_BW_D_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_TAXI_MI_P_NOCL0_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D_BW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D_BW_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D_BW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_LH_AXI_MI_D_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_BW_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_BW_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_BW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1A_UID_SLH_AXI_SI_P_BW_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_NOCL1B_CMU_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_D_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_D_TZPC_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_D_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_AOC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_GSA_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_SI_P_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_SYSREG_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_ACLK_P_NOCL1B),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_TREX_P_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_GPC_NOCL1B_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AXI_MI_G_CSSYS_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_EVENT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_PPC_AOC_CYCLE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL1B_UID_RSTNSYNC_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_MI_G_NOCL1B_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AST_SI_G_NOCL1B_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_AOC_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_AOC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_GSA_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_GSA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_MI_P_HSI1_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_SLH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_AXI_SI_G_CSSYS_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCD_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_RSTNSYNC_SR_CLK_NOCL1B_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_PPMU_NOCL1B_M0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_SI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_SI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_SI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_SI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_SI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_SI_D_NOCL1B_NOCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_LH_TAXI_MI_P_NOCL0_NOCL1B_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL1B_UID_BLK_NOCL1B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_NOCL2AA_CMU_NOCL2AA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_NOCL2AA_CMU_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_NOCL2AA_CMU_NOCL2AA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_NOCL2AA_CMU_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_NOCL2AA_CMU_NOCL2AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_NOCL2AA_CMU_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_SYSREG_NOCL2AA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_SYSREG_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_SYSREG_NOCL2AA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_SYSREG_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_SYSREG_NOCL2AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_SYSREG_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_RSTNSYNC_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_ACEL_MI_D_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_ISPFE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_ISPFE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_SI_P_HSI2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_ISPFE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_ISPFE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_ISPFE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_ISPFE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_D_TZPC_NOCL2AA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_D_TZPC_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_D_TZPC_NOCL2AA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_D_TZPC_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_D_TZPC_NOCL2AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_D_TZPC_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_D_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_GPC_NOCL2AA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_GPC_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_GPC_NOCL2AA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_GPC_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_GPC_NOCL2AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_GPC_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D6_RGBP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D6_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D6_RGBP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D6_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D6_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D6_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D5_RGBP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D5_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D5_RGBP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D5_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D5_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D5_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D0_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D1_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_ISPFE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_ISPFE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_RGBP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_RGBP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D2_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_RGBP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_RGBP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D3_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D4_RGBP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D4_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D4_RGBP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D4_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D4_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_LH_AXI_MI_D4_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_ACLK_P_NOCL2AA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_ACLK_P_NOCL2AA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_ACLK_P_NOCL2AA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_ACLK_P_NOCL2AA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_ACLK_P_NOCL2AA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NOCL2AA_UID_TREX_P_NOCL2AA_IPCLKPORT_ACLK_P_NOCL2AA),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_MI_G_NOCL2AA_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_MI_G_NOCL2AA_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_MI_G_NOCL2AA_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_MI_G_NOCL2AA_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_MI_G_NOCL2AA_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_MI_G_NOCL2AA_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AST_SI_G_NOCL2AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_AXI_MI_P_HSI2_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_ISPFE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_ISPFE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_ISPFE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_ISPFE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_RSTNSYNC_SR_CLK_NOCL2AA_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_PPMU_NOCL2AA_M1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_MI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_MI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_MI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_MI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_MI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_MI_P_NOCL0_NOCL2AA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_BLK_NOCL2AA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_BLK_NOCL2AA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_BLK_NOCL2AA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_BLK_NOCL2AA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_BLK_NOCL2AA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AA_UID_BLK_NOCL2AA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_NOCL2AB_CMU_NOCL2AB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_NOCL2AB_CMU_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_NOCL2AB_CMU_NOCL2AB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_NOCL2AB_CMU_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_NOCL2AB_CMU_NOCL2AB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_NOCL2AB_CMU_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_D_TZPC_NOCL2AB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_D_TZPC_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_D_TZPC_NOCL2AB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_D_TZPC_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_D_TZPC_NOCL2AB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_D_TZPC_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_GPC_NOCL2AB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_GPC_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_GPC_NOCL2AB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_GPC_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_GPC_NOCL2AB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_GPC_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SYSREG_NOCL2AB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SYSREG_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SYSREG_NOCL2AB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SYSREG_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SYSREG_NOCL2AB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SYSREG_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_D_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_ACLK_P_NOCL2AB_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_ACLK_P_NOCL2AB),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_ACLK_P_NOCL2AB_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_ACLK_P_NOCL2AB),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_ACLK_P_NOCL2AB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_ACLK_P_NOCL2AB),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_TREX_P_NOCL2AB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_PPMU_NOCL2AB_M1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_GSE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_GSE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_GSE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D3_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_MI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_MI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_MI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_MI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_MI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_MI_P_NOCL0_NOCL2AB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_MI_G_NOCL2AB_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_MI_G_NOCL2AB_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_MI_G_NOCL2AB_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_MI_G_NOCL2AB_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_MI_G_NOCL2AB_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_MI_G_NOCL2AB_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AST_SI_G_NOCL2AB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GSE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GSE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GSE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_SR_CLK_NOCL2AB_NOCD_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_RSTNSYNC_CLK_NOCL2AB_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D5_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D5_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D5_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D5_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D5_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D5_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D4_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_ACEL_MI_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_LH_AXI_MI_D2_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_BLK_NOCL2AB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_BLK_NOCL2AB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_BLK_NOCL2AB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_BLK_NOCL2AB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_BLK_NOCL2AB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NOCL2AB_UID_BLK_NOCL2AB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI3_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI4_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI5_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LH_AXI_MI_P_PERIC0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI1_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI0_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI2_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI6_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI1_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI2_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI3_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI4_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI5_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI6_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C3_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C4_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C5_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C6_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI0_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI14_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_LH_AXI_SI_P_PERIC0_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LH_AXI_MI_P_PERIC1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI0_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI9_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI0_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI9_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PWM_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_LH_AXI_SI_P_PERIC1_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_CMU_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_CMU_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_CMU_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_CMU_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_CMU_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_CMU_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_AD_APB_RGBP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_GPC_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_GPC_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_GPC_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_GPC_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_GPC_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_GPC_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D0_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_RGBP_UID_LH_AXI_SI_D1_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D0_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_AD_APB_MCFP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D0_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D2_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D3_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D4_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_PPMU_D5_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_RGBP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_RGBP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU0_RGBP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU0_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU0_RGBP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU0_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU0_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU0_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU1_RGBP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU1_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU1_RGBP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU1_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU1_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU1_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU2_RGBP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU2_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU2_RGBP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU2_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU2_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU2_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU3_RGBP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU3_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU3_RGBP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU3_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU3_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU3_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU4_RGBP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU4_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU4_RGBP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU4_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU4_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SYSMMU_S1_PMMU4_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D2_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D3_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D4_RGBP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D4_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D4_RGBP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D4_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D4_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D4_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D5_RGBP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D5_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D5_RGBP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D5_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D5_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D5_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D6_RGBP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D6_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D6_RGBP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D6_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D6_RGBP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_D6_RGBP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_LD_RGBP_GDC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_LD_RGBP_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_LD_RGBP_GDC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_LD_RGBP_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_LD_RGBP_GDC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AXI_SI_LD_RGBP_GDC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_MCFP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D1_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D0_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D2_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D3_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D4_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_SSMT_D5_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D1_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D2_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D3_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_RGBP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D4_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D5_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D6_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D7_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D8_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D9_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D11_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_I_RGBP_MCFP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_I_RGBP_MCFP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_I_RGBP_MCFP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_I_RGBP_MCFP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_I_RGBP_MCFP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_I_RGBP_MCFP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_MI_I_RGBP_MCFP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_MI_I_RGBP_MCFP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_MI_I_RGBP_MCFP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_MI_I_RGBP_MCFP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_MI_I_RGBP_MCFP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_MI_I_RGBP_MCFP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_LH_AST_SI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_RGBP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_RGBP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_MCFP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_MCFP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_MCFP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_MCFP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_MCFP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_MCFP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_MCFP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_MCFP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_MCFP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_MCFP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_MCFP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_MCFP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_QE_D10_MCFP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_RGBP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_RGBP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_RGBP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_RGBP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D4_RGBP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D4_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D4_RGBP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D4_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D4_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D4_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D5_RGBP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D5_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D5_RGBP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D5_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D5_RGBP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_RGBP_UID_XIU_D5_RGBP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_LH_AXI_MI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_SLH_AXI_MI_LG_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_LH_AXI_SI_LG_SCAN2DRAM_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_AD_APB_GTNR_MERGE_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_AD_APB_GTNR_MERGE_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_AD_APB_GTNR_MERGE_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_AD_APB_GTNR_MERGE_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_AD_APB_GTNR_MERGE_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_AD_APB_GTNR_MERGE_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SLH_AXI_MI_P_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D0_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D1_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S0_PMMU0_TNR_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S0_PMMU0_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S0_PMMU0_TNR_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S0_PMMU0_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S0_PMMU0_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S0_PMMU0_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_MERGE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_MERGE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_MERGE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_MERGE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_MERGE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_MERGE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_MI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D2_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AXI_SI_D3_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D3_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU2_TNR_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU2_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU2_TNR_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU2_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU2_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU2_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU1_TNR_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU1_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU1_TNR_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU1_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU1_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU1_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_QE_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D0_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D1_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D2_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SSMT_D3_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU0_TNR_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU0_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU0_TNR_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU0_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU0_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_S1_PMMU0_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_GPC_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TNR_UID_LH_AST_SI_L_OTF_TNR_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D8_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D9_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_MERGE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_MERGE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_MERGE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_MERGE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_MERGE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_MERGE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_PMMU1_TNR_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_PMMU1_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_PMMU1_TNR_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_PMMU1_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_PMMU1_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_PMMU1_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D4_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D4_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D4_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D2_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D2_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D2_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D3_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D3_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D3_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_MERGE_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D4_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D4_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D8_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D9_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D4_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D5_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D6_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D7_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D8_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D9_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_TNR_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_TNR_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S0_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S1_TNR_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S1_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S1_TNR_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S1_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S1_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S1_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D6_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D6_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D6_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D6_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_ALIGN_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_ALIGN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_ALIGN_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_ALIGN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_ALIGN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_ALIGN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_ALIGN_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_ALIGN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_ALIGN_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_ALIGN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_ALIGN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_SR_CLK_TNR_ALIGN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_AD_APB_GTNR_ALIGN_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_AD_APB_GTNR_ALIGN_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_AD_APB_GTNR_ALIGN_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_AD_APB_GTNR_ALIGN_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_AD_APB_GTNR_ALIGN_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_AD_APB_GTNR_ALIGN_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D10_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D11_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_ALIGN_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_ALIGN_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_ALIGN_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_ALIGN_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_ALIGN_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_GTNR_ALIGN_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D10_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SSMT_D11_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D10_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_PPMU_D11_TNRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D10_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D10_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D10_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D10_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D10_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D10_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D2_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D3_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_QE_D4_TNR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_PMMU0_TNR_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_PMMU0_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_PMMU0_TNR_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_PMMU0_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_PMMU0_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_PMMU0_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_TNR_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_TNR_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_SYSMMU_S2_TNR_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D7_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D7_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D7_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D7_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D11_TNR_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D11_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D11_TNR_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D11_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D11_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_XIU_D11_TNR_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D5_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D5_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D5_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D5_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D5_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_LH_AXI_SI_D5_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_BLK_TNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_BLK_TNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_BLK_TNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_BLK_TNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TNR_UID_BLK_TNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TNR_UID_BLK_TNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_CMU_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_AXI_MI_P_TPU_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_D_TZPC_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D0_TPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D0_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D0_TPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D0_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D0_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ACEL_SI_D0_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSREG_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_S0_PMMU0_TPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_S0_PMMU0_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_S0_PMMU0_TPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_S0_PMMU0_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_S0_PMMU0_TPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SYSMMU_S0_PMMU0_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_PPMU_D0_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_SSMT_D0_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_GPC_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_S1_NS_TPU_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_S1_NS_TPU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_S1_NS_TPU_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_S1_NS_TPU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_S1_NS_TPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_AS_APB_SYSMMU_S1_NS_TPU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ADM_DAP_G_TPU_IPCLKPORT_DAPCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ADM_DAP_G_TPU_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ADM_DAP_G_TPU_IPCLKPORT_DAPCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ADM_DAP_G_TPU_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ADM_DAP_G_TPU_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ADM_DAP_G_TPU_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_AXI_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_MI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_ASYNC_APB_INT_TPU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT0_TPU_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_LH_ATB_SI_LT1_TPU_CPUCL0_CD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_TPU_CTL_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TPU_UID_RSTNSYNC_CLK_TPU_DD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_TPUCTL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_SLH_AXI_MI_P_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_LH_AXI_SI_P_TPU_CU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_AXI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_CLK_TPU_APB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_LH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_LH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_LH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_NOCP_LH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_XIU_D_TPU_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_XIU_D_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_XIU_D_TPU_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_XIU_D_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_XIU_D_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_XIU_D_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_SSMT_D1_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_PPMU_D1_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_PMMU1_TPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_PMMU1_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_PMMU1_TPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_PMMU1_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_PMMU1_TPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_PMMU1_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_TPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_TPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_TPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_SYSMMU_S0_TPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_LH_ACEL_SI_D1_TPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_LH_ACEL_SI_D1_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_LH_ACEL_SI_D1_TPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_LH_ACEL_SI_D1_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_LH_ACEL_SI_D1_TPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_LH_ACEL_SI_D1_TPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_APBIF_TPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_APBIF_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_APBIF_TPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_APBIF_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_APBIF_TPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_APBIF_TPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_TPU_IPCLKPORT_CH_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_TPU_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_TPU_IPCLKPORT_CH_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_TPU_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_TPU_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_ADD_TPU_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_TPU_IPCLKPORT_DBG_UART_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_RSTNSYNC_SR_CLK_TPU_TPUCTL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_DAPAPBAP_TPU_IPCLKPORT_DAPCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_DAPAPBAP_TPU_IPCLKPORT_DAPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_DAPAPBAP_TPU_IPCLKPORT_DAPCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_DAPAPBAP_TPU_IPCLKPORT_DAPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_DAPAPBAP_TPU_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_DAPAPBAP_TPU_IPCLKPORT_DAPCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_BLK_TPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_BLK_TPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_BLK_TPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_BLK_TPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TPU_UID_BLK_TPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TPU_UID_BLK_TPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_GPC_YUVP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_GPC_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_GPC_YUVP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_GPC_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_GPC_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_GPC_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AXI_SI_D_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SSMT_D0_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_MI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_MI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_MI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_MI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_MI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_MI_L_OTF_RGBP_YUVP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_GSE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_LH_AST_SI_L_OTF_YUVP_TNR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_YUVP_UID_QE_D0_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_CMU_YUVP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_CMU_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_CMU_YUVP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_CMU_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_CMU_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_CMU_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D1_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D1_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_PPMU_D4_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_SSMT_D4_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_QE_D4_YUVP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_OTP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HSI0_USBDPDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HSI0_USBDPDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MIF_NOCD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MIF_NOCD),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF_NOCD_S2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF_NOCD_S2D),
	SFR_ACCESS(QCH_CON_AOC_CMU_AOC_QCH_ENABLE, 0, 1, QCH_CON_AOC_CMU_AOC_QCH),
	SFR_ACCESS(QCH_CON_AOC_CMU_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_AOC_CMU_AOC_QCH),
	SFR_ACCESS(QCH_CON_AOC_CMU_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_AOC_CMU_AOC_QCH),
	SFR_ACCESS(QCH_CON_AOC_SYSCTRL_APB_QCH_ENABLE, 0, 1, QCH_CON_AOC_SYSCTRL_APB_QCH),
	SFR_ACCESS(QCH_CON_AOC_SYSCTRL_APB_QCH_CLOCK_REQ, 1, 1, QCH_CON_AOC_SYSCTRL_APB_QCH),
	SFR_ACCESS(QCH_CON_AOC_SYSCTRL_APB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_AOC_SYSCTRL_APB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_AOC_QCH_ENABLE, 0, 1, QCH_CON_BAAW_AOC_QCH),
	SFR_ACCESS(QCH_CON_BAAW_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_AOC_QCH),
	SFR_ACCESS(QCH_CON_BAAW_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_AOC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AOC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_AOC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_AOC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_AOC_QCH),
	SFR_ACCESS(QCH_CON_GPC_AOC_QCH_ENABLE, 0, 1, QCH_CON_GPC_AOC_QCH),
	SFR_ACCESS(QCH_CON_GPC_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_AOC_QCH),
	SFR_ACCESS(QCH_CON_GPC_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_LT_AOC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AOC_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_LT_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_LT_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_LT_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_LT_AOC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LD_HSI0_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LD_HSI1_AOC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LD_HSI1_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LD_HSI1_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LD_HSI1_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LD_HSI1_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LD_HSI1_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_AOC_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_AOC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_AOC_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_AOC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_AOC_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_AOC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_AOC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_AOC_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_AOC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_AOC_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_AOC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_AOC_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_AOC_CU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AOC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_AOC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_AOC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_AOC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_PCIE_QCH_ENABLE, 0, 1, QCH_CON_PPMU_PCIE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_PCIE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_PCIE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_PCIE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_PCIE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_USB_QCH_ENABLE, 0, 1, QCH_CON_PPMU_USB_QCH),
	SFR_ACCESS(QCH_CON_PPMU_USB_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_USB_QCH),
	SFR_ACCESS(QCH_CON_PPMU_USB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_USB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LG_ALIVE_AOC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_LG_ALIVE_AOC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LG_ALIVE_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_LG_ALIVE_AOC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LG_ALIVE_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_LG_ALIVE_AOC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_AOC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_AOC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_AOC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_AOC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_AOC_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_LP_AOC_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_AOC_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_LP_AOC_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_AOC_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_LP_AOC_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_AOC_HSI0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_LP_AOC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_AOC_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_LP_AOC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_AOC_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_LP_AOC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_AOC_HSI1_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_LP_AOC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_AOC_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_LP_AOC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_AOC_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_LP_AOC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_AOC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_AOC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_AOC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_AOC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_AOC_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_AOC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_AOC_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_AOC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_AOC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_AOC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU_AOC_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU_AOC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU_AOC_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU_AOC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU_AOC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU_AOC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSREG_AOC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_AOC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_AOC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_AOC_QCH),
	SFR_ACCESS(QCH_CON_UASC_AOC_QCH_ENABLE, 0, 1, QCH_CON_UASC_AOC_QCH),
	SFR_ACCESS(QCH_CON_UASC_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_AOC_QCH),
	SFR_ACCESS(QCH_CON_UASC_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_AOC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_CUSTOM_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_GPIO_CUSTOM_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_CUSTOM_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_GPIO_CUSTOM_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_CUSTOM_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_GPIO_CUSTOM_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_GPIO_FAR_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_ENABLE, 0, 1, QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH),
	SFR_ACCESS(QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_ENABLE, 0, 1, QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH),
	SFR_ACCESS(QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH),
	SFR_ACCESS(QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH),
	SFR_ACCESS(QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_ENABLE, 0, 1, QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH),
	SFR_ACCESS(QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH),
	SFR_ACCESS(QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_ENABLE, 0, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_DMA_QCH_ENABLE, 0, 1, QCH_CON_APM_DMA_QCH),
	SFR_ACCESS(QCH_CON_APM_DMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_APM_DMA_QCH),
	SFR_ACCESS(QCH_CON_APM_DMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APM_DMA_QCH),
	SFR_ACCESS(QCH_CON_APM_I3C_PMIC_QCH_P_ENABLE, 0, 1, QCH_CON_APM_I3C_PMIC_QCH_P),
	SFR_ACCESS(QCH_CON_APM_I3C_PMIC_QCH_P_CLOCK_REQ, 1, 1, QCH_CON_APM_I3C_PMIC_QCH_P),
	SFR_ACCESS(QCH_CON_APM_I3C_PMIC_QCH_P_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APM_I3C_PMIC_QCH_P),
	SFR_ACCESS(DMYQCH_CON_APM_I3C_PMIC_QCH_S_ENABLE, 0, 1, DMYQCH_CON_APM_I3C_PMIC_QCH_S),
	SFR_ACCESS(DMYQCH_CON_APM_I3C_PMIC_QCH_S_CLOCK_REQ, 1, 1, DMYQCH_CON_APM_I3C_PMIC_QCH_S),
	SFR_ACCESS(DMYQCH_CON_APM_I3C_PMIC_QCH_S_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_APM_I3C_PMIC_QCH_S),
	SFR_ACCESS(QCH_CON_APM_USI0_UART_QCH_ENABLE, 0, 1, QCH_CON_APM_USI0_UART_QCH),
	SFR_ACCESS(QCH_CON_APM_USI0_UART_QCH_CLOCK_REQ, 1, 1, QCH_CON_APM_USI0_UART_QCH),
	SFR_ACCESS(QCH_CON_APM_USI0_UART_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APM_USI0_UART_QCH),
	SFR_ACCESS(QCH_CON_APM_USI0_USI_QCH_ENABLE, 0, 1, QCH_CON_APM_USI0_USI_QCH),
	SFR_ACCESS(QCH_CON_APM_USI0_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_APM_USI0_USI_QCH),
	SFR_ACCESS(QCH_CON_APM_USI0_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APM_USI0_USI_QCH),
	SFR_ACCESS(QCH_CON_APM_USI1_UART_INT_QCH_ENABLE, 0, 1, QCH_CON_APM_USI1_UART_INT_QCH),
	SFR_ACCESS(QCH_CON_APM_USI1_UART_INT_QCH_CLOCK_REQ, 1, 1, QCH_CON_APM_USI1_UART_INT_QCH),
	SFR_ACCESS(QCH_CON_APM_USI1_UART_INT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APM_USI1_UART_INT_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_APM_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_APM_CUSTOM_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_APM_CUSTOM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_APM_CUSTOM_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_APM_CUSTOM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_APM_CUSTOM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_APM_CUSTOM_QCH),
	SFR_ACCESS(QCH_CON_GPC_APM_QCH_ENABLE, 0, 1, QCH_CON_GPC_APM_QCH),
	SFR_ACCESS(QCH_CON_GPC_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_APM_QCH),
	SFR_ACCESS(QCH_CON_GPC_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_APM_QCH),
	SFR_ACCESS(QCH_CON_GPC_APM_CUSTOM_QCH_ENABLE, 0, 1, QCH_CON_GPC_APM_CUSTOM_QCH),
	SFR_ACCESS(QCH_CON_GPC_APM_CUSTOM_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_APM_CUSTOM_QCH),
	SFR_ACCESS(QCH_CON_GPC_APM_CUSTOM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_APM_CUSTOM_QCH),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE, 0, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE, 0, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ, 1, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_ENABLE, 0, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_SWD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IG_SWD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_SWD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IG_SWD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_SWD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IG_SWD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LP_AOC_ALIVE_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_ALIVE_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LP_AOC_ALIVE_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_ALIVE_CU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AOC_AURCORE0_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AOC_AURCORE0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AOC_AURCORE0_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AOC_AURCORE0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AOC_AURCORE0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AOC_AURCORE0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AOC_AURCORE1_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AOC_AURCORE1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AOC_AURCORE1_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AOC_AURCORE1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AOC_AURCORE1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AOC_AURCORE1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AOC_AURCORE2_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AOC_AURCORE2_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AOC_AURCORE2_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AOC_AURCORE2_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AOC_AURCORE2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AOC_AURCORE2_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AOC_AURMCU_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AOC_AURMCU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AOC_AURMCU_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AOC_AURMCU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AOC_AURMCU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AOC_AURMCU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AOC_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_AOC_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_AOC_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_AOC_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AUR_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_AUR_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_AUR_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_AUR_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AURMCU_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_AURMCU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AURMCU_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_AURMCU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AURMCU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_AURMCU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_GSA_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_GSA_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_GSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_GSA_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_GSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_GSA_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_SWD_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_SWD_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_SWD_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_SWD_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_SWD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_SWD_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_TPU_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_TPU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_TPU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_TPU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AOCA32_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_AOCA32_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AOCA32_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_AOCA32_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AOCA32_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_AOCA32_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AOCF1_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_AOCF1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AOCF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_AOCF1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AOCF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_AOCF1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AOCP6_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_AOCP6_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AOCP6_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_AOCP6_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AOCP6_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_AOCP6_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURCORE0_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_AURCORE0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURCORE0_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_AURCORE0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURCORE0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_AURCORE0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURCORE1_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_AURCORE1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURCORE1_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_AURCORE1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURCORE1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_AURCORE1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURCORE2_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_AURCORE2_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURCORE2_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_AURCORE2_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURCORE2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_AURCORE2_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUNS0_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_AURMCUNS0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUNS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_AURMCUNS0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUNS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_AURMCUNS0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUNS1_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_AURMCUNS1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUNS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_AURMCUNS1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUNS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_AURMCUNS1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUNS2_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_AURMCUNS2_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUNS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_AURMCUNS2_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUNS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_AURMCUNS2_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUNS3_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_AURMCUNS3_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUNS3_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_AURMCUNS3_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUNS3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_AURMCUNS3_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUNS4_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_AURMCUNS4_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUNS4_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_AURMCUNS4_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUNS4_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_AURMCUNS4_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUTZ_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_AURMCUTZ_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUTZ_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_AURMCUTZ_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_AURMCUTZ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_AURMCUTZ_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_TPU_AURMCU_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_TPU_AURMCU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_TPU_AURMCU_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_TPU_AURMCU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_TPU_AURMCU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_TPU_AURMCU_QCH),
	SFR_ACCESS(QCH_CON_PMU_QCH_ENABLE, 0, 1, QCH_CON_PMU_QCH),
	SFR_ACCESS(QCH_CON_PMU_QCH_CLOCK_REQ, 1, 1, QCH_CON_PMU_QCH),
	SFR_ACCESS(QCH_CON_PMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PMU_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_ENABLE, 0, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ, 1, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_ENABLE, 0, 1, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ, 1, 1, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_APM_GREBE_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_RTC_QCH_ENABLE, 0, 1, QCH_CON_RTC_QCH),
	SFR_ACCESS(QCH_CON_RTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_RTC_QCH),
	SFR_ACCESS(QCH_CON_RTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RTC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_AOC_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_LP_AOC_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_AOC_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_LP_AOC_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_AOC_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_LP_AOC_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_LG_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_ALIVE_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_LP_ALIVE_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_ALIVE_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_LP_ALIVE_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LP_ALIVE_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_LP_ALIVE_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_LP_ALIVE_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_LP_ALIVE_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_LP_ALIVE_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_LP_ALIVE_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_LP_ALIVE_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_LP_ALIVE_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_GREBE_ENABLE, 0, 1, QCH_CON_SS_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_SS_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SS_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_DBG_ENABLE, 0, 1, QCH_CON_SS_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_DBG_CLOCK_REQ, 1, 1, QCH_CON_SS_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SS_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_CUSTOM_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_APM_CUSTOM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_CUSTOM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_APM_CUSTOM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_CUSTOM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_APM_CUSTOM_QCH),
	SFR_ACCESS(QCH_CON_TRTC_QCH_ENABLE, 0, 1, QCH_CON_TRTC_QCH),
	SFR_ACCESS(QCH_CON_TRTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_TRTC_QCH),
	SFR_ACCESS(QCH_CON_TRTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TRTC_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_ENABLE, 0, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_AUR_QCH_ENABLE, 0, 1, QCH_CON_ADD_APBIF_AUR_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_ADD_APBIF_AUR_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADD_APBIF_AUR_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_AUR_QCH_ENABLE, 0, 1, DMYQCH_CON_ADD_AUR_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_AUR_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADD_AUR_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADD_AUR_QCH),
	SFR_ACCESS(DMYQCH_CON_AUR_QCH_ENABLE, 0, 1, DMYQCH_CON_AUR_QCH),
	SFR_ACCESS(DMYQCH_CON_AUR_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_AUR_QCH),
	SFR_ACCESS(DMYQCH_CON_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_AUR_QCH),
	SFR_ACCESS(QCH_CON_AUR_CMU_AUR_QCH_ENABLE, 0, 1, QCH_CON_AUR_CMU_AUR_QCH),
	SFR_ACCESS(QCH_CON_AUR_CMU_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_AUR_CMU_AUR_QCH),
	SFR_ACCESS(QCH_CON_AUR_CMU_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_AUR_CMU_AUR_QCH),
	SFR_ACCESS(QCH_CON_BAAW_AUR_QCH_ENABLE, 0, 1, QCH_CON_BAAW_AUR_QCH),
	SFR_ACCESS(QCH_CON_BAAW_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_AUR_QCH),
	SFR_ACCESS(QCH_CON_BAAW_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_AUR_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AUR_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_AUR_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_AUR_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_AUR_QCH),
	SFR_ACCESS(QCH_CON_GPC_AUR_QCH_ENABLE, 0, 1, QCH_CON_GPC_AUR_QCH),
	SFR_ACCESS(QCH_CON_GPC_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_AUR_QCH),
	SFR_ACCESS(QCH_CON_GPC_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_AUR_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D0_AUR_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D0_AUR_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D0_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D0_AUR_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D0_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D0_AUR_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D1_AUR_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D1_AUR_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D1_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D1_AUR_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D1_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D1_AUR_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_AUR_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_AUR_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_AUR_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_AUR_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_AUR_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_AUR_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_AUR_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_AUR_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_AUR_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_AUR_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_AUR_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_AUR_CU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_AUR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_AUR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_AUR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_AUR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_AUR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_AUR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_AUR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_AUR_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_AUR_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_AUR_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_AUR_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_AUR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_AUR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_AUR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_AUR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_AUR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_AUR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_AUR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_AUR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_AUR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_P_AUR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_P_AUR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_P_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_P_AUR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_P_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_P_AUR_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_AUR_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_AUR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_AUR_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_AUR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_AUR_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_AUR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_AUR_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_AUR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_AUR_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_AUR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_AUR_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_AUR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_AUR_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU1_AUR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_AUR_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU1_AUR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_AUR_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU1_AUR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSREG_AUR_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_AUR_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_AUR_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_AUR_QCH),
	SFR_ACCESS(QCH_CON_UASC_P0_AUR_QCH_ENABLE, 0, 1, QCH_CON_UASC_P0_AUR_QCH),
	SFR_ACCESS(QCH_CON_UASC_P0_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_P0_AUR_QCH),
	SFR_ACCESS(QCH_CON_UASC_P0_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_P0_AUR_QCH),
	SFR_ACCESS(QCH_CON_UASC_P1_AUR_QCH_ENABLE, 0, 1, QCH_CON_UASC_P1_AUR_QCH),
	SFR_ACCESS(QCH_CON_UASC_P1_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_P1_AUR_QCH),
	SFR_ACCESS(QCH_CON_UASC_P1_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_P1_AUR_QCH),
	SFR_ACCESS(DMYQCH_CON_BW_QCH_ENABLE, 0, 1, DMYQCH_CON_BW_QCH),
	SFR_ACCESS(DMYQCH_CON_BW_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_BW_QCH),
	SFR_ACCESS(DMYQCH_CON_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_BW_QCH),
	SFR_ACCESS(QCH_CON_BW_CMU_BW_QCH_ENABLE, 0, 1, QCH_CON_BW_CMU_BW_QCH),
	SFR_ACCESS(QCH_CON_BW_CMU_BW_QCH_CLOCK_REQ, 1, 1, QCH_CON_BW_CMU_BW_QCH),
	SFR_ACCESS(QCH_CON_BW_CMU_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BW_CMU_BW_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BW_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_BW_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BW_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_BW_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_BW_QCH),
	SFR_ACCESS(QCH_CON_GPC_BW_QCH_ENABLE, 0, 1, QCH_CON_GPC_BW_QCH),
	SFR_ACCESS(QCH_CON_GPC_BW_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_BW_QCH),
	SFR_ACCESS(QCH_CON_GPC_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_BW_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_BW_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IP_BW_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_BW_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IP_BW_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IP_BW_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_BW_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D_BW_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_BW_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D_BW_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D_BW_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_BW_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IP_BW_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_BW_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IP_BW_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IP_BW_QCH),
	SFR_ACCESS(QCH_CON_PPMU_BW_QCH_ENABLE, 0, 1, QCH_CON_PPMU_BW_QCH),
	SFR_ACCESS(QCH_CON_PPMU_BW_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_BW_QCH),
	SFR_ACCESS(QCH_CON_PPMU_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_BW_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_BW_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_BW_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_BW_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_BW_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_BW_QCH),
	SFR_ACCESS(QCH_CON_SSMT_BW_QCH_ENABLE, 0, 1, QCH_CON_SSMT_BW_QCH),
	SFR_ACCESS(QCH_CON_SSMT_BW_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_BW_QCH),
	SFR_ACCESS(QCH_CON_SSMT_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_BW_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_BW_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_BW_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_BW_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_BW_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_BW_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_BW_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_BW_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_BW_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_BW_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_BW_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BW_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_BW_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BW_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_BW_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_BW_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BW_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_BW_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BW_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_BW_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_BW_QCH),
	SFR_ACCESS(QCH_CON_UASC_BW_QCH_ENABLE, 0, 1, QCH_CON_UASC_BW_QCH),
	SFR_ACCESS(QCH_CON_UASC_BW_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_BW_QCH),
	SFR_ACCESS(QCH_CON_UASC_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_BW_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK7),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_ENABLE, 0, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(QCH_CON_ADD0_APBIF_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_ADD0_APBIF_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_ADD0_APBIF_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_ADD0_APBIF_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_ADD0_APBIF_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADD0_APBIF_CPUCL0_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD0_CPUCL0_QCH_CH_ENABLE, 0, 1, DMYQCH_CON_ADD0_CPUCL0_QCH_CH),
	SFR_ACCESS(DMYQCH_CON_ADD0_CPUCL0_QCH_CH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADD0_CPUCL0_QCH_CH),
	SFR_ACCESS(DMYQCH_CON_ADD0_CPUCL0_QCH_CH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADD0_CPUCL0_QCH_CH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_SCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GIC_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_GIC),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GIC_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_GIC),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GIC_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_GIC),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PERIPH_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_PERIPH),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PERIPH_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_PERIPH),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PERIPH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_PERIPH),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PDBGCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PDBGCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GCLK0_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_GCLK0),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GCLK0_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_GCLK0),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GCLK0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_GCLK0),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_COMPLEX0_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_COMPLEX0),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_COMPLEX0_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_COMPLEX0),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_COMPLEX0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_COMPLEX0),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_CORE0_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_CORE0),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_CORE0_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_CORE0),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_CORE0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_CORE0),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_CORE1_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_CORE1),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_CORE1_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_CORE1),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_CORE1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_CORE1),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_COMPLEX1_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_COMPLEX1),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_COMPLEX1_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_COMPLEX1),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_COMPLEX1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_COMPLEX1),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_CORE2_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_CORE2),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_CORE2_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_CORE2),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_CORE2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_CORE2),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_CORE3_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_CORE3),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_CORE3_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_CORE3),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_CORE3_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_CORE3),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PPU_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_PPU),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PPU_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_PPU),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PPU_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_PPU),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE, 0, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_GPC_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_GPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_GPC_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_GPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D0_NOCL0_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D0_NOCL0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D0_NOCL0_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D0_NOCL0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D0_NOCL0_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D0_NOCL0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D1_NOCL0_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D1_NOCL0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D1_NOCL0_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D1_NOCL0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D1_NOCL0_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D1_NOCL0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_LD_EH_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_LD_EH_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_LD_EH_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_LD_EH_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_LD_EH_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_LD_EH_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D0_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D0_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D0_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D1_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D1_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D1_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D1_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D1_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D1_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D2_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D2_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D2_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D2_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D2_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D2_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D3_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D3_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D3_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D3_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D3_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D3_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_IT1_BOOKER_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_IT1_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_IT1_BOOKER_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_IT1_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_IT1_BOOKER_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_IT1_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AOC_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_LT_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_LT_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_LT_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_LT_AOC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_LT_AUR_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_G3D_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_LT_G3D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_G3D_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_LT_G3D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_G3D_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_LT_G3D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_BDU_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_BDU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_BDU_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_T_BDU_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_BDU_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_T_BDU_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_BDU_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_T_BDU_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_SLC_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_T_SLC_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_SLC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_T_SLC_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_SLC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_T_SLC_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_SLC_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_T_SLC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_SLC_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_T_SLC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_SLC_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_T_SLC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_IT1_BOOKER_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_IT1_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_IT1_BOOKER_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_IT1_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_IT1_BOOKER_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_IT1_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_LT_AOC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_LT_AUR_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_BDU_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_T_BDU_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_BDU_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_T_BDU_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_BDU_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_T_BDU_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_SLC_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_T_SLC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_SLC_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_T_SLC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_SLC_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_T_SLC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_G_CSSYS_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_ID_PPU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_ID_PPU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_ID_PPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_ID_PPU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_ID_PPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_ID_PPU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_BOOKER_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IG_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_BOOKER_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IG_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_BOOKER_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IG_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IG_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IG_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IG_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_HSI0_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IG_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IG_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IG_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_STM_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IG_STM_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_STM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IG_STM_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IG_STM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IG_STM_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_BOOKER_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IP_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_BOOKER_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IP_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_BOOKER_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IP_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LP_ALIVE_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_G_CSSYS_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_ID_PPU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_ID_PPU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_ID_PPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_ID_PPU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_ID_PPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_ID_PPU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IG_BOOKER_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IG_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IG_BOOKER_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IG_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IG_BOOKER_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IG_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IG_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IG_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IG_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IG_HSI0_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IG_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IG_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IG_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IG_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IG_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IG_STM_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IG_STM_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IG_STM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IG_STM_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IG_STM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IG_STM_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_BOOKER_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IP_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_BOOKER_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IP_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_BOOKER_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IP_BOOKER_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_CPUCL1_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IP_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_CPUCL1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IP_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IP_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_CPUCL2_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IP_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_CPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IP_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IP_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LP_ALIVE_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_CPUCL0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_CPUCL0_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_CPUCL0_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_CPUCL0_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_CPUCL0_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_CPUCL0_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_CPUCL0_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH_ENABLE, 0, 1, QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH_ENABLE, 0, 1, QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH_ENABLE, 0, 1, QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH_ENABLE, 0, 1, QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_D0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL0_D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL0_D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL0_D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_D1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL0_D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL0_D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL0_D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_D2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL0_D2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_D2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL0_D2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_D2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL0_D2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_D3_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL0_D3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_D3_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL0_D3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_D3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL0_D3_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_CLUSTER0_ICN_NSRESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CLUSTER0_NPRESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_CLUSTER0_NPRESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CLUSTER0_NPRESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_CLUSTER0_NPRESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CLUSTER0_NPRESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_CLUSTER0_NPRESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CLUSTER0_NRESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_CLUSTER0_NRESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CLUSTER0_NRESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_CLUSTER0_NRESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CLUSTER0_NRESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_CLUSTER0_NRESET_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_S0_CPUCL0_QCH_S0_ENABLE, 0, 1, QCH_CON_S2MPU_S0_CPUCL0_QCH_S0),
	SFR_ACCESS(QCH_CON_S2MPU_S0_CPUCL0_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_S2MPU_S0_CPUCL0_QCH_S0),
	SFR_ACCESS(QCH_CON_S2MPU_S0_CPUCL0_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_S2MPU_S0_CPUCL0_QCH_S0),
	SFR_ACCESS(QCH_CON_S2MPU_S0_PMMU0_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_S2MPU_S0_PMMU0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_S0_PMMU0_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_S2MPU_S0_PMMU0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_S0_PMMU0_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_S2MPU_S0_PMMU0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_ALIVE_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_LP_ALIVE_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_ALIVE_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_LP_ALIVE_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_ALIVE_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_LP_ALIVE_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_G_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_G_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_LG_ETR_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_ADD1_APBIF_CPUCL1_QCH_ENABLE, 0, 1, QCH_CON_ADD1_APBIF_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_ADD1_APBIF_CPUCL1_QCH_CLOCK_REQ, 1, 1, QCH_CON_ADD1_APBIF_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_ADD1_APBIF_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADD1_APBIF_CPUCL1_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE, 0, 1, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CPUCL1_QCH_CORE4CLK_ENABLE, 0, 1, QCH_CON_CPUCL1_QCH_CORE4CLK),
	SFR_ACCESS(QCH_CON_CPUCL1_QCH_CORE4CLK_CLOCK_REQ, 1, 1, QCH_CON_CPUCL1_QCH_CORE4CLK),
	SFR_ACCESS(QCH_CON_CPUCL1_QCH_CORE4CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL1_QCH_CORE4CLK),
	SFR_ACCESS(QCH_CON_CPUCL1_QCH_CORE5CLK_ENABLE, 0, 1, QCH_CON_CPUCL1_QCH_CORE5CLK),
	SFR_ACCESS(QCH_CON_CPUCL1_QCH_CORE5CLK_CLOCK_REQ, 1, 1, QCH_CON_CPUCL1_QCH_CORE5CLK),
	SFR_ACCESS(QCH_CON_CPUCL1_QCH_CORE5CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL1_QCH_CORE5CLK),
	SFR_ACCESS(QCH_CON_CPUCL1_QCH_CORE6CLK_ENABLE, 0, 1, QCH_CON_CPUCL1_QCH_CORE6CLK),
	SFR_ACCESS(QCH_CON_CPUCL1_QCH_CORE6CLK_CLOCK_REQ, 1, 1, QCH_CON_CPUCL1_QCH_CORE6CLK),
	SFR_ACCESS(QCH_CON_CPUCL1_QCH_CORE6CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL1_QCH_CORE6CLK),
	SFR_ACCESS(QCH_CON_CPUCL1_QCH_CORE7CLK_ENABLE, 0, 1, QCH_CON_CPUCL1_QCH_CORE7CLK),
	SFR_ACCESS(QCH_CON_CPUCL1_QCH_CORE7CLK_CLOCK_REQ, 1, 1, QCH_CON_CPUCL1_QCH_CORE7CLK),
	SFR_ACCESS(QCH_CON_CPUCL1_QCH_CORE7CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL1_QCH_CORE7CLK),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE, 0, 1, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_CPUCL1_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IP_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_CPUCL1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IP_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IP_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_ADD2_APBIF_CPUCL2_QCH_ENABLE, 0, 1, QCH_CON_ADD2_APBIF_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_ADD2_APBIF_CPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_ADD2_APBIF_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_ADD2_APBIF_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADD2_APBIF_CPUCL2_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_ENABLE, 0, 1, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CPUCL2_QCH_CORE8CLK_ENABLE, 0, 1, QCH_CON_CPUCL2_QCH_CORE8CLK),
	SFR_ACCESS(QCH_CON_CPUCL2_QCH_CORE8CLK_CLOCK_REQ, 1, 1, QCH_CON_CPUCL2_QCH_CORE8CLK),
	SFR_ACCESS(QCH_CON_CPUCL2_QCH_CORE8CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL2_QCH_CORE8CLK),
	SFR_ACCESS(QCH_CON_CPUCL2_CMU_CPUCL2_QCH_ENABLE, 0, 1, QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_CPUCL2_CMU_CPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_CPUCL2_CMU_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL2_CMU_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_CPUCL2_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IP_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_CPUCL2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IP_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_CPUCL2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IP_CPUCL2_QCH),
	SFR_ACCESS(QCH_CON_DPUB_QCH_ENABLE, 0, 1, QCH_CON_DPUB_QCH),
	SFR_ACCESS(QCH_CON_DPUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_DPUB_QCH),
	SFR_ACCESS(QCH_CON_DPUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUB_QCH),
	SFR_ACCESS(QCH_CON_DPUB_QCH_OSC_DSIM0_ENABLE, 0, 1, QCH_CON_DPUB_QCH_OSC_DSIM0),
	SFR_ACCESS(QCH_CON_DPUB_QCH_OSC_DSIM0_CLOCK_REQ, 1, 1, QCH_CON_DPUB_QCH_OSC_DSIM0),
	SFR_ACCESS(QCH_CON_DPUB_QCH_OSC_DSIM0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUB_QCH_OSC_DSIM0),
	SFR_ACCESS(QCH_CON_DPUB_QCH_OSC_DSIM1_ENABLE, 0, 1, QCH_CON_DPUB_QCH_OSC_DSIM1),
	SFR_ACCESS(QCH_CON_DPUB_QCH_OSC_DSIM1_CLOCK_REQ, 1, 1, QCH_CON_DPUB_QCH_OSC_DSIM1),
	SFR_ACCESS(QCH_CON_DPUB_QCH_OSC_DSIM1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUB_QCH_OSC_DSIM1),
	SFR_ACCESS(QCH_CON_DPUB_QCH_ALV_DSIM0_ENABLE, 0, 1, QCH_CON_DPUB_QCH_ALV_DSIM0),
	SFR_ACCESS(QCH_CON_DPUB_QCH_ALV_DSIM0_CLOCK_REQ, 1, 1, QCH_CON_DPUB_QCH_ALV_DSIM0),
	SFR_ACCESS(QCH_CON_DPUB_QCH_ALV_DSIM0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUB_QCH_ALV_DSIM0),
	SFR_ACCESS(QCH_CON_DPUB_QCH_ALV_DSIM1_ENABLE, 0, 1, QCH_CON_DPUB_QCH_ALV_DSIM1),
	SFR_ACCESS(QCH_CON_DPUB_QCH_ALV_DSIM1_CLOCK_REQ, 1, 1, QCH_CON_DPUB_QCH_ALV_DSIM1),
	SFR_ACCESS(QCH_CON_DPUB_QCH_ALV_DSIM1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUB_QCH_ALV_DSIM1),
	SFR_ACCESS(QCH_CON_DPUB_CMU_DPUB_QCH_ENABLE, 0, 1, QCH_CON_DPUB_CMU_DPUB_QCH),
	SFR_ACCESS(QCH_CON_DPUB_CMU_DPUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_DPUB_CMU_DPUB_QCH),
	SFR_ACCESS(QCH_CON_DPUB_CMU_DPUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUB_CMU_DPUB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUB_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DPUB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DPUB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DPUB_QCH),
	SFR_ACCESS(QCH_CON_GPC_DPUB_QCH_ENABLE, 0, 1, QCH_CON_GPC_DPUB_QCH),
	SFR_ACCESS(QCH_CON_GPC_DPUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_DPUB_QCH),
	SFR_ACCESS(QCH_CON_GPC_DPUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_DPUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_DPUB_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_DPUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_DPUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_DPUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_DPUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_DPUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPUB_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DPUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DPUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DPUB_QCH),
	SFR_ACCESS(QCH_CON_DPUF0_QCH_DPUF_ENABLE, 0, 1, QCH_CON_DPUF0_QCH_DPUF),
	SFR_ACCESS(QCH_CON_DPUF0_QCH_DPUF_CLOCK_REQ, 1, 1, QCH_CON_DPUF0_QCH_DPUF),
	SFR_ACCESS(QCH_CON_DPUF0_QCH_DPUF_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUF0_QCH_DPUF),
	SFR_ACCESS(QCH_CON_DPUF0_QCH_SRAMC_ENABLE, 0, 1, QCH_CON_DPUF0_QCH_SRAMC),
	SFR_ACCESS(QCH_CON_DPUF0_QCH_SRAMC_CLOCK_REQ, 1, 1, QCH_CON_DPUF0_QCH_SRAMC),
	SFR_ACCESS(QCH_CON_DPUF0_QCH_SRAMC_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUF0_QCH_SRAMC),
	SFR_ACCESS(QCH_CON_DPUF0_CMU_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_DPUF0_CMU_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_DPUF0_CMU_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_DPUF0_CMU_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_DPUF0_CMU_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUF0_CMU_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_GPC_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_GPC_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_GPC_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_GPC_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D0_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D0_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D0_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_DPUF0_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_DPUF0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_DPUF0_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_DPUF0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_DPUF0_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_DPUF0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_DPUF0_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_DPUF0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_DPUF0_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_DPUF0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_DPUF0_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_DPUF0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_DPUF0_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU1_DPUF0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_DPUF0_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU1_DPUF0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_DPUF0_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU1_DPUF0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSREG_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_DPUF1_QCH_DPUF_ENABLE, 0, 1, QCH_CON_DPUF1_QCH_DPUF),
	SFR_ACCESS(QCH_CON_DPUF1_QCH_DPUF_CLOCK_REQ, 1, 1, QCH_CON_DPUF1_QCH_DPUF),
	SFR_ACCESS(QCH_CON_DPUF1_QCH_DPUF_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUF1_QCH_DPUF),
	SFR_ACCESS(QCH_CON_DPUF1_QCH_SRAMC_ENABLE, 0, 1, QCH_CON_DPUF1_QCH_SRAMC),
	SFR_ACCESS(QCH_CON_DPUF1_QCH_SRAMC_CLOCK_REQ, 1, 1, QCH_CON_DPUF1_QCH_SRAMC),
	SFR_ACCESS(QCH_CON_DPUF1_QCH_SRAMC_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUF1_QCH_SRAMC),
	SFR_ACCESS(QCH_CON_DPUF1_CMU_DPUF1_QCH_ENABLE, 0, 1, QCH_CON_DPUF1_CMU_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_DPUF1_CMU_DPUF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_DPUF1_CMU_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_DPUF1_CMU_DPUF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUF1_CMU_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUF1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_GPC_DPUF1_QCH_ENABLE, 0, 1, QCH_CON_GPC_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_GPC_DPUF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_GPC_DPUF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUF1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUF1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_DPUF1_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_DPUF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_DPUF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_DPUF1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_DPUF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_DPUF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_DPUF1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_DPUF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_DPUF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_DPUF1_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_DPUF1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_DPUF1_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_DPUF1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_DPUF1_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_DPUF1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_DPUF1_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_DPUF1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_DPUF1_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_DPUF1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_DPUF1_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_DPUF1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_DPUF1_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU1_DPUF1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_DPUF1_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU1_DPUF1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_DPUF1_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU1_DPUF1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSREG_DPUF1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPUF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPUF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_EH_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_EH_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_EH_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_EH_QCH),
	SFR_ACCESS(QCH_CON_EH_QCH_ENABLE, 0, 1, QCH_CON_EH_QCH),
	SFR_ACCESS(QCH_CON_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_EH_QCH),
	SFR_ACCESS(QCH_CON_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_EH_QCH),
	SFR_ACCESS(QCH_CON_EH_CMU_EH_QCH_ENABLE, 0, 1, QCH_CON_EH_CMU_EH_QCH),
	SFR_ACCESS(QCH_CON_EH_CMU_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_EH_CMU_EH_QCH),
	SFR_ACCESS(QCH_CON_EH_CMU_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_EH_CMU_EH_QCH),
	SFR_ACCESS(QCH_CON_GPC_EH_QCH_ENABLE, 0, 1, QCH_CON_GPC_EH_QCH),
	SFR_ACCESS(QCH_CON_GPC_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_EH_QCH),
	SFR_ACCESS(QCH_CON_GPC_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_EH_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_LD_EH_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_LD_EH_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_LD_EH_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_LD_EH_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_LD_EH_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_LD_EH_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_EH_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IP_EH_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IP_EH_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IP_EH_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_EH_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_EH_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_EH_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_EH_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_EH_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_EH_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_EH_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IP_EH_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IP_EH_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IP_EH_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_EH_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_EH_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_EH_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_EH_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_EH_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_EH_CU_QCH),
	SFR_ACCESS(QCH_CON_PPC_EH_CYCLE_QCH_ENABLE, 0, 1, QCH_CON_PPC_EH_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_EH_CYCLE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_EH_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_EH_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_EH_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_EH_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_EH_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_EH_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_EH_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_EH_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_EH_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPMU_EH_QCH_ENABLE, 0, 1, QCH_CON_PPMU_EH_QCH),
	SFR_ACCESS(QCH_CON_PPMU_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_EH_QCH),
	SFR_ACCESS(QCH_CON_PPMU_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_EH_QCH),
	SFR_ACCESS(QCH_CON_QE_EH_QCH_ENABLE, 0, 1, QCH_CON_QE_EH_QCH),
	SFR_ACCESS(QCH_CON_QE_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_EH_QCH),
	SFR_ACCESS(QCH_CON_QE_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_EH_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_EH_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_EH_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_EH_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_EH_QCH),
	SFR_ACCESS(QCH_CON_SSMT_EH_QCH_ENABLE, 0, 1, QCH_CON_SSMT_EH_QCH),
	SFR_ACCESS(QCH_CON_SSMT_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_EH_QCH),
	SFR_ACCESS(QCH_CON_SSMT_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_EH_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_EH_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_EH_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_EH_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_EH_QCH),
	SFR_ACCESS(QCH_CON_UASC_EH_QCH_ENABLE, 0, 1, QCH_CON_UASC_EH_QCH),
	SFR_ACCESS(QCH_CON_UASC_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_EH_QCH),
	SFR_ACCESS(QCH_CON_UASC_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_EH_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_ENABLE, 0, 1, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_ENABLE, 0, 1, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_GPC_G2D_QCH_ENABLE, 0, 1, QCH_CON_GPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_GPC_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_GPC_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_ENABLE, 0, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_CLOCK_REQ, 1, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D2_G2D_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D2_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D2_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_G2D0_JPEG_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_ID_G2D0_JPEG_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_G2D0_JPEG_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_ID_G2D0_JPEG_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_G2D0_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_ID_G2D0_JPEG_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_G2D1_JPEG_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_ID_G2D1_JPEG_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_G2D1_JPEG_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_ID_G2D1_JPEG_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_G2D1_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_ID_G2D1_JPEG_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_JPEG_G2D0_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_ID_JPEG_G2D0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_JPEG_G2D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_ID_JPEG_G2D0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_JPEG_G2D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_ID_JPEG_G2D0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_JPEG_G2D1_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_ID_JPEG_G2D1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_JPEG_G2D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_ID_JPEG_G2D1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_JPEG_G2D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_ID_JPEG_G2D1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_G2D0_JPEG_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_ID_G2D0_JPEG_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_G2D0_JPEG_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_ID_G2D0_JPEG_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_G2D0_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_ID_G2D0_JPEG_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_G2D1_JPEG_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_ID_G2D1_JPEG_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_G2D1_JPEG_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_ID_G2D1_JPEG_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_G2D1_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_ID_G2D1_JPEG_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_JPEG_G2D0_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_ID_JPEG_G2D0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_JPEG_G2D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_ID_JPEG_G2D0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_JPEG_G2D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_ID_JPEG_G2D0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_JPEG_G2D1_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_ID_JPEG_G2D1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_JPEG_G2D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_ID_JPEG_G2D1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_JPEG_G2D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_ID_JPEG_G2D1_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_G2D_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_G2D_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_G2D_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_G2D_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_G2D_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_G2D_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_G2D_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_G2D_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_G2D_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_G2D_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_G2D_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_G2D_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU1_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU1_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU1_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU2_G2D_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU2_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU2_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU2_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU2_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU2_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_G3D_QCH_ENABLE, 0, 1, QCH_CON_ADD_APBIF_G3D_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_ADD_APBIF_G3D_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADD_APBIF_G3D_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_G3D_QCH_ENABLE, 0, 1, DMYQCH_CON_ADD_G3D_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_G3D_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADD_G3D_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADD_G3D_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_DAP_G_GPU_QCH_ENABLE, 0, 1, DMYQCH_CON_ADM_DAP_G_GPU_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_DAP_G_GPU_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADM_DAP_G_GPU_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_DAP_G_GPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADM_DAP_G_GPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_ENABLE, 0, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_GPC_G3D_QCH_ENABLE, 0, 1, QCH_CON_GPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_GPC_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_GPC_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_GPU_QCH_ENABLE, 0, 1, QCH_CON_GPU_QCH),
	SFR_ACCESS(QCH_CON_GPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPU_QCH),
	SFR_ACCESS(QCH_CON_GPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPU_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D0_G3D_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D0_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D0_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D1_G3D_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D1_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D1_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D2_G3D_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D2_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D2_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D3_G3D_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D3_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D3_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_G3D_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_LT_G3D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_G3D_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_LT_G3D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_G3D_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_LT_G3D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_G3D_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IP_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IP_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IP_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_G3D_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_G3D_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_G3D_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_G3D_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_G3D_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_G3D_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_G3D_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IP_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IP_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IP_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_G3D_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_G3D_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_G3D_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_G3D_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_G3D_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_G3D_CU_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D0_QCH_ENABLE, 0, 1, QCH_CON_PPCFW_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPCFW_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPCFW_G3D0_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D1_QCH_ENABLE, 0, 1, QCH_CON_PPCFW_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPCFW_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPCFW_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D_D0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G3D_D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D_D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G3D_D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D_D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G3D_D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D_D1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G3D_D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D_D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G3D_D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D_D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G3D_D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D_D2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G3D_D2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D_D2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G3D_D2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D_D2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G3D_D2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D_D3_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G3D_D3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D_D3_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G3D_D3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D_D3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G3D_D3_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_G3D_DD_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_G3D_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_G3DMMU_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_D_G3DMMU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_G3DMMU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_D_G3DMMU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_D_G3DMMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_D_G3DMMU_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_G3D0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_G3D0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_G3D0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D2_QCH_ENABLE, 0, 1, QCH_CON_SSMT_G3D2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_G3D2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_G3D2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D3_QCH_ENABLE, 0, 1, QCH_CON_SSMT_G3D3_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D3_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_G3D3_QCH),
	SFR_ACCESS(QCH_CON_SSMT_G3D3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_G3D3_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_G3D_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_G3D_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_G3D_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_G3D_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_G3D_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_G3D_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_G3D_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_G3D_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_G3D_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_G3D_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_G3D_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_G3D_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_G3D_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU1_G3D_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_G3D_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU1_G3D_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_G3D_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU1_G3D_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU2_G3D_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU2_G3D_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU2_G3D_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU2_G3D_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU2_G3D_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU2_G3D_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU3_G3D_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU3_G3D_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU3_G3D_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU3_G3D_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU3_G3D_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU3_G3D_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_UASC_G3D_QCH_ENABLE, 0, 1, QCH_CON_UASC_G3D_QCH),
	SFR_ACCESS(QCH_CON_UASC_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_G3D_QCH),
	SFR_ACCESS(QCH_CON_UASC_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_GDC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_GDC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_GDC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_GDC_QCH),
	SFR_ACCESS(QCH_CON_GDC0_QCH_CLK_ENABLE, 0, 1, QCH_CON_GDC0_QCH_CLK),
	SFR_ACCESS(QCH_CON_GDC0_QCH_CLK_CLOCK_REQ, 1, 1, QCH_CON_GDC0_QCH_CLK),
	SFR_ACCESS(QCH_CON_GDC0_QCH_CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GDC0_QCH_CLK),
	SFR_ACCESS(QCH_CON_GDC0_QCH_C2CLK_ENABLE, 0, 1, QCH_CON_GDC0_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_GDC0_QCH_C2CLK_CLOCK_REQ, 1, 1, QCH_CON_GDC0_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_GDC0_QCH_C2CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GDC0_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_GDC1_QCH_CLK_ENABLE, 0, 1, QCH_CON_GDC1_QCH_CLK),
	SFR_ACCESS(QCH_CON_GDC1_QCH_CLK_CLOCK_REQ, 1, 1, QCH_CON_GDC1_QCH_CLK),
	SFR_ACCESS(QCH_CON_GDC1_QCH_CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GDC1_QCH_CLK),
	SFR_ACCESS(QCH_CON_GDC1_QCH_C2CLK_ENABLE, 0, 1, QCH_CON_GDC1_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_GDC1_QCH_C2CLK_CLOCK_REQ, 1, 1, QCH_CON_GDC1_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_GDC1_QCH_C2CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GDC1_QCH_C2CLK),
	SFR_ACCESS(QCH_CON_GDC_CMU_GDC_QCH_ENABLE, 0, 1, QCH_CON_GDC_CMU_GDC_QCH),
	SFR_ACCESS(QCH_CON_GDC_CMU_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GDC_CMU_GDC_QCH),
	SFR_ACCESS(QCH_CON_GDC_CMU_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GDC_CMU_GDC_QCH),
	SFR_ACCESS(QCH_CON_GPC_GDC_QCH_ENABLE, 0, 1, QCH_CON_GPC_GDC_QCH),
	SFR_ACCESS(QCH_CON_GPC_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_GDC_QCH),
	SFR_ACCESS(QCH_CON_GPC_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_GDC0_GDC1_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_ID_GDC0_GDC1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_GDC0_GDC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_ID_GDC0_GDC1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_GDC0_GDC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_ID_GDC0_GDC1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_GDC1_GDC0_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_ID_GDC1_GDC0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_GDC1_GDC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_ID_GDC1_GDC0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_GDC1_GDC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_ID_GDC1_GDC0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_GDC1_LME_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_ID_GDC1_LME_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_GDC1_LME_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_ID_GDC1_LME_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_GDC1_LME_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_ID_GDC1_LME_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_LME_GDC1_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_ID_LME_GDC1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_LME_GDC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_ID_LME_GDC1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_ID_LME_GDC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_ID_LME_GDC1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_GDC0_GDC1_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_ID_GDC0_GDC1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_GDC0_GDC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_ID_GDC0_GDC1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_GDC0_GDC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_ID_GDC0_GDC1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_GDC1_GDC0_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_ID_GDC1_GDC0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_GDC1_GDC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_ID_GDC1_GDC0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_GDC1_GDC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_ID_GDC1_GDC0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_GDC1_LME_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_ID_GDC1_LME_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_GDC1_LME_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_ID_GDC1_LME_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_GDC1_LME_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_ID_GDC1_LME_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_LME_GDC1_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_ID_LME_GDC1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_LME_GDC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_ID_LME_GDC1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_ID_LME_GDC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_ID_LME_GDC1_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LD_RGBP_GDC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LD_RGBP_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LD_RGBP_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LD_RGBP_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LD_RGBP_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LD_RGBP_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_GDC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_GDC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D2_GDC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D2_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D2_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D2_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D2_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D2_GDC_QCH),
	SFR_ACCESS(QCH_CON_LME_QCH_CLK_ENABLE, 0, 1, QCH_CON_LME_QCH_CLK),
	SFR_ACCESS(QCH_CON_LME_QCH_CLK_CLOCK_REQ, 1, 1, QCH_CON_LME_QCH_CLK),
	SFR_ACCESS(QCH_CON_LME_QCH_CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LME_QCH_CLK),
	SFR_ACCESS(QCH_CON_PPMU_D0_GDC0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_GDC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_GDC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_GDC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_GDC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_GDC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_GDC1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_GDC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_GDC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_GDC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_GDC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_GDC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_GDC0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_GDC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_GDC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_GDC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_GDC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_GDC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_GDC1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_GDC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_GDC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_GDC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_GDC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_GDC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_GDC0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D4_GDC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_GDC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D4_GDC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_GDC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D4_GDC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_GDC1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D4_GDC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_GDC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D4_GDC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_GDC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D4_GDC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D_LME_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D_LME_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D_LME_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D_LME_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D_LME_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D_LME_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_GDC0_QCH_ENABLE, 0, 1, QCH_CON_QE_D0_GDC0_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_GDC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D0_GDC0_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_GDC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D0_GDC0_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_GDC1_QCH_ENABLE, 0, 1, QCH_CON_QE_D0_GDC1_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_GDC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D0_GDC1_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_GDC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D0_GDC1_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_GDC0_QCH_ENABLE, 0, 1, QCH_CON_QE_D2_GDC0_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_GDC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D2_GDC0_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_GDC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D2_GDC0_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_GDC1_QCH_ENABLE, 0, 1, QCH_CON_QE_D2_GDC1_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_GDC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D2_GDC1_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_GDC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D2_GDC1_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_GDC0_QCH_ENABLE, 0, 1, QCH_CON_QE_D4_GDC0_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_GDC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D4_GDC0_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_GDC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D4_GDC0_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_GDC1_QCH_ENABLE, 0, 1, QCH_CON_QE_D4_GDC1_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_GDC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D4_GDC1_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_GDC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D4_GDC1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_GDC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_GDC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_GDC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_GDC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_GDC0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_GDC0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_GDC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_GDC0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_GDC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_GDC0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_GDC1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_GDC1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_GDC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_GDC1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_GDC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_GDC1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_GDC0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D2_GDC0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_GDC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D2_GDC0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_GDC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D2_GDC0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_GDC1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D2_GDC1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_GDC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D2_GDC1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_GDC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D2_GDC1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_GDC0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D4_GDC0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_GDC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D4_GDC0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_GDC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D4_GDC0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_GDC1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D4_GDC1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_GDC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D4_GDC1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_GDC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D4_GDC1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D_LME_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D_LME_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D_LME_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D_LME_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D_LME_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D_LME_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_GDC_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_GDC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_GDC_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_GDC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_GDC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_GDC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_GDC_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_GDC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_GDC_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_GDC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_GDC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_GDC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_GDC_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU1_GDC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_GDC_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU1_GDC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_GDC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU1_GDC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU2_GDC_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU2_GDC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU2_GDC_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU2_GDC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU2_GDC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU2_GDC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSREG_GDC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_GDC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_GDC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_GDC_QCH),
	SFR_ACCESS(QCH_CON_BAAW_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_BAAW_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_BAAW_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_BAAW_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_GSACORE_QCH),
	SFR_ACCESS(DMYQCH_CON_CA32_GSACORE_QCH_ENABLE, 0, 1, DMYQCH_CON_CA32_GSACORE_QCH),
	SFR_ACCESS(DMYQCH_CON_CA32_GSACORE_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CA32_GSACORE_QCH),
	SFR_ACCESS(DMYQCH_CON_CA32_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CA32_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_DMA_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_DMA_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_DMA_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMA_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_DMA_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMA_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_GIC_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_GIC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_GIC_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_GIC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_GIC_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GIC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_GPIO_GSACORE0_QCH_ENABLE, 0, 1, QCH_CON_GPIO_GSACORE0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_GSACORE0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_GSACORE0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_GSACORE0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_GSACORE0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_GSACORE1_QCH_ENABLE, 0, 1, QCH_CON_GPIO_GSACORE1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_GSACORE1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_GSACORE1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_GSACORE1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_GSACORE1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_GSACORE2_QCH_ENABLE, 0, 1, QCH_CON_GPIO_GSACORE2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_GSACORE2_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_GSACORE2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_GSACORE2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_GSACORE2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_GSACORE3_QCH_ENABLE, 0, 1, QCH_CON_GPIO_GSACORE3_QCH),
	SFR_ACCESS(QCH_CON_GPIO_GSACORE3_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_GSACORE3_QCH),
	SFR_ACCESS(QCH_CON_GPIO_GSACORE3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_GSACORE3_QCH),
	SFR_ACCESS(QCH_CON_GSACORE_CMU_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_GSACORE_CMU_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_GSACORE_CMU_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_GSACORE_CMU_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_GSACORE_CMU_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GSACORE_CMU_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_INTMEM_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_INTMEM_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_INTMEM_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_KDN_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_KDN_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_KDN_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_KDN_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_KDN_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_KDN_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_I_CA32_GIC_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_I_CA32_GIC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_I_CA32_GIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_I_CA32_GIC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_I_CA32_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_I_CA32_GIC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_I_GIC_CA32_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_I_GIC_CA32_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_I_GIC_CA32_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_I_GIC_CA32_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_I_GIC_CA32_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_I_GIC_CA32_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_I_CA32_GIC_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_I_CA32_GIC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_I_CA32_GIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_I_CA32_GIC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_I_CA32_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_I_CA32_GIC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_I_GIC_CA32_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_I_GIC_CA32_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_I_GIC_CA32_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_I_GIC_CA32_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_I_GIC_CA32_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_I_GIC_CA32_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_LT_GSA_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_LT_GSA_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_ID_SC_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_ID_SC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_ID_SC_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_ID_SC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_ID_SC_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_ID_SC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IP_AXI2APB1_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IP_AXI2APB2_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_I_DAP_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_ID_GME_GSA_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_ID_GME_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_ID_GME_GSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_ID_GME_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_ID_GME_GSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_ID_GME_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_ID_SC_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_ID_SC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_ID_SC_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_ID_SC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_ID_SC_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_ID_SC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IP_AXI2APB1_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IP_AXI2APB2_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_GSA_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IP_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_GSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IP_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_GSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IP_GSA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_GSACORE0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_GSACORE0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_GSACORE0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_GSACORE0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_GSACORE0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_GSACORE0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_GSACORE1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_GSACORE1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_GSACORE1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_GSACORE1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_GSACORE1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_GSACORE1_QCH),
	SFR_ACCESS(DMYQCH_CON_PUF_GSACORE_QCH_ENABLE, 0, 1, DMYQCH_CON_PUF_GSACORE_QCH),
	SFR_ACCESS(DMYQCH_CON_PUF_GSACORE_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PUF_GSACORE_QCH),
	SFR_ACCESS(DMYQCH_CON_PUF_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PUF_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_QE_CA32_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_QE_CA32_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_QE_CA32_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_CA32_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_QE_CA32_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_CA32_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_QE_DMA_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_QE_DMA_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_QE_DMA_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_DMA_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_QE_DMA_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_DMA_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_QE_SC_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_QE_SC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_QE_SC_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_SC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_QE_SC_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_SC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_RESETMON_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_RESETMON_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_RESETMON_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_RESETMON_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_RESETMON_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RESETMON_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_SC_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_SC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_SC_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_SC_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_SPI_FPS_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_SPI_FPS_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_SPI_FPS_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPI_FPS_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_SPI_FPS_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPI_FPS_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_SPI_GSC_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_SPI_GSC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_SPI_GSC_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPI_GSC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_SPI_GSC_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPI_GSC_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_UART_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_UART_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_UART_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_UART_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_UART_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UART_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_WDT_GSACORE_QCH_ENABLE, 0, 1, QCH_CON_WDT_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_WDT_GSACORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_WDT_GSACORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_GSACORE_QCH),
	SFR_ACCESS(QCH_CON_UGME_QCH_ENABLE, 0, 1, QCH_CON_UGME_QCH),
	SFR_ACCESS(QCH_CON_UGME_QCH_CLOCK_REQ, 1, 1, QCH_CON_UGME_QCH),
	SFR_ACCESS(QCH_CON_UGME_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UGME_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_GSACTRL_QCH_ENABLE, 0, 1, QCH_CON_APBIF_GPIO_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_GSACTRL_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_GPIO_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_GSACTRL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_GPIO_GSACTRL_QCH),
	SFR_ACCESS(DMYQCH_CON_DAP_GSACTRL_QCH_ENABLE, 0, 1, DMYQCH_CON_DAP_GSACTRL_QCH),
	SFR_ACCESS(DMYQCH_CON_DAP_GSACTRL_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_DAP_GSACTRL_QCH),
	SFR_ACCESS(DMYQCH_CON_DAP_GSACTRL_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DAP_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_GPC_GSACTRL_QCH_ENABLE, 0, 1, QCH_CON_GPC_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_GPC_GSACTRL_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_GPC_GSACTRL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_GSACTRL_CMU_GSACTRL_QCH_ENABLE, 0, 1, QCH_CON_GSACTRL_CMU_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_GSACTRL_CMU_GSACTRL_QCH_CLOCK_REQ, 1, 1, QCH_CON_GSACTRL_CMU_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_GSACTRL_CMU_GSACTRL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GSACTRL_CMU_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_GSACTRL_QCH_ENABLE, 0, 1, QCH_CON_INTMEM_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_GSACTRL_QCH_CLOCK_REQ, 1, 1, QCH_CON_INTMEM_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_GSACTRL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_INTMEM_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_ID_GME_GSA_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_ID_GME_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_ID_GME_GSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_ID_GME_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_ID_GME_GSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_ID_GME_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IP_AXI2APB0_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_GSA_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IP_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_GSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IP_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_GSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IP_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_GSA_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_GSA_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_GSA_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_GSA_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_GSA_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_GSA_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_GSA_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_GSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_GSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IP_AXI2APB0_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_I_DAP_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_GSA_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_GSA_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_GSA_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_GSA_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_GSA_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_GSA_CU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GSA2AOC_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_GSA2AOC_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GSA2AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_GSA2AOC_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GSA2AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_GSA2AOC_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GSA2AUR_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_GSA2AUR_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GSA2AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_GSA2AUR_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GSA2AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_GSA2AUR_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GSA2NONTZ_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_GSA2NONTZ_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GSA2NONTZ_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_GSA2NONTZ_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GSA2NONTZ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_GSA2NONTZ_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GSA2TPU_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_GSA2TPU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GSA2TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_GSA2TPU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GSA2TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_GSA2TPU_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GSA2TZ_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_GSA2TZ_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GSA2TZ_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_GSA2TZ_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GSA2TZ_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_GSA2TZ_QCH),
	SFR_ACCESS(QCH_CON_PMU_GSA_QCH_ENABLE, 0, 1, QCH_CON_PMU_GSA_QCH),
	SFR_ACCESS(QCH_CON_PMU_GSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_PMU_GSA_QCH),
	SFR_ACCESS(QCH_CON_PMU_GSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PMU_GSA_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_GSACTRL_QCH_ENABLE, 0, 1, QCH_CON_SECJTAG_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_GSACTRL_QCH_CLOCK_REQ, 1, 1, QCH_CON_SECJTAG_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_GSACTRL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SECJTAG_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_GSA_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_GSA_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_GSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_GSA_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_GSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_GSA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_GSACTRL_QCH_ENABLE, 0, 1, QCH_CON_SSMT_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_SSMT_GSACTRL_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_SSMT_GSACTRL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_GSA_ZM_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_GSA_ZM_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_GSA_ZM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_GSA_ZM_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_GSA_ZM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_GSA_ZM_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_GSA_ZM_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_GSA_ZM_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_GSA_ZM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_GSA_ZM_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_GSA_ZM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_GSA_ZM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_GSACTRL_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_GSACTRL_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_GSACTRL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_GSACTRLEXT_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_GSACTRLEXT_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_GSACTRLEXT_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_GSACTRLEXT_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_GSACTRLEXT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_GSACTRLEXT_QCH),
	SFR_ACCESS(QCH_CON_TIMER_GSACTRL_QCH_ENABLE, 0, 1, QCH_CON_TIMER_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_TIMER_GSACTRL_QCH_CLOCK_REQ, 1, 1, QCH_CON_TIMER_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_TIMER_GSACTRL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TIMER_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_TZPC_GSACTRL_QCH_ENABLE, 0, 1, QCH_CON_TZPC_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_TZPC_GSACTRL_QCH_CLOCK_REQ, 1, 1, QCH_CON_TZPC_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_TZPC_GSACTRL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TZPC_GSACTRL_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_GSE_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_GSE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_GSE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_GSE_QCH),
	SFR_ACCESS(QCH_CON_GPC_GSE_QCH_ENABLE, 0, 1, QCH_CON_GPC_GSE_QCH),
	SFR_ACCESS(QCH_CON_GPC_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_GSE_QCH),
	SFR_ACCESS(QCH_CON_GPC_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_GSE_QCH),
	SFR_ACCESS(QCH_CON_GSE_QCH_GSE_ENABLE, 0, 1, QCH_CON_GSE_QCH_GSE),
	SFR_ACCESS(QCH_CON_GSE_QCH_GSE_CLOCK_REQ, 1, 1, QCH_CON_GSE_QCH_GSE),
	SFR_ACCESS(QCH_CON_GSE_QCH_GSE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GSE_QCH_GSE),
	SFR_ACCESS(QCH_CON_GSE_QCH_GSE_VOTF_ENABLE, 0, 1, QCH_CON_GSE_QCH_GSE_VOTF),
	SFR_ACCESS(QCH_CON_GSE_QCH_GSE_VOTF_CLOCK_REQ, 1, 1, QCH_CON_GSE_QCH_GSE_VOTF),
	SFR_ACCESS(QCH_CON_GSE_QCH_GSE_VOTF_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GSE_QCH_GSE_VOTF),
	SFR_ACCESS(QCH_CON_GSE_CMU_GSE_QCH_ENABLE, 0, 1, QCH_CON_GSE_CMU_GSE_QCH),
	SFR_ACCESS(QCH_CON_GSE_CMU_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_GSE_CMU_GSE_QCH),
	SFR_ACCESS(QCH_CON_GSE_CMU_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GSE_CMU_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_TNR_GSE_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_L_OTF_TNR_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_TNR_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_L_OTF_TNR_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_TNR_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_L_OTF_TNR_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_YUVP_GSE_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_L_OTF_YUVP_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_YUVP_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_L_OTF_YUVP_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_YUVP_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_L_OTF_YUVP_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_GSE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D_GSE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_GSE_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_GSE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_GSE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_GSE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_GSE_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_GSE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_GSE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_GSE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_GSE_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_GSE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_GSE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_GSE_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_GSE_QCH_ENABLE, 0, 1, QCH_CON_QE_D0_GSE_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D0_GSE_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D0_GSE_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_GSE_QCH_ENABLE, 0, 1, QCH_CON_QE_D1_GSE_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D1_GSE_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D1_GSE_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_GSE_QCH_ENABLE, 0, 1, QCH_CON_QE_D2_GSE_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D2_GSE_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D2_GSE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_GSE_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_GSE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_GSE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_GSE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_GSE_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_GSE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_GSE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_GSE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_GSE_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_GSE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_GSE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_GSE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_GSE_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D2_GSE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D2_GSE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D2_GSE_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_GSE_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_GSE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_GSE_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_GSE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_GSE_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_GSE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_GSE_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_GSE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_GSE_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_GSE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_GSE_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_GSE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSREG_GSE_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_GSE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_GSE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_GSE_QCH),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DP_LINK_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DP_LINK_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DP_LINK_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_GTC_CLK_ENABLE, 0, 1, QCH_CON_DP_LINK_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_GTC_CLK_CLOCK_REQ, 1, 1, QCH_CON_DP_LINK_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_GTC_CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DP_LINK_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_OSC_CLK_ENABLE, 0, 1, QCH_CON_DP_LINK_QCH_OSC_CLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_OSC_CLK_CLOCK_REQ, 1, 1, QCH_CON_DP_LINK_QCH_OSC_CLK),
	SFR_ACCESS(QCH_CON_DP_LINK_QCH_OSC_CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DP_LINK_QCH_OSC_CLK),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_ETR_MIU_QCH_ACLK_ENABLE, 0, 1, QCH_CON_ETR_MIU_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ETR_MIU_QCH_ACLK_CLOCK_REQ, 1, 1, QCH_CON_ETR_MIU_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ETR_MIU_QCH_ACLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ETR_MIU_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ETR_MIU_QCH_PCLK_ENABLE, 0, 1, QCH_CON_ETR_MIU_QCH_PCLK),
	SFR_ACCESS(QCH_CON_ETR_MIU_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_ETR_MIU_QCH_PCLK),
	SFR_ACCESS(QCH_CON_ETR_MIU_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ETR_MIU_QCH_PCLK),
	SFR_ACCESS(QCH_CON_GPC_HSI0_QCH_ENABLE, 0, 1, QCH_CON_GPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_HSI0_CMU_HSI0_QCH_ENABLE, 0, 1, QCH_CON_HSI0_CMU_HSI0_QCH),
	SFR_ACCESS(QCH_CON_HSI0_CMU_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_HSI0_CMU_HSI0_QCH),
	SFR_ACCESS(QCH_CON_HSI0_CMU_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HSI0_CMU_HSI0_QCH),
	SFR_ACCESS(QCH_CON_I3C2_HSI0_QCH_PCLK_ENABLE, 0, 1, QCH_CON_I3C2_HSI0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C2_HSI0_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_I3C2_HSI0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C2_HSI0_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I3C2_HSI0_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_I3C2_HSI0_QCH_SCLK_ENABLE, 0, 1, DMYQCH_CON_I3C2_HSI0_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C2_HSI0_QCH_SCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_I3C2_HSI0_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C2_HSI0_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_I3C2_HSI0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_I3C3_HSI0_QCH_PCLK_ENABLE, 0, 1, QCH_CON_I3C3_HSI0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C3_HSI0_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_I3C3_HSI0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C3_HSI0_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I3C3_HSI0_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_I3C3_HSI0_QCH_SCLK_ENABLE, 0, 1, DMYQCH_CON_I3C3_HSI0_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C3_HSI0_QCH_SCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_I3C3_HSI0_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C3_HSI0_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_I3C3_HSI0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D_HSI0_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LG_ETR_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LP_AOC_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LD_HSI0_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LG_ETR_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LP_AOC_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_HSI0_CU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_HSI0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_HSI0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_LG_ETR_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_AOC_HSI0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_LP_AOC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_AOC_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_LP_AOC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_AOC_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_LP_AOC_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_HSI0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_HSI0_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_HSI0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_HSI0_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_HSI0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_HSI0_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_HSI0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSREG_HSI0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_HSI0_QCH),
	SFR_ACCESS(QCH_CON_UASC_HSI0_LINK_QCH_ENABLE, 0, 1, QCH_CON_UASC_HSI0_LINK_QCH),
	SFR_ACCESS(QCH_CON_UASC_HSI0_LINK_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_HSI0_LINK_QCH),
	SFR_ACCESS(QCH_CON_UASC_HSI0_LINK_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_HSI0_LINK_QCH),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_SUBCTL_ENABLE, 0, 1, QCH_CON_USB32DRD_QCH_SUBCTL),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_SUBCTL_CLOCK_REQ, 1, 1, QCH_CON_USB32DRD_QCH_SUBCTL),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_SUBCTL_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB32DRD_QCH_SUBCTL),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_LINK_ENABLE, 0, 1, QCH_CON_USB32DRD_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_LINK_CLOCK_REQ, 1, 1, QCH_CON_USB32DRD_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_LINK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB32DRD_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_USBDPPHY_CTRL_ENABLE, 0, 1, QCH_CON_USB32DRD_QCH_USBDPPHY_CTRL),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_USBDPPHY_CTRL_CLOCK_REQ, 1, 1, QCH_CON_USB32DRD_QCH_USBDPPHY_CTRL),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_USBDPPHY_CTRL_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB32DRD_QCH_USBDPPHY_CTRL),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_EUSBCTL_ENABLE, 0, 1, QCH_CON_USB32DRD_QCH_EUSBCTL),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_EUSBCTL_CLOCK_REQ, 1, 1, QCH_CON_USB32DRD_QCH_EUSBCTL),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_EUSBCTL_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB32DRD_QCH_EUSBCTL),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_USBDPPHY_TCA_ENABLE, 0, 1, QCH_CON_USB32DRD_QCH_USBDPPHY_TCA),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_USBDPPHY_TCA_CLOCK_REQ, 1, 1, QCH_CON_USB32DRD_QCH_USBDPPHY_TCA),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_USBDPPHY_TCA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB32DRD_QCH_USBDPPHY_TCA),
	SFR_ACCESS(DMYQCH_CON_USB32DRD_QCH_REF_ENABLE, 0, 1, DMYQCH_CON_USB32DRD_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_USB32DRD_QCH_REF_CLOCK_REQ, 1, 1, DMYQCH_CON_USB32DRD_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_USB32DRD_QCH_REF_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_USB32DRD_QCH_REF),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_EUSBPHY_ENABLE, 0, 1, QCH_CON_USB32DRD_QCH_EUSBPHY),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_EUSBPHY_CLOCK_REQ, 1, 1, QCH_CON_USB32DRD_QCH_EUSBPHY),
	SFR_ACCESS(QCH_CON_USB32DRD_QCH_EUSBPHY_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB32DRD_QCH_EUSBPHY),
	SFR_ACCESS(QCH_CON_USI0_HSI0_QCH_ENABLE, 0, 1, QCH_CON_USI0_HSI0_QCH),
	SFR_ACCESS(QCH_CON_USI0_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI0_HSI0_QCH),
	SFR_ACCESS(QCH_CON_USI0_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI0_HSI0_QCH),
	SFR_ACCESS(QCH_CON_USI1_HSI0_QCH_ENABLE, 0, 1, QCH_CON_USI1_HSI0_QCH),
	SFR_ACCESS(QCH_CON_USI1_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI1_HSI0_QCH),
	SFR_ACCESS(QCH_CON_USI1_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI1_HSI0_QCH),
	SFR_ACCESS(QCH_CON_USI2_HSI0_QCH_ENABLE, 0, 1, QCH_CON_USI2_HSI0_QCH),
	SFR_ACCESS(QCH_CON_USI2_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI2_HSI0_QCH),
	SFR_ACCESS(QCH_CON_USI2_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI2_HSI0_QCH),
	SFR_ACCESS(QCH_CON_USI3_HSI0_QCH_ENABLE, 0, 1, QCH_CON_USI3_HSI0_QCH),
	SFR_ACCESS(QCH_CON_USI3_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI3_HSI0_QCH),
	SFR_ACCESS(QCH_CON_USI3_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI3_HSI0_QCH),
	SFR_ACCESS(QCH_CON_USI4_HSI0_QCH_ENABLE, 0, 1, QCH_CON_USI4_HSI0_QCH),
	SFR_ACCESS(QCH_CON_USI4_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI4_HSI0_QCH),
	SFR_ACCESS(QCH_CON_USI4_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI4_HSI0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI1_QCH_ENABLE, 0, 1, QCH_CON_GPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI1_QCH_ENABLE, 0, 1, QCH_CON_GPIO_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_HSI1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_HSI1_QCH),
	SFR_ACCESS(QCH_CON_HSI1_CMU_HSI1_QCH_ENABLE, 0, 1, QCH_CON_HSI1_CMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_HSI1_CMU_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_HSI1_CMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_HSI1_CMU_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HSI1_CMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D_HSI1_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LP_AOC_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LD_HSI1_AOC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LD_HSI1_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LD_HSI1_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LD_HSI1_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LD_HSI1_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LD_HSI1_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LP_AOC_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_HSI1_CU_QCH),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_DBI_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_0_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_DBI_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_0_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_DBI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_0_QCH_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_AXI_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_0_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_AXI_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_0_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_0_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_0_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_0_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_0_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_PCS_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_0_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_PCS_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_0_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_PCS_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_0_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_PMA_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_0_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_PMA_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_0_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_PMA_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_0_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_UDBG_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_0_QCH_UDBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_UDBG_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_0_QCH_UDBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_0_QCH_UDBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_0_QCH_UDBG),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3_0_QCH_REF_ENABLE, 0, 1, DMYQCH_CON_PCIE_GEN3_0_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3_0_QCH_REF_CLOCK_REQ, 1, 1, DMYQCH_CON_PCIE_GEN3_0_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3_0_QCH_REF_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PCIE_GEN3_0_QCH_REF),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_0_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN3A_0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN3A_0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN3A_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_AOC_HSI1_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_LP_AOC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_AOC_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_LP_AOC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LP_AOC_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_LP_AOC_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_HSI1_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN3A_0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_PCIE_IA_GEN3A_0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN3A_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_PCIE_IA_GEN3A_0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN3A_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_PCIE_IA_GEN3A_0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_HSI1_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_HSI1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_HSI1_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_HSI1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_HSI1_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_HSI1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSREG_HSI1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_HSI1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3A_DBI_0_QCH_ENABLE, 0, 1, QCH_CON_UASC_PCIE_GEN3A_DBI_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3A_DBI_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_PCIE_GEN3A_DBI_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3A_DBI_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_PCIE_GEN3A_DBI_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3A_SLV_0_QCH_ENABLE, 0, 1, QCH_CON_UASC_PCIE_GEN3A_SLV_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3A_SLV_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_PCIE_GEN3A_SLV_0_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3A_SLV_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_PCIE_GEN3A_SLV_0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI2_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI2_QCH_ENABLE, 0, 1, QCH_CON_GPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPC_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI2_QCH_ENABLE, 0, 1, QCH_CON_GPIO_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_HSI2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI2UFS_QCH_ENABLE, 0, 1, QCH_CON_GPIO_HSI2UFS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI2UFS_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_HSI2UFS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_HSI2UFS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_HSI2UFS_QCH),
	SFR_ACCESS(QCH_CON_HSI2_CMU_HSI2_QCH_ENABLE, 0, 1, QCH_CON_HSI2_CMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_HSI2_CMU_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_HSI2_CMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_HSI2_CMU_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HSI2_CMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D_HSI2_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LP_CPUCL0_HSI2_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_HSI2_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LP_CPUCL0_HSI2_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_HSI2_CU_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_ENABLE, 0, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_CLOCK_REQ, 1, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_PCS_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3A_1_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_PCS_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3A_1_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_PCS_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3A_1_QCH_PCS_APB),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3A_1_QCH_REF_ENABLE, 0, 1, DMYQCH_CON_PCIE_GEN3A_1_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3A_1_QCH_REF_CLOCK_REQ, 1, 1, DMYQCH_CON_PCIE_GEN3A_1_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3A_1_QCH_REF_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PCIE_GEN3A_1_QCH_REF),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_PMA_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3A_1_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_PMA_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3A_1_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_PMA_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3A_1_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_AXI_ENABLE, 0, 1, QCH_CON_PCIE_GEN3A_1_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_AXI_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3A_1_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3A_1_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_DBG_ENABLE, 0, 1, QCH_CON_PCIE_GEN3A_1_QCH_DBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_DBG_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3A_1_QCH_DBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3A_1_QCH_DBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3A_1_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3A_1_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3A_1_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_UDBG_ENABLE, 0, 1, QCH_CON_PCIE_GEN3A_1_QCH_UDBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_UDBG_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3A_1_QCH_UDBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN3A_1_QCH_UDBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3A_1_QCH_UDBG),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3B_1_QCH_REF_ENABLE, 0, 1, DMYQCH_CON_PCIE_GEN3B_1_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3B_1_QCH_REF_CLOCK_REQ, 1, 1, DMYQCH_CON_PCIE_GEN3B_1_QCH_REF),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3B_1_QCH_REF_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PCIE_GEN3B_1_QCH_REF),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_PMA_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3B_1_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_PMA_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3B_1_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_PMA_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3B_1_QCH_PMA_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_PCS_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3B_1_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_PCS_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3B_1_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_PCS_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3B_1_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_UDBG_ENABLE, 0, 1, QCH_CON_PCIE_GEN3B_1_QCH_UDBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_UDBG_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3B_1_QCH_UDBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_UDBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3B_1_QCH_UDBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_AXI_ENABLE, 0, 1, QCH_CON_PCIE_GEN3B_1_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_AXI_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3B_1_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_AXI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3B_1_QCH_AXI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_DBG_ENABLE, 0, 1, QCH_CON_PCIE_GEN3B_1_QCH_DBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_DBG_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3B_1_QCH_DBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3B_1_QCH_DBG),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3B_1_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3B_1_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3B_1_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3B_1_QCH_APB),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_1_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN3A_1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN3A_1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN3A_1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_1_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN3B_1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN3B_1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN3B_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_MMC_CARD_HSI2_QCH_ENABLE, 0, 1, QCH_CON_QE_MMC_CARD_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_MMC_CARD_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_MMC_CARD_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_MMC_CARD_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_MMC_CARD_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3A_HSI2_QCH_ENABLE, 0, 1, QCH_CON_QE_PCIE_GEN3A_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3A_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PCIE_GEN3A_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3A_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PCIE_GEN3A_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3B_HSI2_QCH_ENABLE, 0, 1, QCH_CON_QE_PCIE_GEN3B_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3B_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PCIE_GEN3B_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3B_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PCIE_GEN3B_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_UFS_EMBD_HSI2_QCH_ENABLE, 0, 1, QCH_CON_QE_UFS_EMBD_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_UFS_EMBD_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_UFS_EMBD_HSI2_QCH),
	SFR_ACCESS(QCH_CON_QE_UFS_EMBD_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_UFS_EMBD_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_HSI2_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI2_QCH_ENABLE, 0, 1, QCH_CON_SSMT_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN3A_1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_PCIE_IA_GEN3A_1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN3A_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_PCIE_IA_GEN3A_1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN3A_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_PCIE_IA_GEN3A_1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN3B_1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_PCIE_IA_GEN3B_1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN3B_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_PCIE_IA_GEN3B_1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PCIE_IA_GEN3B_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_PCIE_IA_GEN3B_1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_HSI2_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI2_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_HSI2_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3A_DBI_1_QCH_ENABLE, 0, 1, QCH_CON_UASC_PCIE_GEN3A_DBI_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3A_DBI_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_PCIE_GEN3A_DBI_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3A_DBI_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_PCIE_GEN3A_DBI_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3A_SLV_1_QCH_ENABLE, 0, 1, QCH_CON_UASC_PCIE_GEN3A_SLV_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3A_SLV_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_PCIE_GEN3A_SLV_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3A_SLV_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_PCIE_GEN3A_SLV_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3B_DBI_1_QCH_ENABLE, 0, 1, QCH_CON_UASC_PCIE_GEN3B_DBI_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3B_DBI_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_PCIE_GEN3B_DBI_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3B_DBI_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_PCIE_GEN3B_DBI_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3B_SLV_1_QCH_ENABLE, 0, 1, QCH_CON_UASC_PCIE_GEN3B_SLV_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3B_SLV_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_PCIE_GEN3B_SLV_1_QCH),
	SFR_ACCESS(QCH_CON_UASC_PCIE_GEN3B_SLV_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_PCIE_GEN3B_SLV_1_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_ENABLE, 0, 1, QCH_CON_UFS_EMBD_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_CLOCK_REQ, 1, 1, QCH_CON_UFS_EMBD_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UFS_EMBD_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_FMP_ENABLE, 0, 1, QCH_CON_UFS_EMBD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_FMP_CLOCK_REQ, 1, 1, QCH_CON_UFS_EMBD_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD_QCH_FMP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UFS_EMBD_QCH_FMP),
	SFR_ACCESS(QCH_CON_BAAW_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_BAAW_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_BAAW_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_BAAW_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_GPC_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_GPC_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_GPC_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_GPC_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_ISPFE_QCH_ISPFE_ENABLE, 0, 1, QCH_CON_ISPFE_QCH_ISPFE),
	SFR_ACCESS(QCH_CON_ISPFE_QCH_ISPFE_CLOCK_REQ, 1, 1, QCH_CON_ISPFE_QCH_ISPFE),
	SFR_ACCESS(QCH_CON_ISPFE_QCH_ISPFE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ISPFE_QCH_ISPFE),
	SFR_ACCESS(QCH_CON_ISPFE_CMU_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_ISPFE_CMU_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_ISPFE_CMU_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_ISPFE_CMU_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_ISPFE_CMU_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ISPFE_CMU_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_IP_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_IP_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_IP_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_IP_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D0_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D0_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D0_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D1_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D1_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D1_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D2_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D2_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D2_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D2_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D2_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D2_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D3_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D3_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D3_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D3_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D3_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D3_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_IP_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_IP_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_IP_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_IP_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS7),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS8_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS8),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS8_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS8),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS8_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS8),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS9_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS9),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS9_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS9),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS9_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS9),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS10_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS10),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS10_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS10),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS10_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS10),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS11_ENABLE, 0, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS11),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS11_CLOCK_REQ, 1, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS11),
	SFR_ACCESS(QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS11_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS11),
	SFR_ACCESS(QCH_CON_PPMU_D0_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D3_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D3_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D3_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_QE_D0_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D0_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D0_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_QE_D1_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D1_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D1_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_QE_D2_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D2_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D2_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_QE_D3_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_QE_D3_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_QE_D3_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D3_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_QE_D3_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D3_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D2_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D2_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D2_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D3_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D3_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D3_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D3_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D3_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D3_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_ISPFE_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_ISPFE_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_ISPFE_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_ISPFE_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_ISPFE_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_ISPFE_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_ISPFE_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU1_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_ISPFE_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU1_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_ISPFE_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU1_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_ISPFE_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S1_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_ISPFE_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S1_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_ISPFE_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S1_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU0_ISPFE_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S1_PMMU0_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU0_ISPFE_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S1_PMMU0_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU0_ISPFE_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S1_PMMU0_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_ISPFE_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S2_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_ISPFE_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S2_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_ISPFE_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S2_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_PMMU0_ISPFE_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S2_PMMU0_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_PMMU0_ISPFE_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S2_PMMU0_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_PMMU0_ISPFE_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S2_PMMU0_ISPFE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSREG_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_UASC_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_UASC_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_UASC_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_UASC_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_UASC_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UASC_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MCSC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MCSC_QCH_ENABLE, 0, 1, QCH_CON_GPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_L_OTF_TNR_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_YUVP_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_L_OTF_YUVP_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_YUVP_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_L_OTF_YUVP_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_YUVP_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_L_OTF_YUVP_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_QCH_ENABLE, 0, 1, QCH_CON_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_QCH_C2R_ENABLE, 0, 1, QCH_CON_MCSC_QCH_C2R),
	SFR_ACCESS(QCH_CON_MCSC_QCH_C2R_CLOCK_REQ, 1, 1, QCH_CON_MCSC_QCH_C2R),
	SFR_ACCESS(QCH_CON_MCSC_QCH_C2R_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCSC_QCH_C2R),
	SFR_ACCESS(QCH_CON_MCSC_CMU_MCSC_QCH_ENABLE, 0, 1, QCH_CON_MCSC_CMU_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_CMU_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MCSC_CMU_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_CMU_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCSC_CMU_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MCSC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MCSC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_MCSC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_MCSC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D3_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D3_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D3_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_MCSC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D4_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D4_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D4_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_MCSC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D5_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D5_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D5_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D6_MCSC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D6_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D6_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D6_MCSC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D6_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D6_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_MCSC_QCH_ENABLE, 0, 1, QCH_CON_QE_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_MCSC_QCH_ENABLE, 0, 1, QCH_CON_QE_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_MCSC_QCH_ENABLE, 0, 1, QCH_CON_QE_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D3_MCSC_QCH_ENABLE, 0, 1, QCH_CON_QE_D3_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D3_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D3_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D3_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D3_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_MCSC_QCH_ENABLE, 0, 1, QCH_CON_QE_D4_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D4_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D4_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D5_MCSC_QCH_ENABLE, 0, 1, QCH_CON_QE_D5_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D5_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D5_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D5_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D5_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D6_MCSC_QCH_ENABLE, 0, 1, QCH_CON_QE_D6_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D6_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D6_MCSC_QCH),
	SFR_ACCESS(QCH_CON_QE_D6_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D6_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MCSC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MCSC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_MCSC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_MCSC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D2_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D3_MCSC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D3_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D3_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D3_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D3_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D3_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_MCSC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D4_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D4_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D4_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D5_MCSC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D5_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D5_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D5_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D5_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D5_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D6_MCSC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D6_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D6_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D6_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D6_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D6_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_MCSC_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_MCSC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_MCSC_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_MCSC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_MCSC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_MCSC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_MCSC_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_MCSC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_MCSC_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_MCSC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_MCSC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_MCSC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_MCSC_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU1_MCSC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_MCSC_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU1_MCSC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_MCSC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU1_MCSC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSREG_MCSC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MCSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MFC_QCH_ENABLE, 0, 1, QCH_CON_GPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_MFC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_MFC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_ENABLE, 0, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_ENABLE, 0, 1, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MFC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MFC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_MFC_NOCD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MFC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MFC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_MFC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_MFC_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_GEN_WREN_SECURE_QCH_ENABLE, 0, 1, QCH_CON_GEN_WREN_SECURE_QCH),
	SFR_ACCESS(QCH_CON_GEN_WREN_SECURE_QCH_CLOCK_REQ, 1, 1, QCH_CON_GEN_WREN_SECURE_QCH),
	SFR_ACCESS(QCH_CON_GEN_WREN_SECURE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GEN_WREN_SECURE_QCH),
	SFR_ACCESS(QCH_CON_GPC_MIF_QCH_ENABLE, 0, 1, QCH_CON_GPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_GPC_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_GPC_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MIF_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_MIF_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MIF_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_MIF_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MIF_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_MIF_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MIF_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_MIF_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MIF_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_MIF_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MIF_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_MIF_CU_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_ENABLE, 0, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_DDRPHY_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_DDRPHY_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_DDRPHY_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_DDRPHY_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_SMC_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_SMC_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_SMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_SMC_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_SMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_SMC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MIF_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_SMC_QCH_ENABLE, 0, 1, QCH_CON_SMC_QCH),
	SFR_ACCESS(QCH_CON_SMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SMC_QCH),
	SFR_ACCESS(QCH_CON_SMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SMC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_ENABLE, 0, 1, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_CLOCK_REQ, 1, 1, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MISC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MISC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MISC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MISC_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_ENABLE, 0, 1, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MISC_QCH_ENABLE, 0, 1, QCH_CON_GPC_MISC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_MISC_QCH),
	SFR_ACCESS(QCH_CON_GPC_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_MISC_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D_MISC_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D_MISC_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D_MISC_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D_MISC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_ID_SC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_ID_SC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_ID_SC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_ID_SC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_ID_SC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_ID_SC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MISC_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_MISC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MISC_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_MISC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MISC_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_MISC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MISC_GIC_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_MISC_GIC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MISC_GIC_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_MISC_GIC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MISC_GIC_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_MISC_GIC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_ID_SC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_ID_SC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_ID_SC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_ID_SC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_ID_SC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_ID_SC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MISC_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_MISC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MISC_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_MISC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MISC_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_MISC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MISC_GIC_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_MISC_GIC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MISC_GIC_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_MISC_GIC_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MISC_GIC_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_MISC_GIC_CU_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_ENABLE, 0, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_CLOCK_REQ, 1, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_SUB_QCH_ENABLE, 0, 1, QCH_CON_MCT_SUB_QCH),
	SFR_ACCESS(QCH_CON_MCT_SUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_MCT_SUB_QCH),
	SFR_ACCESS(QCH_CON_MCT_SUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCT_SUB_QCH),
	SFR_ACCESS(QCH_CON_MCT_V41_QCH_ENABLE, 0, 1, QCH_CON_MCT_V41_QCH),
	SFR_ACCESS(QCH_CON_MCT_V41_QCH_CLOCK_REQ, 1, 1, QCH_CON_MCT_V41_QCH),
	SFR_ACCESS(QCH_CON_MCT_V41_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCT_V41_QCH),
	SFR_ACCESS(QCH_CON_MISC_CMU_MISC_QCH_ENABLE, 0, 1, QCH_CON_MISC_CMU_MISC_QCH),
	SFR_ACCESS(QCH_CON_MISC_CMU_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MISC_CMU_MISC_QCH),
	SFR_ACCESS(QCH_CON_MISC_CMU_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MISC_CMU_MISC_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BISR_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BISR_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BISR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_PDMA0_QCH_ENABLE, 0, 1, QCH_CON_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_PDMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_PDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_PDMA1_QCH_ENABLE, 0, 1, QCH_CON_PDMA1_QCH),
	SFR_ACCESS(QCH_CON_PDMA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PDMA1_QCH),
	SFR_ACCESS(QCH_CON_PDMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PDMA1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MISC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_MISC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_MISC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_MISC_QCH),
	SFR_ACCESS(DMYQCH_CON_PUF_QCH_ENABLE, 0, 1, DMYQCH_CON_PUF_QCH),
	SFR_ACCESS(DMYQCH_CON_PUF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PUF_QCH),
	SFR_ACCESS(DMYQCH_CON_PUF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PUF_QCH),
	SFR_ACCESS(QCH_CON_QE_DIT_QCH_ENABLE, 0, 1, QCH_CON_QE_DIT_QCH),
	SFR_ACCESS(QCH_CON_QE_DIT_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_DIT_QCH),
	SFR_ACCESS(QCH_CON_QE_DIT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_DIT_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA0_QCH_ENABLE, 0, 1, QCH_CON_QE_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA1_QCH_ENABLE, 0, 1, QCH_CON_QE_PDMA1_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PDMA1_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PDMA1_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_ENABLE, 0, 1, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_SC_QCH_ENABLE, 0, 1, QCH_CON_QE_SC_QCH),
	SFR_ACCESS(QCH_CON_QE_SC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_SC_QCH),
	SFR_ACCESS(QCH_CON_QE_SC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_SC_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA0_QCH_ENABLE, 0, 1, QCH_CON_QE_SPDMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_SPDMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_SPDMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA1_QCH_ENABLE, 0, 1, QCH_CON_QE_SPDMA1_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_SPDMA1_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_SPDMA1_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_ENABLE, 0, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_SC_QCH_ENABLE, 0, 1, QCH_CON_SC_QCH),
	SFR_ACCESS(QCH_CON_SC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SC_QCH),
	SFR_ACCESS(QCH_CON_SC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MISC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_MISC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_MISC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_MISC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH),
	SFR_ACCESS(QCH_CON_SPDMA0_QCH_ENABLE, 0, 1, QCH_CON_SPDMA0_QCH),
	SFR_ACCESS(QCH_CON_SPDMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPDMA0_QCH),
	SFR_ACCESS(QCH_CON_SPDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPDMA0_QCH),
	SFR_ACCESS(QCH_CON_SPDMA1_QCH_ENABLE, 0, 1, QCH_CON_SPDMA1_QCH),
	SFR_ACCESS(QCH_CON_SPDMA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPDMA1_QCH),
	SFR_ACCESS(QCH_CON_SPDMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPDMA1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DIT_QCH_ENABLE, 0, 1, QCH_CON_SSMT_DIT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DIT_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_DIT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_DIT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_DIT_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PDMA0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PDMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PDMA1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_PDMA1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PDMA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_PDMA1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_PDMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_PDMA1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RTIC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_RTIC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RTIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_RTIC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_RTIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_RTIC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SC_QCH_ENABLE, 0, 1, QCH_CON_SSMT_SC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_SC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_SC_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SPDMA0_QCH_ENABLE, 0, 1, QCH_CON_SSMT_SPDMA0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SPDMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_SPDMA0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SPDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_SPDMA0_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SPDMA1_QCH_ENABLE, 0, 1, QCH_CON_SSMT_SPDMA1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SPDMA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_SPDMA1_QCH),
	SFR_ACCESS(QCH_CON_SSMT_SPDMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_SPDMA1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_MISC_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_MISC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_MISC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_MISC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MISC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MISC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MISC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MISC_QCH),
	SFR_ACCESS(QCH_CON_TMU_SUB_QCH_ENABLE, 0, 1, QCH_CON_TMU_SUB_QCH),
	SFR_ACCESS(QCH_CON_TMU_SUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_TMU_SUB_QCH),
	SFR_ACCESS(QCH_CON_TMU_SUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TMU_SUB_QCH),
	SFR_ACCESS(QCH_CON_TMU_TOP_QCH_ENABLE, 0, 1, QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(QCH_CON_TMU_TOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(QCH_CON_TMU_TOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TMU_TOP_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER1_QCH_ENABLE, 0, 1, QCH_CON_WDT_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER1_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_ENABLE, 0, 1, QCH_CON_BDU_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_CLOCK_REQ, 1, 1, QCH_CON_BDU_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BDU_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_NOCL0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_NOCL0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_NOCL0_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_GPC_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_GPC_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_GPC_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_GPC_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D0_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D0_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D0_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D1_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D1_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D1_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D1_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D1_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D1_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D2_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D2_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D2_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D2_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D2_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D2_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D3_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D3_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D3_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D3_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D3_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D3_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D0_NOCL0_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D0_NOCL0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D0_NOCL0_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D0_NOCL0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D0_NOCL0_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D0_NOCL0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D1_NOCL0_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D1_NOCL0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D1_NOCL0_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D1_NOCL0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D1_NOCL0_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D1_NOCL0_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_G_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_G_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_G_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_G_NOCL1A_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1B_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_G_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1B_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_G_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1B_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_G_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_G_NOCL1B_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AA_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_G_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_G_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_G_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AA_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_G_NOCL2AA_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AA_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_G_NOCL2AA_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AA_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_G_NOCL2AA_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AB_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_G_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_G_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_G_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AB_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_G_NOCL2AB_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AB_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_G_NOCL2AB_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AB_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_G_NOCL2AB_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_G_NOCL1A_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_G_NOCL1B_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AA_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_G_NOCL2AA_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AA_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_G_NOCL2AA_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AA_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_G_NOCL2AA_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AB_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_G_NOCL2AB_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AB_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_G_NOCL2AB_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AB_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_G_NOCL2AB_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_BDU_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_T_BDU_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_BDU_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_T_BDU_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_BDU_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_T_BDU_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_SLC_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_T_SLC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_SLC_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_T_SLC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_T_SLC_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_T_SLC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_BDU_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_BDU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_BDU_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_T_BDU_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_BDU_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_T_BDU_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_BDU_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_T_BDU_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_SLC_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_T_SLC_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_SLC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_T_SLC_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_SLC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_T_SLC_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_SLC_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_T_SLC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_SLC_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_T_SLC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_T_SLC_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_T_SLC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_ALIVE_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_CPUCL0_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_CPUCL0_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_CPUCL0_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_CPUCL0_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_CPUCL0_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_CPUCL0_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_EH_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_EH_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_EH_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_EH_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_EH_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_EH_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_MIF0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_MIF1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_MIF2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_MIF3_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MISC_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_MISC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MISC_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_MISC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MISC_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_MISC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MISC_GIC_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_MISC_GIC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MISC_GIC_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_MISC_GIC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_MISC_GIC_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_MISC_GIC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_PERIC0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_PERIC1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_ALIVE_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_EH_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_EH_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_EH_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_EH_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_EH_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_EH_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_MIF0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_MIF1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_MIF2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_MIF3_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MISC_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_MISC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MISC_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_MISC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MISC_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_MISC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MISC_GIC_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_MISC_GIC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MISC_GIC_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_MISC_GIC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_MISC_GIC_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_MISC_GIC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_PERIC0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_PERIC1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D_NOCL1B_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_MI_D_NOCL1B_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D_NOCL1B_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_MI_D_NOCL1B_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D_NOCL1B_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_MI_D_NOCL1B_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AA_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AB_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_NOCL0_CMU_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_NOCL0_CMU_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_NOCL0_CMU_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_NOCL0_CMU_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_NOCL0_CMU_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_NOCL0_CMU_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL0_D0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_D0_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL0_D0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_D0_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL0_D0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_D0_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL0_D0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_D1_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL0_D1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_D1_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL0_D1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_D1_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL0_D1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_D2_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL0_D2_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_D2_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL0_D2_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_D2_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL0_D2_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_D3_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL0_D3_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_D3_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL0_D3_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_D3_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL0_D3_EVENT_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_DBG_CC_QCH_ENABLE, 0, 1, DMYQCH_CON_PPC_DBG_CC_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_DBG_CC_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PPC_DBG_CC_QCH),
	SFR_ACCESS(DMYQCH_CON_PPC_DBG_CC_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PPC_DBG_CC_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL0_IO0_CYCLE_QCH_ENABLE, 0, 1, QCH_CON_PPC_NOCL0_IO0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL0_IO0_CYCLE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_NOCL0_IO0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL0_IO0_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_NOCL0_IO0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL0_IO0_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_NOCL0_IO0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL0_IO0_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_NOCL0_IO0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL0_IO0_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_NOCL0_IO0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL0_IO1_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_NOCL0_IO1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL0_IO1_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_NOCL0_IO1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL0_IO1_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_NOCL0_IO1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH_ENABLE, 0, 1, QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_NOCL1A_M0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1A_M0_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_NOCL1A_M0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1A_M0_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_NOCL1A_M0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1A_M0_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_NOCL1A_M0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1A_M1_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_NOCL1A_M1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1A_M1_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_NOCL1A_M1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1A_M1_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_NOCL1A_M1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1A_M2_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_NOCL1A_M2_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1A_M2_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_NOCL1A_M2_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1A_M2_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_NOCL1A_M2_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1A_M3_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_NOCL1A_M3_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1A_M3_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_NOCL1A_M3_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1A_M3_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_NOCL1A_M3_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH_ENABLE, 0, 1, QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_NOCL1B_M0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1B_M0_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_NOCL1B_M0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1B_M0_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_NOCL1B_M0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL1B_M0_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_NOCL1B_M0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_ALIVE_P_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL0_ALIVE_P_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_ALIVE_P_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL0_ALIVE_P_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_ALIVE_P_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL0_ALIVE_P_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_CPUCL0_P_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL0_CPUCL0_P_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_CPUCL0_P_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL0_CPUCL0_P_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_CPUCL0_P_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL0_CPUCL0_P_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_DP_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL0_DP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_DP_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL0_DP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_DP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL0_DP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_IOC0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL0_IOC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_IOC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL0_IOC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_IOC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL0_IOC0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_IOC1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL0_IOC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_IOC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL0_IOC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_IOC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL0_IOC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_S0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL0_S0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_S0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL0_S0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_S0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL0_S0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_S1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL0_S1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_S1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL0_S1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_S1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL0_S1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_S2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL0_S2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_S2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL0_S2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_S2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL0_S2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_S3_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL0_S3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_S3_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL0_S3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL0_S3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL0_S3_QCH),
	SFR_ACCESS(QCH_CON_SFR_APBIF_CMU_TOPC_QCH_ENABLE, 0, 1, QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
	SFR_ACCESS(QCH_CON_SFR_APBIF_CMU_TOPC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
	SFR_ACCESS(QCH_CON_SFR_APBIF_CMU_TOPC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
	SFR_ACCESS(QCH_CON_SLC_CB_TOP_QCH_ENABLE, 0, 1, QCH_CON_SLC_CB_TOP_QCH),
	SFR_ACCESS(QCH_CON_SLC_CB_TOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLC_CB_TOP_QCH),
	SFR_ACCESS(QCH_CON_SLC_CB_TOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLC_CB_TOP_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH1_QCH_ENABLE, 0, 1, DMYQCH_CON_SLC_CH1_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH1_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_SLC_CH1_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH1_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SLC_CH1_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH2_QCH_ENABLE, 0, 1, DMYQCH_CON_SLC_CH2_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH2_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_SLC_CH2_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH2_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SLC_CH2_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH3_QCH_ENABLE, 0, 1, DMYQCH_CON_SLC_CH3_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH3_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_SLC_CH3_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH3_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SLC_CH3_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH_TOP_QCH_ENABLE, 0, 1, DMYQCH_CON_SLC_CH_TOP_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH_TOP_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_SLC_CH_TOP_QCH),
	SFR_ACCESS(DMYQCH_CON_SLC_CH_TOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SLC_CH_TOP_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_G_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_G_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_G_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_G_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_G_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_G_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_EH_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_EH_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_EH_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_EH_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_EH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_EH_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MIF0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MIF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MIF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MIF1_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MIF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MIF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MIF2_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MIF2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MIF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MIF3_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MIF3_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MIF3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MISC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_MISC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_MISC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_MISC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_TREX_P_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P_NOCL0_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_NOCL1A_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_GPC_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_GPC_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_GPC_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_GPC_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D0_AUR_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D0_AUR_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D0_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D0_AUR_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D0_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D0_AUR_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D0_G3D_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D0_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D0_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D0_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D0_TPU_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D0_TPU_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D0_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D0_TPU_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D0_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D0_TPU_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D1_AUR_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D1_AUR_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D1_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D1_AUR_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D1_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D1_AUR_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D1_G3D_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D1_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D1_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D1_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D1_TPU_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D1_TPU_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D1_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D1_TPU_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D1_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D1_TPU_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D2_G3D_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D2_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D2_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D2_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D3_G3D_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D3_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D3_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D3_G3D_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_G_NOCL1A_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_G_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_G_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_G_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_G_NOCL1A_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_BW_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D_BW_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_BW_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D_BW_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D_BW_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_AUR_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_AUR_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_AUR_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_AUR_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_AUR_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_AUR_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_G3D_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_G3D_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_G3D_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_G3D_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_G3D_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_G3D_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_TPU_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_TPU_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_TPU_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_TPU_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_TPU_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_TPU_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_AUR_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_AUR_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_AUR_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_AUR_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_AUR_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_AUR_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_G3D_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_G3D_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_G3D_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_G3D_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_G3D_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_G3D_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_TPU_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_TPU_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_TPU_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_TPU_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_TPU_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_TPU_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_MI_D0_NOCL2AA_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_MI_D0_NOCL2AB_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_MI_D1_NOCL2AA_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_MI_D1_NOCL2AB_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_NOCL1A_CMU_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_NOCL1A_CMU_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_NOCL1A_CMU_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_NOCL1A_CMU_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_NOCL1A_CMU_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_NOCL1A_CMU_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_PPC_AUR_D0_CYCLE_QCH_ENABLE, 0, 1, QCH_CON_PPC_AUR_D0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_AUR_D0_CYCLE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_AUR_D0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_AUR_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_AUR_D0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_AUR_D0_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_AUR_D0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_AUR_D0_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_AUR_D0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_AUR_D0_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_AUR_D0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_AUR_D1_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_AUR_D1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_AUR_D1_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_AUR_D1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_AUR_D1_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_AUR_D1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_BW_D_CYCLE_QCH_ENABLE, 0, 1, QCH_CON_PPC_BW_D_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_BW_D_CYCLE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_BW_D_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_BW_D_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_BW_D_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_BW_D_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_BW_D_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_BW_D_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_BW_D_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_BW_D_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_BW_D_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3DMMU_D_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3DMMU_D_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3DMMU_D_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3DMMU_D_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3DMMU_D_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3DMMU_D_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D_D0_CYCLE_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D_D0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D_D0_CYCLE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D_D0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D_D0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D_D0_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D_D0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D_D0_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D_D0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D_D0_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D_D0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D_D1_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D_D1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D_D1_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D_D1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D_D1_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D_D1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D_D2_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D_D2_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D_D2_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D_D2_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D_D2_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D_D2_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D_D3_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D_D3_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D_D3_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D_D3_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D_D3_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D_D3_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AA_S0_CYCLE_QCH_ENABLE, 0, 1, QCH_CON_PPC_NOCL2AA_S0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AA_S0_CYCLE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_NOCL2AA_S0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AA_S0_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_NOCL2AA_S0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AA_S0_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_NOCL2AA_S0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AA_S0_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_NOCL2AA_S0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AA_S0_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_NOCL2AA_S0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AA_S1_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_NOCL2AA_S1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AA_S1_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_NOCL2AA_S1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AA_S1_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_NOCL2AA_S1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AB_S0_CYCLE_QCH_ENABLE, 0, 1, QCH_CON_PPC_NOCL2AB_S0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AB_S0_CYCLE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_NOCL2AB_S0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AB_S0_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_NOCL2AB_S0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AB_S0_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_NOCL2AB_S0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AB_S0_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_NOCL2AB_S0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AB_S0_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_NOCL2AB_S0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AB_S1_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_NOCL2AB_S1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AB_S1_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_NOCL2AB_S1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_NOCL2AB_S1_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_NOCL2AB_S1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_TPU_D0_CYCLE_QCH_ENABLE, 0, 1, QCH_CON_PPC_TPU_D0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_TPU_D0_CYCLE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_TPU_D0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_TPU_D0_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_TPU_D0_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_TPU_D0_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_TPU_D0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_TPU_D0_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_TPU_D0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_TPU_D0_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_TPU_D0_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_TPU_D1_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_TPU_D1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_TPU_D1_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_TPU_D1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_TPU_D1_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_TPU_D1_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL1A_M0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL1A_M0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL1A_M0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL1A_M0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL1A_M0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL1A_M0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL1A_M1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL1A_M1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL1A_M1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL1A_M1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL1A_M1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL1A_M1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL1A_M2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL1A_M2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL1A_M2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL1A_M2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL1A_M2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL1A_M2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL1A_M3_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL1A_M3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL1A_M3_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL1A_M3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL1A_M3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL1A_M3_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_G3DMMU_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_D_G3DMMU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_G3DMMU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_D_G3DMMU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_D_G3DMMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_D_G3DMMU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_AUR_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_AUR_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_AUR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_AUR_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_AUR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_AUR_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_BW_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_BW_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_BW_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_BW_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_BW_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_BW_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_G3D_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_TPU_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_TPU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_TPU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_TREX_P_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P_NOCL1A_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_NOCL1B_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NOCL1B_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NOCL1B_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NOCL1B_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_GPC_NOCL1B_QCH_ENABLE, 0, 1, QCH_CON_GPC_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_GPC_NOCL1B_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_GPC_NOCL1B_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D_HSI0_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D_HSI0_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D_HSI1_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D_HSI1_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_G_NOCL1B_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1B_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_G_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1B_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_G_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1B_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_G_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_G_NOCL1B_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_AOC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D_AOC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_GSA_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_GSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_GSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D_GSA_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_G_CSSYS_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_AOC_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_AOC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_AOC_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_AOC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_AOC_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_AOC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_GSA_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_GSA_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_GSA_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_GSA_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_GSA_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_GSA_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_G_CSSYS_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_AOC_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_AOC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_AOC_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_AOC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_AOC_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_AOC_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_GSA_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_GSA_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_GSA_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_GSA_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_GSA_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_GSA_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_HSI0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_HSI1_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D_NOCL1B_NOCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_SI_D_NOCL1B_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D_NOCL1B_NOCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_SI_D_NOCL1B_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D_NOCL1B_NOCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_SI_D_NOCL1B_NOCL0_QCH),
	SFR_ACCESS(QCH_CON_NOCL1B_CMU_NOCL1B_QCH_ENABLE, 0, 1, QCH_CON_NOCL1B_CMU_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_NOCL1B_CMU_NOCL1B_QCH_CLOCK_REQ, 1, 1, QCH_CON_NOCL1B_CMU_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_NOCL1B_CMU_NOCL1B_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_NOCL1B_CMU_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_PPC_AOC_CYCLE_QCH_ENABLE, 0, 1, QCH_CON_PPC_AOC_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_AOC_CYCLE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_AOC_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_AOC_CYCLE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_AOC_CYCLE_QCH),
	SFR_ACCESS(QCH_CON_PPC_AOC_EVENT_QCH_ENABLE, 0, 1, QCH_CON_PPC_AOC_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_AOC_EVENT_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_AOC_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPC_AOC_EVENT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_AOC_EVENT_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL1B_M0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL1B_M0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL1B_M0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL1B_M0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL1B_M0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL1B_M0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_G_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_G_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_AOC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_AOC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_AOC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_AOC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_AOC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_AOC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_GSA_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_GSA_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_GSA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_GSA_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_GSA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_GSA_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_HSI0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_HSI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_HSI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_HSI0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_HSI1_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_HSI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_HSI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_HSI1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NOCL1B_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NOCL1B_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NOCL1B_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NOCL1B_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NOCL1B_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NOCL1B_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_NOCL1B_QCH_ENABLE, 0, 1, QCH_CON_TREX_P_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_NOCL1B_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P_NOCL1B_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_NOCL1B_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P_NOCL1B_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_NOCL2AA_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_NOCL2AA_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_NOCL2AA_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_NOCL2AA_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_NOCL2AA_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_NOCL2AA_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NOCL2AA_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NOCL2AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NOCL2AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_GPC_NOCL2AA_QCH_ENABLE, 0, 1, QCH_CON_GPC_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_GPC_NOCL2AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_GPC_NOCL2AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D_HSI2_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D_HSI2_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AA_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_G_NOCL2AA_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AA_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_G_NOCL2AA_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AA_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_G_NOCL2AA_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AA_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_G_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_G_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_G_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AA_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_G_NOCL2AA_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AA_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_G_NOCL2AA_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AA_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_G_NOCL2AA_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D0_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D0_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D0_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D0_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D0_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D0_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_MFC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_RGBP_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D0_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D0_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D0_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D1_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D1_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D1_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D1_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_MFC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_RGBP_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D1_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D1_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D1_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D2_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D2_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D2_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D2_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D2_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D2_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D2_RGBP_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D2_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D2_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D2_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D2_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D2_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D3_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D3_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D3_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D3_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D3_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D3_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D3_RGBP_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D3_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D3_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D3_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D3_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D3_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D4_RGBP_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D4_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D4_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D4_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D4_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D4_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D5_RGBP_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D5_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D5_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D5_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D5_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D5_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D6_RGBP_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D6_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D6_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D6_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D6_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D6_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_HSI2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_HSI2_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AA_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_SI_D0_NOCL2AA_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_SI_D1_NOCL2AA_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_NOCL2AA_CMU_NOCL2AA_QCH_ENABLE, 0, 1, QCH_CON_NOCL2AA_CMU_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_NOCL2AA_CMU_NOCL2AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_NOCL2AA_CMU_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_NOCL2AA_CMU_NOCL2AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_NOCL2AA_CMU_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL2AA_M0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL2AA_M0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL2AA_M0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL2AA_M0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL2AA_M0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL2AA_M0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL2AA_M1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL2AA_M1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL2AA_M1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL2AA_M1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL2AA_M1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL2AA_M1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_DPUB_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_DPUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_DPUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_DPUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_DPUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_DPUB_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_DPUF0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_DPUF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_DPUF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_DPUF0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_DPUF1_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_DPUF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_DPUF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_DPUF1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_HSI2_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_HSI2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_HSI2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_HSI2_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_ISPFE_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_ISPFE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_ISPFE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_ISPFE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MFC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_RGBP_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NOCL2AA_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NOCL2AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NOCL2AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NOCL2AA_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NOCL2AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NOCL2AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_NOCL2AA_QCH_ENABLE, 0, 1, QCH_CON_TREX_P_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_NOCL2AA_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P_NOCL2AA_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_NOCL2AA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P_NOCL2AA_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_NOCL2AB_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_NOCL2AB_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_NOCL2AB_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_NOCL2AB_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_NOCL2AB_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_NOCL2AB_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NOCL2AB_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NOCL2AB_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NOCL2AB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_GPC_NOCL2AB_QCH_ENABLE, 0, 1, QCH_CON_GPC_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_GPC_NOCL2AB_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_GPC_NOCL2AB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D2_G2D_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D2_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D2_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D_MISC_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_MI_D_MISC_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D_MISC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_MI_D_MISC_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_MI_D_MISC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_MI_D_MISC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AB_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_G_NOCL2AB_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AB_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_G_NOCL2AB_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_G_NOCL2AB_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_G_NOCL2AB_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AB_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_G_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_G_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_G_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AB_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_G_NOCL2AB_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AB_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_G_NOCL2AB_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_G_NOCL2AB_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_G_NOCL2AB_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_G2D_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_GDC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D0_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D0_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_TNR_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D0_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_G2D_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_GDC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D1_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D1_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_TNR_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D1_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D2_GDC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D2_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D2_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D2_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D2_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D2_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D2_TNR_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D2_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D2_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D3_TNR_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D3_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D3_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D4_TNR_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D4_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D4_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D5_TNR_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D5_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D5_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_GSE_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_YUVP_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_D_YUVP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_D_YUVP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_D_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_D_YUVP_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AB_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_SI_D0_NOCL2AB_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_QCH_ENABLE, 0, 1, QCH_CON_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_TAXI_SI_D1_NOCL2AB_NOCL1A_QCH),
	SFR_ACCESS(QCH_CON_NOCL2AB_CMU_NOCL2AB_QCH_ENABLE, 0, 1, QCH_CON_NOCL2AB_CMU_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_NOCL2AB_CMU_NOCL2AB_QCH_CLOCK_REQ, 1, 1, QCH_CON_NOCL2AB_CMU_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_NOCL2AB_CMU_NOCL2AB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_NOCL2AB_CMU_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL2AB_M0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL2AB_M0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL2AB_M0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL2AB_M0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL2AB_M0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL2AB_M0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL2AB_M1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NOCL2AB_M1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL2AB_M1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NOCL2AB_M1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NOCL2AB_M1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NOCL2AB_M1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_G2D_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_GDC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_GDC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_GDC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_GDC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_GSE_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_GSE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_GSE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_GSE_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MCSC_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_MCSC_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_TNR_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_YUVP_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_SI_P_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_SI_P_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_SI_P_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_SI_P_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NOCL2AB_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NOCL2AB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NOCL2AB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NOCL2AB_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NOCL2AB_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NOCL2AB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_NOCL2AB_QCH_ENABLE, 0, 1, QCH_CON_TREX_P_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_NOCL2AB_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_NOCL2AB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P_NOCL2AB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPC_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_GPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPC_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPC_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(DMYQCH_CON_I3C1_QCH_SCLK_ENABLE, 0, 1, DMYQCH_CON_I3C1_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C1_QCH_SCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_I3C1_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C1_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_I3C1_QCH_SCLK),
	SFR_ACCESS(QCH_CON_I3C1_QCH_PCLK_ENABLE, 0, 1, QCH_CON_I3C1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C1_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_I3C1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C1_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I3C1_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_I3C2_QCH_SCLK_ENABLE, 0, 1, DMYQCH_CON_I3C2_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C2_QCH_SCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_I3C2_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C2_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_I3C2_QCH_SCLK),
	SFR_ACCESS(QCH_CON_I3C2_QCH_PCLK_ENABLE, 0, 1, QCH_CON_I3C2_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C2_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_I3C2_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C2_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I3C2_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_I3C3_QCH_SCLK_ENABLE, 0, 1, DMYQCH_CON_I3C3_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C3_QCH_SCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_I3C3_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C3_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_I3C3_QCH_SCLK),
	SFR_ACCESS(QCH_CON_I3C3_QCH_PCLK_ENABLE, 0, 1, QCH_CON_I3C3_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C3_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_I3C3_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C3_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I3C3_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_I3C4_QCH_SCLK_ENABLE, 0, 1, DMYQCH_CON_I3C4_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C4_QCH_SCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_I3C4_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C4_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_I3C4_QCH_SCLK),
	SFR_ACCESS(QCH_CON_I3C4_QCH_PCLK_ENABLE, 0, 1, QCH_CON_I3C4_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C4_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_I3C4_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C4_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I3C4_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_I3C5_QCH_SCLK_ENABLE, 0, 1, DMYQCH_CON_I3C5_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C5_QCH_SCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_I3C5_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C5_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_I3C5_QCH_SCLK),
	SFR_ACCESS(QCH_CON_I3C5_QCH_PCLK_ENABLE, 0, 1, QCH_CON_I3C5_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C5_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_I3C5_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C5_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I3C5_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_I3C6_QCH_SCLK_ENABLE, 0, 1, DMYQCH_CON_I3C6_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C6_QCH_SCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_I3C6_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C6_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_I3C6_QCH_SCLK),
	SFR_ACCESS(QCH_CON_I3C6_QCH_PCLK_ENABLE, 0, 1, QCH_CON_I3C6_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C6_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_I3C6_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C6_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I3C6_QCH_PCLK),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_PERIC0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_PERIC0_CU_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_USI0_UART_QCH_ENABLE, 0, 1, QCH_CON_USI0_UART_QCH),
	SFR_ACCESS(QCH_CON_USI0_UART_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI0_UART_QCH),
	SFR_ACCESS(QCH_CON_USI0_UART_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI0_UART_QCH),
	SFR_ACCESS(QCH_CON_USI14_USI_QCH_ENABLE, 0, 1, QCH_CON_USI14_USI_QCH),
	SFR_ACCESS(QCH_CON_USI14_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI14_USI_QCH),
	SFR_ACCESS(QCH_CON_USI14_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI14_USI_QCH),
	SFR_ACCESS(QCH_CON_USI1_USI_QCH_ENABLE, 0, 1, QCH_CON_USI1_USI_QCH),
	SFR_ACCESS(QCH_CON_USI1_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI1_USI_QCH),
	SFR_ACCESS(QCH_CON_USI1_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI1_USI_QCH),
	SFR_ACCESS(QCH_CON_USI2_USI_QCH_ENABLE, 0, 1, QCH_CON_USI2_USI_QCH),
	SFR_ACCESS(QCH_CON_USI2_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI2_USI_QCH),
	SFR_ACCESS(QCH_CON_USI2_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI2_USI_QCH),
	SFR_ACCESS(QCH_CON_USI3_USI_QCH_ENABLE, 0, 1, QCH_CON_USI3_USI_QCH),
	SFR_ACCESS(QCH_CON_USI3_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI3_USI_QCH),
	SFR_ACCESS(QCH_CON_USI3_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI3_USI_QCH),
	SFR_ACCESS(QCH_CON_USI4_USI_QCH_ENABLE, 0, 1, QCH_CON_USI4_USI_QCH),
	SFR_ACCESS(QCH_CON_USI4_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI4_USI_QCH),
	SFR_ACCESS(QCH_CON_USI4_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI4_USI_QCH),
	SFR_ACCESS(QCH_CON_USI5_USI_QCH_ENABLE, 0, 1, QCH_CON_USI5_USI_QCH),
	SFR_ACCESS(QCH_CON_USI5_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI5_USI_QCH),
	SFR_ACCESS(QCH_CON_USI5_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI5_USI_QCH),
	SFR_ACCESS(QCH_CON_USI6_USI_QCH_ENABLE, 0, 1, QCH_CON_USI6_USI_QCH),
	SFR_ACCESS(QCH_CON_USI6_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI6_USI_QCH),
	SFR_ACCESS(QCH_CON_USI6_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI6_USI_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPC_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_GPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPC_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPC_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(DMYQCH_CON_I3C0_QCH_SCLK_ENABLE, 0, 1, DMYQCH_CON_I3C0_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C0_QCH_SCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_I3C0_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_I3C0_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_I3C0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_I3C0_QCH_PCLK_ENABLE, 0, 1, QCH_CON_I3C0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C0_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_I3C0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_I3C0_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I3C0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_PERIC1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_PERIC1_CU_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PWM_QCH_ENABLE, 0, 1, QCH_CON_PWM_QCH),
	SFR_ACCESS(QCH_CON_PWM_QCH_CLOCK_REQ, 1, 1, QCH_CON_PWM_QCH),
	SFR_ACCESS(QCH_CON_PWM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PWM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_USI0_USI_QCH_ENABLE, 0, 1, QCH_CON_USI0_USI_QCH),
	SFR_ACCESS(QCH_CON_USI0_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI0_USI_QCH),
	SFR_ACCESS(QCH_CON_USI0_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI0_USI_QCH),
	SFR_ACCESS(QCH_CON_USI10_USI_QCH_ENABLE, 0, 1, QCH_CON_USI10_USI_QCH),
	SFR_ACCESS(QCH_CON_USI10_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI10_USI_QCH),
	SFR_ACCESS(QCH_CON_USI10_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI10_USI_QCH),
	SFR_ACCESS(QCH_CON_USI11_USI_QCH_ENABLE, 0, 1, QCH_CON_USI11_USI_QCH),
	SFR_ACCESS(QCH_CON_USI11_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI11_USI_QCH),
	SFR_ACCESS(QCH_CON_USI11_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI11_USI_QCH),
	SFR_ACCESS(QCH_CON_USI12_USI_QCH_ENABLE, 0, 1, QCH_CON_USI12_USI_QCH),
	SFR_ACCESS(QCH_CON_USI12_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI12_USI_QCH),
	SFR_ACCESS(QCH_CON_USI12_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI12_USI_QCH),
	SFR_ACCESS(QCH_CON_USI13_USI_QCH_ENABLE, 0, 1, QCH_CON_USI13_USI_QCH),
	SFR_ACCESS(QCH_CON_USI13_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI13_USI_QCH),
	SFR_ACCESS(QCH_CON_USI13_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI13_USI_QCH),
	SFR_ACCESS(QCH_CON_USI15_USI_QCH_ENABLE, 0, 1, QCH_CON_USI15_USI_QCH),
	SFR_ACCESS(QCH_CON_USI15_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI15_USI_QCH),
	SFR_ACCESS(QCH_CON_USI15_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI15_USI_QCH),
	SFR_ACCESS(QCH_CON_USI9_USI_QCH_ENABLE, 0, 1, QCH_CON_USI9_USI_QCH),
	SFR_ACCESS(QCH_CON_USI9_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI9_USI_QCH),
	SFR_ACCESS(QCH_CON_USI9_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI9_USI_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_RGBP_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_RGBP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_RGBP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_RGBP_QCH),
	SFR_ACCESS(QCH_CON_GPC_RGBP_QCH_ENABLE, 0, 1, QCH_CON_GPC_RGBP_QCH),
	SFR_ACCESS(QCH_CON_GPC_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_RGBP_QCH),
	SFR_ACCESS(QCH_CON_GPC_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_I_RGBP_MCFP_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_I_RGBP_MCFP_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_I_RGBP_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_I_RGBP_MCFP_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_I_RGBP_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_I_RGBP_MCFP_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_I_RGBP_MCFP_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_I_RGBP_MCFP_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_I_RGBP_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_I_RGBP_MCFP_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_I_RGBP_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_I_RGBP_MCFP_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_RGBP_YUVP_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_L_OTF_RGBP_YUVP_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_RGBP_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_L_OTF_RGBP_YUVP_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_RGBP_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_L_OTF_RGBP_YUVP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_RGBP_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D0_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D0_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D0_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_RGBP_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D1_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D1_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D1_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D2_RGBP_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D2_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D2_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D2_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D2_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D2_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D3_RGBP_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D3_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D3_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D3_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D3_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D3_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D4_RGBP_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D4_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D4_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D4_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D4_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D4_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D5_RGBP_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D5_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D5_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D5_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D5_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D5_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D6_RGBP_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D6_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D6_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D6_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D6_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D6_RGBP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LD_RGBP_GDC_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LD_RGBP_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LD_RGBP_GDC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LD_RGBP_GDC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LD_RGBP_GDC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LD_RGBP_GDC_QCH),
	SFR_ACCESS(QCH_CON_MCFP_QCH_CLK_ENABLE, 0, 1, QCH_CON_MCFP_QCH_CLK),
	SFR_ACCESS(QCH_CON_MCFP_QCH_CLK_CLOCK_REQ, 1, 1, QCH_CON_MCFP_QCH_CLK),
	SFR_ACCESS(QCH_CON_MCFP_QCH_CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCFP_QCH_CLK),
	SFR_ACCESS(QCH_CON_PPMU_D0_MCFP_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_MCFP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_MCFP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_MCFP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_RGBP_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_RGBP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_RGBP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_RGBP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_RGBP_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_RGBP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_RGBP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_RGBP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_MCFP_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_MCFP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_MCFP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_MCFP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_RGBP_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_RGBP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_RGBP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_RGBP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_MCFP_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D3_MCFP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D3_MCFP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D3_MCFP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_MCFP_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D4_MCFP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D4_MCFP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D4_MCFP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_MCFP_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D5_MCFP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D5_MCFP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D5_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_RGBP_QCH_ENABLE, 0, 1, QCH_CON_QE_D0_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D0_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D0_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D10_MCFP_QCH_ENABLE, 0, 1, QCH_CON_QE_D10_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D10_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D10_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D10_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D10_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D11_MCFP_QCH_ENABLE, 0, 1, QCH_CON_QE_D11_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D11_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D11_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D11_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D11_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_RGBP_QCH_ENABLE, 0, 1, QCH_CON_QE_D1_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D1_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D1_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_RGBP_QCH_ENABLE, 0, 1, QCH_CON_QE_D2_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D2_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D2_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D3_RGBP_QCH_ENABLE, 0, 1, QCH_CON_QE_D3_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D3_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D3_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D3_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D3_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_MCFP_QCH_ENABLE, 0, 1, QCH_CON_QE_D4_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D4_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D4_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_RGBP_QCH_ENABLE, 0, 1, QCH_CON_QE_D4_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D4_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D4_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D5_MCFP_QCH_ENABLE, 0, 1, QCH_CON_QE_D5_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D5_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D5_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D5_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D5_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D5_RGBP_QCH_ENABLE, 0, 1, QCH_CON_QE_D5_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D5_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D5_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D5_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D5_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D6_MCFP_QCH_ENABLE, 0, 1, QCH_CON_QE_D6_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D6_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D6_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D6_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D6_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D6_RGBP_QCH_ENABLE, 0, 1, QCH_CON_QE_D6_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D6_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D6_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D6_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D6_RGBP_QCH),
	SFR_ACCESS(QCH_CON_QE_D7_MCFP_QCH_ENABLE, 0, 1, QCH_CON_QE_D7_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D7_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D7_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D7_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D7_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D8_MCFP_QCH_ENABLE, 0, 1, QCH_CON_QE_D8_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D8_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D8_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D8_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D8_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D9_MCFP_QCH_ENABLE, 0, 1, QCH_CON_QE_D9_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D9_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D9_MCFP_QCH),
	SFR_ACCESS(QCH_CON_QE_D9_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D9_MCFP_QCH),
	SFR_ACCESS(QCH_CON_RGBP_QCH_ENABLE, 0, 1, QCH_CON_RGBP_QCH),
	SFR_ACCESS(QCH_CON_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_RGBP_QCH),
	SFR_ACCESS(QCH_CON_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RGBP_QCH),
	SFR_ACCESS(QCH_CON_RGBP_QCH_VOTF0_ENABLE, 0, 1, QCH_CON_RGBP_QCH_VOTF0),
	SFR_ACCESS(QCH_CON_RGBP_QCH_VOTF0_CLOCK_REQ, 1, 1, QCH_CON_RGBP_QCH_VOTF0),
	SFR_ACCESS(QCH_CON_RGBP_QCH_VOTF0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RGBP_QCH_VOTF0),
	SFR_ACCESS(QCH_CON_RGBP_CMU_RGBP_QCH_ENABLE, 0, 1, QCH_CON_RGBP_CMU_RGBP_QCH),
	SFR_ACCESS(QCH_CON_RGBP_CMU_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_RGBP_CMU_RGBP_QCH),
	SFR_ACCESS(QCH_CON_RGBP_CMU_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RGBP_CMU_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_RGBP_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MCFP_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_MCFP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_MCFP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_MCFP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_RGBP_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_RGBP_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_MCFP_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D2_MCFP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D2_MCFP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D2_MCFP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_RGBP_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D2_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D2_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D2_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D3_MCFP_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D3_MCFP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D3_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D3_MCFP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D3_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D3_MCFP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_MCFP_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D4_MCFP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D4_MCFP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D4_MCFP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D5_MCFP_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D5_MCFP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D5_MCFP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D5_MCFP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D5_MCFP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D5_MCFP_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_RGBP_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_RGBP_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_RGBP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU0_RGBP_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S1_PMMU0_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU0_RGBP_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S1_PMMU0_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU0_RGBP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S1_PMMU0_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU1_RGBP_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S1_PMMU1_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU1_RGBP_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S1_PMMU1_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU1_RGBP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S1_PMMU1_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU2_RGBP_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S1_PMMU2_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU2_RGBP_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S1_PMMU2_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU2_RGBP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S1_PMMU2_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU3_RGBP_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S1_PMMU3_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU3_RGBP_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S1_PMMU3_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU3_RGBP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S1_PMMU3_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU4_RGBP_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S1_PMMU4_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU4_RGBP_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S1_PMMU4_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU4_RGBP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S1_PMMU4_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_RGBP_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S1_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_RGBP_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S1_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_RGBP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S1_RGBP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSREG_RGBP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_RGBP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_RGBP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_RGBP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_RGBP_QCH),
	SFR_ACCESS(DMYQCH_CON_BIS_S2D_QCH_ENABLE, 0, 1, DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_LG_SCAN2DRAM_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_LG_SCAN2DRAM_CU_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_ENABLE, 0, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_LG_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TNR_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_GPC_TNR_QCH_ENABLE, 0, 1, QCH_CON_GPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_GPC_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_GPC_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_TNR_QCH),
	SFR_ACCESS(QCH_CON_GTNR_ALIGN_QCH_MSA_ENABLE, 0, 1, QCH_CON_GTNR_ALIGN_QCH_MSA),
	SFR_ACCESS(QCH_CON_GTNR_ALIGN_QCH_MSA_CLOCK_REQ, 1, 1, QCH_CON_GTNR_ALIGN_QCH_MSA),
	SFR_ACCESS(QCH_CON_GTNR_ALIGN_QCH_MSA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GTNR_ALIGN_QCH_MSA),
	SFR_ACCESS(QCH_CON_GTNR_MERGE_QCH_00_ENABLE, 0, 1, QCH_CON_GTNR_MERGE_QCH_00),
	SFR_ACCESS(QCH_CON_GTNR_MERGE_QCH_00_CLOCK_REQ, 1, 1, QCH_CON_GTNR_MERGE_QCH_00),
	SFR_ACCESS(QCH_CON_GTNR_MERGE_QCH_00_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GTNR_MERGE_QCH_00),
	SFR_ACCESS(QCH_CON_GTNR_MERGE_QCH_01_ENABLE, 0, 1, QCH_CON_GTNR_MERGE_QCH_01),
	SFR_ACCESS(QCH_CON_GTNR_MERGE_QCH_01_CLOCK_REQ, 1, 1, QCH_CON_GTNR_MERGE_QCH_01),
	SFR_ACCESS(QCH_CON_GTNR_MERGE_QCH_01_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GTNR_MERGE_QCH_01),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_YUVP_TNR_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_L_OTF_YUVP_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_YUVP_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_L_OTF_YUVP_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_YUVP_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_L_OTF_YUVP_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_TNR_GSE_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_L_OTF_TNR_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_TNR_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_L_OTF_TNR_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_TNR_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_L_OTF_TNR_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_L_OTF_TNR_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_TNR_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D0_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_TNR_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D1_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D2_TNR_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D2_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D2_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D3_TNR_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D3_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D3_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D4_TNR_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D4_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D4_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D5_TNR_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D5_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D5_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D10_TNRA_QCH_S0_ENABLE, 0, 1, QCH_CON_PPMU_D10_TNRA_QCH_S0),
	SFR_ACCESS(QCH_CON_PPMU_D10_TNRA_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D10_TNRA_QCH_S0),
	SFR_ACCESS(QCH_CON_PPMU_D10_TNRA_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D10_TNRA_QCH_S0),
	SFR_ACCESS(QCH_CON_PPMU_D11_TNRA_QCH_S0_ENABLE, 0, 1, QCH_CON_PPMU_D11_TNRA_QCH_S0),
	SFR_ACCESS(QCH_CON_PPMU_D11_TNRA_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D11_TNRA_QCH_S0),
	SFR_ACCESS(QCH_CON_PPMU_D11_TNRA_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D11_TNRA_QCH_S0),
	SFR_ACCESS(QCH_CON_PPMU_D1_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D6_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D6_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D6_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D7_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D7_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D7_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D8_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D8_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D8_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D8_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D8_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D8_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D9_TNR_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D9_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D9_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D9_TNR_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D9_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D9_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_TNR_QCH_ENABLE, 0, 1, QCH_CON_QE_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D10_TNRA_QCH_ENABLE, 0, 1, QCH_CON_QE_D10_TNRA_QCH),
	SFR_ACCESS(QCH_CON_QE_D10_TNRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D10_TNRA_QCH),
	SFR_ACCESS(QCH_CON_QE_D10_TNRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D10_TNRA_QCH),
	SFR_ACCESS(QCH_CON_QE_D11_TNRA_QCH_ENABLE, 0, 1, QCH_CON_QE_D11_TNRA_QCH),
	SFR_ACCESS(QCH_CON_QE_D11_TNRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D11_TNRA_QCH),
	SFR_ACCESS(QCH_CON_QE_D11_TNRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D11_TNRA_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_TNR_QCH_ENABLE, 0, 1, QCH_CON_QE_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_TNR_QCH_ENABLE, 0, 1, QCH_CON_QE_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D2_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D3_TNR_QCH_ENABLE, 0, 1, QCH_CON_QE_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D3_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D3_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_TNR_QCH_ENABLE, 0, 1, QCH_CON_QE_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D5_TNR_QCH_ENABLE, 0, 1, QCH_CON_QE_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D5_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D5_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D6_TNR_QCH_ENABLE, 0, 1, QCH_CON_QE_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D6_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D6_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D7_TNR_QCH_ENABLE, 0, 1, QCH_CON_QE_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D7_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D7_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D8_TNR_QCH_ENABLE, 0, 1, QCH_CON_QE_D8_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D8_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D8_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D8_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D8_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D9_TNR_QCH_ENABLE, 0, 1, QCH_CON_QE_D9_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D9_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D9_TNR_QCH),
	SFR_ACCESS(QCH_CON_QE_D9_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D9_TNR_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_TNR_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D10_TNRA_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D10_TNRA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D10_TNRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D10_TNRA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D10_TNRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D10_TNRA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D11_TNRA_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D11_TNRA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D11_TNRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D11_TNRA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D11_TNRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D11_TNRA_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D2_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D2_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D3_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D3_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D3_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D3_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D4_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D5_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D5_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D5_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D5_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D6_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D6_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D6_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D6_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D7_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D7_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D7_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D7_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D8_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D8_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D8_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D8_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D8_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D8_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D9_TNR_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D9_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D9_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D9_TNR_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D9_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D9_TNR_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_TNR_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_TNR_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_TNR_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_TNR_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU1_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_TNR_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU1_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_TNR_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU1_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_TNR_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_TNR_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_TNR_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU0_TNR_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S1_PMMU0_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU0_TNR_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S1_PMMU0_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU0_TNR_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S1_PMMU0_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU1_TNR_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S1_PMMU1_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU1_TNR_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S1_PMMU1_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU1_TNR_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S1_PMMU1_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU2_TNR_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S1_PMMU2_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU2_TNR_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S1_PMMU2_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_PMMU2_TNR_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S1_PMMU2_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_TNR_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S1_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_TNR_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S1_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S1_TNR_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S1_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_PMMU0_TNR_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S2_PMMU0_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_PMMU0_TNR_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S2_PMMU0_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_PMMU0_TNR_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S2_PMMU0_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_TNR_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S2_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_TNR_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S2_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S2_TNR_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S2_TNR_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSREG_TNR_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_TNR_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_TNR_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_TNR_QCH),
	SFR_ACCESS(QCH_CON_TNR_CMU_TNR_QCH_ENABLE, 0, 1, QCH_CON_TNR_CMU_TNR_QCH),
	SFR_ACCESS(QCH_CON_TNR_CMU_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_TNR_CMU_TNR_QCH),
	SFR_ACCESS(QCH_CON_TNR_CMU_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TNR_CMU_TNR_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_TPU_QCH_ENABLE, 0, 1, QCH_CON_ADD_APBIF_TPU_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_ADD_APBIF_TPU_QCH),
	SFR_ACCESS(QCH_CON_ADD_APBIF_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADD_APBIF_TPU_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_TPU_QCH_ENABLE, 0, 1, DMYQCH_CON_ADD_TPU_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_TPU_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADD_TPU_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADD_TPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TPU_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_TPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_TPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_TPU_QCH),
	SFR_ACCESS(QCH_CON_GPC_TPU_QCH_ENABLE, 0, 1, QCH_CON_GPC_TPU_QCH),
	SFR_ACCESS(QCH_CON_GPC_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_TPU_QCH),
	SFR_ACCESS(QCH_CON_GPC_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_TPU_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D0_TPU_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D0_TPU_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D0_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D0_TPU_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D0_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D0_TPU_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D1_TPU_QCH_ENABLE, 0, 1, QCH_CON_LH_ACEL_SI_D1_TPU_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D1_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ACEL_SI_D1_TPU_QCH),
	SFR_ACCESS(QCH_CON_LH_ACEL_SI_D1_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ACEL_SI_D1_TPU_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_LT0_TPU_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MI_LT1_TPU_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_LT0_TPU_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH_ENABLE, 0, 1, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_SI_LT1_TPU_CPUCL0_CD_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_TPU_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_MI_P_TPU_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_TPU_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_MI_P_TPU_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_MI_P_TPU_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_MI_P_TPU_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_TPU_CU_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_P_TPU_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_TPU_CU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_P_TPU_CU_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_P_TPU_CU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_P_TPU_CU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_TPU_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_TPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_TPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_TPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_TPU_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_TPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_TPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_TPU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_TPU_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_TPU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_TPU_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_TPU_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_TPU_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_TPU_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_TPU_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_TPU_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_TPU_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_TPU_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_TPU_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_TPU_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_TPU_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU1_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU1_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU1_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU1_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_TPU_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_TPU_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_TPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_TPU_QCH),
	SFR_ACCESS(DMYQCH_CON_TPU_QCH_ENABLE, 0, 1, DMYQCH_CON_TPU_QCH),
	SFR_ACCESS(DMYQCH_CON_TPU_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_TPU_QCH),
	SFR_ACCESS(DMYQCH_CON_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_TPU_QCH),
	SFR_ACCESS(QCH_CON_TPU_CMU_TPU_QCH_ENABLE, 0, 1, QCH_CON_TPU_CMU_TPU_QCH),
	SFR_ACCESS(QCH_CON_TPU_CMU_TPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_TPU_CMU_TPU_QCH),
	SFR_ACCESS(QCH_CON_TPU_CMU_TPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TPU_CMU_TPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_YUVP_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_YUVP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_YUVP_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_YUVP_QCH),
	SFR_ACCESS(QCH_CON_GPC_YUVP_QCH_ENABLE, 0, 1, QCH_CON_GPC_YUVP_QCH),
	SFR_ACCESS(QCH_CON_GPC_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPC_YUVP_QCH),
	SFR_ACCESS(QCH_CON_GPC_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPC_YUVP_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_RGBP_YUVP_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_MI_L_OTF_RGBP_YUVP_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_RGBP_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_MI_L_OTF_RGBP_YUVP_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_MI_L_OTF_RGBP_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_MI_L_OTF_RGBP_YUVP_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_YUVP_GSE_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_L_OTF_YUVP_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_YUVP_GSE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_L_OTF_YUVP_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_YUVP_GSE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_L_OTF_YUVP_GSE_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_YUVP_MCSC_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_L_OTF_YUVP_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_YUVP_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_L_OTF_YUVP_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_YUVP_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_L_OTF_YUVP_MCSC_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_YUVP_TNR_QCH_ENABLE, 0, 1, QCH_CON_LH_AST_SI_L_OTF_YUVP_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_YUVP_TNR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AST_SI_L_OTF_YUVP_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AST_SI_L_OTF_YUVP_TNR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AST_SI_L_OTF_YUVP_TNR_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_YUVP_QCH_ENABLE, 0, 1, QCH_CON_LH_AXI_SI_D_YUVP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LH_AXI_SI_D_YUVP_QCH),
	SFR_ACCESS(QCH_CON_LH_AXI_SI_D_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_AXI_SI_D_YUVP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_YUVP_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_YUVP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_YUVP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_YUVP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_YUVP_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_YUVP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_YUVP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_YUVP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_YUVP_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D4_YUVP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D4_YUVP_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D4_YUVP_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_YUVP_QCH_ENABLE, 0, 1, QCH_CON_QE_D0_YUVP_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D0_YUVP_QCH),
	SFR_ACCESS(QCH_CON_QE_D0_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D0_YUVP_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_YUVP_QCH_ENABLE, 0, 1, QCH_CON_QE_D1_YUVP_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D1_YUVP_QCH),
	SFR_ACCESS(QCH_CON_QE_D1_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D1_YUVP_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_YUVP_QCH_ENABLE, 0, 1, QCH_CON_QE_D4_YUVP_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_D4_YUVP_QCH),
	SFR_ACCESS(QCH_CON_QE_D4_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_D4_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_YUVP_QCH_ENABLE, 0, 1, QCH_CON_SLH_AXI_MI_P_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SLH_AXI_MI_P_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SLH_AXI_MI_P_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SLH_AXI_MI_P_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_YUVP_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D0_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D0_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D0_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D0_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_YUVP_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D1_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D1_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D1_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D1_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_YUVP_QCH_ENABLE, 0, 1, QCH_CON_SSMT_D4_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSMT_D4_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SSMT_D4_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSMT_D4_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_YUVP_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_S0_YUVP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_YUVP_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_S0_YUVP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_S0_YUVP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_S0_YUVP_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSREG_YUVP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_YUVP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_YUVP_QCH),
	SFR_ACCESS(QCH_CON_YUVP_QCH_ENABLE, 0, 1, QCH_CON_YUVP_QCH),
	SFR_ACCESS(QCH_CON_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_YUVP_QCH),
	SFR_ACCESS(QCH_CON_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_YUVP_QCH),
	SFR_ACCESS(QCH_CON_YUVP_QCH_VOTF0_ENABLE, 0, 1, QCH_CON_YUVP_QCH_VOTF0),
	SFR_ACCESS(QCH_CON_YUVP_QCH_VOTF0_CLOCK_REQ, 1, 1, QCH_CON_YUVP_QCH_VOTF0),
	SFR_ACCESS(QCH_CON_YUVP_QCH_VOTF0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_YUVP_QCH_VOTF0),
	SFR_ACCESS(QCH_CON_YUVP_CMU_YUVP_QCH_ENABLE, 0, 1, QCH_CON_YUVP_CMU_YUVP_QCH),
	SFR_ACCESS(QCH_CON_YUVP_CMU_YUVP_QCH_CLOCK_REQ, 1, 1, QCH_CON_YUVP_CMU_YUVP_QCH),
	SFR_ACCESS(QCH_CON_YUVP_CMU_YUVP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_YUVP_CMU_YUVP_QCH),
	SFR_ACCESS(AOC_CMU_AOC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, AOC_CMU_AOC_CONTROLLER_OPTION),
	SFR_ACCESS(AOC_CMU_AOC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, AOC_CMU_AOC_CONTROLLER_OPTION),
	SFR_ACCESS(APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, APM_CMU_APM_CONTROLLER_OPTION),
	SFR_ACCESS(APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, APM_CMU_APM_CONTROLLER_OPTION),
	SFR_ACCESS(AUR_CMU_AUR_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, AUR_CMU_AUR_CONTROLLER_OPTION),
	SFR_ACCESS(AUR_CMU_AUR_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, AUR_CMU_AUR_CONTROLLER_OPTION),
	SFR_ACCESS(BW_CMU_BW_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, BW_CMU_BW_CONTROLLER_OPTION),
	SFR_ACCESS(BW_CMU_BW_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, BW_CMU_BW_CONTROLLER_OPTION),
	SFR_ACCESS(CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CMU_CMU_TOP_CONTROLLER_OPTION),
	SFR_ACCESS(CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMU_TOP_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION),
	SFR_ACCESS(DPUB_CMU_DPUB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DPUB_CMU_DPUB_CONTROLLER_OPTION),
	SFR_ACCESS(DPUB_CMU_DPUB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DPUB_CMU_DPUB_CONTROLLER_OPTION),
	SFR_ACCESS(DPUF0_CMU_DPUF0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DPUF0_CMU_DPUF0_CONTROLLER_OPTION),
	SFR_ACCESS(DPUF0_CMU_DPUF0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DPUF0_CMU_DPUF0_CONTROLLER_OPTION),
	SFR_ACCESS(DPUF1_CMU_DPUF1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DPUF1_CMU_DPUF1_CONTROLLER_OPTION),
	SFR_ACCESS(DPUF1_CMU_DPUF1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DPUF1_CMU_DPUF1_CONTROLLER_OPTION),
	SFR_ACCESS(EH_CMU_EH_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, EH_CMU_EH_CONTROLLER_OPTION),
	SFR_ACCESS(EH_CMU_EH_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, EH_CMU_EH_CONTROLLER_OPTION),
	SFR_ACCESS(G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G2D_CMU_G2D_CONTROLLER_OPTION),
	SFR_ACCESS(G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G2D_CMU_G2D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G3D_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G3D_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(GDC_CMU_GDC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, GDC_CMU_GDC_CONTROLLER_OPTION),
	SFR_ACCESS(GDC_CMU_GDC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, GDC_CMU_GDC_CONTROLLER_OPTION),
	SFR_ACCESS(GSACORE_CMU_GSACORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, GSACORE_CMU_GSACORE_CONTROLLER_OPTION),
	SFR_ACCESS(GSACORE_CMU_GSACORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, GSACORE_CMU_GSACORE_CONTROLLER_OPTION),
	SFR_ACCESS(GSACTRL_CMU_GSACTRL_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, GSACTRL_CMU_GSACTRL_CONTROLLER_OPTION),
	SFR_ACCESS(GSACTRL_CMU_GSACTRL_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, GSACTRL_CMU_GSACTRL_CONTROLLER_OPTION),
	SFR_ACCESS(GSE_CMU_GSE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, GSE_CMU_GSE_CONTROLLER_OPTION),
	SFR_ACCESS(GSE_CMU_GSE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, GSE_CMU_GSE_CONTROLLER_OPTION),
	SFR_ACCESS(HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, HSI0_CMU_HSI0_CONTROLLER_OPTION),
	SFR_ACCESS(HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, HSI0_CMU_HSI0_CONTROLLER_OPTION),
	SFR_ACCESS(HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, HSI1_CMU_HSI1_CONTROLLER_OPTION),
	SFR_ACCESS(HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, HSI1_CMU_HSI1_CONTROLLER_OPTION),
	SFR_ACCESS(HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, HSI2_CMU_HSI2_CONTROLLER_OPTION),
	SFR_ACCESS(HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, HSI2_CMU_HSI2_CONTROLLER_OPTION),
	SFR_ACCESS(ISPFE_CMU_ISPFE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, ISPFE_CMU_ISPFE_CONTROLLER_OPTION),
	SFR_ACCESS(ISPFE_CMU_ISPFE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, ISPFE_CMU_ISPFE_CONTROLLER_OPTION),
	SFR_ACCESS(MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MCSC_CMU_MCSC_CONTROLLER_OPTION),
	SFR_ACCESS(MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MCSC_CMU_MCSC_CONTROLLER_OPTION),
	SFR_ACCESS(MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MFC_CMU_MFC_CONTROLLER_OPTION),
	SFR_ACCESS(MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MFC_CMU_MFC_CONTROLLER_OPTION),
	SFR_ACCESS(MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MIF_CMU_MIF_CONTROLLER_OPTION),
	SFR_ACCESS(MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MIF_CMU_MIF_CONTROLLER_OPTION),
	SFR_ACCESS(MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MISC_CMU_MISC_CONTROLLER_OPTION),
	SFR_ACCESS(MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MISC_CMU_MISC_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL0_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, NOCL0_CMU_NOCL0_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL0_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, NOCL0_CMU_NOCL0_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL0_EMBEDDED_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, NOCL0_EMBEDDED_CMU_NOCL0_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL0_EMBEDDED_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, NOCL0_EMBEDDED_CMU_NOCL0_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL0_EMBEDDED_CMU_NOCL01_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, NOCL0_EMBEDDED_CMU_NOCL01_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL0_EMBEDDED_CMU_NOCL01_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, NOCL0_EMBEDDED_CMU_NOCL01_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL0_EMBEDDED_CMU_NOCL02_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, NOCL0_EMBEDDED_CMU_NOCL02_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL0_EMBEDDED_CMU_NOCL02_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, NOCL0_EMBEDDED_CMU_NOCL02_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL0_EMBEDDED_CMU_NOCL03_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, NOCL0_EMBEDDED_CMU_NOCL03_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL0_EMBEDDED_CMU_NOCL03_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, NOCL0_EMBEDDED_CMU_NOCL03_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL1A_CMU_NOCL1A_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, NOCL1A_CMU_NOCL1A_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL1A_CMU_NOCL1A_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, NOCL1A_CMU_NOCL1A_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL1B_CMU_NOCL1B_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, NOCL1B_CMU_NOCL1B_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL1B_CMU_NOCL1B_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, NOCL1B_CMU_NOCL1B_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL2AA_CMU_NOCL2AA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, NOCL2AA_CMU_NOCL2AA_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL2AA_CMU_NOCL2AA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, NOCL2AA_CMU_NOCL2AA_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL2AB_CMU_NOCL2AB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, NOCL2AB_CMU_NOCL2AB_CONTROLLER_OPTION),
	SFR_ACCESS(NOCL2AB_CMU_NOCL2AB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, NOCL2AB_CMU_NOCL2AB_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, PERIC0_CMU_PERIC0_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PERIC0_CMU_PERIC0_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, PERIC1_CMU_PERIC1_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PERIC1_CMU_PERIC1_CONTROLLER_OPTION),
	SFR_ACCESS(RGBP_CMU_RGBP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, RGBP_CMU_RGBP_CONTROLLER_OPTION),
	SFR_ACCESS(RGBP_CMU_RGBP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, RGBP_CMU_RGBP_CONTROLLER_OPTION),
	SFR_ACCESS(S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, S2D_CMU_S2D_CONTROLLER_OPTION),
	SFR_ACCESS(S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, S2D_CMU_S2D_CONTROLLER_OPTION),
	SFR_ACCESS(TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, TNR_CMU_TNR_CONTROLLER_OPTION),
	SFR_ACCESS(TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, TNR_CMU_TNR_CONTROLLER_OPTION),
	SFR_ACCESS(TPU_CMU_TPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, TPU_CMU_TPU_CONTROLLER_OPTION),
	SFR_ACCESS(TPU_CMU_TPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, TPU_CMU_TPU_CONTROLLER_OPTION),
	SFR_ACCESS(YUVP_CMU_YUVP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, YUVP_CMU_YUVP_CONTROLLER_OPTION),
	SFR_ACCESS(YUVP_CMU_YUVP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, YUVP_CMU_YUVP_CONTROLLER_OPTION),
};
unsigned int cmucal_sfr_access_size = ARRAY_SIZE(cmucal_sfr_access_list);

