Source Block: hdl/library/common/ad_axis_inf_rx.v@145:206@HdlStmProcess
    end
  end

  // read interface

  always @(posedge clk) begin
    if (rst == 1'b1) begin
      rcnt <= 'd0;
      inf_valid <= 'd0;
      inf_last <= 'b0;
      inf_data <= 'd0;
    end else if ((inf_ready == 1'b1) || (inf_valid == 1'b0)) begin
      if (rcnt == wcnt) begin
        rcnt <= rcnt;
        inf_valid <= 1'd0;
        inf_last <= 1'b0;
        inf_data <= 'd0;
      end else begin
        rcnt <= rcnt + 1'b1;
        inf_valid <= 1'b1;
        case (rcnt)
          3'd0: begin
            inf_last <= wlast_0;
            inf_data <= wdata_0;
          end
          3'd1: begin
            inf_last <= wlast_1;
            inf_data <= wdata_1;
          end
          3'd2: begin
            inf_last <= wlast_2;
            inf_data <= wdata_2;
          end
          3'd3: begin
            inf_last <= wlast_3;
            inf_data <= wdata_3;
          end
          3'd4: begin
            inf_last <= wlast_4;
            inf_data <= wdata_4;
          end
          3'd5: begin
            inf_last <= wlast_5;
            inf_data <= wdata_5;
          end
          3'd6: begin
            inf_last <= wlast_6;
            inf_data <= wdata_6;
          end
          default: begin
            inf_last <= wlast_7;
            inf_data <= wdata_7;
          end
        endcase
      end
    end
  end

endmodule

// ***************************************************************************
// ***************************************************************************

Diff Content:
- 156     end else if ((inf_ready == 1'b1) || (inf_valid == 1'b0)) begin
+ 156     end else if (inf_ready_s == 1'b1) begin

Clone Blocks:
