{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637707456244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637707456245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 16:44:16 2021 " "Processing started: Tue Nov 23 16:44:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637707456245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707456245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJ0 -c PROJ0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJ0 -c PROJ0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707456245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637707456903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637707456903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/clk_50mhz_to_60hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/clk_50mhz_to_60hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_50MHZ_to_60HZ-CLK_50MHZ_to_60HZ_ARCH " "Found design unit 1: CLK_50MHZ_to_60HZ-CLK_50MHZ_to_60HZ_ARCH" {  } { { "components/CLK_50MHZ_to_60HZ.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/CLK_50MHZ_to_60HZ.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466903 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_50MHZ_to_60HZ " "Found entity 1: CLK_50MHZ_to_60HZ" {  } { { "components/CLK_50MHZ_to_60HZ.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/CLK_50MHZ_to_60HZ.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707466903 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.sv(86) " "Verilog HDL information at spi.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "components/Tilt_Control/spi.sv" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1637707466916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "active ACTIVE spi.sv(19) " "Verilog HDL Declaration information at spi.sv(19): object \"active\" differs only in case from object \"ACTIVE\" in the same scope" {  } { { "components/Tilt_Control/spi.sv" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637707466916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/tilt_control/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/tilt_control/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "components/Tilt_Control/spi.sv" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707466917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/tilt_control/gsensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/tilt_control/gsensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "components/Tilt_Control/gsensor.sv" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707466921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/tilt_control/adxl345_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/tilt_control/adxl345_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADXL345_controller-ADXL345_controller_structural " "Found design unit 1: ADXL345_controller-ADXL345_controller_structural" {  } { { "components/Tilt_Control/ADXL345_controller.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/ADXL345_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466924 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADXL345_controller " "Found entity 1: ADXL345_controller" {  } { { "components/Tilt_Control/ADXL345_controller.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/ADXL345_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707466924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/vga_pll_25_175.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/vga_pll_25_175.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_25_175-SYN " "Found design unit 1: vga_pll_25_175-SYN" {  } { { "components/vga_pll_25_175.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466929 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175 " "Found entity 1: vga_pll_25_175" {  } { { "components/vga_pll_25_175.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707466929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "components/vga_controller.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466932 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "components/vga_controller.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707466932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466937 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707466937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj0.vhd 3 1 " "Found 3 design units, including 1 entities, in source file proj0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_types " "Found design unit 1: my_types" {  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466941 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PROJ0-PROJ0_ARCH " "Found design unit 2: PROJ0-PROJ0_ARCH" {  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466941 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROJ0 " "Found entity 1: PROJ0" {  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707466941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sounds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sounds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sounds_controller-sounds_controller_arch " "Found design unit 1: sounds_controller-sounds_controller_arch" {  } { { "components/sounds.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466944 ""} { "Info" "ISGN_ENTITY_NAME" "1 sounds_controller " "Found entity 1: sounds_controller" {  } { { "components/sounds.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707466944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707466944 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROJ0 " "Elaborating entity \"PROJ0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637707467246 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "spawnPositions PROJ0.vhd(141) " "VHDL Signal Declaration warning at PROJ0.vhd(141): used explicit default value for signal \"spawnPositions\" because signal was never assigned a value" {  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 141 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707467251 "|PROJ0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enemySizes PROJ0.vhd(144) " "VHDL Signal Declaration warning at PROJ0.vhd(144): used explicit default value for signal \"enemySizes\" because signal was never assigned a value" {  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 144 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707467252 "|PROJ0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maxEnemyIndex PROJ0.vhd(148) " "VHDL Signal Declaration warning at PROJ0.vhd(148): used explicit default value for signal \"maxEnemyIndex\" because signal was never assigned a value" {  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 148 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707467252 "|PROJ0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maxSizeIndex PROJ0.vhd(149) " "VHDL Signal Declaration warning at PROJ0.vhd(149): used explicit default value for signal \"maxSizeIndex\" because signal was never assigned a value" {  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 149 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707467252 "|PROJ0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maxSpawnIndex PROJ0.vhd(150) " "VHDL Signal Declaration warning at PROJ0.vhd(150): used explicit default value for signal \"maxSpawnIndex\" because signal was never assigned a value" {  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 150 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707467252 "|PROJ0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maxShotIndex PROJ0.vhd(151) " "VHDL Signal Declaration warning at PROJ0.vhd(151): used explicit default value for signal \"maxShotIndex\" because signal was never assigned a value" {  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 151 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707467252 "|PROJ0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maxShotCounter PROJ0.vhd(152) " "VHDL Signal Declaration warning at PROJ0.vhd(152): used explicit default value for signal \"maxShotCounter\" because signal was never assigned a value" {  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 152 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707467252 "|PROJ0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_z PROJ0.vhd(156) " "Verilog HDL or VHDL warning at PROJ0.vhd(156): object \"data_z\" assigned a value but never read" {  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637707467252 "|PROJ0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "facingDirection PROJ0.vhd(165) " "Verilog HDL or VHDL warning at PROJ0.vhd(165): object \"facingDirection\" assigned a value but never read" {  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637707467253 "|PROJ0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175 vga_pll_25_175:U1 " "Elaborating entity \"vga_pll_25_175\" for hierarchy \"vga_pll_25_175:U1\"" {  } { { "PROJ0.vhd" "U1" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707480331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll_25_175:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "components/vga_pll_25_175.vhd" "altpll_component" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707480479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll_25_175:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "components/vga_pll_25_175.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707480481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll_25_175:U1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll_25_175:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll_25_175 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll_25_175\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707480482 ""}  } { { "components/vga_pll_25_175.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637707480482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_25_175_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175_altpll " "Found entity 1: vga_pll_25_175_altpll" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/vga_pll_25_175_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707480574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707480574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175_altpll vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated " "Elaborating entity \"vga_pll_25_175_altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707480575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:U2 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:U2\"" {  } { { "PROJ0.vhd" "U2" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707480582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:U3 " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:U3\"" {  } { { "PROJ0.vhd" "U3" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707480605 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maxEnemyIndex hw_image_generator.vhd(68) " "VHDL Signal Declaration warning at hw_image_generator.vhd(68): used explicit default value for signal \"maxEnemyIndex\" because signal was never assigned a value" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480609 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "maxShotIndex hw_image_generator.vhd(69) " "VHDL Signal Declaration warning at hw_image_generator.vhd(69): used explicit default value for signal \"maxShotIndex\" because signal was never assigned a value" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480609 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seg1 hw_image_generator.vhd(71) " "VHDL Signal Declaration warning at hw_image_generator.vhd(71): used explicit default value for signal \"seg1\" because signal was never assigned a value" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480610 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seg2 hw_image_generator.vhd(72) " "VHDL Signal Declaration warning at hw_image_generator.vhd(72): used explicit default value for signal \"seg2\" because signal was never assigned a value" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480610 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seg3 hw_image_generator.vhd(73) " "VHDL Signal Declaration warning at hw_image_generator.vhd(73): used explicit default value for signal \"seg3\" because signal was never assigned a value" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480610 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seg4 hw_image_generator.vhd(74) " "VHDL Signal Declaration warning at hw_image_generator.vhd(74): used explicit default value for signal \"seg4\" because signal was never assigned a value" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480610 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seg5 hw_image_generator.vhd(75) " "VHDL Signal Declaration warning at hw_image_generator.vhd(75): used explicit default value for signal \"seg5\" because signal was never assigned a value" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480610 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seg6 hw_image_generator.vhd(76) " "VHDL Signal Declaration warning at hw_image_generator.vhd(76): used explicit default value for signal \"seg6\" because signal was never assigned a value" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480610 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seg7 hw_image_generator.vhd(77) " "VHDL Signal Declaration warning at hw_image_generator.vhd(77): used explicit default value for signal \"seg7\" because signal was never assigned a value" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480610 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 hw_image_generator.vhd(105) " "VHDL Process Statement warning at hw_image_generator.vhd(105): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(105) " "VHDL Process Statement warning at hw_image_generator.vhd(105): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 hw_image_generator.vhd(106) " "VHDL Process Statement warning at hw_image_generator.vhd(106): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(106) " "VHDL Process Statement warning at hw_image_generator.vhd(106): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 hw_image_generator.vhd(107) " "VHDL Process Statement warning at hw_image_generator.vhd(107): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(107) " "VHDL Process Statement warning at hw_image_generator.vhd(107): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 hw_image_generator.vhd(109) " "VHDL Process Statement warning at hw_image_generator.vhd(109): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(109) " "VHDL Process Statement warning at hw_image_generator.vhd(109): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 hw_image_generator.vhd(110) " "VHDL Process Statement warning at hw_image_generator.vhd(110): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480612 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(110) " "VHDL Process Statement warning at hw_image_generator.vhd(110): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480613 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 hw_image_generator.vhd(111) " "VHDL Process Statement warning at hw_image_generator.vhd(111): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480613 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(111) " "VHDL Process Statement warning at hw_image_generator.vhd(111): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480613 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 hw_image_generator.vhd(113) " "VHDL Process Statement warning at hw_image_generator.vhd(113): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480613 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(113) " "VHDL Process Statement warning at hw_image_generator.vhd(113): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480613 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 hw_image_generator.vhd(114) " "VHDL Process Statement warning at hw_image_generator.vhd(114): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480613 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(114) " "VHDL Process Statement warning at hw_image_generator.vhd(114): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480613 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 hw_image_generator.vhd(115) " "VHDL Process Statement warning at hw_image_generator.vhd(115): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480613 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(115) " "VHDL Process Statement warning at hw_image_generator.vhd(115): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480613 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 hw_image_generator.vhd(117) " "VHDL Process Statement warning at hw_image_generator.vhd(117): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480613 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(117) " "VHDL Process Statement warning at hw_image_generator.vhd(117): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480613 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 hw_image_generator.vhd(118) " "VHDL Process Statement warning at hw_image_generator.vhd(118): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480613 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(118) " "VHDL Process Statement warning at hw_image_generator.vhd(118): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480614 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 hw_image_generator.vhd(119) " "VHDL Process Statement warning at hw_image_generator.vhd(119): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480614 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(119) " "VHDL Process Statement warning at hw_image_generator.vhd(119): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480614 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 hw_image_generator.vhd(121) " "VHDL Process Statement warning at hw_image_generator.vhd(121): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480614 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(121) " "VHDL Process Statement warning at hw_image_generator.vhd(121): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480614 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 hw_image_generator.vhd(122) " "VHDL Process Statement warning at hw_image_generator.vhd(122): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480614 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(122) " "VHDL Process Statement warning at hw_image_generator.vhd(122): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480614 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 hw_image_generator.vhd(123) " "VHDL Process Statement warning at hw_image_generator.vhd(123): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480614 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(123) " "VHDL Process Statement warning at hw_image_generator.vhd(123): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480614 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 hw_image_generator.vhd(129) " "VHDL Process Statement warning at hw_image_generator.vhd(129): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480615 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(129) " "VHDL Process Statement warning at hw_image_generator.vhd(129): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480615 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 hw_image_generator.vhd(130) " "VHDL Process Statement warning at hw_image_generator.vhd(130): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480615 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(130) " "VHDL Process Statement warning at hw_image_generator.vhd(130): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480615 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 hw_image_generator.vhd(131) " "VHDL Process Statement warning at hw_image_generator.vhd(131): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480615 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(131) " "VHDL Process Statement warning at hw_image_generator.vhd(131): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480615 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 hw_image_generator.vhd(133) " "VHDL Process Statement warning at hw_image_generator.vhd(133): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480615 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(133) " "VHDL Process Statement warning at hw_image_generator.vhd(133): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480615 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 hw_image_generator.vhd(134) " "VHDL Process Statement warning at hw_image_generator.vhd(134): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480615 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(134) " "VHDL Process Statement warning at hw_image_generator.vhd(134): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480615 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 hw_image_generator.vhd(135) " "VHDL Process Statement warning at hw_image_generator.vhd(135): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480616 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(135) " "VHDL Process Statement warning at hw_image_generator.vhd(135): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480616 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 hw_image_generator.vhd(137) " "VHDL Process Statement warning at hw_image_generator.vhd(137): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480616 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(137) " "VHDL Process Statement warning at hw_image_generator.vhd(137): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480616 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 hw_image_generator.vhd(138) " "VHDL Process Statement warning at hw_image_generator.vhd(138): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480616 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(138) " "VHDL Process Statement warning at hw_image_generator.vhd(138): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480616 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 hw_image_generator.vhd(139) " "VHDL Process Statement warning at hw_image_generator.vhd(139): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480616 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(139) " "VHDL Process Statement warning at hw_image_generator.vhd(139): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480616 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 hw_image_generator.vhd(141) " "VHDL Process Statement warning at hw_image_generator.vhd(141): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480616 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(141) " "VHDL Process Statement warning at hw_image_generator.vhd(141): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480617 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 hw_image_generator.vhd(142) " "VHDL Process Statement warning at hw_image_generator.vhd(142): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480617 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(142) " "VHDL Process Statement warning at hw_image_generator.vhd(142): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480617 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 hw_image_generator.vhd(143) " "VHDL Process Statement warning at hw_image_generator.vhd(143): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480617 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(143) " "VHDL Process Statement warning at hw_image_generator.vhd(143): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480617 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 hw_image_generator.vhd(145) " "VHDL Process Statement warning at hw_image_generator.vhd(145): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480617 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(145) " "VHDL Process Statement warning at hw_image_generator.vhd(145): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480617 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 hw_image_generator.vhd(146) " "VHDL Process Statement warning at hw_image_generator.vhd(146): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480618 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(146) " "VHDL Process Statement warning at hw_image_generator.vhd(146): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480618 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 hw_image_generator.vhd(147) " "VHDL Process Statement warning at hw_image_generator.vhd(147): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480618 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(147) " "VHDL Process Statement warning at hw_image_generator.vhd(147): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480618 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 hw_image_generator.vhd(153) " "VHDL Process Statement warning at hw_image_generator.vhd(153): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480618 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(153) " "VHDL Process Statement warning at hw_image_generator.vhd(153): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480618 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 hw_image_generator.vhd(154) " "VHDL Process Statement warning at hw_image_generator.vhd(154): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480618 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(154) " "VHDL Process Statement warning at hw_image_generator.vhd(154): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480618 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 hw_image_generator.vhd(155) " "VHDL Process Statement warning at hw_image_generator.vhd(155): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480619 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(155) " "VHDL Process Statement warning at hw_image_generator.vhd(155): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480619 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 hw_image_generator.vhd(157) " "VHDL Process Statement warning at hw_image_generator.vhd(157): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480619 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(157) " "VHDL Process Statement warning at hw_image_generator.vhd(157): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480619 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 hw_image_generator.vhd(158) " "VHDL Process Statement warning at hw_image_generator.vhd(158): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480619 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(158) " "VHDL Process Statement warning at hw_image_generator.vhd(158): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480619 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 hw_image_generator.vhd(159) " "VHDL Process Statement warning at hw_image_generator.vhd(159): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480619 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(159) " "VHDL Process Statement warning at hw_image_generator.vhd(159): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480619 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 hw_image_generator.vhd(161) " "VHDL Process Statement warning at hw_image_generator.vhd(161): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480619 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(161) " "VHDL Process Statement warning at hw_image_generator.vhd(161): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480619 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 hw_image_generator.vhd(162) " "VHDL Process Statement warning at hw_image_generator.vhd(162): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480619 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(162) " "VHDL Process Statement warning at hw_image_generator.vhd(162): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480619 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 hw_image_generator.vhd(163) " "VHDL Process Statement warning at hw_image_generator.vhd(163): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480620 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(163) " "VHDL Process Statement warning at hw_image_generator.vhd(163): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480620 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 hw_image_generator.vhd(165) " "VHDL Process Statement warning at hw_image_generator.vhd(165): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480620 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(165) " "VHDL Process Statement warning at hw_image_generator.vhd(165): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480620 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 hw_image_generator.vhd(166) " "VHDL Process Statement warning at hw_image_generator.vhd(166): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480620 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(166) " "VHDL Process Statement warning at hw_image_generator.vhd(166): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480620 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 hw_image_generator.vhd(167) " "VHDL Process Statement warning at hw_image_generator.vhd(167): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480621 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(167) " "VHDL Process Statement warning at hw_image_generator.vhd(167): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480621 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 hw_image_generator.vhd(169) " "VHDL Process Statement warning at hw_image_generator.vhd(169): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480621 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(169) " "VHDL Process Statement warning at hw_image_generator.vhd(169): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480621 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 hw_image_generator.vhd(170) " "VHDL Process Statement warning at hw_image_generator.vhd(170): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480621 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(170) " "VHDL Process Statement warning at hw_image_generator.vhd(170): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480621 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3 hw_image_generator.vhd(171) " "VHDL Process Statement warning at hw_image_generator.vhd(171): signal \"seg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480621 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(171) " "VHDL Process Statement warning at hw_image_generator.vhd(171): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480622 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4 hw_image_generator.vhd(177) " "VHDL Process Statement warning at hw_image_generator.vhd(177): signal \"seg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480622 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(177) " "VHDL Process Statement warning at hw_image_generator.vhd(177): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480622 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4 hw_image_generator.vhd(178) " "VHDL Process Statement warning at hw_image_generator.vhd(178): signal \"seg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480623 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(178) " "VHDL Process Statement warning at hw_image_generator.vhd(178): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480623 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4 hw_image_generator.vhd(179) " "VHDL Process Statement warning at hw_image_generator.vhd(179): signal \"seg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480623 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(179) " "VHDL Process Statement warning at hw_image_generator.vhd(179): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480623 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4 hw_image_generator.vhd(181) " "VHDL Process Statement warning at hw_image_generator.vhd(181): signal \"seg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480623 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(181) " "VHDL Process Statement warning at hw_image_generator.vhd(181): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480623 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4 hw_image_generator.vhd(182) " "VHDL Process Statement warning at hw_image_generator.vhd(182): signal \"seg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480623 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(182) " "VHDL Process Statement warning at hw_image_generator.vhd(182): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480623 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4 hw_image_generator.vhd(183) " "VHDL Process Statement warning at hw_image_generator.vhd(183): signal \"seg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480624 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(183) " "VHDL Process Statement warning at hw_image_generator.vhd(183): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480624 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4 hw_image_generator.vhd(185) " "VHDL Process Statement warning at hw_image_generator.vhd(185): signal \"seg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480624 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(185) " "VHDL Process Statement warning at hw_image_generator.vhd(185): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480624 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4 hw_image_generator.vhd(186) " "VHDL Process Statement warning at hw_image_generator.vhd(186): signal \"seg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480624 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(186) " "VHDL Process Statement warning at hw_image_generator.vhd(186): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480624 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4 hw_image_generator.vhd(187) " "VHDL Process Statement warning at hw_image_generator.vhd(187): signal \"seg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480625 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(187) " "VHDL Process Statement warning at hw_image_generator.vhd(187): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480625 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4 hw_image_generator.vhd(189) " "VHDL Process Statement warning at hw_image_generator.vhd(189): signal \"seg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480625 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(189) " "VHDL Process Statement warning at hw_image_generator.vhd(189): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480625 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4 hw_image_generator.vhd(190) " "VHDL Process Statement warning at hw_image_generator.vhd(190): signal \"seg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480625 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(190) " "VHDL Process Statement warning at hw_image_generator.vhd(190): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480625 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4 hw_image_generator.vhd(191) " "VHDL Process Statement warning at hw_image_generator.vhd(191): signal \"seg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480625 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(191) " "VHDL Process Statement warning at hw_image_generator.vhd(191): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480625 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4 hw_image_generator.vhd(193) " "VHDL Process Statement warning at hw_image_generator.vhd(193): signal \"seg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480626 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(193) " "VHDL Process Statement warning at hw_image_generator.vhd(193): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480626 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4 hw_image_generator.vhd(194) " "VHDL Process Statement warning at hw_image_generator.vhd(194): signal \"seg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480626 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(194) " "VHDL Process Statement warning at hw_image_generator.vhd(194): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480626 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4 hw_image_generator.vhd(195) " "VHDL Process Statement warning at hw_image_generator.vhd(195): signal \"seg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480626 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(195) " "VHDL Process Statement warning at hw_image_generator.vhd(195): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480626 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg5 hw_image_generator.vhd(201) " "VHDL Process Statement warning at hw_image_generator.vhd(201): signal \"seg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480627 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(201) " "VHDL Process Statement warning at hw_image_generator.vhd(201): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480627 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg5 hw_image_generator.vhd(202) " "VHDL Process Statement warning at hw_image_generator.vhd(202): signal \"seg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480627 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(202) " "VHDL Process Statement warning at hw_image_generator.vhd(202): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg5 hw_image_generator.vhd(203) " "VHDL Process Statement warning at hw_image_generator.vhd(203): signal \"seg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(203) " "VHDL Process Statement warning at hw_image_generator.vhd(203): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg5 hw_image_generator.vhd(205) " "VHDL Process Statement warning at hw_image_generator.vhd(205): signal \"seg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(205) " "VHDL Process Statement warning at hw_image_generator.vhd(205): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg5 hw_image_generator.vhd(206) " "VHDL Process Statement warning at hw_image_generator.vhd(206): signal \"seg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(206) " "VHDL Process Statement warning at hw_image_generator.vhd(206): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480628 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg5 hw_image_generator.vhd(207) " "VHDL Process Statement warning at hw_image_generator.vhd(207): signal \"seg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480629 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(207) " "VHDL Process Statement warning at hw_image_generator.vhd(207): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480629 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg5 hw_image_generator.vhd(209) " "VHDL Process Statement warning at hw_image_generator.vhd(209): signal \"seg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480629 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(209) " "VHDL Process Statement warning at hw_image_generator.vhd(209): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480629 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg5 hw_image_generator.vhd(210) " "VHDL Process Statement warning at hw_image_generator.vhd(210): signal \"seg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480629 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(210) " "VHDL Process Statement warning at hw_image_generator.vhd(210): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480629 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg5 hw_image_generator.vhd(211) " "VHDL Process Statement warning at hw_image_generator.vhd(211): signal \"seg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480629 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(211) " "VHDL Process Statement warning at hw_image_generator.vhd(211): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480630 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg5 hw_image_generator.vhd(213) " "VHDL Process Statement warning at hw_image_generator.vhd(213): signal \"seg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480630 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(213) " "VHDL Process Statement warning at hw_image_generator.vhd(213): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480630 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg5 hw_image_generator.vhd(214) " "VHDL Process Statement warning at hw_image_generator.vhd(214): signal \"seg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480630 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(214) " "VHDL Process Statement warning at hw_image_generator.vhd(214): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480630 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg5 hw_image_generator.vhd(215) " "VHDL Process Statement warning at hw_image_generator.vhd(215): signal \"seg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480630 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(215) " "VHDL Process Statement warning at hw_image_generator.vhd(215): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480630 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg5 hw_image_generator.vhd(217) " "VHDL Process Statement warning at hw_image_generator.vhd(217): signal \"seg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480631 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(217) " "VHDL Process Statement warning at hw_image_generator.vhd(217): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480631 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg5 hw_image_generator.vhd(218) " "VHDL Process Statement warning at hw_image_generator.vhd(218): signal \"seg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480631 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(218) " "VHDL Process Statement warning at hw_image_generator.vhd(218): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480631 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg5 hw_image_generator.vhd(219) " "VHDL Process Statement warning at hw_image_generator.vhd(219): signal \"seg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480631 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(219) " "VHDL Process Statement warning at hw_image_generator.vhd(219): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480631 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg6 hw_image_generator.vhd(225) " "VHDL Process Statement warning at hw_image_generator.vhd(225): signal \"seg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480632 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(225) " "VHDL Process Statement warning at hw_image_generator.vhd(225): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480632 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg6 hw_image_generator.vhd(226) " "VHDL Process Statement warning at hw_image_generator.vhd(226): signal \"seg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480632 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(226) " "VHDL Process Statement warning at hw_image_generator.vhd(226): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480632 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg6 hw_image_generator.vhd(227) " "VHDL Process Statement warning at hw_image_generator.vhd(227): signal \"seg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480632 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(227) " "VHDL Process Statement warning at hw_image_generator.vhd(227): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480633 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg6 hw_image_generator.vhd(229) " "VHDL Process Statement warning at hw_image_generator.vhd(229): signal \"seg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480633 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(229) " "VHDL Process Statement warning at hw_image_generator.vhd(229): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480633 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg6 hw_image_generator.vhd(230) " "VHDL Process Statement warning at hw_image_generator.vhd(230): signal \"seg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480633 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(230) " "VHDL Process Statement warning at hw_image_generator.vhd(230): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480633 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg6 hw_image_generator.vhd(231) " "VHDL Process Statement warning at hw_image_generator.vhd(231): signal \"seg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480633 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(231) " "VHDL Process Statement warning at hw_image_generator.vhd(231): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480633 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg6 hw_image_generator.vhd(233) " "VHDL Process Statement warning at hw_image_generator.vhd(233): signal \"seg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480633 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(233) " "VHDL Process Statement warning at hw_image_generator.vhd(233): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480634 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg6 hw_image_generator.vhd(234) " "VHDL Process Statement warning at hw_image_generator.vhd(234): signal \"seg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480634 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(234) " "VHDL Process Statement warning at hw_image_generator.vhd(234): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480634 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg6 hw_image_generator.vhd(235) " "VHDL Process Statement warning at hw_image_generator.vhd(235): signal \"seg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480634 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(235) " "VHDL Process Statement warning at hw_image_generator.vhd(235): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480634 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg6 hw_image_generator.vhd(237) " "VHDL Process Statement warning at hw_image_generator.vhd(237): signal \"seg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480634 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(237) " "VHDL Process Statement warning at hw_image_generator.vhd(237): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480634 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg6 hw_image_generator.vhd(238) " "VHDL Process Statement warning at hw_image_generator.vhd(238): signal \"seg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480634 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(238) " "VHDL Process Statement warning at hw_image_generator.vhd(238): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480634 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg6 hw_image_generator.vhd(239) " "VHDL Process Statement warning at hw_image_generator.vhd(239): signal \"seg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480635 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(239) " "VHDL Process Statement warning at hw_image_generator.vhd(239): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480635 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg6 hw_image_generator.vhd(241) " "VHDL Process Statement warning at hw_image_generator.vhd(241): signal \"seg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480635 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(241) " "VHDL Process Statement warning at hw_image_generator.vhd(241): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480635 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg6 hw_image_generator.vhd(242) " "VHDL Process Statement warning at hw_image_generator.vhd(242): signal \"seg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480635 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(242) " "VHDL Process Statement warning at hw_image_generator.vhd(242): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480635 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg6 hw_image_generator.vhd(243) " "VHDL Process Statement warning at hw_image_generator.vhd(243): signal \"seg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480635 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(243) " "VHDL Process Statement warning at hw_image_generator.vhd(243): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480635 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg7 hw_image_generator.vhd(249) " "VHDL Process Statement warning at hw_image_generator.vhd(249): signal \"seg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480635 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(249) " "VHDL Process Statement warning at hw_image_generator.vhd(249): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480635 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg7 hw_image_generator.vhd(250) " "VHDL Process Statement warning at hw_image_generator.vhd(250): signal \"seg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480636 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(250) " "VHDL Process Statement warning at hw_image_generator.vhd(250): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480636 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg7 hw_image_generator.vhd(251) " "VHDL Process Statement warning at hw_image_generator.vhd(251): signal \"seg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480636 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score10k hw_image_generator.vhd(251) " "VHDL Process Statement warning at hw_image_generator.vhd(251): signal \"score10k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480636 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg7 hw_image_generator.vhd(253) " "VHDL Process Statement warning at hw_image_generator.vhd(253): signal \"seg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480636 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(253) " "VHDL Process Statement warning at hw_image_generator.vhd(253): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480636 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg7 hw_image_generator.vhd(254) " "VHDL Process Statement warning at hw_image_generator.vhd(254): signal \"seg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480636 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(254) " "VHDL Process Statement warning at hw_image_generator.vhd(254): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480636 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg7 hw_image_generator.vhd(255) " "VHDL Process Statement warning at hw_image_generator.vhd(255): signal \"seg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480636 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1k hw_image_generator.vhd(255) " "VHDL Process Statement warning at hw_image_generator.vhd(255): signal \"score1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480636 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg7 hw_image_generator.vhd(257) " "VHDL Process Statement warning at hw_image_generator.vhd(257): signal \"seg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480636 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(257) " "VHDL Process Statement warning at hw_image_generator.vhd(257): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480636 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg7 hw_image_generator.vhd(258) " "VHDL Process Statement warning at hw_image_generator.vhd(258): signal \"seg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480636 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(258) " "VHDL Process Statement warning at hw_image_generator.vhd(258): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480636 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg7 hw_image_generator.vhd(259) " "VHDL Process Statement warning at hw_image_generator.vhd(259): signal \"seg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480636 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreHund hw_image_generator.vhd(259) " "VHDL Process Statement warning at hw_image_generator.vhd(259): signal \"scoreHund\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480637 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg7 hw_image_generator.vhd(261) " "VHDL Process Statement warning at hw_image_generator.vhd(261): signal \"seg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480637 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(261) " "VHDL Process Statement warning at hw_image_generator.vhd(261): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480637 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg7 hw_image_generator.vhd(262) " "VHDL Process Statement warning at hw_image_generator.vhd(262): signal \"seg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480637 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(262) " "VHDL Process Statement warning at hw_image_generator.vhd(262): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480637 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg7 hw_image_generator.vhd(263) " "VHDL Process Statement warning at hw_image_generator.vhd(263): signal \"seg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480637 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreTen hw_image_generator.vhd(263) " "VHDL Process Statement warning at hw_image_generator.vhd(263): signal \"scoreTen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480637 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg7 hw_image_generator.vhd(265) " "VHDL Process Statement warning at hw_image_generator.vhd(265): signal \"seg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480637 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(265) " "VHDL Process Statement warning at hw_image_generator.vhd(265): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480637 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg7 hw_image_generator.vhd(266) " "VHDL Process Statement warning at hw_image_generator.vhd(266): signal \"seg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480637 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(266) " "VHDL Process Statement warning at hw_image_generator.vhd(266): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480637 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg7 hw_image_generator.vhd(267) " "VHDL Process Statement warning at hw_image_generator.vhd(267): signal \"seg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480637 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scoreOne hw_image_generator.vhd(267) " "VHDL Process Statement warning at hw_image_generator.vhd(267): signal \"scoreOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480637 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_face_right hw_image_generator.vhd(271) " "VHDL Process Statement warning at hw_image_generator.vhd(271): signal \"player_face_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480638 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_top hw_image_generator.vhd(272) " "VHDL Process Statement warning at hw_image_generator.vhd(272): signal \"player_top\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480638 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_bottom hw_image_generator.vhd(272) " "VHDL Process Statement warning at hw_image_generator.vhd(272): signal \"player_bottom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480638 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_left hw_image_generator.vhd(273) " "VHDL Process Statement warning at hw_image_generator.vhd(273): signal \"player_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480638 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_right hw_image_generator.vhd(273) " "VHDL Process Statement warning at hw_image_generator.vhd(273): signal \"player_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480638 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_top hw_image_generator.vhd(274) " "VHDL Process Statement warning at hw_image_generator.vhd(274): signal \"player_top\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480638 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_left hw_image_generator.vhd(274) " "VHDL Process Statement warning at hw_image_generator.vhd(274): signal \"player_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480638 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_Blink hw_image_generator.vhd(275) " "VHDL Process Statement warning at hw_image_generator.vhd(275): signal \"player_Blink\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480638 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_face_right hw_image_generator.vhd(291) " "VHDL Process Statement warning at hw_image_generator.vhd(291): signal \"player_face_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480638 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_top hw_image_generator.vhd(292) " "VHDL Process Statement warning at hw_image_generator.vhd(292): signal \"player_top\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480639 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_bottom hw_image_generator.vhd(292) " "VHDL Process Statement warning at hw_image_generator.vhd(292): signal \"player_bottom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480639 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_left hw_image_generator.vhd(293) " "VHDL Process Statement warning at hw_image_generator.vhd(293): signal \"player_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480639 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_right hw_image_generator.vhd(293) " "VHDL Process Statement warning at hw_image_generator.vhd(293): signal \"player_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480639 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_top hw_image_generator.vhd(294) " "VHDL Process Statement warning at hw_image_generator.vhd(294): signal \"player_top\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480639 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_right hw_image_generator.vhd(294) " "VHDL Process Statement warning at hw_image_generator.vhd(294): signal \"player_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480639 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_Blink hw_image_generator.vhd(295) " "VHDL Process Statement warning at hw_image_generator.vhd(295): signal \"player_Blink\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480639 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_Blink hw_image_generator.vhd(313) " "VHDL Process Statement warning at hw_image_generator.vhd(313): signal \"player_Blink\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480639 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_top hw_image_generator.vhd(314) " "VHDL Process Statement warning at hw_image_generator.vhd(314): signal \"player_top\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480639 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_bottom hw_image_generator.vhd(314) " "VHDL Process Statement warning at hw_image_generator.vhd(314): signal \"player_bottom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480639 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_face_right hw_image_generator.vhd(315) " "VHDL Process Statement warning at hw_image_generator.vhd(315): signal \"player_face_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480640 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exhaust_level hw_image_generator.vhd(316) " "VHDL Process Statement warning at hw_image_generator.vhd(316): signal \"exhaust_level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480640 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_left hw_image_generator.vhd(317) " "VHDL Process Statement warning at hw_image_generator.vhd(317): signal \"player_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480640 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exhaust_level hw_image_generator.vhd(322) " "VHDL Process Statement warning at hw_image_generator.vhd(322): signal \"exhaust_level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480640 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_left hw_image_generator.vhd(323) " "VHDL Process Statement warning at hw_image_generator.vhd(323): signal \"player_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480640 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exhaust_level hw_image_generator.vhd(328) " "VHDL Process Statement warning at hw_image_generator.vhd(328): signal \"exhaust_level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480640 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_left hw_image_generator.vhd(329) " "VHDL Process Statement warning at hw_image_generator.vhd(329): signal \"player_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480640 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exhaust_level hw_image_generator.vhd(336) " "VHDL Process Statement warning at hw_image_generator.vhd(336): signal \"exhaust_level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480641 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_right hw_image_generator.vhd(337) " "VHDL Process Statement warning at hw_image_generator.vhd(337): signal \"player_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480641 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exhaust_level hw_image_generator.vhd(342) " "VHDL Process Statement warning at hw_image_generator.vhd(342): signal \"exhaust_level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480641 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_right hw_image_generator.vhd(343) " "VHDL Process Statement warning at hw_image_generator.vhd(343): signal \"player_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480641 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exhaust_level hw_image_generator.vhd(348) " "VHDL Process Statement warning at hw_image_generator.vhd(348): signal \"exhaust_level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480641 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_right hw_image_generator.vhd(349) " "VHDL Process Statement warning at hw_image_generator.vhd(349): signal \"player_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480642 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_face_right hw_image_generator.vhd(359) " "VHDL Process Statement warning at hw_image_generator.vhd(359): signal \"player_face_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480643 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_top hw_image_generator.vhd(360) " "VHDL Process Statement warning at hw_image_generator.vhd(360): signal \"player_top\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480643 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_bottom hw_image_generator.vhd(360) " "VHDL Process Statement warning at hw_image_generator.vhd(360): signal \"player_bottom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480643 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse_position hw_image_generator.vhd(361) " "VHDL Process Statement warning at hw_image_generator.vhd(361): signal \"pulse_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480643 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_top hw_image_generator.vhd(368) " "VHDL Process Statement warning at hw_image_generator.vhd(368): signal \"player_top\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480644 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_bottom hw_image_generator.vhd(368) " "VHDL Process Statement warning at hw_image_generator.vhd(368): signal \"player_bottom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480644 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse_position hw_image_generator.vhd(369) " "VHDL Process Statement warning at hw_image_generator.vhd(369): signal \"pulse_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480644 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_lives hw_image_generator.vhd(378) " "VHDL Process Statement warning at hw_image_generator.vhd(378): signal \"num_lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480644 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_lives hw_image_generator.vhd(392) " "VHDL Process Statement warning at hw_image_generator.vhd(392): signal \"num_lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480644 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_lives hw_image_generator.vhd(406) " "VHDL Process Statement warning at hw_image_generator.vhd(406): signal \"num_lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480645 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxEnemyIndex hw_image_generator.vhd(420) " "VHDL Process Statement warning at hw_image_generator.vhd(420): signal \"maxEnemyIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480645 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemyPosition_y hw_image_generator.vhd(421) " "VHDL Process Statement warning at hw_image_generator.vhd(421): signal \"enemyPosition_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480645 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemySize hw_image_generator.vhd(421) " "VHDL Process Statement warning at hw_image_generator.vhd(421): signal \"enemySize\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480645 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemyPosition_x hw_image_generator.vhd(422) " "VHDL Process Statement warning at hw_image_generator.vhd(422): signal \"enemyPosition_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480645 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemySize hw_image_generator.vhd(422) " "VHDL Process Statement warning at hw_image_generator.vhd(422): signal \"enemySize\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480646 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxEnemyIndex hw_image_generator.vhd(423) " "VHDL Process Statement warning at hw_image_generator.vhd(423): signal \"maxEnemyIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480646 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxEnemyIndex hw_image_generator.vhd(427) " "VHDL Process Statement warning at hw_image_generator.vhd(427): signal \"maxEnemyIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480646 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxEnemyIndex hw_image_generator.vhd(431) " "VHDL Process Statement warning at hw_image_generator.vhd(431): signal \"maxEnemyIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480647 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxEnemyIndex hw_image_generator.vhd(435) " "VHDL Process Statement warning at hw_image_generator.vhd(435): signal \"maxEnemyIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480647 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxEnemyIndex hw_image_generator.vhd(439) " "VHDL Process Statement warning at hw_image_generator.vhd(439): signal \"maxEnemyIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480647 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxShotIndex hw_image_generator.vhd(452) " "VHDL Process Statement warning at hw_image_generator.vhd(452): signal \"maxShotIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480648 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shotPosition_y hw_image_generator.vhd(453) " "VHDL Process Statement warning at hw_image_generator.vhd(453): signal \"shotPosition_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480648 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shotDirection hw_image_generator.vhd(454) " "VHDL Process Statement warning at hw_image_generator.vhd(454): signal \"shotDirection\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480648 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shotPosition_x hw_image_generator.vhd(455) " "VHDL Process Statement warning at hw_image_generator.vhd(455): signal \"shotPosition_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480648 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shotPosition_x hw_image_generator.vhd(459) " "VHDL Process Statement warning at hw_image_generator.vhd(459): signal \"shotPosition_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480649 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shotPosition_x hw_image_generator.vhd(463) " "VHDL Process Statement warning at hw_image_generator.vhd(463): signal \"shotPosition_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480649 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shotPosition_x hw_image_generator.vhd(469) " "VHDL Process Statement warning at hw_image_generator.vhd(469): signal \"shotPosition_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480649 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shotPosition_x hw_image_generator.vhd(473) " "VHDL Process Statement warning at hw_image_generator.vhd(473): signal \"shotPosition_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480649 "|PROJ0|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shotPosition_x hw_image_generator.vhd(477) " "VHDL Process Statement warning at hw_image_generator.vhd(477): signal \"shotPosition_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480649 "|PROJ0|hw_image_generator:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADXL345_controller ADXL345_controller:U4 " "Elaborating entity \"ADXL345_controller\" for hierarchy \"ADXL345_controller:U4\"" {  } { { "PROJ0.vhd" "U4" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707480775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsensor ADXL345_controller:U4\|gsensor:U0 " "Elaborating entity \"gsensor\" for hierarchy \"ADXL345_controller:U4\|gsensor:U0\"" {  } { { "components/Tilt_Control/ADXL345_controller.vhd" "U0" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/ADXL345_controller.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707480777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gsensor.sv(28) " "Verilog HDL assignment warning at gsensor.sv(28): truncated value with size 32 to match size of target (20)" {  } { { "components/Tilt_Control/gsensor.sv" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637707480780 "|PROJ0|ADXL345_controller:U4|gsensor:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 gsensor.sv(266) " "Verilog HDL assignment warning at gsensor.sv(266): truncated value with size 8 to match size of target (6)" {  } { { "components/Tilt_Control/gsensor.sv" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637707480780 "|PROJ0|ADXL345_controller:U4|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.opcode 0 gsensor.sv(84) " "Net \"spi_program.data_a.opcode\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "components/Tilt_Control/gsensor.sv" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637707480780 "|PROJ0|ADXL345_controller:U4|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.immediate 0 gsensor.sv(84) " "Net \"spi_program.data_a.immediate\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "components/Tilt_Control/gsensor.sv" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637707480780 "|PROJ0|ADXL345_controller:U4|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.waddr_a 0 gsensor.sv(84) " "Net \"spi_program.waddr_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "components/Tilt_Control/gsensor.sv" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637707480780 "|PROJ0|ADXL345_controller:U4|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.we_a 0 gsensor.sv(84) " "Net \"spi_program.we_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "components/Tilt_Control/gsensor.sv" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637707480780 "|PROJ0|ADXL345_controller:U4|gsensor:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi ADXL345_controller:U4\|gsensor:U0\|spi:u0 " "Elaborating entity \"spi\" for hierarchy \"ADXL345_controller:U4\|gsensor:U0\|spi:u0\"" {  } { { "components/Tilt_Control/gsensor.sv" "u0" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707480781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi.sv(47) " "Verilog HDL assignment warning at spi.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "components/Tilt_Control/spi.sv" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637707480783 "|PROJ0|ADXL345_controller:U4|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi.sv(156) " "Verilog HDL assignment warning at spi.sv(156): truncated value with size 32 to match size of target (3)" {  } { { "components/Tilt_Control/spi.sv" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637707480783 "|PROJ0|ADXL345_controller:U4|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 4 spi.sv(204) " "Verilog HDL assignment warning at spi.sv(204): truncated value with size 64 to match size of target (4)" {  } { { "components/Tilt_Control/spi.sv" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637707480783 "|PROJ0|ADXL345_controller:U4|gsensor:U0|spi:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_50MHZ_to_60HZ CLK_50MHZ_to_60HZ:U5 " "Elaborating entity \"CLK_50MHZ_to_60HZ\" for hierarchy \"CLK_50MHZ_to_60HZ:U5\"" {  } { { "PROJ0.vhd" "U5" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707480784 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp CLK_50MHZ_to_60HZ.vhd(23) " "VHDL Process Statement warning at CLK_50MHZ_to_60HZ.vhd(23): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/CLK_50MHZ_to_60HZ.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/CLK_50MHZ_to_60HZ.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637707480785 "|PROJ0|CLK_50MHZ_to_60HZ:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sounds_controller sounds_controller:U6 " "Elaborating entity \"sounds_controller\" for hierarchy \"sounds_controller:U6\"" {  } { { "PROJ0.vhd" "U6" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707480786 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sound1_frequency sounds.vhd(13) " "VHDL Signal Declaration warning at sounds.vhd(13): used explicit default value for signal \"sound1_frequency\" because signal was never assigned a value" {  } { { "components/sounds.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480792 "|PROJ0|sounds_controller:U6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sound1_duration sounds.vhd(14) " "VHDL Signal Declaration warning at sounds.vhd(14): used explicit default value for signal \"sound1_duration\" because signal was never assigned a value" {  } { { "components/sounds.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480792 "|PROJ0|sounds_controller:U6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sound2_duration sounds.vhd(15) " "VHDL Signal Declaration warning at sounds.vhd(15): used explicit default value for signal \"sound2_duration\" because signal was never assigned a value" {  } { { "components/sounds.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480793 "|PROJ0|sounds_controller:U6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sound2_frequency sounds.vhd(16) " "VHDL Signal Declaration warning at sounds.vhd(16): used explicit default value for signal \"sound2_frequency\" because signal was never assigned a value" {  } { { "components/sounds.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480793 "|PROJ0|sounds_controller:U6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sound3_frequency sounds.vhd(17) " "VHDL Signal Declaration warning at sounds.vhd(17): used explicit default value for signal \"sound3_frequency\" because signal was never assigned a value" {  } { { "components/sounds.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480793 "|PROJ0|sounds_controller:U6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sound3_duration sounds.vhd(18) " "VHDL Signal Declaration warning at sounds.vhd(18): used explicit default value for signal \"sound3_duration\" because signal was never assigned a value" {  } { { "components/sounds.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480793 "|PROJ0|sounds_controller:U6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sound4_frequency sounds.vhd(19) " "VHDL Signal Declaration warning at sounds.vhd(19): used explicit default value for signal \"sound4_frequency\" because signal was never assigned a value" {  } { { "components/sounds.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480793 "|PROJ0|sounds_controller:U6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sound4_duration sounds.vhd(20) " "VHDL Signal Declaration warning at sounds.vhd(20): used explicit default value for signal \"sound4_duration\" because signal was never assigned a value" {  } { { "components/sounds.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480793 "|PROJ0|sounds_controller:U6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sound5_frequency sounds.vhd(21) " "VHDL Signal Declaration warning at sounds.vhd(21): used explicit default value for signal \"sound5_frequency\" because signal was never assigned a value" {  } { { "components/sounds.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480793 "|PROJ0|sounds_controller:U6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sound5_duration sounds.vhd(22) " "VHDL Signal Declaration warning at sounds.vhd(22): used explicit default value for signal \"sound5_duration\" because signal was never assigned a value" {  } { { "components/sounds.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637707480793 "|PROJ0|sounds_controller:U6"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 44 C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/PROJ0.ram0_gsensor_889e66e.hdl.mif " "Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File \"C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/PROJ0.ram0_gsensor_889e66e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1637707497876 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ADXL345_controller:U4\|gsensor:U0\|spi_program " "RAM logic \"ADXL345_controller:U4\|gsensor:U0\|spi_program\" is uninferred because MIF is not supported for the selected family" {  } { { "components/Tilt_Control/gsensor.sv" "spi_program" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 84 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1637707497964 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1637707497964 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Div0\"" {  } { { "components/hw_image_generator.vhd" "Div0" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707555804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Mod0\"" {  } { { "components/hw_image_generator.vhd" "Mod0" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707555804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Mod1\"" {  } { { "components/hw_image_generator.vhd" "Mod1" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707555804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Div1\"" {  } { { "components/hw_image_generator.vhd" "Div1" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707555804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Mod2\"" {  } { { "components/hw_image_generator.vhd" "Mod2" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707555804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Mod3\"" {  } { { "components/hw_image_generator.vhd" "Mod3" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707555804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Div2\"" {  } { { "components/hw_image_generator.vhd" "Div2" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707555804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Mod4\"" {  } { { "components/hw_image_generator.vhd" "Mod4" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707555804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Mod5\"" {  } { { "components/hw_image_generator.vhd" "Mod5" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707555804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Div3\"" {  } { { "components/hw_image_generator.vhd" "Div3" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707555804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Mod6\"" {  } { { "components/hw_image_generator.vhd" "Mod6" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707555804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Mod7\"" {  } { { "components/hw_image_generator.vhd" "Mod7" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707555804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sounds_controller:U6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sounds_controller:U6\|Div0\"" {  } { { "components/sounds.vhd" "Div0" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707555804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sounds_controller:U6\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sounds_controller:U6\|Div1\"" {  } { { "components/sounds.vhd" "Div1" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707555804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "PROJ0.vhd" "Div1" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 552 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707555804 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "PROJ0.vhd" "Div0" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 552 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707555804 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1637707555804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:U3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"hw_image_generator:U3\|lpm_divide:Div0\"" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707555913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:U3\|lpm_divide:Div0 " "Instantiated megafunction \"hw_image_generator:U3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707555913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707555913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707555913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707555913 ""}  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637707555913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_avl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_avl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_avl " "Found entity 1: lpm_divide_avl" {  } { { "db/lpm_divide_avl.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_avl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_cnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2le " "Found entity 1: alt_u_div_2le" {  } { { "db/alt_u_div_2le.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_2le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:U3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"hw_image_generator:U3\|lpm_divide:Mod0\"" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707556305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:U3\|lpm_divide:Mod0 " "Instantiated megafunction \"hw_image_generator:U3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556305 ""}  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637707556305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gnl " "Found entity 1: lpm_divide_gnl" {  } { { "db/lpm_divide_gnl.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_gnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_fnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8le " "Found entity 1: alt_u_div_8le" {  } { { "db/alt_u_div_8le.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:U3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"hw_image_generator:U3\|lpm_divide:Mod1\"" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707556458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:U3\|lpm_divide:Mod1 " "Instantiated megafunction \"hw_image_generator:U3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556458 ""}  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637707556458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:U3\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"hw_image_generator:U3\|lpm_divide:Div1\"" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707556483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:U3\|lpm_divide:Div1 " "Instantiated megafunction \"hw_image_generator:U3\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556485 ""}  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637707556485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6vl " "Found entity 1: lpm_divide_6vl" {  } { { "db/lpm_divide_6vl.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_6vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_8nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qke " "Found entity 1: alt_u_div_qke" {  } { { "db/alt_u_div_qke.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_qke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:U3\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"hw_image_generator:U3\|lpm_divide:Mod3\"" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707556682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:U3\|lpm_divide:Mod3 " "Instantiated megafunction \"hw_image_generator:U3\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556682 ""}  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637707556682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:U3\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"hw_image_generator:U3\|lpm_divide:Div2\"" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707556699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:U3\|lpm_divide:Div2 " "Instantiated megafunction \"hw_image_generator:U3\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556699 ""}  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637707556699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_stl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_stl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_stl " "Found entity 1: lpm_divide_stl" {  } { { "db/lpm_divide_stl.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_stl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6ie " "Found entity 1: alt_u_div_6ie" {  } { { "db/alt_u_div_6ie.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_6ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:U3\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"hw_image_generator:U3\|lpm_divide:Mod5\"" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707556855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:U3\|lpm_divide:Mod5 " "Instantiated megafunction \"hw_image_generator:U3\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556855 ""}  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637707556855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:U3\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"hw_image_generator:U3\|lpm_divide:Div3\"" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707556869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:U3\|lpm_divide:Div3 " "Instantiated megafunction \"hw_image_generator:U3\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707556869 ""}  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637707556869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ptl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ptl " "Found entity 1: lpm_divide_ptl" {  } { { "db/lpm_divide_ptl.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_ptl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_0ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707556996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707556996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sounds_controller:U6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sounds_controller:U6\|lpm_divide:Div0\"" {  } { { "components/sounds.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707557039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sounds_controller:U6\|lpm_divide:Div0 " "Instantiated megafunction \"sounds_controller:U6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707557039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707557039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707557039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707557039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707557039 ""}  } { { "components/sounds.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637707557039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dbo " "Found entity 1: lpm_divide_dbo" {  } { { "db/lpm_divide_dbo.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_dbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707557112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707557112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_ibg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_ibg " "Found entity 1: abs_divider_ibg" {  } { { "db/abs_divider_ibg.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/abs_divider_ibg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707557135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707557135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707557191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707557191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_m99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_m99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_m99 " "Found entity 1: lpm_abs_m99" {  } { { "db/lpm_abs_m99.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_abs_m99.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707557224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707557224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707557247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707557247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sounds_controller:U6\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"sounds_controller:U6\|lpm_divide:Div1\"" {  } { { "components/sounds.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707557259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sounds_controller:U6\|lpm_divide:Div1 " "Instantiated megafunction \"sounds_controller:U6\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707557259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707557259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707557259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707557259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707557259 ""}  } { { "components/sounds.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637707557259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 552 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707557277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707557278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707557278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707557278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637707557278 ""}  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 552 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637707557278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9vl " "Found entity 1: lpm_divide_9vl" {  } { { "db/lpm_divide_9vl.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/lpm_divide_9vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707557359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707557359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707557393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707557393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0le " "Found entity 1: alt_u_div_0le" {  } { { "db/alt_u_div_0le.tdf" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_0le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637707557447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707557447 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GSENSOR_SDI " "Inserted always-enabled tri-state buffer between \"GSENSOR_SDI\" and its non-tri-state driver." {  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1637707565157 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1637707565157 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1637707565157 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1637707565157 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDI~synth " "Node \"GSENSOR_SDI~synth\"" {  } { { "PROJ0.vhd" "" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707662805 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1637707662805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637707664261 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637707856524 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_16_result_int\[0\]~0 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_16_result_int\[0\]~0\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_16_result_int\[0\]~0" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 107 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_14_result_int\[0\]~30" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod6\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_15_result_int\[0\]~32" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod4\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_16_result_int\[0\]~0 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod4\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_16_result_int\[0\]~0\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_16_result_int\[0\]~0" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod4\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|op_15~18 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod4\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|op_15~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod4\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod4\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod4\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod4\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod4\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod4\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod4\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod4\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod4\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod4\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_14_result_int\[0\]~30" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod4\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod4\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_15_result_int\[0\]~32" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod2\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_16_result_int\[0\]~0 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod2\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_16_result_int\[0\]~0\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_16_result_int\[0\]~0" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod2\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|op_3~18 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod2\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod2\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|op_4~22 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod2\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|op_4~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod2\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod2\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_14_result_int\[0\]~30" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod2\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod2\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_8le.tdf" "add_sub_15_result_int\[0\]~32" { Text "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/db/alt_u_div_8le.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""} { "Info" "ISCL_SCL_CELL_NAME" "hw_image_generator:U3\|lpm_divide:Mod0\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|op_7~16 " "Logic cell \"hw_image_generator:U3\|lpm_divide:Mod0\|lpm_divide_gnl:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_8le:divider\|op_7~16\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637707856807 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1637707856807 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADXL345_Driver 24 " "Ignored 24 assignments for entity \"ADXL345_Driver\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADXL345_Driver -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADXL345_Driver -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADXL345_Driver -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857305 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1637707857305 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "accelerometer_top 24 " "Ignored 24 assignments for entity \"accelerometer_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity accelerometer_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity accelerometer_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity accelerometer_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857308 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1637707857308 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hw8p3 24 " "Ignored 24 assignments for entity \"hw8p3\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity hw8p3 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity hw8p3 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity hw8p3 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857310 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1637707857310 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hw9p1 24 " "Ignored 24 assignments for entity \"hw9p1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity hw9p1 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity hw9p1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity hw9p1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857312 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1637707857312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_top 24 " "Ignored 24 assignments for entity \"vga_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity vga_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity vga_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity vga_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1637707857314 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1637707857314 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/output_files/PROJ0.map.smsg " "Generated suppressed messages file C:/Users/danie/Documents/ECE4110/Project/ECE4110_Project/Quartus/PROJ0/output_files/PROJ0.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707857519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637707859439 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637707859439 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26782 " "Implemented 26782 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637707861408 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637707861408 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1637707861408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26747 " "Implemented 26747 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637707861408 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1637707861408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637707861408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 442 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 442 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4975 " "Peak virtual memory: 4975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637707861548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 16:51:01 2021 " "Processing ended: Tue Nov 23 16:51:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637707861548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:45 " "Elapsed time: 00:06:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637707861548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:54 " "Total CPU time (on all processors): 00:06:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637707861548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637707861548 ""}
