// Seed: 2165165671
module module_0 (
    output supply0 id_0,
    input tri0 id_1
);
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input tri id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    input uwire id_6,
    output tri0 id_7,
    input tri id_8,
    input supply0 id_9,
    output uwire id_10,
    input tri id_11,
    input tri1 id_12,
    input uwire id_13,
    input tri1 id_14,
    input tri1 id_15,
    output wor id_16,
    input wire id_17,
    output wand id_18,
    input tri0 id_19
);
  id_21 :
  assert property (@(1) id_12)
  else id_10 -= id_14;
  module_0 modCall_1 (
      id_21,
      id_15
  );
endmodule
