(0000) 3000  0011000000000000 (   1)                 .ORIG x3000
(3000) 2213  0010001000010011 (   2)                 LD    R1 arr
(3001) 54A0  0101010010100000 (   3)                 AND   R2 R2 #0
(3002) 2812  0010100000010010 (   4)                 LD    R4 count
(3003) A610  1010011000010000 (   6) Loop            LDI   R3 arr
(3004) 14C2  0001010011000010 (   7)                 ADD   R2 R3 R2
(3005) 1261  0001001001100001 (   8)                 ADD   R1 R1 #1
(3006) 320D  0011001000001101 (   9)                 ST    R1 arr
(3007) 193F  0001100100111111 (  10)                 ADD   R4 R4 #-1
(3008) 03FA  0000001111111010 (  11)                 BRP   Loop
(3009) 4802  0100100000000010 (  13)                 JSR   DIV
(300A) BA0C  1011101000001100 (  14)                 STI   R5 res
(300B) F025  1111000000100101 (  16)                 TRAP  x25
(300C) 2808  0010100000001000 (  18) DIV             LD    R4 count
(300D) 5B60  0101101101100000 (  19)                 AND   R5 R5 #0
(300E) 2C07  0010110000000111 (  20)                 LD    R6 mcount
(300F) 1486  0001010010000110 (  21)                 ADD   R2 R2 R6
(3010) 1B61  0001101101100001 (  22) DIVL            ADD   R5 R5 #1
(3011) 1486  0001010010000110 (  23)                 ADD   R2 R2 R6
(3012) 07FD  0000011111111101 (  24)                 BRZP  DIVL
(3013) C1C0  1100000111000000 (  25)                 RET   
(3014) 1000  0001000000000000 (  27) arr             .FILL x1000
(3015) 0064  0000000001100100 (  28) count           .FILL x0064
(3016) FF9C  1111111110011100 (  29) mcount          .FILL xFF9C
(3017) 2000  0010000000000000 (  30) res             .FILL x2000
