{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 60 -defaultsOSRD
preplace port sin -pg 1 -y 510 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 80 -defaultsOSRD
preplace portBus sout -pg 1 -y 570 -defaultsOSRD
preplace inst AXI_UART_DRIVER_0 -pg 1 -lvl 3 -y 30 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -y 510 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 3 -y 570 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 220 -defaultsOSRD
preplace inst RC_RECEIVER_0 -pg 1 -lvl 3 -y 190 -defaultsOSRD
preplace inst axi_uart16550_0 -pg 1 -lvl 3 -y 360 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -y 310 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 100 -defaultsOSRD
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 910
preplace netloc processing_system7_0_DDR 1 1 3 430J 480 NJ 480 1350J
preplace netloc sin_1 1 0 1 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 420
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 470 500 920
preplace netloc axi_uart16550_0_sout 1 2 2 930 450 1330J
preplace netloc util_vector_logic_0_Res 1 1 3 NJ 510 NJ 510 1340
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 0 0 400
preplace netloc AXI_UART_DRIVER_0_m_axi_UART 1 1 3 470 -50 NJ -50 1350
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 930
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 870
preplace netloc processing_system7_0_FIXED_IO 1 1 3 410J 490 NJ 490 1360J
preplace netloc AXI_UART_DRIVER_0_m_axi_OUT_r 1 1 3 460 -60 NJ -60 1360
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 1 880
preplace netloc util_vector_logic_1_Res 1 3 1 N
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 -10 -10 450 -40 900
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 890
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 1 1 440
levelinfo -pg 1 -30 200 720 1158 1390 -top -70 -bot 1620
",
}
{
   da_axi4_cnt: "30",
   da_ps7_cnt: "1",
}
