
*** Running vivado
    with args -log pcie3_uscale_plus_x8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pcie3_uscale_plus_x8.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source pcie3_uscale_plus_x8.tcl -notrace
Command: synth_design -top pcie3_uscale_plus_x8 -part xcvu9p-flgb2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2L-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 397528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2702.875 ; gain = 171.715 ; free physical = 80109 ; free virtual = 89474
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/synth/pcie3_uscale_plus_x8.v:84]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_pcie4_uscale_core_top' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter KESTREL_512_HLF bound to: FALSE - type: string 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: BRAM - type: string 
	Parameter FPGA_FAMILY bound to: USM - type: string 
	Parameter FPGA_XCVR bound to: Y - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: FALSE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b10 
	Parameter CRM_MCAP_CLK_FREQ bound to: 1'b0 
	Parameter AXI4_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_EXT_512 bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_CC_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_RQ_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXI4_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b000000000000000000 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_CC_REGISTERED_TREADY bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000 
	Parameter PM_L1_REENTRY_DELAY bound to: 25000 - type: integer 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000001111101000 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b01000 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0100 
	Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_N_FTS bound to: 255 - type: integer 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000 
	Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: 2'b00 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00 
	Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100 
	Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00 
	Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string 
	Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00 
	Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110 
	Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000 
	Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string 
	Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string 
	Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string 
	Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string 
	Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_ENABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b11 
	Parameter PL_USER_SPARE bound to: 16'b0000000000000011 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string 
	Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string 
	Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string 
	Parameter LL_USER_SPARE bound to: 16'b0000000000001000 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter TL_CREDITS_CD bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH bound to: 8'b00000000 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10 
	Parameter TL_CREDITS_NPD bound to: 12'b000000000100 
	Parameter TL_CREDITS_NPH bound to: 8'b00100000 
	Parameter TL_CREDITS_PD bound to: 12'b001111100000 
	Parameter TL_CREDITS_PH bound to: 8'b00100000 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_POSTED_RAM_SIZE bound to: 1'b1 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010 
	Parameter TL_USER_SPARE bound to: 16'b0000000000000000 
	Parameter PF0_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF0_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF1_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter VF0_CAPABILITY_POINTER bound to: 8'b01110000 
	Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter EXT_XVC_VSEC_ENABLE bound to: FALSE - type: string 
	Parameter ACS_EXT_CAP_ENABLE bound to: FALSE - type: string 
	Parameter ACS_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_RBAR_NUM_BAR bound to: 3'b001 
	Parameter PF1_RBAR_NUM_BAR bound to: 3'b001 
	Parameter PF2_RBAR_NUM_BAR bound to: 3'b001 
	Parameter PF3_RBAR_NUM_BAR bound to: 3'b001 
	Parameter PF0_RBAR_BAR_INDEX_0 bound to: 3'b000 
	Parameter PF0_RBAR_BAR_INDEX_1 bound to: 3'b111 
	Parameter PF0_RBAR_BAR_INDEX_2 bound to: 3'b111 
	Parameter PF0_RBAR_BAR_INDEX_3 bound to: 3'b111 
	Parameter PF0_RBAR_BAR_INDEX_4 bound to: 3'b111 
	Parameter PF0_RBAR_BAR_INDEX_5 bound to: 3'b111 
	Parameter PF1_RBAR_BAR_INDEX_0 bound to: 3'b000 
	Parameter PF1_RBAR_BAR_INDEX_1 bound to: 3'b111 
	Parameter PF1_RBAR_BAR_INDEX_2 bound to: 3'b111 
	Parameter PF1_RBAR_BAR_INDEX_3 bound to: 3'b111 
	Parameter PF1_RBAR_BAR_INDEX_4 bound to: 3'b111 
	Parameter PF1_RBAR_BAR_INDEX_5 bound to: 3'b111 
	Parameter PF2_RBAR_BAR_INDEX_0 bound to: 3'b000 
	Parameter PF2_RBAR_BAR_INDEX_1 bound to: 3'b111 
	Parameter PF2_RBAR_BAR_INDEX_2 bound to: 3'b111 
	Parameter PF2_RBAR_BAR_INDEX_3 bound to: 3'b111 
	Parameter PF2_RBAR_BAR_INDEX_4 bound to: 3'b111 
	Parameter PF2_RBAR_BAR_INDEX_5 bound to: 3'b111 
	Parameter PF3_RBAR_BAR_INDEX_0 bound to: 3'b000 
	Parameter PF3_RBAR_BAR_INDEX_1 bound to: 3'b111 
	Parameter PF3_RBAR_BAR_INDEX_2 bound to: 3'b111 
	Parameter PF3_RBAR_BAR_INDEX_3 bound to: 3'b111 
	Parameter PF3_RBAR_BAR_INDEX_4 bound to: 3'b111 
	Parameter PF3_RBAR_BAR_INDEX_5 bound to: 3'b111 
	Parameter PF0_RBAR_CAP_BAR0_UPPER bound to: 16'b0000000000000000 
	Parameter PF0_RBAR_CAP_BAR1_UPPER bound to: 16'b0000000000000000 
	Parameter PF0_RBAR_CAP_BAR2_UPPER bound to: 16'b0000000000000000 
	Parameter PF0_RBAR_CAP_BAR3_UPPER bound to: 16'b0000000000000000 
	Parameter PF0_RBAR_CAP_BAR4_UPPER bound to: 16'b0000000000000000 
	Parameter PF0_RBAR_CAP_BAR5_UPPER bound to: 16'b0000000000000000 
	Parameter PF1_RBAR_CAP_BAR0_UPPER bound to: 16'b0000000000000000 
	Parameter PF1_RBAR_CAP_BAR1_UPPER bound to: 16'b0000000000000000 
	Parameter PF1_RBAR_CAP_BAR2_UPPER bound to: 16'b0000000000000000 
	Parameter PF1_RBAR_CAP_BAR3_UPPER bound to: 16'b0000000000000000 
	Parameter PF1_RBAR_CAP_BAR4_UPPER bound to: 16'b0000000000000000 
	Parameter PF1_RBAR_CAP_BAR5_UPPER bound to: 16'b0000000000000000 
	Parameter PF2_RBAR_CAP_BAR0_UPPER bound to: 16'b0000000000000000 
	Parameter PF2_RBAR_CAP_BAR1_UPPER bound to: 16'b0000000000000000 
	Parameter PF2_RBAR_CAP_BAR2_UPPER bound to: 16'b0000000000000000 
	Parameter PF2_RBAR_CAP_BAR3_UPPER bound to: 16'b0000000000000000 
	Parameter PF2_RBAR_CAP_BAR4_UPPER bound to: 16'b0000000000000000 
	Parameter PF2_RBAR_CAP_BAR5_UPPER bound to: 16'b0000000000000000 
	Parameter PF3_RBAR_CAP_BAR0_UPPER bound to: 16'b0000000000000000 
	Parameter PF3_RBAR_CAP_BAR1_UPPER bound to: 16'b0000000000000000 
	Parameter PF3_RBAR_CAP_BAR2_UPPER bound to: 16'b0000000000000000 
	Parameter PF3_RBAR_CAP_BAR3_UPPER bound to: 16'b0000000000000000 
	Parameter PF3_RBAR_CAP_BAR4_UPPER bound to: 16'b0000000000000000 
	Parameter PF3_RBAR_CAP_BAR5_UPPER bound to: 16'b0000000000000000 
	Parameter PF0_RBAR_CAP_BAR0_LOWER bound to: 32'b00000000000000001111111111110000 
	Parameter PF0_RBAR_CAP_BAR1_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR2_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR3_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR4_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR5_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR0_LOWER bound to: 32'b00000000000000001111111111110000 
	Parameter PF1_RBAR_CAP_BAR1_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR2_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR3_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR4_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR5_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR0_LOWER bound to: 32'b00000000000000001111111111110000 
	Parameter PF2_RBAR_CAP_BAR1_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR2_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR3_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR4_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR5_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR0_LOWER bound to: 32'b00000000000000001111111111110000 
	Parameter PF3_RBAR_CAP_BAR1_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR2_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR3_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR4_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR5_LOWER bound to: 32'b00000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR0 bound to: 48'b000000000000000000000000000000001111111111110000 
	Parameter PF0_RBAR_CAP_BAR1 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR2 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR3 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR4 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR5 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR0 bound to: 48'b000000000000000000000000000000001111111111110000 
	Parameter PF1_RBAR_CAP_BAR1 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR2 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR3 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR4 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR5 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR0 bound to: 48'b000000000000000000000000000000001111111111110000 
	Parameter PF2_RBAR_CAP_BAR1 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR2 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR3 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR4 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR5 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR0 bound to: 48'b000000000000000000000000000000001111111111110000 
	Parameter PF3_RBAR_CAP_BAR1 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR2 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR3 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR4 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR5 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter RBAR_ENABLE bound to: FALSE - type: string 
	Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string 
	Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string 
	Parameter PF0_BAR0_CONTROL bound to: 3'b100 
	Parameter PF1_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF0_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR2_CONTROL bound to: 3'b100 
	Parameter PF1_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_BAR2_CONTROL bound to: 3'b100 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF0_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR4_CONTROL bound to: 3'b100 
	Parameter PF1_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_BAR4_CONTROL bound to: 3'b100 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF0_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter VF0_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR bound to: 12'b000000000000 
	Parameter VF1_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR bound to: 12'b000000000000 
	Parameter VF2_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR bound to: 12'b000000000000 
	Parameter VF3_EXT_PCIE_CFG_SPACE_ENABLED_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b010 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b010 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b010 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b010 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ENABLE bound to: TRUE - type: string 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000110100000 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000110100000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0000 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_REV bound to: 4'b0001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 32'b00000000000000000000000000000000 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CAR_SPARE bound to: 4'b0000 
	Parameter TEST_MODE_PIN_CHAR bound to: FALSE - type: string 
	Parameter SPARE_BIT0 bound to: FALSE - type: string 
	Parameter SPARE_BIT1 bound to: 1'b0 
	Parameter SPARE_BIT2 bound to: 1'b0 
	Parameter SPARE_BIT3 bound to: FALSE - type: string 
	Parameter SPARE_BIT4 bound to: 1'b0 
	Parameter SPARE_BIT5 bound to: 1'b0 
	Parameter SPARE_BIT6 bound to: 1'b0 
	Parameter SPARE_BIT7 bound to: 1'b0 
	Parameter SPARE_BIT8 bound to: 1'b0 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter PF0_VENDOR_ID bound to: 6622 - type: integer 
	Parameter PF0_SUBSYSTEM_VENDOR_ID bound to: 6622 - type: integer 
	Parameter PF0_DEVICE_ID bound to: 2130 - type: integer 
	Parameter PF1_DEVICE_ID bound to: 36881 - type: integer 
	Parameter PF2_DEVICE_ID bound to: 36920 - type: integer 
	Parameter PF3_DEVICE_ID bound to: 36920 - type: integer 
	Parameter PF0_REVISION_ID bound to: 5 - type: integer 
	Parameter PF1_REVISION_ID bound to: 0 - type: integer 
	Parameter PF2_REVISION_ID bound to: 0 - type: integer 
	Parameter PF3_REVISION_ID bound to: 0 - type: integer 
	Parameter PF0_SUBSYSTEM_ID bound to: 8201 - type: integer 
	Parameter PF1_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF2_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF3_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter TL_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter DEDICATE_PERST bound to: FALSE - type: string 
	Parameter SYS_RESET_POLARITY bound to: 0 - type: integer 
	Parameter DIS_GT_WIZARD bound to: FALSE - type: string 
	Parameter BMD_PIO_MODE bound to: FALSE - type: string 
	Parameter DBG_CHECKER bound to: FALSE - type: string 
	Parameter ENABLE_IBERT bound to: FALSE - type: string 
	Parameter GEN4_EIEOS_0S7 bound to: FALSE - type: string 
	Parameter CTRL_SKIP_MASK bound to: TRUE - type: string 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
	Parameter DBG_DESCRAMBLE_EN bound to: FALSE - type: string 
	Parameter MSI_INT bound to: 32 - type: integer 
	Parameter COMPLETER_MODEL bound to: FALSE - type: string 
	Parameter SRIOV_EXD_MODE bound to: FALSE - type: string 
	Parameter THREE_PORT_SWITCH bound to: FALSE - type: string 
	Parameter TWO_PORT_SWITCH bound to: FALSE - type: string 
	Parameter TWO_PORT_CONFIG bound to: X8G3 - type: string 
	Parameter silicon_revision bound to: Beta - type: string 
	Parameter DEV_PORT_TYPE bound to: 0 - type: integer 
	Parameter pcie_blk_locn bound to: 8 - type: integer 
	Parameter gen_x0y0_xdc bound to: 0 - type: integer 
	Parameter gen_x0y1_xdc bound to: 0 - type: integer 
	Parameter gen_x0y2_xdc bound to: 0 - type: integer 
	Parameter gen_x0y3_xdc bound to: 0 - type: integer 
	Parameter gen_x0y4_xdc bound to: 0 - type: integer 
	Parameter gen_x0y5_xdc bound to: 0 - type: integer 
	Parameter gen_x1y0_xdc bound to: 0 - type: integer 
	Parameter gen_x1y1_xdc bound to: 0 - type: integer 
	Parameter gen_x1y2_xdc bound to: 1 - type: integer 
	Parameter gen_x1y3_xdc bound to: 0 - type: integer 
	Parameter gen_x1y4_xdc bound to: 0 - type: integer 
	Parameter gen_x1y5_xdc bound to: 0 - type: integer 
	Parameter xlnx_ref_board bound to: 0 - type: string 
	Parameter PIPE_SIM bound to: FALSE - type: string 
	Parameter PCIE_FAST_CONFIG bound to: NONE - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: FALSE - type: string 
	Parameter PCIE_CONFIGURATION bound to: FALSE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter TX_FC_IF bound to: TRUE - type: string 
	Parameter CFG_EXT_IF bound to: TRUE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter PER_FUNC_STATUS_IF bound to: TRUE - type: string 
	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
	Parameter CFG_PM_IF bound to: TRUE - type: string 
	Parameter RCV_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_TX_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter PCIE_ID_IF bound to: FALSE - type: string 
	Parameter MSI_EN bound to: TRUE - type: string 
	Parameter MSIX_EN bound to: FALSE - type: string 
	Parameter PCIE4_DRP bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC bound to: 1 - type: integer 
	Parameter GTWIZ_IN_CORE bound to: 1 - type: integer 
	Parameter GTCOM_IN_CORE bound to: 1 - type: integer 
	Parameter ENABLE_AUTO_RXEQ bound to: FALSE - type: string 
	Parameter MCAP_ENABLEMENT bound to: NONE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter EN_GT_SELECTION bound to: TRUE - type: string 
	Parameter PLL_TYPE bound to: 2 - type: integer 
	Parameter EN_PARITY bound to: FALSE - type: string 
	Parameter INS_LOSS_PROFILE bound to: ADD-IN_CARD - type: string 
	Parameter MSI_X_OPTIONS bound to: None - type: string 
	Parameter SELECT_QUAD bound to: GTY_Quad_227 - type: string 
	Parameter VU9P_BOARD bound to: FALSE - type: string 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter IS_BOARD_PROJECT bound to: 0 - type: integer 
	Parameter GT_DRP_CLK_SRC bound to: 0 - type: integer 
	Parameter FREE_RUN_FREQ bound to: 1 - type: integer 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter MULT_PF_DES bound to: TRUE - type: string 
	Parameter AWS_MODE_VALUE bound to: 0 - type: integer 
	Parameter EXT_SYS_CLK_BUFG bound to: FALSE - type: string 
	Parameter ENABLE_MORE bound to: FALSE - type: string 
	Parameter DISABLE_BRAM_PIPELINE bound to: FALSE - type: string 
	Parameter ENABLE_MULTIPF_AER bound to: FALSE - type: string 
	Parameter DISABLE_EQ_SYNCHRONIZER bound to: FALSE - type: string 
	Parameter ENABLE_CLKMUX bound to: FALSE - type: string 
	Parameter DMA_2RP bound to: FALSE - type: string 
	Parameter USE_STANDARD_INTERFACES bound to: FALSE - type: string 
	Parameter SRIOV_ACTIVE_VFS bound to: 252 - type: integer 
	Parameter MAX_WATCHDOG_CNT bound to: 20'b01001111111111111111 
	Parameter GEN_VALID_AT_WATCHDOG_CNT bound to: 20'b01000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_pipe' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: BRAM - type: string 
	Parameter AXI4_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXI4_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXI4_CC_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RQ_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: FALSE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b10 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_EXT_512 bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b000000000000000000 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string 
	Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_CC_REGISTERED_TREADY bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000 
	Parameter PM_L1_REENTRY_DELAY bound to: 25000 - type: integer 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000001111101000 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b01000 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0100 
	Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_N_FTS bound to: 255 - type: integer 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000 
	Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: 2'b00 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00 
	Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100 
	Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00 
	Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string 
	Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00 
	Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110 
	Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000 
	Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string 
	Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string 
	Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string 
	Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string 
	Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_ENABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b00 
	Parameter PL_USER_SPARE bound to: 16'b0000000000000011 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string 
	Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string 
	Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string 
	Parameter LL_USER_SPARE bound to: 16'b0000000000001000 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter TL_CREDITS_CD bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH bound to: 8'b00000000 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10 
	Parameter TL_CREDITS_NPD bound to: 12'b000000000100 
	Parameter TL_CREDITS_NPH bound to: 8'b00100000 
	Parameter TL_CREDITS_PD bound to: 12'b001111100000 
	Parameter TL_CREDITS_PH bound to: 8'b00100000 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_POSTED_RAM_SIZE bound to: 1'b1 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010 
	Parameter TL_USER_SPARE bound to: 16'b0000000000000000 
	Parameter PF0_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF0_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF1_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter VF0_CAPABILITY_POINTER bound to: 8'b01110000 
	Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string 
	Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string 
	Parameter PF0_BAR0_CONTROL bound to: 3'b100 
	Parameter PF1_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF0_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR2_CONTROL bound to: 3'b100 
	Parameter PF1_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_BAR2_CONTROL bound to: 3'b100 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF0_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR4_CONTROL bound to: 3'b100 
	Parameter PF1_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_BAR4_CONTROL bound to: 3'b100 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF0_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b010 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b010 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b010 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b010 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ENABLE bound to: TRUE - type: string 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000110100000 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000110100000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0000 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_REV bound to: 4'b0001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 32'b00000000000000000000000000000000 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CAR_SPARE bound to: 4'b0000 
	Parameter TEST_MODE_PIN_CHAR bound to: FALSE - type: string 
	Parameter SPARE_BIT0 bound to: FALSE - type: string 
	Parameter SPARE_BIT1 bound to: 1'b0 
	Parameter SPARE_BIT2 bound to: 1'b0 
	Parameter SPARE_BIT3 bound to: FALSE - type: string 
	Parameter SPARE_BIT4 bound to: 1'b0 
	Parameter SPARE_BIT5 bound to: 1'b0 
	Parameter SPARE_BIT6 bound to: 1'b0 
	Parameter SPARE_BIT7 bound to: 1'b0 
	Parameter SPARE_BIT8 bound to: 1'b0 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH_INT bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH_INT bound to: FALSE - type: string 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH_INT bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'PCIE40E4' [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50472]
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b000000000000000000 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512 bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: FALSE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b10 
	Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000 
	Parameter DEBUG_CAR_SPARE bound to: 4'b0000 
	Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_CAP_ENABLE bound to: TRUE - type: string 
	Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string 
	Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string 
	Parameter LL_USER_SPARE bound to: 16'b0000000000001000 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 32'b00000000000000000000000000000000 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_VSEC_REV bound to: 4'b0001 
	Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000110100000 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000110100000 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF0_BAR0_CONTROL bound to: 3'b100 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF0_BAR2_CONTROL bound to: 3'b100 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF0_BAR4_CONTROL bound to: 3'b100 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF0_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b010 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_INTERRUPT_PIN bound to: 3'b001 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF1_BAR0_CONTROL bound to: 3'b100 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF1_BAR2_CONTROL bound to: 3'b100 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF1_BAR4_CONTROL bound to: 3'b100 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b010 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF2_BAR2_CONTROL bound to: 3'b100 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF2_BAR4_CONTROL bound to: 3'b100 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b010 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF3_BAR2_CONTROL bound to: 3'b100 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b001101 
	Parameter PF3_BAR4_CONTROL bound to: 3'b100 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b010 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: FALSE - type: string 
	Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string 
	Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string 
	Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00 
	Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: 2'b00 
	Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011 
	Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100 
	Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string 
	Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string 
	Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0100 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b01000 
	Parameter PL_N_FTS bound to: 255 - type: integer 
	Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string 
	Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000 
	Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b00 
	Parameter PL_SRIS_ENABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PL_USER_SPARE bound to: 16'b0000000000000011 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000001111101000 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_L1_REENTRY_DELAY bound to: 25000 - type: integer 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SPARE_BIT0 bound to: TRUE - type: string 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: FALSE - type: string 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0000 
	Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string 
	Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_CREDITS_CD bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH bound to: 8'b00000000 
	Parameter TL_CREDITS_NPD bound to: 12'b000000000100 
	Parameter TL_CREDITS_NPH bound to: 8'b00100000 
	Parameter TL_CREDITS_PD bound to: 12'b001111100000 
	Parameter TL_CREDITS_PH bound to: 8'b00100000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter TL_POSTED_RAM_SIZE bound to: 1'b1 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string 
	Parameter TL_USER_SPARE bound to: 16'b0000000000000000 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter VF0_CAPABILITY_POINTER bound to: 8'b01110000 
	Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'PCIE40E4' (1#1) [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50472]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_bram' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_bram_32k' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram_32k.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram_32k.v:105]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram_32k.v:106]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_bram_16k_int' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram_16k_int.v:59]
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2' [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:76355]
	Parameter CASCADE_ORDER_A bound to: NONE - type: string 
	Parameter CASCADE_ORDER_B bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter ENADDRENA bound to: FALSE - type: string 
	Parameter ENADDRENB bound to: FALSE - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: TRUE - type: string 
	Parameter EN_ECC_WRITE bound to: TRUE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RDADDRCHANGEA bound to: FALSE - type: string 
	Parameter RDADDRCHANGEB bound to: FALSE - type: string 
	Parameter READ_WIDTH_A bound to: 72 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2' (2#1) [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:76355]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_bram_16k_int' (3#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram_16k_int.v:59]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_bram_32k' (4#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram_32k.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_bram_rep' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram_rep.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_bram_rep_int' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram_rep_int.v:59]
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_bram_rep_int' (5#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram_rep_int.v:59]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_bram_rep' (6#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram_rep.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_bram_16k' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram_16k.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_bram_16k' (7#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram_16k.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_bram_msix' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram_msix.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string 
	Parameter NUM_BRAM_4K bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_bram_msix' (8#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram_msix.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_bram_tph' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram_tph.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter NUM_VFUNCTIONS bound to: 0 - type: integer 
	Parameter NUM_FUNCTIONS bound to: 1 - type: integer 
	Parameter NUM_BRAM_4K bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_bram_tph' (9#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram_tph.v:59]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_bram' (10#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_bram.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_init_ctrl' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:62]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: FALSE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b10 
	Parameter STATE_RESET bound to: 3'b000 
	Parameter STATE_MGMT_RESET_DEASSERT bound to: 3'b001 
	Parameter STATE_PHY_RDY bound to: 3'b100 
	Parameter STATE_RESET_DEASSERT bound to: 3'b101 
	Parameter STATE_RESET_DEASSERT2 bound to: 3'b110 
	Parameter CLK_QUARTER0 bound to: 3'b000 
	Parameter CLK_HALF0 bound to: 3'b001 
	Parameter CLK_EQUAL0 bound to: 3'b010 
	Parameter CLK_INVALID0 bound to: 3'b011 
	Parameter CLK_INVALID1 bound to: 3'b100 
	Parameter CLK_QUARTER1 bound to: 3'b101 
	Parameter CLK_HALF1 bound to: 3'b110 
	Parameter CLK_HALF2 bound to: 3'b111 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:77]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:78]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:80]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:81]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:104]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:127]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:352]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:353]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:354]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:381]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:381]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:261]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:296]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:167]
WARNING: [Synth 8-6014] Unused sequential element hot_reset_timer_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:246]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_init_ctrl' (11#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_init_ctrl.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_vf_decode' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_vf_decode.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NUM_VFS bound to: 252 - type: integer 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0000 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter REG_DEV_CTRL bound to: 10'b0000011110 
	Parameter REG_DEV_CTRL__FLR_SIZE bound to: 1 - type: integer 
	Parameter REG_DEV_CTRL__FLR bound to: 15 - type: integer 
	Parameter REG_PCI_CMD bound to: 10'b0000000001 
	Parameter REG_PCI_CMD__BME_SIZE bound to: 1 - type: integer 
	Parameter REG_PCI_CMD__BME bound to: 2 - type: integer 
	Parameter REG_PCI_CMD__MSE_SIZE bound to: 1 - type: integer 
	Parameter REG_PCI_CMD__MSE bound to: 1 - type: integer 
	Parameter REG_PM_CSR bound to: 10'b0000010001 
	Parameter REG_PM_CSR__PS_SIZE bound to: 2 - type: integer 
	Parameter REG_PM_CSR__PS bound to: 0 - type: integer 
	Parameter REG_TPH_CR bound to: 10'b0010001010 
	Parameter REG_TPH_CR__RQE_SIZE bound to: 1 - type: integer 
	Parameter REG_TPH_CR__RQE bound to: 8 - type: integer 
	Parameter REG_TPH_CR__STMS_SIZE bound to: 3 - type: integer 
	Parameter REG_TPH_CR__STMS bound to: 0 - type: integer 
	Parameter REG_MSIX_CR bound to: 10'b0000011000 
	Parameter REG_MSIX_CR__EN_SIZE bound to: 1 - type: integer 
	Parameter REG_MSIX_CR__EN bound to: 31 - type: integer 
	Parameter REG_MSIX_CR__MSK_SIZE bound to: 1 - type: integer 
	Parameter REG_MSIX_CR__MSK bound to: 30 - type: integer 
	Parameter PF_VF_MAP_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_vf_decode.v:95]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_vf_decode.v:96]
WARNING: [Synth 8-6014] Unused sequential element reg_cfg_interrupt_msix_vf_flr_msk_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_vf_decode.v:193]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_vf_decode' (12#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_vf_decode.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_pl_eq' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pl_eq.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_pl_eq' (13#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pl_eq.v:59]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx00_phy_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1369]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx01_phy_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1370]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx02_phy_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1371]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx03_phy_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1372]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx04_phy_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1373]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx05_phy_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1374]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx06_phy_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1375]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx07_phy_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1376]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx08_phy_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1377]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx09_phy_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1378]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx10_phy_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1379]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx11_phy_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1380]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx12_phy_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1381]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx13_phy_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1382]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx14_phy_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1383]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx15_phy_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1384]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx00_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1385]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx01_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1386]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx02_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1387]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx03_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1388]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx04_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1389]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx05_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1390]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx06_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1391]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx07_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1392]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx08_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1393]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx09_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1394]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx10_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1395]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx11_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1396]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx12_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1397]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx13_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1398]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx14_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1399]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx15_status_ff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:1400]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_pipe' (14#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pipe.v:71]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1251]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (15#1) [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1251]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT_SYNC' [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1273]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT_SYNC' (16#1) [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1273]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_phy_top' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_top.v:111]
	Parameter FPGA_FAMILY bound to: USM - type: string 
	Parameter FPGA_XCVR bound to: Y - type: string 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_LANE bound to: 8 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_ASYNC_EN bound to: TRUE - type: string 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PHY_CORECLK_FREQ bound to: 1 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer 
	Parameter PHY_MCAPCLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_top.v:459]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_gt_phy_wrapper' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_wrapper.v:140]
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_GT_XCVR bound to: GTY - type: string 
	Parameter PHY_GTWIZARD bound to: TRUE - type: string 
	Parameter PHY_MODE bound to: 0 - type: integer 
	Parameter PHY_REFCLK_MODE bound to: 1 - type: integer 
	Parameter PHY_LANE bound to: 8 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_GEN12_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_GEN34_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PHY_CORECLK_FREQ bound to: 1 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer 
	Parameter PHY_MCAPCLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter PHY_GEN4_64BIT_EN bound to: FALSE - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_wrapper.v:535]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_wrapper.v:535]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_wrapper.v:551]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_gt_phy_txeq' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_txeq.v:70]
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PRESET bound to: 3'b001 
	Parameter FSM_COEFF bound to: 3'b010 
	Parameter FSM_REMAP bound to: 3'b011 
	Parameter FSM_QUERY bound to: 3'b100 
	Parameter FSM_DONE bound to: 3'b101 
	Parameter TXPRECURSOR_00 bound to: 6'b000000 
	Parameter TXMAINCURSOR_00 bound to: 7'b0111010 
	Parameter TXPOSTCURSOR_00 bound to: 6'b010110 
	Parameter TXPRECURSOR_01 bound to: 6'b000000 
	Parameter TXMAINCURSOR_01 bound to: 7'b1000000 
	Parameter TXPOSTCURSOR_01 bound to: 6'b010000 
	Parameter TXPRECURSOR_02 bound to: 6'b000000 
	Parameter TXMAINCURSOR_02 bound to: 7'b0111110 
	Parameter TXPOSTCURSOR_02 bound to: 6'b010010 
	Parameter TXPRECURSOR_03 bound to: 6'b000000 
	Parameter TXMAINCURSOR_03 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_03 bound to: 6'b001100 
	Parameter TXPRECURSOR_04 bound to: 6'b000000 
	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
	Parameter TXPRECURSOR_05 bound to: 6'b001000 
	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
	Parameter TXPRECURSOR_06 bound to: 6'b001010 
	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
	Parameter TXPRECURSOR_07 bound to: 6'b001010 
	Parameter TXMAINCURSOR_07 bound to: 7'b0110110 
	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
	Parameter TXPRECURSOR_08 bound to: 6'b001010 
	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
	Parameter TXPRECURSOR_09 bound to: 6'b001110 
	Parameter TXMAINCURSOR_09 bound to: 7'b1000010 
	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
	Parameter TXPRECURSOR_10 bound to: 6'b000000 
	Parameter TXMAINCURSOR_10 bound to: 7'b0110110 
	Parameter TXPOSTCURSOR_10 bound to: 6'b011010 
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_sync' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_sync.v:66]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_sync_cell' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_sync_cell.v:66]
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_sync_cell.v:85]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_sync_cell' (17#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_sync_cell.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_sync' (18#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_sync.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_sync__parameterized0' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_sync.v:66]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_sync__parameterized0' (18#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_sync.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_sync__parameterized1' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_sync.v:66]
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_sync__parameterized1' (18#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_sync.v:66]
INFO: [Synth 8-226] default block is never used [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_txeq.v:287]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_gt_phy_txeq' (19#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_txeq.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_gt_phy_rxeq' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_rxeq.v:66]
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PRESET bound to: 3'b001 
	Parameter FSM_TXCOEFF bound to: 3'b010 
	Parameter FSM_ADAPT bound to: 3'b011 
	Parameter FSM_DONE bound to: 3'b100 
	Parameter NEW_TXCOEFF bound to: 18'b000000000000000100 
	Parameter ADAPT_MAX bound to: 22'b0111101000010010000000 
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_sync__parameterized2' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_sync.v:66]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_sync__parameterized2' (19#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_sync.v:66]
INFO: [Synth 8-226] default block is never used [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_rxeq.v:225]
WARNING: [Synth 8-6014] Unused sequential element txpreset_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_rxeq.v:205]
WARNING: [Synth 8-6014] Unused sequential element txcoeff_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_rxeq.v:206]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_gt_phy_rxeq' (20#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_rxeq.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_gt_receiver_detect_rxterm' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_receiver_detect_rxterm.v:69]
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter CONSECUTIVE_CYCLE_OF_RXELECIDLE bound to: 64 - type: integer 
	Parameter FSM_CTRL_IDLE bound to: 0 - type: integer 
	Parameter FSM_ASSERT_AVTT bound to: 1 - type: integer 
	Parameter FSM_CHECK_RXELECIDLE_ASSERTED bound to: 2 - type: integer 
	Parameter FSM_CHECK_RXELECIDLE_SOLID_DEASSERT bound to: 3 - type: integer 
	Parameter FSM_ASSERT_PROG bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_sync__parameterized3' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_sync.v:66]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_sync__parameterized3' (20#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_sync.v:66]
WARNING: [Synth 8-6014] Unused sequential element rxelecidle_r_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_receiver_detect_rxterm.v:122]
WARNING: [Synth 8-3848] Net RXTERM_FSM in module/entity pcie3_uscale_plus_x8_gt_receiver_detect_rxterm does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_receiver_detect_rxterm.v:84]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_gt_receiver_detect_rxterm' (21#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_receiver_detect_rxterm.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle.v:66]
	Parameter PHY_GEN12_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_GEN34_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_REFCLK_MODE bound to: 1 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter MAX_COUNT_ENTER bound to: 8'b00000011 
	Parameter MAX_COUNT_EXIT bound to: 8'b00011110 
	Parameter RXELECIDLE_CYCLE_CNT_MAX bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle' (22#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_gtwizard_top' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gtwizard_top.v:66]
	Parameter PHY_GT_XCVR bound to: GTY - type: string 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_LANE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_gt' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/pcie3_uscale_plus_x8_gt.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_gt_gtwizard_top' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/pcie3_uscale_plus_x8_gt_gtwizard_top.v:175]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 2 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: double 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: double 
	Parameter C_GT_TYPE bound to: 3 - type: integer 
	Parameter C_GT_REV bound to: 67 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 1 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 4 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 1 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000001 
	Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000011100 
	Parameter C_RX_COMMA_M_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 8.000000 - type: double 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 131 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 100.000000 - type: double 
	Parameter C_RX_SLIDE_MODE bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 200.000000 - type: double 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: double 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 8 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 2 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 200.000000 - type: double 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 8.000000 - type: double 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 131 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 100.000000 - type: double 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 200.000000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_gt_gtwizard_gtye4' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/pcie3_uscale_plus_x8_gt_gtwizard_gtye4.v:143]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 2 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: double 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: double 
	Parameter C_GT_REV bound to: 67 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 1 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 8.000000 - type: double 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 131 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 8 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 2 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 1 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 131 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000110000000000000000000000000000000 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 7 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 7 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000001001110001000 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000000110010 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001110000111010100100 
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_gt_gtye4_common_wrapper' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/pcie3_uscale_plus_x8_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_gtye4_common' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
	Parameter GTYE4_COMMON_AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter GTYE4_COMMON_AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter GTYE4_COMMON_AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_A_SDM0TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter GTYE4_COMMON_A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_A_SDM1TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_BIAS_CFG0 bound to: 16'b0000000000110000 
	Parameter GTYE4_COMMON_BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_BIAS_CFG2 bound to: 16'b0011010100100100 
	Parameter GTYE4_COMMON_BIAS_CFG3 bound to: 16'b0000000001000001 
	Parameter GTYE4_COMMON_BIAS_CFG4 bound to: 16'b0000000000010000 
	Parameter GTYE4_COMMON_BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_POR_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_PPF0_CFG bound to: 16'b0000011000000000 
	Parameter GTYE4_COMMON_PPF1_CFG bound to: 16'b0000010000000000 
	Parameter GTYE4_COMMON_QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter GTYE4_COMMON_QPLL0_CFG0 bound to: 16'b0011001100011000 
	Parameter GTYE4_COMMON_QPLL0_CFG1 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL0_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter GTYE4_COMMON_QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter GTYE4_COMMON_QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter GTYE4_COMMON_QPLL0_CFG4 bound to: 16'b0000000000000010 
	Parameter GTYE4_COMMON_QPLL0_CP bound to: 10'b1111111111 
	Parameter GTYE4_COMMON_QPLL0_CP_G3 bound to: 10'b0000001111 
	Parameter GTYE4_COMMON_QPLL0_FBDIV bound to: 100 - type: integer 
	Parameter GTYE4_COMMON_QPLL0_FBDIV_G3 bound to: 160 - type: integer 
	Parameter GTYE4_COMMON_QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_COMMON_QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL0_LOCK_CFG bound to: 16'b0000010111101000 
	Parameter GTYE4_COMMON_QPLL0_LOCK_CFG_G3 bound to: 16'b0000010111101000 
	Parameter GTYE4_COMMON_QPLL0_LPF bound to: 10'b0111010100 
	Parameter GTYE4_COMMON_QPLL0_LPF_G3 bound to: 10'b0111010101 
	Parameter GTYE4_COMMON_QPLL0_PCI_EN bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL0_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_COMMON_QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter GTYE4_COMMON_QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter GTYE4_COMMON_QPLL1_CFG0 bound to: 16'b0011001100011000 
	Parameter GTYE4_COMMON_QPLL1_CFG1 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL1_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL1_CFG2 bound to: 16'b0000111111000011 
	Parameter GTYE4_COMMON_QPLL1_CFG2_G3 bound to: 16'b0000111111000011 
	Parameter GTYE4_COMMON_QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter GTYE4_COMMON_QPLL1_CFG4 bound to: 16'b0000000000000001 
	Parameter GTYE4_COMMON_QPLL1_CP bound to: 10'b1111111111 
	Parameter GTYE4_COMMON_QPLL1_CP_G3 bound to: 10'b0001111111 
	Parameter GTYE4_COMMON_QPLL1_FBDIV bound to: 100 - type: integer 
	Parameter GTYE4_COMMON_QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter GTYE4_COMMON_QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_COMMON_QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL1_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTYE4_COMMON_QPLL1_LOCK_CFG_G3 bound to: 16'b0000010111101000 
	Parameter GTYE4_COMMON_QPLL1_LPF bound to: 10'b0111010100 
	Parameter GTYE4_COMMON_QPLL1_LPF_G3 bound to: 10'b0111010100 
	Parameter GTYE4_COMMON_QPLL1_PCI_EN bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL1_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_COMMON_QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter GTYE4_COMMON_QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter GTYE4_COMMON_RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter GTYE4_COMMON_SARC_ENB bound to: 1'b0 
	Parameter GTYE4_COMMON_SARC_SEL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter GTYE4_COMMON_SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter GTYE4_COMMON_SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter GTYE4_COMMON_SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter GTYE4_COMMON_SIM_MODE bound to: FAST - type: string 
	Parameter GTYE4_COMMON_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTYE4_COMMON_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTYE4_COMMON_UB_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG4 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG5 bound to: 16'b0000010000000000 
	Parameter GTYE4_COMMON_UB_CFG6 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_BGBYPASSB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_BGMONITORENB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_BGPDB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_BGRCALOVRD_VAL bound to: 5'b10000 
	Parameter GTYE4_COMMON_BGRCALOVRDENB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_DRPADDR_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_DRPCLK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_DRPEN_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPWE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK00_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK01_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK10_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK11_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_PCIERATEQPLL0_VAL bound to: 3'b000 
	Parameter GTYE4_COMMON_PCIERATEQPLL1_VAL bound to: 3'b000 
	Parameter GTYE4_COMMON_PMARSVD0_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_PMARSVD1_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0FBDIV_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL0LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0LOCKEN_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0PD_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL0REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_COMMON_QPLL0RESET_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1FBDIV_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL1LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1LOCKEN_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL1PD_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_COMMON_QPLL1RESET_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD1_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLLRSVD2_VAL bound to: 5'b00000 
	Parameter GTYE4_COMMON_QPLLRSVD3_VAL bound to: 5'b00000 
	Parameter GTYE4_COMMON_QPLLRSVD4_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_RCALENB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_SDM0DATA_VAL bound to: 25'b0000000000000000000000000 
	Parameter GTYE4_COMMON_SDM0RESET_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0TOGGLE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0WIDTH_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_SDM1DATA_VAL bound to: 25'b0000000000000000000000000 
	Parameter GTYE4_COMMON_SDM1RESET_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1TOGGLE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1WIDTH_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_UBCFGSTREAMEN_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBDO_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UBDRDY_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBENABLE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBGPI_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_UBINTR_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_UBIOLMBRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMBRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMCAPTURE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGUPDATE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMREGEN_VAL bound to: 4'b0000 
	Parameter GTYE4_COMMON_UBMDMSHIFT_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMSYSRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTCK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTDI_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_BGBYPASSB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGMONITORENB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGPDB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGRCALOVRD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGRCALOVRDENB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PCIERATEQPLL0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PCIERATEQPLL1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PMARSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PMARSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0FBDIV_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0PD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1FBDIV_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1PD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD3_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD4_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_RCALENB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0DATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0TOGGLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0WIDTH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1DATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1TOGGLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1WIDTH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBCFGSTREAMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBDO_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBDRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBENABLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBGPI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBINTR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBIOLMBRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMBRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMCAPTURE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGUPDATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMREGEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMSHIFT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMSYSRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTDI_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTYE4_COMMON' [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:24609]
	Parameter AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter A_SDM0TOGGLE bound to: 1'b0 
	Parameter A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter A_SDM1TOGGLE bound to: 1'b0 
	Parameter BIAS_CFG0 bound to: 16'b0000000000110000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0011010100100100 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000001 
	Parameter BIAS_CFG4 bound to: 16'b0000000000010000 
	Parameter BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000000 
	Parameter PPF0_CFG bound to: 16'b0000011000000000 
	Parameter PPF1_CFG bound to: 16'b0000010000000000 
	Parameter QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL0_CFG0 bound to: 16'b0011001100011000 
	Parameter QPLL0_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000000000010 
	Parameter QPLL0_CP bound to: 10'b1111111111 
	Parameter QPLL0_CP_G3 bound to: 10'b0000001111 
	Parameter QPLL0_FBDIV bound to: 100 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 160 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0000010111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0000010111101000 
	Parameter QPLL0_LPF bound to: 10'b0111010100 
	Parameter QPLL0_LPF_G3 bound to: 10'b0111010101 
	Parameter QPLL0_PCI_EN bound to: 1'b1 
	Parameter QPLL0_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL1_CFG0 bound to: 16'b0011001100011000 
	Parameter QPLL1_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG2 bound to: 16'b0000111111000011 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000111111000011 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000000000001 
	Parameter QPLL1_CP bound to: 10'b1111111111 
	Parameter QPLL1_CP_G3 bound to: 10'b0001111111 
	Parameter QPLL1_FBDIV bound to: 100 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0000010111101000 
	Parameter QPLL1_LPF bound to: 10'b0111010100 
	Parameter QPLL1_LPF_G3 bound to: 10'b0111010100 
	Parameter QPLL1_PCI_EN bound to: 1'b1 
	Parameter QPLL1_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_ENB bound to: 1'b0 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter UB_CFG0 bound to: 16'b0000000000000000 
	Parameter UB_CFG1 bound to: 16'b0000000000000000 
	Parameter UB_CFG2 bound to: 16'b0000000000000000 
	Parameter UB_CFG3 bound to: 16'b0000000000000000 
	Parameter UB_CFG4 bound to: 16'b0000000000000000 
	Parameter UB_CFG5 bound to: 16'b0000010000000000 
	Parameter UB_CFG6 bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_COMMON' (23#1) [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:24609]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_gtye4_common' (24#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_gt_gtye4_common_wrapper' (25#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/pcie3_uscale_plus_x8_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_gt_gtye4_channel_wrapper' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/pcie3_uscale_plus_x8_gt_gtye4_channel_wrapper.v:56]
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_gtye4_channel' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ADAPT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ADAPT_CFG1 bound to: 16'b1111100000011100 
	Parameter GTYE4_CHANNEL_ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTYE4_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_A_RXTERMINATION bound to: 1'b1 
	Parameter GTYE4_CHANNEL_A_TXDIFFCTRL bound to: 5'b01100 
	Parameter GTYE4_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter GTYE4_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CH_HSPMUX bound to: 16'b0010000000100000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_1 bound to: 16'b0001000011000000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_2 bound to: 16'b0010000000001000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_2 bound to: 16'b0001000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_MIN_LAT bound to: 17 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_CFG0 bound to: 16'b0000000011111010 
	Parameter GTYE4_CHANNEL_CPLL_CFG1 bound to: 16'b0000000000101011 
	Parameter GTYE4_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CPLL_FBDIV bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTYE4_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTYE4_CHANNEL_DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_DELAY_ELEC bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTYE4_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_EYESCAN_VP_RANGE bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_GEARBOX_MODE bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTYE4_CHANNEL_LPBK_BIAS_CTRL bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL0 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL1 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL2 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_RG_CTRL bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_OOBDIVCTL bound to: 2'b01 
	Parameter GTYE4_CHANNEL_OOB_PWRUP bound to: 1'b1 
	Parameter GTYE4_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTYE4_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MAX_LAT bound to: 5'b01000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MIN_LAT bound to: 5'b00100 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter GTYE4_CHANNEL_PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter GTYE4_CHANNEL_PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter GTYE4_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter GTYE4_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0010100001000000 
	Parameter GTYE4_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100 
	Parameter GTYE4_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0010100001000000 
	Parameter GTYE4_CHANNEL_PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_PCS_RSVD0 bound to: 16'b0110010011100000 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTYE4_CHANNEL_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter GTYE4_CHANNEL_RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter GTYE4_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RXBUF_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVFLW bound to: 31 - type: integer 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 8 - type: integer 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2 bound to: 16'b0000001001000101 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN2 bound to: 10'b1001010101 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000000101100100 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter GTYE4_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter GTYE4_CHANNEL_RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter GTYE4_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter GTYE4_CHANNEL_RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter GTYE4_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTYE4_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter GTYE4_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG0 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG1 bound to: 16'b1111111000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG2 bound to: 16'b0000001000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG3 bound to: 16'b0100000100000001 
	Parameter GTYE4_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b0010000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter GTYE4_CHANNEL_RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter GTYE4_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTYE4_CHANNEL_RXELECIDLE_CFG bound to: SIGCFG_1 - type: string 
	Parameter GTYE4_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_GC_CFG bound to: 16'b1111100000000000 
	Parameter GTYE4_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b1010000000000010 
	Parameter GTYE4_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTYE4_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXOUT_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter GTYE4_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTYE4_CHANNEL_RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter GTYE4_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RXPI_CFG0 bound to: 16'b0000000100000000 
	Parameter GTYE4_CHANNEL_RXPI_CFG1 bound to: 16'b0000000001010100 
	Parameter GTYE4_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTYE4_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTYE4_CHANNEL_RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTYE4_CHANNEL_RXSLIDE_MODE bound to: PMA - type: string 
	Parameter GTYE4_CHANNEL_RXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0001001010110000 
	Parameter GTYE4_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTYE4_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CM_SEL bound to: 3 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CM_TRIM bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CTLE_PWR_SAVING bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CTLE_RES_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RX_DEGEN_CTRL bound to: 3'b111 
	Parameter GTYE4_CHANNEL_RX_DFELPM_CFG0 bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_EN_SUM_RCAL_B bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_I2V_FILTER_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_PMA_RSV0 bound to: 16'b0000000000001111 
	Parameter GTYE4_CHANNEL_RX_PROGDIV_CFG bound to: 0.000000 - type: double 
	Parameter GTYE4_CHANNEL_RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTYE4_CHANNEL_RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTYE4_CHANNEL_RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_SUM_PWR_SAVING bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_RES_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b1001 
	Parameter GTYE4_CHANNEL_RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter GTYE4_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RX_VREG_CTRL bound to: 3'b010 
	Parameter GTYE4_CHANNEL_RX_VREG_PDB bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter GTYE4_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter GTYE4_CHANNEL_RX_XMODE_SEL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SAS_12G_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTYE4_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTYE4_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTYE4_CHANNEL_SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_SIM_MODE bound to: FAST - type: string 
	Parameter GTYE4_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter GTYE4_CHANNEL_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTYE4_CHANNEL_SRSTMODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000000010 
	Parameter GTYE4_CHANNEL_TERM_RCAL_OVRD bound to: 3'b001 
	Parameter GTYE4_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTYE4_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXBUF_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter GTYE4_CHANNEL_TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTYE4_CHANNEL_TXDRV_FREQBAND bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TXFE_CFG0 bound to: 16'b0000001111000010 
	Parameter GTYE4_CHANNEL_TXFE_CFG1 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFE_CFG2 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFE_CFG3 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTYE4_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TXOUT_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter GTYE4_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000000001110 
	Parameter GTYE4_CHANNEL_TXPH_CFG bound to: 16'b0000001100100011 
	Parameter GTYE4_CHANNEL_TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPI_CFG0 bound to: 16'b0000001100000000 
	Parameter GTYE4_CHANNEL_TXPI_CFG1 bound to: 16'b0001000000000000 
	Parameter GTYE4_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_PPM bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTYE4_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSWBST_BST bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_TXSWBST_EN bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TXSWBST_MAG bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTYE4_CHANNEL_TX_DEEMPH0 bound to: 6'b010100 
	Parameter GTYE4_CHANNEL_TX_DEEMPH1 bound to: 6'b001101 
	Parameter GTYE4_CHANNEL_TX_DEEMPH2 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DEEMPH3 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter GTYE4_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTYE4_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTYE4_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_FIFO_BYP_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1011000 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1010111 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1010101 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1010011 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1010001 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1001100 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1001011 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1001000 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTYE4_CHANNEL_TX_PHICAL_CFG0 bound to: 16'b0000000000100000 
	Parameter GTYE4_CHANNEL_TX_PHICAL_CFG1 bound to: 16'b0000000001000000 
	Parameter GTYE4_CHANNEL_TX_PI_BIASSET bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TX_PMA_RSV1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TX_PROGCLK_SEL bound to: POSTPI - type: string 
	Parameter GTYE4_CHANNEL_TX_PROGDIV_CFG bound to: 10.000000 - type: double 
	Parameter GTYE4_CHANNEL_TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTYE4_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTYE4_CHANNEL_TX_RXDETECT_REF bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTYE4_CHANNEL_TX_SW_MEAS bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TX_VREG_CTRL bound to: 3'b011 
	Parameter GTYE4_CHANNEL_TX_VREG_PDB bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_VREG_VREFSEL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter GTYE4_CHANNEL_USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter GTYE4_CHANNEL_USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter GTYE4_CHANNEL_USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_EXT_CNTL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter GTYE4_CHANNEL_USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter GTYE4_CHANNEL_USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter GTYE4_CHANNEL_USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter GTYE4_CHANNEL_USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter GTYE4_CHANNEL_USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTYE4_CHANNEL_USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTYE4_CHANNEL_USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTYE4_CHANNEL_USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_USB_RAW_ELEC bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTYE4_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_Y_ALL_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPDIR_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSQ_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSX_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLFREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_CPLLPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_CHANNEL_CPLLRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPADDR_VAL bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPRST_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FREQOS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESETSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESETSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXP_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_INCPCTRL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX8B10BEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXAFECFOKEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALSTART_VAL bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_VAL bound to: 4'b1101 
	Parameter GTYE4_CHANNEL_RXDFECFOKFEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXEQTRAINING_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b010 
	Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b11 
	Parameter GTYE4_CHANNEL_RXTERMINATION_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTYE4_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TX8B10BEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXDCCFORCESTART_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDEEMPH_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDIFFCTRL_VAL bound to: 5'b11000 
	Parameter GTYE4_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSTRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b1010000 
	Parameter GTYE4_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXONESZEROS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTYE4_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMPD_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b11 
	Parameter GTYE4_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPDIR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSQ_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSX_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLFREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FREQOS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXP_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_INCPCTRL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXAFECFOKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALSTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXEQTRAINING_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXTERMINATION_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TSTIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCFORCESTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSTRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXONESZEROS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL' [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:23448]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b0000000000000000 
	Parameter ADAPT_CFG1 bound to: 16'b1111100000011100 
	Parameter ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_RXTERMINATION bound to: 1'b1 
	Parameter A_TXDIFFCTRL bound to: 5'b01100 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CH_HSPMUX bound to: 16'b0010000000100000 
	Parameter CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL1_CFG_1 bound to: 16'b0001000011000000 
	Parameter CKCAL1_CFG_2 bound to: 16'b0010000000001000 
	Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter CKCAL2_CFG_2 bound to: 16'b0001000000000000 
	Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 17 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000011111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000101011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DELAY_ELEC bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter EYESCAN_VP_RANGE bound to: 0 - type: integer 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00000 
	Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter LPBK_BIAS_CTRL bound to: 4 - type: integer 
	Parameter LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter LPBK_IND_CTRL0 bound to: 5 - type: integer 
	Parameter LPBK_IND_CTRL1 bound to: 5 - type: integer 
	Parameter LPBK_IND_CTRL2 bound to: 5 - type: integer 
	Parameter LPBK_RG_CTRL bound to: 2 - type: integer 
	Parameter OOBDIVCTL bound to: 2'b01 
	Parameter OOB_PWRUP bound to: 1'b1 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b01000 
	Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00100 
	Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string 
	Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0010100001000000 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0010100001000000 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0110010011100000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter RATE_SW_USE_DRP bound to: 1'b0 
	Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 31 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 8 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000001001000101 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001010101 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000000101100100 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000 
	Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000 
	Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_KH_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_KH_CFG1 bound to: 16'b1111111000000000 
	Parameter RXDFE_KH_CFG2 bound to: 16'b0000001000000000 
	Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100000001 
	Parameter RXDFE_OS_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: SIGCFG_1 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b1111100000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b1010000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 16'b0000000100000000 
	Parameter RXPI_CFG1 bound to: 16'b0000000001010100 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0001001010110000 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 3 - type: integer 
	Parameter RX_CM_TRIM bound to: 10 - type: integer 
	Parameter RX_CTLE_PWR_SAVING bound to: 1'b0 
	Parameter RX_CTLE_RES_CTRL bound to: 4'b0000 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DEGEN_CTRL bound to: 3'b111 
	Parameter RX_DFELPM_CFG0 bound to: 10 - type: integer 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter RX_EN_SUM_RCAL_B bound to: 0 - type: integer 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b10 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_I2V_FILTER_EN bound to: 1'b1 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PMA_RSV0 bound to: 16'b0000000000001111 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: double 
	Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter RX_SUM_PWR_SAVING bound to: 0 - type: integer 
	Parameter RX_SUM_RES_CTRL bound to: 4'b0000 
	Parameter RX_SUM_VCMTUNE bound to: 4'b1001 
	Parameter RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter RX_VREG_CTRL bound to: 3'b010 
	Parameter RX_VREG_PDB bound to: 1'b1 
	Parameter RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter RX_XMODE_SEL bound to: 1'b1 
	Parameter SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter SAS_12G_MODE bound to: 1'b0 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter SRSTMODE bound to: 1'b0 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000000010 
	Parameter TERM_RCAL_OVRD bound to: 3'b001 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter TXDRV_FREQBAND bound to: 0 - type: integer 
	Parameter TXFE_CFG0 bound to: 16'b0000001111000010 
	Parameter TXFE_CFG1 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG2 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG3 bound to: 16'b0110110000000000 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001110 
	Parameter TXPH_CFG bound to: 16'b0000001100100011 
	Parameter TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 16'b0000001100000000 
	Parameter TXPI_CFG1 bound to: 16'b0001000000000000 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_PPM bound to: 1'b0 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter TXSWBST_BST bound to: 1 - type: integer 
	Parameter TXSWBST_EN bound to: 0 - type: integer 
	Parameter TXSWBST_MAG bound to: 4 - type: integer 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter TX_DEEMPH0 bound to: 6'b010100 
	Parameter TX_DEEMPH1 bound to: 6'b001101 
	Parameter TX_DEEMPH2 bound to: 6'b000000 
	Parameter TX_DEEMPH3 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_FIFO_BYP_EN bound to: 1'b1 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1011000 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1010111 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1010101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1010011 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1010001 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1001100 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1001011 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1001000 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000100000 
	Parameter TX_PHICAL_CFG1 bound to: 16'b0000000001000000 
	Parameter TX_PI_BIASSET bound to: 0 - type: integer 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter TX_PMA_RSV1 bound to: 16'b0000000000000000 
	Parameter TX_PROGCLK_SEL bound to: POSTPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 10.000000 - type: double 
	Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 5 - type: integer 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SW_MEAS bound to: 2'b00 
	Parameter TX_VREG_CTRL bound to: 3'b011 
	Parameter TX_VREG_PDB bound to: 1'b1 
	Parameter TX_VREG_VREFSEL bound to: 2'b10 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter USB_EXT_CNTL bound to: 1'b1 
	Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter USB_MODE bound to: 1'b0 
	Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter USB_RAW_ELEC bound to: 1'b0 
	Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter Y_ALL_MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL' (26#1) [/home/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:23448]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_gtye4_channel' (27#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_gt_gtye4_channel_wrapper' (28#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/pcie3_uscale_plus_x8_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v:55]
	Parameter C_RX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: double 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_reset_synchronizer' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_reset_synchronizer' (29#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_bit_synchronizer' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:71]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:74]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_bit_synchronizer' (30#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:55]
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: double 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter DRP_WAIT bound to: 0 - type: integer 
	Parameter DRP_READ bound to: 1 - type: integer 
	Parameter DRP_READ_ACK bound to: 2 - type: integer 
	Parameter DRP_MODIFY bound to: 3 - type: integer 
	Parameter DRP_WRITE bound to: 4 - type: integer 
	Parameter DRP_WRITE_ACK bound to: 5 - type: integer 
	Parameter DRP_DONE bound to: 6 - type: integer 
	Parameter RESET bound to: 0 - type: integer 
	Parameter READ_X0E1 bound to: 1 - type: integer 
	Parameter CHECK_X0E1_STATUS bound to: 2 - type: integer 
	Parameter READ_PROGCLK_SEL bound to: 3 - type: integer 
	Parameter SAVE_PROGCLK_SEL bound to: 4 - type: integer 
	Parameter READ_X079 bound to: 5 - type: integer 
	Parameter CHECK_X079_STATUS bound to: 6 - type: integer 
	Parameter READ_PROGDIV_CFG bound to: 7 - type: integer 
	Parameter SAVE_PROGDIV_CFG bound to: 8 - type: integer 
	Parameter READ_X0E1_BEFORE_PROGCLK_SEL_MOD bound to: 9 - type: integer 
	Parameter MODIFY_PROGCLK_SEL bound to: 10 - type: integer 
	Parameter MODIFY_PROGDIV bound to: 11 - type: integer 
	Parameter MODIFY_TXOUTCLK_SEL bound to: 12 - type: integer 
	Parameter ASSERT_CPLLPD bound to: 13 - type: integer 
	Parameter DEASSERT_CPLLPD bound to: 14 - type: integer 
	Parameter ASSERT_CPLLRESET bound to: 15 - type: integer 
	Parameter DEASSERT_CPLLRESET bound to: 16 - type: integer 
	Parameter WAIT_GTCPLLLOCK bound to: 17 - type: integer 
	Parameter ASSERT_PROGDIVRESET bound to: 18 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE bound to: 19 - type: integer 
	Parameter CHECK_FREQ bound to: 20 - type: integer 
	Parameter RESTORE_READ_X0E1 bound to: 21 - type: integer 
	Parameter RESTORE_READ_X079 bound to: 22 - type: integer 
	Parameter RESTORE_PROGDIV bound to: 23 - type: integer 
	Parameter RESTORE_PROGCLK_SEL bound to: 24 - type: integer 
	Parameter CLEAR_FLAG_x0E1 bound to: 25 - type: integer 
	Parameter CLEAR_FLAG_x079 bound to: 26 - type: integer 
	Parameter WAIT_GTCPLLLOCK2 bound to: 27 - type: integer 
	Parameter ASSERT_PROGDIVRESET2 bound to: 28 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE2 bound to: 29 - type: integer 
	Parameter CAL_FAIL bound to: 30 - type: integer 
	Parameter CAL_DONE bound to: 31 - type: integer 
	Parameter SYNTH_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000011000011010100000 
	Parameter SYNTH_WAIT_CPLLLOCK bound to: 25'b0000000011000011010100000 
	Parameter SYNTH_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_CPLLLOCK bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000000001111101000 
	Parameter SIM_RESET_SPEEDUP_REG bound to: TRUE - type: string 
	Parameter WAIT_WIDTH_PROGDIVRESET bound to: 5'b11001 
	Parameter WAIT_ASSERT_CPLLRESET bound to: 25'b0000000011000011010100000 
	Parameter WAIT_ASSERT_CPLLPD bound to: 5'b11001 
	Parameter WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter WAIT_CPLLLOCK bound to: 25'b0000000011000011010100000 
	Parameter MOD_PROGCLK_SEL bound to: 2'b10 
	Parameter MOD_PROGDIV_CFG bound to: 16'b1110000001100010 
	Parameter MOD_TXOUTCLK_SEL bound to: 3'b101 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:55]
	Parameter REVISION bound to: 1 - type: integer 
	Parameter RESET_STATE bound to: 0 - type: integer 
	Parameter MEASURE_STATE bound to: 1 - type: integer 
	Parameter HOLD_STATE bound to: 2 - type: integer 
	Parameter UPDATE_STATE bound to: 3 - type: integer 
	Parameter DONE_STATE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:85]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:86]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:166]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:166]
WARNING: [Synth 8-5788] Register freq_cnt_o_reg in module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:190]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter' (31#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:55]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:672]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:672]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1115]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1115]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1080]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx' (32#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v:55]
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b1 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx' (33#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_gte4_drp_arb' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter C_NUM_CLIENTS bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter ARB_START bound to: 4'b0001 
	Parameter ARB_WAIT bound to: 4'b0010 
	Parameter ARB_REPORT bound to: 4'b0100 
	Parameter ARB_INC bound to: 4'b1000 
	Parameter DRP_WAIT bound to: 7'b0000001 
	Parameter DRP_READ bound to: 7'b0000010 
	Parameter DRP_READ_ACK bound to: 7'b0000100 
	Parameter DRP_MODIFY bound to: 7'b0001000 
	Parameter DRP_WRITE bound to: 7'b0010000 
	Parameter DRP_WRITE_ACK bound to: 7'b0100000 
	Parameter DRP_DONE bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_gte4_drp_arb' (34#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal' (35#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_gtye4_delay_powergood' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_gtye4_delay_powergood' (36#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_gt_gtwizard_gtye4' (37#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/pcie3_uscale_plus_x8_gt_gtwizard_gtye4.v:143]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_gt_gtwizard_top' (38#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/pcie3_uscale_plus_x8_gt_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_gt' (39#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/pcie3_uscale_plus_x8_gt.v:62]
WARNING: [Synth 8-3848] Net eyescandataerror_out in module/entity pcie3_uscale_plus_x8_gtwizard_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gtwizard_top.v:580]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_gtwizard_top' (40#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gtwizard_top.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_gt_phy_clk' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_clk.v:66]
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_GEN4_64BIT_EN bound to: FALSE - type: string 
	Parameter PHY_CORECLK_FREQ bound to: 1 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer 
	Parameter PHY_MCAPCLK_FREQ bound to: 2 - type: integer 
	Parameter CORECLK_DIV_250MHZ bound to: 3'b000 
	Parameter CORECLK_DIV_500MHZ bound to: 3'b001 
	Parameter CORECLK_DIV bound to: 3'b000 
	Parameter USERCLK_DIV_250MHZ bound to: 3'b000 
	Parameter USERCLK_DIV_500MHZ bound to: 3'b001 
	Parameter USERCLK_DIV bound to: 3'b000 
	Parameter MCAPCLK_DIV_250MHZ bound to: 3'b001 
	Parameter MCAPCLK_DIV_500MHZ bound to: 3'b011 
	Parameter MCAPCLK_DIV bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_gt_phy_clk' (41#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_clk.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_gt_phy_rst' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_rst.v:66]
	Parameter PHY_LANE bound to: 8 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter PHY_SIM_EN bound to: TRUE - type: string 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_GTPOWERGOOD bound to: 3'b001 
	Parameter FSM_PLLLOCK bound to: 3'b010 
	Parameter FSM_TXPROGDIVRESETDONE bound to: 3'b011 
	Parameter FSM_RESETDONE bound to: 3'b100 
	Parameter FSM_TXSYNC_START bound to: 3'b101 
	Parameter FSM_TXSYNC_DONE bound to: 3'b110 
	Parameter FSM_PHYSTATUS bound to: 3'b111 
	Parameter PWR_ON_WAIT_CNT bound to: 4'b0000 
	Parameter PWR_ON_DONE bound to: 4'b0001 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_rst.v:113]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_rst.v:115]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_rst.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_rst.v:148]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_sync__parameterized4' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_sync.v:66]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_sync__parameterized4' (41#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_sync.v:66]
INFO: [Synth 8-226] default block is never used [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_rst.v:417]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_gt_phy_rst' (42#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_rst.v:66]
WARNING: [Synth 8-3848] Net USB_POWERPRESENT in module/entity pcie3_uscale_plus_x8_gt_phy_wrapper does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_wrapper.v:286]
WARNING: [Synth 8-3848] Net GT_RXLPMEN in module/entity pcie3_uscale_plus_x8_gt_phy_wrapper does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_wrapper.v:333]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_gt_phy_wrapper' (43#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_wrapper.v:140]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_phy_pipeline' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_pipeline.v:78]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PHY_LANE bound to: 8 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 64 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain' (44#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized0' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 2 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized0' (44#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized1' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 1 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized1' (44#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized2' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 1 - type: integer 
	Parameter RST_VAL bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized2' (44#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized3' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: TRUE - type: string 
	Parameter FF_WIDTH bound to: 1 - type: integer 
	Parameter RST_VAL bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized3' (44#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized4' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 3 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized4' (44#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized5' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 4 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized5' (44#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized6' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 6 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized6' (44#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized7' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 18 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized7' (44#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized8' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 2 - type: integer 
	Parameter RST_VAL bound to: 2 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_phy_ff_chain__parameterized8' (44#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_ff_chain.v:80]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_phy_pipeline' (45#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_pipeline.v:78]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_phy_top' (46#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_phy_top.v:111]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/home/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b1 
	Parameter INV_DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1226]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (47#1) [/home/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized0' [/home/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (47#1) [/home/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
WARNING: [Synth 8-6014] Unused sequential element ds_srl_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:5428]
WARNING: [Synth 8-6014] Unused sequential element flr_cntr_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:5425]
WARNING: [Synth 8-6014] Unused sequential element np_req_wait_reg was removed.  [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:5432]
WARNING: [Synth 8-3848] Net gtrefclk01_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1168]
WARNING: [Synth 8-3848] Net gtrefclk00_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1169]
WARNING: [Synth 8-3848] Net pcierateqpll0_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1170]
WARNING: [Synth 8-3848] Net pcierateqpll1_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1171]
WARNING: [Synth 8-3848] Net qpll0pd_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1173]
WARNING: [Synth 8-3848] Net qpll0reset_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1174]
WARNING: [Synth 8-3848] Net qpll1pd_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1175]
WARNING: [Synth 8-3848] Net qpll1reset_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1176]
WARNING: [Synth 8-3848] Net qpll0freqlock_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1183]
WARNING: [Synth 8-3848] Net qpll1freqlock_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1184]
WARNING: [Synth 8-3848] Net rcalenb_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1188]
WARNING: [Synth 8-3848] Net txpisopd_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1189]
WARNING: [Synth 8-3848] Net cpllfreqlock_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1195]
WARNING: [Synth 8-3848] Net cpllpd_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1197]
WARNING: [Synth 8-3848] Net cpllreset_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1198]
WARNING: [Synth 8-3848] Net dmonfiforeset_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1199]
WARNING: [Synth 8-3848] Net dmonitorclk_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1200]
WARNING: [Synth 8-3848] Net eyescanreset_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1202]
WARNING: [Synth 8-3848] Net gtrefclk0_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1204]
WARNING: [Synth 8-3848] Net gtrxreset_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1205]
WARNING: [Synth 8-3848] Net gttxreset_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1206]
WARNING: [Synth 8-3848] Net gtwiz_reset_rx_done_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1207]
WARNING: [Synth 8-3848] Net gtwiz_reset_tx_done_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1208]
WARNING: [Synth 8-3848] Net gtwiz_userclk_rx_active_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1209]
WARNING: [Synth 8-3848] Net gtwiz_userclk_tx_active_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1210]
WARNING: [Synth 8-3848] Net loopback_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1212]
WARNING: [Synth 8-3848] Net pcieeqrxeqadaptdone_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1213]
WARNING: [Synth 8-3848] Net pcierstidle_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1216]
WARNING: [Synth 8-3848] Net pciersttxsyncstart_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1217]
WARNING: [Synth 8-3848] Net pcieuserratedone_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1221]
WARNING: [Synth 8-3848] Net resetovrd_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1224]
WARNING: [Synth 8-3848] Net rx8b10ben_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1225]
WARNING: [Synth 8-3848] Net rxbufreset_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1226]
WARNING: [Synth 8-3848] Net rxcdrfreqreset_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1230]
WARNING: [Synth 8-3848] Net rxcdrhold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1231]
WARNING: [Synth 8-3848] Net rxcdrreset_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1233]
WARNING: [Synth 8-3848] Net rxcommadeten_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1236]
WARNING: [Synth 8-3848] Net rxdfeagchold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1242]
WARNING: [Synth 8-3848] Net rxdfecfokhold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1243]
WARNING: [Synth 8-3848] Net rxdfekhhold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1244]
WARNING: [Synth 8-3848] Net rxdfelfhold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1245]
WARNING: [Synth 8-3848] Net rxdfelpmreset_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1246]
WARNING: [Synth 8-3848] Net rxdfetap10hold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1247]
WARNING: [Synth 8-3848] Net rxdfetap11hold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1248]
WARNING: [Synth 8-3848] Net rxdfetap12hold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1249]
WARNING: [Synth 8-3848] Net rxdfetap13hold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1250]
WARNING: [Synth 8-3848] Net rxdfetap14hold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1251]
WARNING: [Synth 8-3848] Net rxdfetap15hold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1252]
WARNING: [Synth 8-3848] Net rxdfetap2hold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1253]
WARNING: [Synth 8-3848] Net rxdfetap3hold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1254]
WARNING: [Synth 8-3848] Net rxdfetap4hold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1255]
WARNING: [Synth 8-3848] Net rxdfetap5hold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1256]
WARNING: [Synth 8-3848] Net rxdfetap6hold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1257]
WARNING: [Synth 8-3848] Net rxdfetap7hold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1258]
WARNING: [Synth 8-3848] Net rxdfetap8hold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1259]
WARNING: [Synth 8-3848] Net rxdfetap9hold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1260]
WARNING: [Synth 8-3848] Net rxdfeuthold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1261]
WARNING: [Synth 8-3848] Net rxdfevphold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1262]
WARNING: [Synth 8-3848] Net rxlpmen_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1265]
WARNING: [Synth 8-3848] Net rxlpmgchold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1266]
WARNING: [Synth 8-3848] Net rxlpmhfhold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1267]
WARNING: [Synth 8-3848] Net rxlpmlfhold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1268]
WARNING: [Synth 8-3848] Net rxlpmoshold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1269]
WARNING: [Synth 8-3848] Net rxmcommaalignen_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1270]
WARNING: [Synth 8-3848] Net rxoshold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1271]
WARNING: [Synth 8-3848] Net rxpcommaalignen_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1275]
WARNING: [Synth 8-3848] Net rxpcsreset_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1276]
WARNING: [Synth 8-3848] Net rxpd_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1277]
WARNING: [Synth 8-3848] Net rxpmareset_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1279]
WARNING: [Synth 8-3848] Net rxpolarity_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1281]
WARNING: [Synth 8-3848] Net rxprbscntreset_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1282]
WARNING: [Synth 8-3848] Net rxprbssel_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1285]
WARNING: [Synth 8-3848] Net rxprogdivreset_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1286]
WARNING: [Synth 8-3848] Net rxrate_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1287]
WARNING: [Synth 8-3848] Net rxslide_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1291]
WARNING: [Synth 8-3848] Net rxtermination_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1294]
WARNING: [Synth 8-3848] Net rxuserrdy_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1295]
WARNING: [Synth 8-3848] Net rxusrclk2_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1296]
WARNING: [Synth 8-3848] Net rxusrclk_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1297]
WARNING: [Synth 8-3848] Net tx8b10ben_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1299]
WARNING: [Synth 8-3848] Net txctrl0_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1300]
WARNING: [Synth 8-3848] Net txctrl1_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1301]
WARNING: [Synth 8-3848] Net txctrl2_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1302]
WARNING: [Synth 8-3848] Net txdata_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1303]
WARNING: [Synth 8-3848] Net txdeemph_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1304]
WARNING: [Synth 8-3848] Net txdetectrx_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1305]
WARNING: [Synth 8-3848] Net txdiffctrl_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1306]
WARNING: [Synth 8-3848] Net txdlybypass_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1307]
WARNING: [Synth 8-3848] Net txdlyen_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1308]
WARNING: [Synth 8-3848] Net txdlyhold_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1309]
WARNING: [Synth 8-3848] Net txdlyovrden_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1310]
WARNING: [Synth 8-3848] Net txdlysreset_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1311]
WARNING: [Synth 8-3848] Net txdlyupdown_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1313]
WARNING: [Synth 8-3848] Net txelecidle_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1314]
WARNING: [Synth 8-3848] Net txmaincursor_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1315]
WARNING: [Synth 8-3848] Net txmargin_in in module/entity pcie3_uscale_plus_x8_pcie4_uscale_core_top does not have driver. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:1316]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8_pcie4_uscale_core_top' (48#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_pcie4_uscale_core_top.v:59]
INFO: [Synth 8-6155] done synthesizing module 'pcie3_uscale_plus_x8' (49#1) [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/synth/pcie3_uscale_plus_x8.v:84]
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle has unconnected port CDRCTRL_RATE[0]
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle has unconnected port CDRCTRL_RXCDRFREQRESET_IN
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle has unconnected port CDRCTRL_RXRATEDONE
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[6]
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[5]
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[4]
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[3]
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[2]
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[1]
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[0]
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_phy_clk has unconnected port CLK_PCLK2_CE
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_phy_clk has unconnected port CLK_PCLK2_CEMASK
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_phy_clk has unconnected port CLK_PCLK2_CLR
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_phy_clk has unconnected port CLK_PCLK2_CLRMASK
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_phy_clk has unconnected port CLK_PCLK2_DIV[2]
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_phy_clk has unconnected port CLK_PCLK2_DIV[1]
WARNING: [Synth 8-3331] design pcie3_uscale_plus_x8_gt_phy_clk has unconnected port CLK_PCLK2_DIV[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_delay_powergood has unconnected port GT_TXOUTCLKPCS
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[17]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[16]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[17]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[16]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port RESET_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port USER_RXOUTCLK_BUFG_CE_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port USER_RXOUTCLK_BUFG_CLR_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port GTYE4_RXOUTCLK_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port GTYE4_CPLLLOCK_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPRDY_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2837.504 ; gain = 306.344 ; free physical = 80080 ; free virtual = 89449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2849.375 ; gain = 318.215 ; free physical = 80096 ; free virtual = 89465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2849.375 ; gain = 318.215 ; free physical = 80096 ; free virtual = 89465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2863.312 ; gain = 0.000 ; free physical = 80035 ; free virtual = 89404
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/synth/pcie3_uscale_plus_x8_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/synth/pcie3_uscale_plus_x8_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/pcie3_uscale_plus_x8_gt.xdc] for cell 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/pcie3_uscale_plus_x8_gt.xdc] for cell 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/synth/pcie3_uscale_plus_x8_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie3_uscale_plus_x8_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie3_uscale_plus_x8_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'inst'
WARNING: [Constraints 18-633] Creating clock inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 8 sources. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/ip_pcie4_uscale_plus_x1y2.xdc:120]
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/ip_pcie4_uscale_plus_x1y2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie3_uscale_plus_x8_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie3_uscale_plus_x8_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/ip_pcie4_uscale_plus_x1y2.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/pcie3_uscale_plus_x8_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/pcie3_uscale_plus_x8_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/pcie3_uscale_plus_x8_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie3_uscale_plus_x8_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie3_uscale_plus_x8_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/pcie3_uscale_plus_x8_board.xdc] for cell 'inst'
Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/synth/pcie3_uscale_plus_x8_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/synth/pcie3_uscale_plus_x8_late.xdc] for cell 'inst'
Sourcing Tcl File [/home/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [/home/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/user_lnk_up_cdc'
Sourcing Tcl File [/home/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/user_reset_cdc'
Finished Sourcing Tcl File [/home/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/user_reset_cdc'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.562 ; gain = 0.000 ; free physical = 79834 ; free virtual = 89202
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3126.500 ; gain = 13.938 ; free physical = 79832 ; free virtual = 89201
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 3126.500 ; gain = 595.340 ; free physical = 80065 ; free virtual = 89434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgb2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 3126.500 ; gain = 595.340 ; free physical = 80060 ; free virtual = 89429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/gt_top_i/\diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /pcie3_uscale_plus_x8_gt_i/inst. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/pcie3_uscale_plus_x8_synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/pcie3_uscale_plus_x8_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/gt_top_i/\diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /pcie3_uscale_plus_x8_gt_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/user_lnk_up_cdc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/user_reset_cdc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 3126.500 ; gain = 595.340 ; free physical = 80063 ; free virtual = 89432
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'progclk_sel_store_reg' and it is trimmed from '16' to '15' bits. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:708]
WARNING: [Synth 8-3936] Found unconnected internal register 'x0e1_store_reg' and it is trimmed from '16' to '15' bits. [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:781]
INFO: [Synth 8-4471] merging register 'qpllpd_reg' into 'cpllpd_reg' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_rst.v:407]
INFO: [Synth 8-4471] merging register 'qpllreset_reg' into 'cpllreset_reg' [/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/pcie3_uscale_plus_x8_gt_phy_rst.v:408]
INFO: [Synth 8-802] inferred FSM for state register 'pwr_on_fsm_reg' in module 'pcie3_uscale_plus_x8_gt_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie3_uscale_plus_x8_gt_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie3_uscale_plus_x8_gt_phy_txeq'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie3_uscale_plus_x8_gt_phy_rxeq'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fsm_reg' in module 'pcie3_uscale_plus_x8_gt_receiver_detect_rxterm'
INFO: [Synth 8-802] inferred FSM for state register 'non_sris.fsm_reg' in module 'pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         PWR_ON_WAIT_CNT |                                0 |                               00
             PWR_ON_DONE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pwr_on_fsm_reg' using encoding 'sequential' in module 'pcie3_uscale_plus_x8_gt_phy_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_GTPOWERGOOD |                         00000001 |                              001
             FSM_PLLLOCK |                         00000010 |                              010
  FSM_TXPROGDIVRESETDONE |                         00000100 |                              011
           FSM_RESETDONE |                         00001000 |                              100
        FSM_TXSYNC_START |                         00010000 |                              101
         FSM_TXSYNC_DONE |                         00100000 |                              110
           FSM_PHYSTATUS |                         01000000 |                              111
                FSM_IDLE |                         10000000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie3_uscale_plus_x8_gt_phy_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                              000 |                              000
              FSM_PRESET |                              001 |                              001
               FSM_COEFF |                              010 |                              010
               FSM_REMAP |                              011 |                              011
               FSM_QUERY |                              100 |                              100
                FSM_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'pcie3_uscale_plus_x8_gt_phy_txeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                            00001 |                              000
              FSM_PRESET |                            00010 |                              001
             FSM_TXCOEFF |                            00100 |                              010
               FSM_ADAPT |                            01000 |                              011
                FSM_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie3_uscale_plus_x8_gt_phy_rxeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_ASSERT_AVTT |                              000 |                              001
FSM_CHECK_RXELECIDLE_ASSERTED |                              001 |                              010
FSM_CHECK_RXELECIDLE_SOLID_DEASSERT |                              010 |                              011
         FSM_ASSERT_PROG |                              011 |                              100
           FSM_CTRL_IDLE |                              100 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fsm_reg' using encoding 'sequential' in module 'pcie3_uscale_plus_x8_gt_receiver_detect_rxterm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                               00 |                              000
FSM_GEN12_RXELECIDLE_EXIT |                               01 |                              001
FSM_GEN34_RXELECIDLE_EXIT |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'non_sris.fsm_reg' using encoding 'sequential' in module 'pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 3126.500 ; gain = 595.340 ; free physical = 80027 ; free virtual = 89399
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |pcie3_uscale_plus_x8_vf_decode__GB0             |           1|     42140|
|2     |pcie3_uscale_plus_x8_vf_decode__GB1             |           1|     17258|
|3     |pcie3_uscale_plus_x8_pipe__GC0                  |           1|      2200|
|4     |pcie3_uscale_plus_x8_gt_phy_wrapper__GB0        |           1|     34896|
|5     |pcie3_uscale_plus_x8_gt_phy_wrapper__GB1        |           1|      7297|
|6     |pcie3_uscale_plus_x8_phy_top__GC0               |           1|      1694|
|7     |pcie3_uscale_plus_x8_pcie4_uscale_core_top__GC0 |           1|       835|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 8     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 8     
	   3 Input     18 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 26    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                2 Bit    Wide XORs := 8     
+---Registers : 
	              756 Bit    Registers := 1     
	              504 Bit    Registers := 1     
	              256 Bit    Registers := 2     
	              252 Bit    Registers := 5     
	              144 Bit    Registers := 8     
	               64 Bit    Registers := 16    
	               48 Bit    Registers := 16    
	               32 Bit    Registers := 17    
	               30 Bit    Registers := 8     
	               25 Bit    Registers := 8     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 16    
	               18 Bit    Registers := 32    
	               16 Bit    Registers := 56    
	               15 Bit    Registers := 16    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 17    
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 40    
	                6 Bit    Registers := 23    
	                5 Bit    Registers := 26    
	                4 Bit    Registers := 439   
	                3 Bit    Registers := 46    
	                2 Bit    Registers := 117   
	                1 Bit    Registers := 847   
+---Muxes : 
	   2 Input    756 Bit        Muxes := 7     
	   3 Input    756 Bit        Muxes := 1     
	   5 Input    756 Bit        Muxes := 1     
	   2 Input    504 Bit        Muxes := 3     
	   3 Input    504 Bit        Muxes := 1     
	   2 Input    252 Bit        Muxes := 13    
	   5 Input    252 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 2     
	   5 Input     48 Bit        Muxes := 8     
	   2 Input     48 Bit        Muxes := 16    
	   3 Input     32 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     30 Bit        Muxes := 24    
	   2 Input     28 Bit        Muxes := 8     
	   2 Input     27 Bit        Muxes := 8     
	   2 Input     26 Bit        Muxes := 8     
	  33 Input     25 Bit        Muxes := 8     
	   2 Input     25 Bit        Muxes := 8     
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 8     
	   4 Input     22 Bit        Muxes := 8     
	   2 Input     21 Bit        Muxes := 8     
	   2 Input     20 Bit        Muxes := 8     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 24    
	   6 Input     19 Bit        Muxes := 8     
	   2 Input     18 Bit        Muxes := 8     
	   2 Input     17 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 40    
	  33 Input     16 Bit        Muxes := 16    
	   4 Input     16 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 40    
	   4 Input     10 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 8     
	   5 Input      8 Bit        Muxes := 8     
	   7 Input      8 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      7 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 32    
	   7 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 16    
	   3 Input      5 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 32    
	   5 Input      5 Bit        Muxes := 8     
	   4 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  33 Input      4 Bit        Muxes := 8     
	   6 Input      4 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 33    
	   2 Input      3 Bit        Muxes := 114   
	   6 Input      3 Bit        Muxes := 16    
	   4 Input      3 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 65    
	   3 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 8     
	   6 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 370   
	   4 Input      1 Bit        Muxes := 18    
	  33 Input      1 Bit        Muxes := 144   
	   5 Input      1 Bit        Muxes := 96    
	   8 Input      1 Bit        Muxes := 26    
	   7 Input      1 Bit        Muxes := 72    
	   3 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pcie3_uscale_plus_x8_vf_decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              756 Bit    Registers := 1     
	              504 Bit    Registers := 1     
	              252 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    756 Bit        Muxes := 7     
	   3 Input    756 Bit        Muxes := 1     
	   5 Input    756 Bit        Muxes := 1     
	   2 Input    504 Bit        Muxes := 3     
	   3 Input    504 Bit        Muxes := 1     
	   2 Input    252 Bit        Muxes := 13    
	   5 Input    252 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 254   
Module pcie3_uscale_plus_x8_bram_32k 
Detailed RTL Component Info : 
+---Registers : 
	              144 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_bram_rep 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module pcie3_uscale_plus_x8_bram_16k 
Detailed RTL Component Info : 
+---Registers : 
	              144 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module pcie3_uscale_plus_x8_init_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_pl_eq 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_7_gte4_drp_arb__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_7_gte4_drp_arb__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_7_gte4_drp_arb__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_7_gte4_drp_arb__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_7_gte4_drp_arb__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_7_gte4_drp_arb__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_7_gte4_drp_arb__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_bit_synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_reset_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_7_gte4_drp_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module pcie3_uscale_plus_x8_sync_cell__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_rst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_sync_cell__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie3_uscale_plus_x8_sync_cell__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_rxeq__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie3_uscale_plus_x8_sync_cell__335 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__130 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__129 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__128 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__127 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__126 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__125 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__124 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__123 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__122 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__121 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__120 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__119 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_txeq__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_sync_cell__223 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__222 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__221 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__220 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__219 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__218 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__217 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__216 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__215 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__214 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__213 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__212 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__211 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__210 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__209 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__208 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__207 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__206 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__205 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__204 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__203 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_rxeq__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie3_uscale_plus_x8_sync_cell__343 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__342 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_receiver_detect_rxterm__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_sync_cell__359 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__358 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__357 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__356 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie3_uscale_plus_x8_sync_cell__336 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__142 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__141 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__140 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__139 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__138 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__137 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__136 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__135 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__134 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__133 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__132 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__131 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_txeq__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_sync_cell__244 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__243 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__242 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__241 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__240 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__239 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__238 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__237 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__236 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__235 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__234 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__233 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__232 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__231 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__230 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__229 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__228 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__227 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__226 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__225 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__224 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_rxeq__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie3_uscale_plus_x8_sync_cell__345 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__344 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_receiver_detect_rxterm__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_sync_cell__363 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__362 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__361 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__360 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie3_uscale_plus_x8_sync_cell__337 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__154 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__153 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__152 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__151 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__150 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__149 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__148 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__147 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__146 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__145 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__144 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__143 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_txeq__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_sync_cell__265 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__264 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__263 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__262 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__261 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__260 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__259 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__258 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__257 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__256 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__255 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__254 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__253 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__252 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__251 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__250 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__249 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__248 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__247 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__246 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__245 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_rxeq__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie3_uscale_plus_x8_sync_cell__347 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__346 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_receiver_detect_rxterm__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_sync_cell__367 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__366 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__365 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__364 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie3_uscale_plus_x8_sync_cell__338 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__166 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__165 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__164 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__163 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__162 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__161 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__160 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__159 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__158 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__157 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__156 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__155 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_txeq__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_sync_cell__286 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__285 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__284 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__283 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__282 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__281 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__280 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__279 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__278 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__277 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__276 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__275 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__274 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__273 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__272 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__271 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__270 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__269 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__268 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__267 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__266 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_rxeq__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie3_uscale_plus_x8_sync_cell__349 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__348 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_receiver_detect_rxterm__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_sync_cell__371 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__370 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__369 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__368 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie3_uscale_plus_x8_sync_cell__339 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__178 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__177 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__176 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__175 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__174 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__173 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__172 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__171 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__170 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__169 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__168 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__167 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_txeq__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_sync_cell__375 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__374 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__373 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__372 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie3_uscale_plus_x8_sync_cell__351 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__350 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_receiver_detect_rxterm__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_sync_cell__379 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__378 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__377 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__376 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie3_uscale_plus_x8_sync_cell__340 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__190 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__189 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__188 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__187 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__186 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__185 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__184 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__183 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__182 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__181 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__180 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__179 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_txeq__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_sync_cell__307 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__306 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__305 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__304 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__303 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__302 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__301 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__300 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__299 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__298 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__297 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__296 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__295 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__294 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__293 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__292 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__291 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__290 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__289 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__288 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__287 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_rxeq__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie3_uscale_plus_x8_sync_cell__353 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__352 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_receiver_detect_rxterm__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_sync_cell__331 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__332 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__333 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__334 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie3_uscale_plus_x8_sync_cell__341 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__355 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__354 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_receiver_detect_rxterm__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_sync_cell__328 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__327 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__326 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__325 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__324 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__323 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__322 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__321 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__320 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__319 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__318 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__317 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__316 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__315 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__314 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__313 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__312 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__311 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__310 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__309 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__308 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_rxeq__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie3_uscale_plus_x8_sync_cell__202 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__201 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__200 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__199 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__198 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__197 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__196 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__195 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__194 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__193 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__192 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__191 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_txeq__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_sync_cell 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__329 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__330 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_receiver_detect_rxterm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_sync_cell__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__112 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__111 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__110 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__109 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__108 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__107 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_rxeq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie3_uscale_plus_x8_sync_cell__118 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__117 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__116 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__115 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__114 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__113 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__106 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__105 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__104 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__103 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_sync_cell__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_gt_phy_txeq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie3_uscale_plus_x8_gt_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized7__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized7__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized7__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized7__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized7__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized5__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized7__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized5__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized7__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_ff_chain__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie3_uscale_plus_x8_pcie4_uscale_core_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 8     
+---Registers : 
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[246] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[245] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[244] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[243] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[242] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[241] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[237] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[236] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[235] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[234] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[233] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[221] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[220] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[219] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[217] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[213] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[212] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[211] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[210] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[201] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[189] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[188] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[187] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[186] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[185] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[184] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[183] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[182] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[181] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[180] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[179] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[177] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[172] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[171] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[169] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[156] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[155] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[154] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[153] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcie_4_0_vf_decode_insti_1/\reg_cfg_vf_active_reg[152] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/daddr_reg[0]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/daddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/we_reg[1]' (FDRE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/daddr_reg[0]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/daddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/we_reg[1]' (FDRE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/daddr_reg[0]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/daddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/we_reg[1]' (FDRE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/daddr_reg[0]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/daddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/we_reg[1]' (FDRE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/daddr_reg[0]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/daddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/we_reg[1]' (FDRE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/daddr_reg[0]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/daddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/we_reg[1]' (FDRE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/daddr_reg[0]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/daddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/we_reg[1]' (FDRE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/daddr_reg[0]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/daddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/we_reg[1]' (FDRE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/en_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[10]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[11]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[12]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[13]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[14]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[15]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[16]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[17]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[18]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[28]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[19]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[16]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[17]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[18]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[19]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[20]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[21]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[22]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[23]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[24]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[25]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[26]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[27]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[28]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[29]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[30]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[10]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[11]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[12]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[13]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[14]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[15]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[16]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[17]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[18]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[28]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[19]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[16]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[17]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[18]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[19]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[20]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[21]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[22]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[23]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[24]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[25]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[26]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[27]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[28]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[29]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[30]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[10]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[11]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[12]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[13]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[14]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[15]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[16]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[17]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[18]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[28]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[19]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[16]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[17]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[18]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[19]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[20]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[21]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[22]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[23]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[24]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[25]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[26]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[27]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[28]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[29]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[30]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/data_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[10]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[11]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[12]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[13]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[14]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[15]' (FDE) to 'inst/diablo_gt.diablo_gt_phy_wrapperi_4/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i/addr_i_reg[16]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:32 . Memory (MB): peak = 3126.500 ; gain = 595.340 ; free physical = 79944 ; free virtual = 89354
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |pcie3_uscale_plus_x8_vf_decode__GB0             |           1|        28|
|2     |pcie3_uscale_plus_x8_vf_decode__GB1             |           1|      4829|
|3     |pcie3_uscale_plus_x8_pipe__GC0                  |           1|      2755|
|4     |pcie3_uscale_plus_x8_gt_phy_wrapper__GB0        |           1|     14084|
|5     |pcie3_uscale_plus_x8_gt_phy_wrapper__GB1        |           1|      5189|
|6     |pcie3_uscale_plus_x8_phy_top__GC0               |           1|      1475|
|7     |pcie3_uscale_plus_x8_pcie4_uscale_core_top__GC0 |           1|       738|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:03:13 . Memory (MB): peak = 4410.871 ; gain = 1879.711 ; free physical = 78445 ; free virtual = 87855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-524.0/oG.CP 490.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:03:55 . Memory (MB): peak = 4661.484 ; gain = 2130.324 ; free physical = 78330 ; free virtual = 87742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------+------------+----------+
|      |RTL Partition                                     |Replication |Instances |
+------+--------------------------------------------------+------------+----------+
|1     |pcie3_uscale_plus_x8_gt_phy_wrapper__GB0          |           1|     14084|
|2     |pcie3_uscale_plus_x8_gt_phy_wrapper__GB1          |           1|      5189|
|3     |pcie3_uscale_plus_x8_phy_top__GC0                 |           1|      1475|
|4     |pcie3_uscale_plus_x8_pcie4_uscale_core_top_GT0    |           1|      3493|
|5     |pcie3_uscale_plus_x8_pcie4_uscale_core_top_GT0__1 |           1|      6237|
+------+--------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:29 ; elapsed = 00:04:09 . Memory (MB): peak = 4669.488 ; gain = 2138.328 ; free physical = 78379 ; free virtual = 87789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 32 on net \pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr1_10_p1 . Fanout reduced from 144 to 29 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 32 on net \pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p1 . Fanout reduced from 144 to 29 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 500 on net \gt_top_i/phy_phystatus_rst_int . Fanout reduced from 1513 to 379 by creating 3 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:36 ; elapsed = 00:04:15 . Memory (MB): peak = 4669.492 ; gain = 2138.332 ; free physical = 78377 ; free virtual = 87787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:36 ; elapsed = 00:04:15 . Memory (MB): peak = 4669.492 ; gain = 2138.332 ; free physical = 78380 ; free virtual = 87790
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:04:17 . Memory (MB): peak = 4669.492 ; gain = 2138.332 ; free physical = 78383 ; free virtual = 87793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:38 ; elapsed = 00:04:18 . Memory (MB): peak = 4669.492 ; gain = 2138.332 ; free physical = 78383 ; free virtual = 87793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:04:19 . Memory (MB): peak = 4669.492 ; gain = 2138.332 ; free physical = 78383 ; free virtual = 87793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:04:19 . Memory (MB): peak = 4669.492 ; gain = 2138.332 ; free physical = 78382 ; free virtual = 87791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------------------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                | RTL Name                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pcie3_uscale_plus_x8_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie3_uscale_plus_x8_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie3_uscale_plus_x8_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllpd_r_reg[3]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie3_uscale_plus_x8_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllreset_r_reg[3]         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie3_uscale_plus_x8_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txprogdivreset_r_reg[3]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie3_uscale_plus_x8_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset_r_reg[3]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie3_uscale_plus_x8_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/userrdy_r_reg[3]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie3_uscale_plus_x8_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].cdrhold_shift_reg[1][31] | 32     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|pcie3_uscale_plus_x8_pcie4_uscale_core_top | ltssm_reg2_reg[5]                                                             | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+-------------------------------------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |    13|
|2     |BUFG_GT_SYNC  |     1|
|3     |CARRY8        |   171|
|4     |GTYE4_CHANNEL |     8|
|5     |GTYE4_COMMON  |     2|
|6     |LUT1          |    93|
|7     |LUT2          |   910|
|8     |LUT3          |   999|
|9     |LUT4          |  1202|
|10    |LUT5          |   891|
|11    |LUT6          |  2057|
|12    |PCIE40E4      |     1|
|13    |RAMB36E2      |    22|
|14    |SRL16E        |    13|
|15    |SRLC32E       |     8|
|16    |FDCE          |   414|
|17    |FDPE          |   151|
|18    |FDRE          |  9684|
|19    |FDSE          |   174|
+------+--------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
|      |Instance                                                                                                                                      |Module                                                     |Cells |
+------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
|1     |top                                                                                                                                           |                                                           | 16814|
|2     |  inst                                                                                                                                        |pcie3_uscale_plus_x8_pcie4_uscale_core_top                 | 16814|
|3     |    user_lnk_up_cdc                                                                                                                           |xpm_cdc_async_rst                                          |     3|
|4     |    user_reset_cdc                                                                                                                            |xpm_cdc_async_rst__parameterized0                          |     2|
|5     |    gt_top_i                                                                                                                                  |pcie3_uscale_plus_x8_phy_top                               | 12285|
|6     |      \diablo_gt.diablo_gt_phy_wrapper                                                                                                        |pcie3_uscale_plus_x8_gt_phy_wrapper                        | 10790|
|7     |        \gt_wizard.gtwizard_top_i                                                                                                             |pcie3_uscale_plus_x8_gtwizard_top                          |  7186|
|8     |          pcie3_uscale_plus_x8_gt_i                                                                                                           |pcie3_uscale_plus_x8_gt                                    |  7148|
|9     |            inst                                                                                                                              |pcie3_uscale_plus_x8_gt_gtwizard_top                       |  7148|
|10    |              \gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst                                                             |pcie3_uscale_plus_x8_gt_gtwizard_gtye4                     |  7148|
|11    |                \gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst                                  |pcie3_uscale_plus_x8_gt_gtye4_channel_wrapper              |     4|
|12    |                  channel_inst                                                                                                                |gtwizard_ultrascale_v1_7_7_gtye4_channel_858               |     4|
|13    |                \gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst                                  |pcie3_uscale_plus_x8_gt_gtye4_channel_wrapper_749          |     4|
|14    |                  channel_inst                                                                                                                |gtwizard_ultrascale_v1_7_7_gtye4_channel                   |     4|
|15    |                \gen_gtwizard_gtye4.gen_common.gen_common_container[31].gen_enabled_common.gtye4_common_wrapper_inst                          |pcie3_uscale_plus_x8_gt_gtye4_common_wrapper               |     1|
|16    |                  common_inst                                                                                                                 |gtwizard_ultrascale_v1_7_7_gtye4_common_857                |     1|
|17    |                \gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst                          |pcie3_uscale_plus_x8_gt_gtye4_common_wrapper_750           |     1|
|18    |                  common_inst                                                                                                                 |gtwizard_ultrascale_v1_7_7_gtye4_common                    |     1|
|19    |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal                  |   878|
|20    |                  bit_synchronizer_drprst_inst                                                                                                |gtwizard_ultrascale_v1_7_7_bit_synchronizer_844            |     7|
|21    |                  gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i                                                                                   |gtwizard_ultrascale_v1_7_7_gte4_drp_arb_845                |   262|
|22    |                  gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i                                                                              |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_846           |   599|
|23    |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                   |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter_849 |   135|
|24    |                      reset_synchronizer_testclk_rst_inst                                                                                     |gtwizard_ultrascale_v1_7_7_reset_synchronizer_856          |     5|
|25    |                    bit_synchronizer_cplllock_inst                                                                                            |gtwizard_ultrascale_v1_7_7_bit_synchronizer_850            |     7|
|26    |                    bit_synchronizer_txoutclksel_inst0                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_851            |     4|
|27    |                    bit_synchronizer_txoutclksel_inst1                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_852            |     4|
|28    |                    bit_synchronizer_txoutclksel_inst2                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_853            |     4|
|29    |                    bit_synchronizer_txprgdivresetdone_inst                                                                                   |gtwizard_ultrascale_v1_7_7_bit_synchronizer_854            |    15|
|30    |                    bit_synchronizer_txprogdivreset_inst                                                                                      |gtwizard_ultrascale_v1_7_7_bit_synchronizer_855            |     4|
|31    |                  reset_synchronizer_resetin_rx_inst                                                                                          |gtwizard_ultrascale_v1_7_7_reset_synchronizer_847          |     4|
|32    |                  reset_synchronizer_resetin_tx_inst                                                                                          |gtwizard_ultrascale_v1_7_7_reset_synchronizer_848          |     6|
|33    |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_751              |   878|
|34    |                  bit_synchronizer_drprst_inst                                                                                                |gtwizard_ultrascale_v1_7_7_bit_synchronizer_831            |     7|
|35    |                  gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i                                                                                   |gtwizard_ultrascale_v1_7_7_gte4_drp_arb_832                |   262|
|36    |                  gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i                                                                              |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_833           |   599|
|37    |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                   |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter_836 |   135|
|38    |                      reset_synchronizer_testclk_rst_inst                                                                                     |gtwizard_ultrascale_v1_7_7_reset_synchronizer_843          |     5|
|39    |                    bit_synchronizer_cplllock_inst                                                                                            |gtwizard_ultrascale_v1_7_7_bit_synchronizer_837            |     7|
|40    |                    bit_synchronizer_txoutclksel_inst0                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_838            |     4|
|41    |                    bit_synchronizer_txoutclksel_inst1                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_839            |     4|
|42    |                    bit_synchronizer_txoutclksel_inst2                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_840            |     4|
|43    |                    bit_synchronizer_txprgdivresetdone_inst                                                                                   |gtwizard_ultrascale_v1_7_7_bit_synchronizer_841            |    15|
|44    |                    bit_synchronizer_txprogdivreset_inst                                                                                      |gtwizard_ultrascale_v1_7_7_bit_synchronizer_842            |     4|
|45    |                  reset_synchronizer_resetin_rx_inst                                                                                          |gtwizard_ultrascale_v1_7_7_reset_synchronizer_834          |     4|
|46    |                  reset_synchronizer_resetin_tx_inst                                                                                          |gtwizard_ultrascale_v1_7_7_reset_synchronizer_835          |     6|
|47    |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_752              |   878|
|48    |                  bit_synchronizer_drprst_inst                                                                                                |gtwizard_ultrascale_v1_7_7_bit_synchronizer_818            |     7|
|49    |                  gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i                                                                                   |gtwizard_ultrascale_v1_7_7_gte4_drp_arb_819                |   262|
|50    |                  gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i                                                                              |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_820           |   599|
|51    |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                   |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter_823 |   135|
|52    |                      reset_synchronizer_testclk_rst_inst                                                                                     |gtwizard_ultrascale_v1_7_7_reset_synchronizer_830          |     5|
|53    |                    bit_synchronizer_cplllock_inst                                                                                            |gtwizard_ultrascale_v1_7_7_bit_synchronizer_824            |     7|
|54    |                    bit_synchronizer_txoutclksel_inst0                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_825            |     4|
|55    |                    bit_synchronizer_txoutclksel_inst1                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_826            |     4|
|56    |                    bit_synchronizer_txoutclksel_inst2                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_827            |     4|
|57    |                    bit_synchronizer_txprgdivresetdone_inst                                                                                   |gtwizard_ultrascale_v1_7_7_bit_synchronizer_828            |    15|
|58    |                    bit_synchronizer_txprogdivreset_inst                                                                                      |gtwizard_ultrascale_v1_7_7_bit_synchronizer_829            |     4|
|59    |                  reset_synchronizer_resetin_rx_inst                                                                                          |gtwizard_ultrascale_v1_7_7_reset_synchronizer_821          |     4|
|60    |                  reset_synchronizer_resetin_tx_inst                                                                                          |gtwizard_ultrascale_v1_7_7_reset_synchronizer_822          |     6|
|61    |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_753              |   878|
|62    |                  bit_synchronizer_drprst_inst                                                                                                |gtwizard_ultrascale_v1_7_7_bit_synchronizer_805            |     7|
|63    |                  gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i                                                                                   |gtwizard_ultrascale_v1_7_7_gte4_drp_arb_806                |   262|
|64    |                  gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i                                                                              |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_807           |   599|
|65    |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                   |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter_810 |   135|
|66    |                      reset_synchronizer_testclk_rst_inst                                                                                     |gtwizard_ultrascale_v1_7_7_reset_synchronizer_817          |     5|
|67    |                    bit_synchronizer_cplllock_inst                                                                                            |gtwizard_ultrascale_v1_7_7_bit_synchronizer_811            |     7|
|68    |                    bit_synchronizer_txoutclksel_inst0                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_812            |     4|
|69    |                    bit_synchronizer_txoutclksel_inst1                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_813            |     4|
|70    |                    bit_synchronizer_txoutclksel_inst2                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_814            |     4|
|71    |                    bit_synchronizer_txprgdivresetdone_inst                                                                                   |gtwizard_ultrascale_v1_7_7_bit_synchronizer_815            |    15|
|72    |                    bit_synchronizer_txprogdivreset_inst                                                                                      |gtwizard_ultrascale_v1_7_7_bit_synchronizer_816            |     4|
|73    |                  reset_synchronizer_resetin_rx_inst                                                                                          |gtwizard_ultrascale_v1_7_7_reset_synchronizer_808          |     4|
|74    |                  reset_synchronizer_resetin_tx_inst                                                                                          |gtwizard_ultrascale_v1_7_7_reset_synchronizer_809          |     6|
|75    |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_754              |   878|
|76    |                  bit_synchronizer_drprst_inst                                                                                                |gtwizard_ultrascale_v1_7_7_bit_synchronizer_792            |     7|
|77    |                  gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i                                                                                   |gtwizard_ultrascale_v1_7_7_gte4_drp_arb_793                |   262|
|78    |                  gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i                                                                              |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_794           |   599|
|79    |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                   |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter_797 |   135|
|80    |                      reset_synchronizer_testclk_rst_inst                                                                                     |gtwizard_ultrascale_v1_7_7_reset_synchronizer_804          |     5|
|81    |                    bit_synchronizer_cplllock_inst                                                                                            |gtwizard_ultrascale_v1_7_7_bit_synchronizer_798            |     7|
|82    |                    bit_synchronizer_txoutclksel_inst0                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_799            |     4|
|83    |                    bit_synchronizer_txoutclksel_inst1                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_800            |     4|
|84    |                    bit_synchronizer_txoutclksel_inst2                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_801            |     4|
|85    |                    bit_synchronizer_txprgdivresetdone_inst                                                                                   |gtwizard_ultrascale_v1_7_7_bit_synchronizer_802            |    15|
|86    |                    bit_synchronizer_txprogdivreset_inst                                                                                      |gtwizard_ultrascale_v1_7_7_bit_synchronizer_803            |     4|
|87    |                  reset_synchronizer_resetin_rx_inst                                                                                          |gtwizard_ultrascale_v1_7_7_reset_synchronizer_795          |     4|
|88    |                  reset_synchronizer_resetin_tx_inst                                                                                          |gtwizard_ultrascale_v1_7_7_reset_synchronizer_796          |     6|
|89    |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_755              |   878|
|90    |                  bit_synchronizer_drprst_inst                                                                                                |gtwizard_ultrascale_v1_7_7_bit_synchronizer_779            |     7|
|91    |                  gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i                                                                                   |gtwizard_ultrascale_v1_7_7_gte4_drp_arb_780                |   262|
|92    |                  gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i                                                                              |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_781           |   599|
|93    |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                   |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter_784 |   135|
|94    |                      reset_synchronizer_testclk_rst_inst                                                                                     |gtwizard_ultrascale_v1_7_7_reset_synchronizer_791          |     5|
|95    |                    bit_synchronizer_cplllock_inst                                                                                            |gtwizard_ultrascale_v1_7_7_bit_synchronizer_785            |     7|
|96    |                    bit_synchronizer_txoutclksel_inst0                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_786            |     4|
|97    |                    bit_synchronizer_txoutclksel_inst1                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_787            |     4|
|98    |                    bit_synchronizer_txoutclksel_inst2                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_788            |     4|
|99    |                    bit_synchronizer_txprgdivresetdone_inst                                                                                   |gtwizard_ultrascale_v1_7_7_bit_synchronizer_789            |    15|
|100   |                    bit_synchronizer_txprogdivreset_inst                                                                                      |gtwizard_ultrascale_v1_7_7_bit_synchronizer_790            |     4|
|101   |                  reset_synchronizer_resetin_rx_inst                                                                                          |gtwizard_ultrascale_v1_7_7_reset_synchronizer_782          |     4|
|102   |                  reset_synchronizer_resetin_tx_inst                                                                                          |gtwizard_ultrascale_v1_7_7_reset_synchronizer_783          |     6|
|103   |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_756              |   878|
|104   |                  bit_synchronizer_drprst_inst                                                                                                |gtwizard_ultrascale_v1_7_7_bit_synchronizer_766            |     7|
|105   |                  gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i                                                                                   |gtwizard_ultrascale_v1_7_7_gte4_drp_arb_767                |   262|
|106   |                  gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i                                                                              |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_768           |   599|
|107   |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                   |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter_771 |   135|
|108   |                      reset_synchronizer_testclk_rst_inst                                                                                     |gtwizard_ultrascale_v1_7_7_reset_synchronizer_778          |     5|
|109   |                    bit_synchronizer_cplllock_inst                                                                                            |gtwizard_ultrascale_v1_7_7_bit_synchronizer_772            |     7|
|110   |                    bit_synchronizer_txoutclksel_inst0                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_773            |     4|
|111   |                    bit_synchronizer_txoutclksel_inst1                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_774            |     4|
|112   |                    bit_synchronizer_txoutclksel_inst2                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_775            |     4|
|113   |                    bit_synchronizer_txprgdivresetdone_inst                                                                                   |gtwizard_ultrascale_v1_7_7_bit_synchronizer_776            |    15|
|114   |                    bit_synchronizer_txprogdivreset_inst                                                                                      |gtwizard_ultrascale_v1_7_7_bit_synchronizer_777            |     4|
|115   |                  reset_synchronizer_resetin_rx_inst                                                                                          |gtwizard_ultrascale_v1_7_7_reset_synchronizer_769          |     4|
|116   |                  reset_synchronizer_resetin_tx_inst                                                                                          |gtwizard_ultrascale_v1_7_7_reset_synchronizer_770          |     6|
|117   |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_757              |   880|
|118   |                  bit_synchronizer_drprst_inst                                                                                                |gtwizard_ultrascale_v1_7_7_bit_synchronizer                |     7|
|119   |                  gtwizard_ultrascale_v1_7_7_gte4_drp_arb_i                                                                                   |gtwizard_ultrascale_v1_7_7_gte4_drp_arb                    |   262|
|120   |                  gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i                                                                              |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx               |   601|
|121   |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                   |gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_freq_counter     |   137|
|122   |                      reset_synchronizer_testclk_rst_inst                                                                                     |gtwizard_ultrascale_v1_7_7_reset_synchronizer_765          |     5|
|123   |                    bit_synchronizer_cplllock_inst                                                                                            |gtwizard_ultrascale_v1_7_7_bit_synchronizer_759            |     7|
|124   |                    bit_synchronizer_txoutclksel_inst0                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_760            |     4|
|125   |                    bit_synchronizer_txoutclksel_inst1                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_761            |     4|
|126   |                    bit_synchronizer_txoutclksel_inst2                                                                                        |gtwizard_ultrascale_v1_7_7_bit_synchronizer_762            |     4|
|127   |                    bit_synchronizer_txprgdivresetdone_inst                                                                                   |gtwizard_ultrascale_v1_7_7_bit_synchronizer_763            |    15|
|128   |                    bit_synchronizer_txprogdivreset_inst                                                                                      |gtwizard_ultrascale_v1_7_7_bit_synchronizer_764            |     4|
|129   |                  reset_synchronizer_resetin_rx_inst                                                                                          |gtwizard_ultrascale_v1_7_7_reset_synchronizer              |     4|
|130   |                  reset_synchronizer_resetin_tx_inst                                                                                          |gtwizard_ultrascale_v1_7_7_reset_synchronizer_758          |     6|
|131   |        phy_clk_i                                                                                                                             |pcie3_uscale_plus_x8_gt_phy_clk                            |     4|
|132   |        \phy_lane[0].cdr_ctrl_on_eidle_i                                                                                                      |pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle                  |    52|
|133   |          sync_gen34                                                                                                                          |pcie3_uscale_plus_x8_sync__parameterized3_741              |     8|
|134   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_748                         |     8|
|135   |          sync_gen34_eios_det                                                                                                                 |pcie3_uscale_plus_x8_sync__parameterized3_742              |     4|
|136   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_747                         |     4|
|137   |          sync_rxcdrreset_in                                                                                                                  |pcie3_uscale_plus_x8_sync__parameterized3_743              |     4|
|138   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_746                         |     4|
|139   |          sync_rxelecidle                                                                                                                     |pcie3_uscale_plus_x8_sync__parameterized3_744              |     4|
|140   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_745                         |     4|
|141   |        \phy_lane[0].phy_rxeq_i                                                                                                               |pcie3_uscale_plus_x8_gt_phy_rxeq                           |   139|
|142   |          sync_ctrl                                                                                                                           |pcie3_uscale_plus_x8_sync_715                              |    16|
|143   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_739                         |     7|
|144   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_740                         |     9|
|145   |          sync_lffs                                                                                                                           |pcie3_uscale_plus_x8_sync__parameterized1_716              |    24|
|146   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_733                         |     4|
|147   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_734                         |     4|
|148   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_735                         |     4|
|149   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_736                         |     4|
|150   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_737                         |     4|
|151   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_738                         |     4|
|152   |          sync_preset                                                                                                                         |pcie3_uscale_plus_x8_sync__parameterized2_717              |    12|
|153   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_730                         |     4|
|154   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_731                         |     4|
|155   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_732                         |     4|
|156   |          sync_txcoeff                                                                                                                        |pcie3_uscale_plus_x8_sync__parameterized1_718              |    24|
|157   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_724                         |     4|
|158   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_725                         |     4|
|159   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_726                         |     4|
|160   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_727                         |     4|
|161   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_728                         |     4|
|162   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_729                         |     4|
|163   |          sync_txpreset                                                                                                                       |pcie3_uscale_plus_x8_sync__parameterized0_719              |    16|
|164   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_720                         |     4|
|165   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_721                         |     4|
|166   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_722                         |     4|
|167   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_723                         |     4|
|168   |        \phy_lane[0].phy_txeq_i                                                                                                               |pcie3_uscale_plus_x8_gt_phy_txeq                           |   168|
|169   |          sync_coeff                                                                                                                          |pcie3_uscale_plus_x8_sync__parameterized1_700              |    31|
|170   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_709                         |     6|
|171   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_710                         |     5|
|172   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_711                         |     5|
|173   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_712                         |     5|
|174   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_713                         |     5|
|175   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_714                         |     5|
|176   |          sync_ctrl                                                                                                                           |pcie3_uscale_plus_x8_sync_701                              |    13|
|177   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_707                         |     5|
|178   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_708                         |     8|
|179   |          sync_preset                                                                                                                         |pcie3_uscale_plus_x8_sync__parameterized0_702              |    16|
|180   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_703                         |     4|
|181   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_704                         |     4|
|182   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_705                         |     4|
|183   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_706                         |     4|
|184   |        \phy_lane[0].receiver_detect_termination_i                                                                                            |pcie3_uscale_plus_x8_gt_receiver_detect_rxterm             |    38|
|185   |          sync_mac_in_detect                                                                                                                  |pcie3_uscale_plus_x8_sync__parameterized3_696              |     4|
|186   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_699                         |     4|
|187   |          sync_rxelecidle                                                                                                                     |pcie3_uscale_plus_x8_sync__parameterized3_697              |     7|
|188   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_698                         |     7|
|189   |        \phy_lane[0].sync_cdrhold                                                                                                             |pcie3_uscale_plus_x8_sync__parameterized3                  |     4|
|190   |          \sync_vec[0].sync_cell_i                                                                                                            |pcie3_uscale_plus_x8_sync_cell_695                         |     4|
|191   |        \phy_lane[1].cdr_ctrl_on_eidle_i                                                                                                      |pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle_219              |    51|
|192   |          sync_gen34                                                                                                                          |pcie3_uscale_plus_x8_sync__parameterized3_687              |     7|
|193   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_694                         |     7|
|194   |          sync_gen34_eios_det                                                                                                                 |pcie3_uscale_plus_x8_sync__parameterized3_688              |     4|
|195   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_693                         |     4|
|196   |          sync_rxcdrreset_in                                                                                                                  |pcie3_uscale_plus_x8_sync__parameterized3_689              |     4|
|197   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_692                         |     4|
|198   |          sync_rxelecidle                                                                                                                     |pcie3_uscale_plus_x8_sync__parameterized3_690              |     4|
|199   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_691                         |     4|
|200   |        \phy_lane[1].phy_rxeq_i                                                                                                               |pcie3_uscale_plus_x8_gt_phy_rxeq_220                       |   139|
|201   |          sync_ctrl                                                                                                                           |pcie3_uscale_plus_x8_sync_661                              |    16|
|202   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_685                         |     7|
|203   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_686                         |     9|
|204   |          sync_lffs                                                                                                                           |pcie3_uscale_plus_x8_sync__parameterized1_662              |    24|
|205   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_679                         |     4|
|206   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_680                         |     4|
|207   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_681                         |     4|
|208   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_682                         |     4|
|209   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_683                         |     4|
|210   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_684                         |     4|
|211   |          sync_preset                                                                                                                         |pcie3_uscale_plus_x8_sync__parameterized2_663              |    12|
|212   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_676                         |     4|
|213   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_677                         |     4|
|214   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_678                         |     4|
|215   |          sync_txcoeff                                                                                                                        |pcie3_uscale_plus_x8_sync__parameterized1_664              |    24|
|216   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_670                         |     4|
|217   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_671                         |     4|
|218   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_672                         |     4|
|219   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_673                         |     4|
|220   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_674                         |     4|
|221   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_675                         |     4|
|222   |          sync_txpreset                                                                                                                       |pcie3_uscale_plus_x8_sync__parameterized0_665              |    16|
|223   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_666                         |     4|
|224   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_667                         |     4|
|225   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_668                         |     4|
|226   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_669                         |     4|
|227   |        \phy_lane[1].phy_txeq_i                                                                                                               |pcie3_uscale_plus_x8_gt_phy_txeq_221                       |   168|
|228   |          sync_coeff                                                                                                                          |pcie3_uscale_plus_x8_sync__parameterized1_646              |    31|
|229   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_655                         |     6|
|230   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_656                         |     5|
|231   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_657                         |     5|
|232   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_658                         |     5|
|233   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_659                         |     5|
|234   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_660                         |     5|
|235   |          sync_ctrl                                                                                                                           |pcie3_uscale_plus_x8_sync_647                              |    13|
|236   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_653                         |     5|
|237   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_654                         |     8|
|238   |          sync_preset                                                                                                                         |pcie3_uscale_plus_x8_sync__parameterized0_648              |    16|
|239   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_649                         |     4|
|240   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_650                         |     4|
|241   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_651                         |     4|
|242   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_652                         |     4|
|243   |        \phy_lane[1].receiver_detect_termination_i                                                                                            |pcie3_uscale_plus_x8_gt_receiver_detect_rxterm_222         |    38|
|244   |          sync_mac_in_detect                                                                                                                  |pcie3_uscale_plus_x8_sync__parameterized3_642              |     4|
|245   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_645                         |     4|
|246   |          sync_rxelecidle                                                                                                                     |pcie3_uscale_plus_x8_sync__parameterized3_643              |     7|
|247   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_644                         |     7|
|248   |        \phy_lane[1].sync_cdrhold                                                                                                             |pcie3_uscale_plus_x8_sync__parameterized3_223              |     4|
|249   |          \sync_vec[0].sync_cell_i                                                                                                            |pcie3_uscale_plus_x8_sync_cell_641                         |     4|
|250   |        \phy_lane[2].cdr_ctrl_on_eidle_i                                                                                                      |pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle_224              |    51|
|251   |          sync_gen34                                                                                                                          |pcie3_uscale_plus_x8_sync__parameterized3_633              |     7|
|252   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_640                         |     7|
|253   |          sync_gen34_eios_det                                                                                                                 |pcie3_uscale_plus_x8_sync__parameterized3_634              |     4|
|254   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_639                         |     4|
|255   |          sync_rxcdrreset_in                                                                                                                  |pcie3_uscale_plus_x8_sync__parameterized3_635              |     4|
|256   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_638                         |     4|
|257   |          sync_rxelecidle                                                                                                                     |pcie3_uscale_plus_x8_sync__parameterized3_636              |     4|
|258   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_637                         |     4|
|259   |        \phy_lane[2].phy_rxeq_i                                                                                                               |pcie3_uscale_plus_x8_gt_phy_rxeq_225                       |   139|
|260   |          sync_ctrl                                                                                                                           |pcie3_uscale_plus_x8_sync_607                              |    16|
|261   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_631                         |     7|
|262   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_632                         |     9|
|263   |          sync_lffs                                                                                                                           |pcie3_uscale_plus_x8_sync__parameterized1_608              |    24|
|264   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_625                         |     4|
|265   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_626                         |     4|
|266   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_627                         |     4|
|267   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_628                         |     4|
|268   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_629                         |     4|
|269   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_630                         |     4|
|270   |          sync_preset                                                                                                                         |pcie3_uscale_plus_x8_sync__parameterized2_609              |    12|
|271   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_622                         |     4|
|272   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_623                         |     4|
|273   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_624                         |     4|
|274   |          sync_txcoeff                                                                                                                        |pcie3_uscale_plus_x8_sync__parameterized1_610              |    24|
|275   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_616                         |     4|
|276   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_617                         |     4|
|277   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_618                         |     4|
|278   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_619                         |     4|
|279   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_620                         |     4|
|280   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_621                         |     4|
|281   |          sync_txpreset                                                                                                                       |pcie3_uscale_plus_x8_sync__parameterized0_611              |    16|
|282   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_612                         |     4|
|283   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_613                         |     4|
|284   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_614                         |     4|
|285   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_615                         |     4|
|286   |        \phy_lane[2].phy_txeq_i                                                                                                               |pcie3_uscale_plus_x8_gt_phy_txeq_226                       |   168|
|287   |          sync_coeff                                                                                                                          |pcie3_uscale_plus_x8_sync__parameterized1_592              |    31|
|288   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_601                         |     6|
|289   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_602                         |     5|
|290   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_603                         |     5|
|291   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_604                         |     5|
|292   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_605                         |     5|
|293   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_606                         |     5|
|294   |          sync_ctrl                                                                                                                           |pcie3_uscale_plus_x8_sync_593                              |    13|
|295   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_599                         |     5|
|296   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_600                         |     8|
|297   |          sync_preset                                                                                                                         |pcie3_uscale_plus_x8_sync__parameterized0_594              |    16|
|298   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_595                         |     4|
|299   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_596                         |     4|
|300   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_597                         |     4|
|301   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_598                         |     4|
|302   |        \phy_lane[2].receiver_detect_termination_i                                                                                            |pcie3_uscale_plus_x8_gt_receiver_detect_rxterm_227         |    38|
|303   |          sync_mac_in_detect                                                                                                                  |pcie3_uscale_plus_x8_sync__parameterized3_588              |     4|
|304   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_591                         |     4|
|305   |          sync_rxelecidle                                                                                                                     |pcie3_uscale_plus_x8_sync__parameterized3_589              |     7|
|306   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_590                         |     7|
|307   |        \phy_lane[2].sync_cdrhold                                                                                                             |pcie3_uscale_plus_x8_sync__parameterized3_228              |     4|
|308   |          \sync_vec[0].sync_cell_i                                                                                                            |pcie3_uscale_plus_x8_sync_cell_587                         |     4|
|309   |        \phy_lane[3].cdr_ctrl_on_eidle_i                                                                                                      |pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle_229              |    51|
|310   |          sync_gen34                                                                                                                          |pcie3_uscale_plus_x8_sync__parameterized3_579              |     7|
|311   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_586                         |     7|
|312   |          sync_gen34_eios_det                                                                                                                 |pcie3_uscale_plus_x8_sync__parameterized3_580              |     4|
|313   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_585                         |     4|
|314   |          sync_rxcdrreset_in                                                                                                                  |pcie3_uscale_plus_x8_sync__parameterized3_581              |     4|
|315   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_584                         |     4|
|316   |          sync_rxelecidle                                                                                                                     |pcie3_uscale_plus_x8_sync__parameterized3_582              |     4|
|317   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_583                         |     4|
|318   |        \phy_lane[3].phy_rxeq_i                                                                                                               |pcie3_uscale_plus_x8_gt_phy_rxeq_230                       |   139|
|319   |          sync_ctrl                                                                                                                           |pcie3_uscale_plus_x8_sync_553                              |    16|
|320   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_577                         |     7|
|321   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_578                         |     9|
|322   |          sync_lffs                                                                                                                           |pcie3_uscale_plus_x8_sync__parameterized1_554              |    24|
|323   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_571                         |     4|
|324   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_572                         |     4|
|325   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_573                         |     4|
|326   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_574                         |     4|
|327   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_575                         |     4|
|328   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_576                         |     4|
|329   |          sync_preset                                                                                                                         |pcie3_uscale_plus_x8_sync__parameterized2_555              |    12|
|330   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_568                         |     4|
|331   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_569                         |     4|
|332   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_570                         |     4|
|333   |          sync_txcoeff                                                                                                                        |pcie3_uscale_plus_x8_sync__parameterized1_556              |    24|
|334   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_562                         |     4|
|335   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_563                         |     4|
|336   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_564                         |     4|
|337   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_565                         |     4|
|338   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_566                         |     4|
|339   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_567                         |     4|
|340   |          sync_txpreset                                                                                                                       |pcie3_uscale_plus_x8_sync__parameterized0_557              |    16|
|341   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_558                         |     4|
|342   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_559                         |     4|
|343   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_560                         |     4|
|344   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_561                         |     4|
|345   |        \phy_lane[3].phy_txeq_i                                                                                                               |pcie3_uscale_plus_x8_gt_phy_txeq_231                       |   168|
|346   |          sync_coeff                                                                                                                          |pcie3_uscale_plus_x8_sync__parameterized1_538              |    31|
|347   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_547                         |     6|
|348   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_548                         |     5|
|349   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_549                         |     5|
|350   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_550                         |     5|
|351   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_551                         |     5|
|352   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_552                         |     5|
|353   |          sync_ctrl                                                                                                                           |pcie3_uscale_plus_x8_sync_539                              |    13|
|354   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_545                         |     5|
|355   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_546                         |     8|
|356   |          sync_preset                                                                                                                         |pcie3_uscale_plus_x8_sync__parameterized0_540              |    16|
|357   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_541                         |     4|
|358   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_542                         |     4|
|359   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_543                         |     4|
|360   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_544                         |     4|
|361   |        \phy_lane[3].receiver_detect_termination_i                                                                                            |pcie3_uscale_plus_x8_gt_receiver_detect_rxterm_232         |    38|
|362   |          sync_mac_in_detect                                                                                                                  |pcie3_uscale_plus_x8_sync__parameterized3_534              |     4|
|363   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_537                         |     4|
|364   |          sync_rxelecidle                                                                                                                     |pcie3_uscale_plus_x8_sync__parameterized3_535              |     7|
|365   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_536                         |     7|
|366   |        \phy_lane[3].sync_cdrhold                                                                                                             |pcie3_uscale_plus_x8_sync__parameterized3_233              |     4|
|367   |          \sync_vec[0].sync_cell_i                                                                                                            |pcie3_uscale_plus_x8_sync_cell_533                         |     4|
|368   |        \phy_lane[4].cdr_ctrl_on_eidle_i                                                                                                      |pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle_234              |    51|
|369   |          sync_gen34                                                                                                                          |pcie3_uscale_plus_x8_sync__parameterized3_525              |     7|
|370   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_532                         |     7|
|371   |          sync_gen34_eios_det                                                                                                                 |pcie3_uscale_plus_x8_sync__parameterized3_526              |     4|
|372   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_531                         |     4|
|373   |          sync_rxcdrreset_in                                                                                                                  |pcie3_uscale_plus_x8_sync__parameterized3_527              |     4|
|374   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_530                         |     4|
|375   |          sync_rxelecidle                                                                                                                     |pcie3_uscale_plus_x8_sync__parameterized3_528              |     4|
|376   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_529                         |     4|
|377   |        \phy_lane[4].phy_rxeq_i                                                                                                               |pcie3_uscale_plus_x8_gt_phy_rxeq_235                       |   139|
|378   |          sync_ctrl                                                                                                                           |pcie3_uscale_plus_x8_sync_499                              |    16|
|379   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_523                         |     7|
|380   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_524                         |     9|
|381   |          sync_lffs                                                                                                                           |pcie3_uscale_plus_x8_sync__parameterized1_500              |    24|
|382   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_517                         |     4|
|383   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_518                         |     4|
|384   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_519                         |     4|
|385   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_520                         |     4|
|386   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_521                         |     4|
|387   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_522                         |     4|
|388   |          sync_preset                                                                                                                         |pcie3_uscale_plus_x8_sync__parameterized2_501              |    12|
|389   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_514                         |     4|
|390   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_515                         |     4|
|391   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_516                         |     4|
|392   |          sync_txcoeff                                                                                                                        |pcie3_uscale_plus_x8_sync__parameterized1_502              |    24|
|393   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_508                         |     4|
|394   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_509                         |     4|
|395   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_510                         |     4|
|396   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_511                         |     4|
|397   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_512                         |     4|
|398   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_513                         |     4|
|399   |          sync_txpreset                                                                                                                       |pcie3_uscale_plus_x8_sync__parameterized0_503              |    16|
|400   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_504                         |     4|
|401   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_505                         |     4|
|402   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_506                         |     4|
|403   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_507                         |     4|
|404   |        \phy_lane[4].phy_txeq_i                                                                                                               |pcie3_uscale_plus_x8_gt_phy_txeq_236                       |   168|
|405   |          sync_coeff                                                                                                                          |pcie3_uscale_plus_x8_sync__parameterized1_484              |    31|
|406   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_493                         |     6|
|407   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_494                         |     5|
|408   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_495                         |     5|
|409   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_496                         |     5|
|410   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_497                         |     5|
|411   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_498                         |     5|
|412   |          sync_ctrl                                                                                                                           |pcie3_uscale_plus_x8_sync_485                              |    13|
|413   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_491                         |     5|
|414   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_492                         |     8|
|415   |          sync_preset                                                                                                                         |pcie3_uscale_plus_x8_sync__parameterized0_486              |    16|
|416   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_487                         |     4|
|417   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_488                         |     4|
|418   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_489                         |     4|
|419   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_490                         |     4|
|420   |        \phy_lane[4].receiver_detect_termination_i                                                                                            |pcie3_uscale_plus_x8_gt_receiver_detect_rxterm_237         |    38|
|421   |          sync_mac_in_detect                                                                                                                  |pcie3_uscale_plus_x8_sync__parameterized3_480              |     4|
|422   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_483                         |     4|
|423   |          sync_rxelecidle                                                                                                                     |pcie3_uscale_plus_x8_sync__parameterized3_481              |     7|
|424   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_482                         |     7|
|425   |        \phy_lane[4].sync_cdrhold                                                                                                             |pcie3_uscale_plus_x8_sync__parameterized3_238              |     4|
|426   |          \sync_vec[0].sync_cell_i                                                                                                            |pcie3_uscale_plus_x8_sync_cell_479                         |     4|
|427   |        \phy_lane[5].cdr_ctrl_on_eidle_i                                                                                                      |pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle_239              |    51|
|428   |          sync_gen34                                                                                                                          |pcie3_uscale_plus_x8_sync__parameterized3_471              |     7|
|429   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_478                         |     7|
|430   |          sync_gen34_eios_det                                                                                                                 |pcie3_uscale_plus_x8_sync__parameterized3_472              |     4|
|431   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_477                         |     4|
|432   |          sync_rxcdrreset_in                                                                                                                  |pcie3_uscale_plus_x8_sync__parameterized3_473              |     4|
|433   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_476                         |     4|
|434   |          sync_rxelecidle                                                                                                                     |pcie3_uscale_plus_x8_sync__parameterized3_474              |     4|
|435   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_475                         |     4|
|436   |        \phy_lane[5].phy_rxeq_i                                                                                                               |pcie3_uscale_plus_x8_gt_phy_rxeq_240                       |   139|
|437   |          sync_ctrl                                                                                                                           |pcie3_uscale_plus_x8_sync_445                              |    16|
|438   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_469                         |     7|
|439   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_470                         |     9|
|440   |          sync_lffs                                                                                                                           |pcie3_uscale_plus_x8_sync__parameterized1_446              |    24|
|441   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_463                         |     4|
|442   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_464                         |     4|
|443   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_465                         |     4|
|444   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_466                         |     4|
|445   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_467                         |     4|
|446   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_468                         |     4|
|447   |          sync_preset                                                                                                                         |pcie3_uscale_plus_x8_sync__parameterized2_447              |    12|
|448   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_460                         |     4|
|449   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_461                         |     4|
|450   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_462                         |     4|
|451   |          sync_txcoeff                                                                                                                        |pcie3_uscale_plus_x8_sync__parameterized1_448              |    24|
|452   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_454                         |     4|
|453   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_455                         |     4|
|454   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_456                         |     4|
|455   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_457                         |     4|
|456   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_458                         |     4|
|457   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_459                         |     4|
|458   |          sync_txpreset                                                                                                                       |pcie3_uscale_plus_x8_sync__parameterized0_449              |    16|
|459   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_450                         |     4|
|460   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_451                         |     4|
|461   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_452                         |     4|
|462   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_453                         |     4|
|463   |        \phy_lane[5].phy_txeq_i                                                                                                               |pcie3_uscale_plus_x8_gt_phy_txeq_241                       |   168|
|464   |          sync_coeff                                                                                                                          |pcie3_uscale_plus_x8_sync__parameterized1_430              |    31|
|465   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_439                         |     6|
|466   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_440                         |     5|
|467   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_441                         |     5|
|468   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_442                         |     5|
|469   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_443                         |     5|
|470   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_444                         |     5|
|471   |          sync_ctrl                                                                                                                           |pcie3_uscale_plus_x8_sync_431                              |    13|
|472   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_437                         |     5|
|473   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_438                         |     8|
|474   |          sync_preset                                                                                                                         |pcie3_uscale_plus_x8_sync__parameterized0_432              |    16|
|475   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_433                         |     4|
|476   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_434                         |     4|
|477   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_435                         |     4|
|478   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_436                         |     4|
|479   |        \phy_lane[5].receiver_detect_termination_i                                                                                            |pcie3_uscale_plus_x8_gt_receiver_detect_rxterm_242         |    38|
|480   |          sync_mac_in_detect                                                                                                                  |pcie3_uscale_plus_x8_sync__parameterized3_426              |     4|
|481   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_429                         |     4|
|482   |          sync_rxelecidle                                                                                                                     |pcie3_uscale_plus_x8_sync__parameterized3_427              |     7|
|483   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_428                         |     7|
|484   |        \phy_lane[5].sync_cdrhold                                                                                                             |pcie3_uscale_plus_x8_sync__parameterized3_243              |     4|
|485   |          \sync_vec[0].sync_cell_i                                                                                                            |pcie3_uscale_plus_x8_sync_cell_425                         |     4|
|486   |        \phy_lane[6].cdr_ctrl_on_eidle_i                                                                                                      |pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle_244              |    51|
|487   |          sync_gen34                                                                                                                          |pcie3_uscale_plus_x8_sync__parameterized3_417              |     7|
|488   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_424                         |     7|
|489   |          sync_gen34_eios_det                                                                                                                 |pcie3_uscale_plus_x8_sync__parameterized3_418              |     4|
|490   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_423                         |     4|
|491   |          sync_rxcdrreset_in                                                                                                                  |pcie3_uscale_plus_x8_sync__parameterized3_419              |     4|
|492   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_422                         |     4|
|493   |          sync_rxelecidle                                                                                                                     |pcie3_uscale_plus_x8_sync__parameterized3_420              |     4|
|494   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_421                         |     4|
|495   |        \phy_lane[6].phy_rxeq_i                                                                                                               |pcie3_uscale_plus_x8_gt_phy_rxeq_245                       |   139|
|496   |          sync_ctrl                                                                                                                           |pcie3_uscale_plus_x8_sync_391                              |    16|
|497   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_415                         |     6|
|498   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_416                         |    10|
|499   |          sync_lffs                                                                                                                           |pcie3_uscale_plus_x8_sync__parameterized1_392              |    24|
|500   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_409                         |     4|
|501   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_410                         |     4|
|502   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_411                         |     4|
|503   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_412                         |     4|
|504   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_413                         |     4|
|505   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_414                         |     4|
|506   |          sync_preset                                                                                                                         |pcie3_uscale_plus_x8_sync__parameterized2_393              |    12|
|507   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_406                         |     4|
|508   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_407                         |     4|
|509   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_408                         |     4|
|510   |          sync_txcoeff                                                                                                                        |pcie3_uscale_plus_x8_sync__parameterized1_394              |    24|
|511   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_400                         |     4|
|512   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_401                         |     4|
|513   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_402                         |     4|
|514   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_403                         |     4|
|515   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_404                         |     4|
|516   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_405                         |     4|
|517   |          sync_txpreset                                                                                                                       |pcie3_uscale_plus_x8_sync__parameterized0_395              |    16|
|518   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_396                         |     4|
|519   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_397                         |     4|
|520   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_398                         |     4|
|521   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_399                         |     4|
|522   |        \phy_lane[6].phy_txeq_i                                                                                                               |pcie3_uscale_plus_x8_gt_phy_txeq_246                       |   168|
|523   |          sync_coeff                                                                                                                          |pcie3_uscale_plus_x8_sync__parameterized1_376              |    31|
|524   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_385                         |     6|
|525   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_386                         |     5|
|526   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_387                         |     5|
|527   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_388                         |     5|
|528   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_389                         |     5|
|529   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_390                         |     5|
|530   |          sync_ctrl                                                                                                                           |pcie3_uscale_plus_x8_sync_377                              |    13|
|531   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_383                         |     5|
|532   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_384                         |     8|
|533   |          sync_preset                                                                                                                         |pcie3_uscale_plus_x8_sync__parameterized0_378              |    16|
|534   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_379                         |     4|
|535   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_380                         |     4|
|536   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_381                         |     4|
|537   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_382                         |     4|
|538   |        \phy_lane[6].receiver_detect_termination_i                                                                                            |pcie3_uscale_plus_x8_gt_receiver_detect_rxterm_247         |    38|
|539   |          sync_mac_in_detect                                                                                                                  |pcie3_uscale_plus_x8_sync__parameterized3_372              |     4|
|540   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_375                         |     4|
|541   |          sync_rxelecidle                                                                                                                     |pcie3_uscale_plus_x8_sync__parameterized3_373              |     7|
|542   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_374                         |     7|
|543   |        \phy_lane[6].sync_cdrhold                                                                                                             |pcie3_uscale_plus_x8_sync__parameterized3_248              |     4|
|544   |          \sync_vec[0].sync_cell_i                                                                                                            |pcie3_uscale_plus_x8_sync_cell_371                         |     4|
|545   |        \phy_lane[7].cdr_ctrl_on_eidle_i                                                                                                      |pcie3_uscale_plus_x8_gt_cdr_ctrl_on_eidle_249              |    51|
|546   |          sync_gen34                                                                                                                          |pcie3_uscale_plus_x8_sync__parameterized3_363              |     7|
|547   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_370                         |     7|
|548   |          sync_gen34_eios_det                                                                                                                 |pcie3_uscale_plus_x8_sync__parameterized3_364              |     4|
|549   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_369                         |     4|
|550   |          sync_rxcdrreset_in                                                                                                                  |pcie3_uscale_plus_x8_sync__parameterized3_365              |     4|
|551   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_368                         |     4|
|552   |          sync_rxelecidle                                                                                                                     |pcie3_uscale_plus_x8_sync__parameterized3_366              |     4|
|553   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_367                         |     4|
|554   |        \phy_lane[7].phy_rxeq_i                                                                                                               |pcie3_uscale_plus_x8_gt_phy_rxeq_250                       |   139|
|555   |          sync_ctrl                                                                                                                           |pcie3_uscale_plus_x8_sync_338                              |    16|
|556   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_361                         |     7|
|557   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_362                         |     9|
|558   |          sync_lffs                                                                                                                           |pcie3_uscale_plus_x8_sync__parameterized1_339              |    24|
|559   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_355                         |     4|
|560   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_356                         |     4|
|561   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_357                         |     4|
|562   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_358                         |     4|
|563   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_359                         |     4|
|564   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_360                         |     4|
|565   |          sync_preset                                                                                                                         |pcie3_uscale_plus_x8_sync__parameterized2                  |    12|
|566   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_352                         |     4|
|567   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_353                         |     4|
|568   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_354                         |     4|
|569   |          sync_txcoeff                                                                                                                        |pcie3_uscale_plus_x8_sync__parameterized1_340              |    24|
|570   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_346                         |     4|
|571   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_347                         |     4|
|572   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_348                         |     4|
|573   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_349                         |     4|
|574   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_350                         |     4|
|575   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_351                         |     4|
|576   |          sync_txpreset                                                                                                                       |pcie3_uscale_plus_x8_sync__parameterized0_341              |    16|
|577   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_342                         |     4|
|578   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_343                         |     4|
|579   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_344                         |     4|
|580   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_345                         |     4|
|581   |        \phy_lane[7].phy_txeq_i                                                                                                               |pcie3_uscale_plus_x8_gt_phy_txeq_251                       |   168|
|582   |          sync_coeff                                                                                                                          |pcie3_uscale_plus_x8_sync__parameterized1                  |    31|
|583   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_332                         |     6|
|584   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_333                         |     5|
|585   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_334                         |     5|
|586   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_335                         |     5|
|587   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_336                         |     5|
|588   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_337                         |     5|
|589   |          sync_ctrl                                                                                                                           |pcie3_uscale_plus_x8_sync_325                              |    13|
|590   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_330                         |     5|
|591   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_331                         |     8|
|592   |          sync_preset                                                                                                                         |pcie3_uscale_plus_x8_sync__parameterized0                  |    16|
|593   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_326                         |     4|
|594   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_327                         |     4|
|595   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_328                         |     4|
|596   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_329                         |     4|
|597   |        \phy_lane[7].receiver_detect_termination_i                                                                                            |pcie3_uscale_plus_x8_gt_receiver_detect_rxterm_252         |    38|
|598   |          sync_mac_in_detect                                                                                                                  |pcie3_uscale_plus_x8_sync__parameterized3_321              |     4|
|599   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_324                         |     4|
|600   |          sync_rxelecidle                                                                                                                     |pcie3_uscale_plus_x8_sync__parameterized3_322              |     7|
|601   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_323                         |     7|
|602   |        \phy_lane[7].sync_cdrhold                                                                                                             |pcie3_uscale_plus_x8_sync__parameterized3_253              |     4|
|603   |          \sync_vec[0].sync_cell_i                                                                                                            |pcie3_uscale_plus_x8_sync_cell_320                         |     4|
|604   |        phy_rst_i                                                                                                                             |pcie3_uscale_plus_x8_gt_phy_rst                            |   368|
|605   |          sync_cplllock                                                                                                                       |pcie3_uscale_plus_x8_sync__parameterized4                  |    32|
|606   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_312                         |     4|
|607   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_313                         |     4|
|608   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_314                         |     4|
|609   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_315                         |     4|
|610   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_316                         |     4|
|611   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_317                         |     4|
|612   |            \sync_vec[6].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_318                         |     4|
|613   |            \sync_vec[7].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_319                         |     4|
|614   |          sync_gtpowergood                                                                                                                    |pcie3_uscale_plus_x8_sync__parameterized4_254              |    32|
|615   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_304                         |     4|
|616   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_305                         |     4|
|617   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_306                         |     4|
|618   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_307                         |     4|
|619   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_308                         |     4|
|620   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_309                         |     4|
|621   |            \sync_vec[6].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_310                         |     4|
|622   |            \sync_vec[7].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_311                         |     4|
|623   |          sync_phystatus                                                                                                                      |pcie3_uscale_plus_x8_sync__parameterized4_255              |    37|
|624   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_296                         |     4|
|625   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_297                         |     4|
|626   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_298                         |     4|
|627   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_299                         |     6|
|628   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_300                         |     7|
|629   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_301                         |     4|
|630   |            \sync_vec[6].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_302                         |     4|
|631   |            \sync_vec[7].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_303                         |     4|
|632   |          sync_qpll0lock                                                                                                                      |pcie3_uscale_plus_x8_sync                                  |     8|
|633   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_294                         |     4|
|634   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_295                         |     4|
|635   |          sync_qpll1lock                                                                                                                      |pcie3_uscale_plus_x8_sync_256                              |    13|
|636   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_292                         |     6|
|637   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_293                         |     7|
|638   |          sync_rxresetdone                                                                                                                    |pcie3_uscale_plus_x8_sync__parameterized4_257              |    35|
|639   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_284                         |     4|
|640   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_285                         |     4|
|641   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_286                         |     4|
|642   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_287                         |     5|
|643   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_288                         |     4|
|644   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_289                         |     4|
|645   |            \sync_vec[6].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_290                         |     4|
|646   |            \sync_vec[7].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_291                         |     6|
|647   |          sync_txprogdivresetdone                                                                                                             |pcie3_uscale_plus_x8_sync__parameterized4_258              |    39|
|648   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_276                         |     4|
|649   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_277                         |     5|
|650   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_278                         |     4|
|651   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_279                         |     4|
|652   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_280                         |     6|
|653   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_281                         |     4|
|654   |            \sync_vec[6].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_282                         |     4|
|655   |            \sync_vec[7].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_283                         |     8|
|656   |          sync_txresetdone                                                                                                                    |pcie3_uscale_plus_x8_sync__parameterized4_259              |    36|
|657   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_268                         |     4|
|658   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_269                         |     5|
|659   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_270                         |     4|
|660   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_271                         |     4|
|661   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_272                         |     4|
|662   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_273                         |     4|
|663   |            \sync_vec[6].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_274                         |     4|
|664   |            \sync_vec[7].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_275                         |     7|
|665   |          sync_txsync_done                                                                                                                    |pcie3_uscale_plus_x8_sync__parameterized4_260              |    41|
|666   |            \sync_vec[0].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell                             |     4|
|667   |            \sync_vec[1].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_261                         |     7|
|668   |            \sync_vec[2].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_262                         |     4|
|669   |            \sync_vec[3].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_263                         |     4|
|670   |            \sync_vec[4].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_264                         |     7|
|671   |            \sync_vec[5].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_265                         |     4|
|672   |            \sync_vec[6].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_266                         |     4|
|673   |            \sync_vec[7].sync_cell_i                                                                                                          |pcie3_uscale_plus_x8_sync_cell_267                         |     7|
|674   |      phy_pipeline                                                                                                                            |pcie3_uscale_plus_x8_phy_pipeline                          |  1492|
|675   |        as_cdr_hold_req_chain                                                                                                                 |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1          |     2|
|676   |        as_mac_in_detect_chain                                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain__parameterized2          |     1|
|677   |        \per_lane_ff_chain[0].phy_phystatus_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized3          |     8|
|678   |        \per_lane_ff_chain[0].phy_rxdata_chain                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain                          |    64|
|679   |        \per_lane_ff_chain[0].phy_rxdata_valid_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_2        |     1|
|680   |        \per_lane_ff_chain[0].phy_rxdatak_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0          |     2|
|681   |        \per_lane_ff_chain[0].phy_rxelecidle_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized3_3        |     1|
|682   |        \per_lane_ff_chain[0].phy_rxeq_adapt_done_chain                                                                                       |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_4        |     1|
|683   |        \per_lane_ff_chain[0].phy_rxeq_ctrl_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_5        |     2|
|684   |        \per_lane_ff_chain[0].phy_rxeq_done_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_6        |     1|
|685   |        \per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain                                                                                      |pcie3_uscale_plus_x8_phy_ff_chain__parameterized7          |     1|
|686   |        \per_lane_ff_chain[0].phy_rxeq_preset_sel_chain                                                                                       |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_7        |     1|
|687   |        \per_lane_ff_chain[0].phy_rxpolarity_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_8        |     1|
|688   |        \per_lane_ff_chain[0].phy_rxstart_block_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_9        |     4|
|689   |        \per_lane_ff_chain[0].phy_rxstatus_chain                                                                                              |pcie3_uscale_plus_x8_phy_ff_chain__parameterized4          |     3|
|690   |        \per_lane_ff_chain[0].phy_rxsync_header_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_10       |     2|
|691   |        \per_lane_ff_chain[0].phy_rxvalid_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_11       |     1|
|692   |        \per_lane_ff_chain[0].phy_txcompliance_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_12       |     1|
|693   |        \per_lane_ff_chain[0].phy_txdata_chain                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain_13                       |    64|
|694   |        \per_lane_ff_chain[0].phy_txdata_valid_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_14       |     1|
|695   |        \per_lane_ff_chain[0].phy_txdatak_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_15       |     2|
|696   |        \per_lane_ff_chain[0].phy_txelecidle_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized2_16       |     1|
|697   |        \per_lane_ff_chain[0].phy_txeq_coeff_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized6          |     2|
|698   |        \per_lane_ff_chain[0].phy_txeq_ctrl_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_17       |     2|
|699   |        \per_lane_ff_chain[0].phy_txeq_done_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_18       |     1|
|700   |        \per_lane_ff_chain[0].phy_txeq_new_coeff_chain                                                                                        |pcie3_uscale_plus_x8_phy_ff_chain__parameterized7_19       |    16|
|701   |        \per_lane_ff_chain[0].phy_txeq_preset_chain                                                                                           |pcie3_uscale_plus_x8_phy_ff_chain__parameterized5          |     4|
|702   |        \per_lane_ff_chain[0].phy_txstart_block_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_20       |     1|
|703   |        \per_lane_ff_chain[0].phy_txsync_header_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_21       |     2|
|704   |        \per_lane_ff_chain[1].phy_phystatus_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized3_22       |     1|
|705   |        \per_lane_ff_chain[1].phy_rxdata_chain                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain_23                       |    64|
|706   |        \per_lane_ff_chain[1].phy_rxdata_valid_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_24       |     1|
|707   |        \per_lane_ff_chain[1].phy_rxdatak_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_25       |     2|
|708   |        \per_lane_ff_chain[1].phy_rxelecidle_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized3_26       |     1|
|709   |        \per_lane_ff_chain[1].phy_rxeq_adapt_done_chain                                                                                       |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_27       |     1|
|710   |        \per_lane_ff_chain[1].phy_rxeq_ctrl_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_28       |     2|
|711   |        \per_lane_ff_chain[1].phy_rxeq_done_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_29       |     1|
|712   |        \per_lane_ff_chain[1].phy_rxeq_new_txcoeff_chain                                                                                      |pcie3_uscale_plus_x8_phy_ff_chain__parameterized7_30       |     1|
|713   |        \per_lane_ff_chain[1].phy_rxeq_preset_sel_chain                                                                                       |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_31       |     1|
|714   |        \per_lane_ff_chain[1].phy_rxpolarity_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_32       |     1|
|715   |        \per_lane_ff_chain[1].phy_rxstart_block_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_33       |     4|
|716   |        \per_lane_ff_chain[1].phy_rxstatus_chain                                                                                              |pcie3_uscale_plus_x8_phy_ff_chain__parameterized4_34       |     3|
|717   |        \per_lane_ff_chain[1].phy_rxsync_header_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_35       |     2|
|718   |        \per_lane_ff_chain[1].phy_rxvalid_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_36       |     1|
|719   |        \per_lane_ff_chain[1].phy_txcompliance_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_37       |     1|
|720   |        \per_lane_ff_chain[1].phy_txdata_chain                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain_38                       |    64|
|721   |        \per_lane_ff_chain[1].phy_txdata_valid_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_39       |     1|
|722   |        \per_lane_ff_chain[1].phy_txdatak_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_40       |     2|
|723   |        \per_lane_ff_chain[1].phy_txelecidle_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized2_41       |     1|
|724   |        \per_lane_ff_chain[1].phy_txeq_coeff_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized6_42       |     2|
|725   |        \per_lane_ff_chain[1].phy_txeq_ctrl_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_43       |     2|
|726   |        \per_lane_ff_chain[1].phy_txeq_done_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_44       |     1|
|727   |        \per_lane_ff_chain[1].phy_txeq_new_coeff_chain                                                                                        |pcie3_uscale_plus_x8_phy_ff_chain__parameterized7_45       |    16|
|728   |        \per_lane_ff_chain[1].phy_txeq_preset_chain                                                                                           |pcie3_uscale_plus_x8_phy_ff_chain__parameterized5_46       |     4|
|729   |        \per_lane_ff_chain[1].phy_txstart_block_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_47       |     1|
|730   |        \per_lane_ff_chain[1].phy_txsync_header_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_48       |     2|
|731   |        \per_lane_ff_chain[2].phy_phystatus_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized3_49       |     1|
|732   |        \per_lane_ff_chain[2].phy_rxdata_chain                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain_50                       |    64|
|733   |        \per_lane_ff_chain[2].phy_rxdata_valid_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_51       |     1|
|734   |        \per_lane_ff_chain[2].phy_rxdatak_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_52       |     2|
|735   |        \per_lane_ff_chain[2].phy_rxelecidle_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized3_53       |     1|
|736   |        \per_lane_ff_chain[2].phy_rxeq_adapt_done_chain                                                                                       |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_54       |     1|
|737   |        \per_lane_ff_chain[2].phy_rxeq_ctrl_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_55       |     2|
|738   |        \per_lane_ff_chain[2].phy_rxeq_done_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_56       |     1|
|739   |        \per_lane_ff_chain[2].phy_rxeq_new_txcoeff_chain                                                                                      |pcie3_uscale_plus_x8_phy_ff_chain__parameterized7_57       |     1|
|740   |        \per_lane_ff_chain[2].phy_rxeq_preset_sel_chain                                                                                       |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_58       |     1|
|741   |        \per_lane_ff_chain[2].phy_rxpolarity_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_59       |     1|
|742   |        \per_lane_ff_chain[2].phy_rxstart_block_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_60       |     4|
|743   |        \per_lane_ff_chain[2].phy_rxstatus_chain                                                                                              |pcie3_uscale_plus_x8_phy_ff_chain__parameterized4_61       |     3|
|744   |        \per_lane_ff_chain[2].phy_rxsync_header_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_62       |     2|
|745   |        \per_lane_ff_chain[2].phy_rxvalid_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_63       |     1|
|746   |        \per_lane_ff_chain[2].phy_txcompliance_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_64       |     1|
|747   |        \per_lane_ff_chain[2].phy_txdata_chain                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain_65                       |    64|
|748   |        \per_lane_ff_chain[2].phy_txdata_valid_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_66       |     1|
|749   |        \per_lane_ff_chain[2].phy_txdatak_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_67       |     2|
|750   |        \per_lane_ff_chain[2].phy_txelecidle_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized2_68       |     1|
|751   |        \per_lane_ff_chain[2].phy_txeq_coeff_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized6_69       |     2|
|752   |        \per_lane_ff_chain[2].phy_txeq_ctrl_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_70       |     2|
|753   |        \per_lane_ff_chain[2].phy_txeq_done_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_71       |     1|
|754   |        \per_lane_ff_chain[2].phy_txeq_new_coeff_chain                                                                                        |pcie3_uscale_plus_x8_phy_ff_chain__parameterized7_72       |    16|
|755   |        \per_lane_ff_chain[2].phy_txeq_preset_chain                                                                                           |pcie3_uscale_plus_x8_phy_ff_chain__parameterized5_73       |     4|
|756   |        \per_lane_ff_chain[2].phy_txstart_block_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_74       |     1|
|757   |        \per_lane_ff_chain[2].phy_txsync_header_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_75       |     2|
|758   |        \per_lane_ff_chain[3].phy_phystatus_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized3_76       |     1|
|759   |        \per_lane_ff_chain[3].phy_rxdata_chain                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain_77                       |    64|
|760   |        \per_lane_ff_chain[3].phy_rxdata_valid_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_78       |     1|
|761   |        \per_lane_ff_chain[3].phy_rxdatak_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_79       |     2|
|762   |        \per_lane_ff_chain[3].phy_rxelecidle_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized3_80       |     1|
|763   |        \per_lane_ff_chain[3].phy_rxeq_adapt_done_chain                                                                                       |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_81       |     1|
|764   |        \per_lane_ff_chain[3].phy_rxeq_ctrl_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_82       |     2|
|765   |        \per_lane_ff_chain[3].phy_rxeq_done_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_83       |     1|
|766   |        \per_lane_ff_chain[3].phy_rxeq_new_txcoeff_chain                                                                                      |pcie3_uscale_plus_x8_phy_ff_chain__parameterized7_84       |     1|
|767   |        \per_lane_ff_chain[3].phy_rxeq_preset_sel_chain                                                                                       |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_85       |     1|
|768   |        \per_lane_ff_chain[3].phy_rxpolarity_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_86       |     1|
|769   |        \per_lane_ff_chain[3].phy_rxstart_block_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_87       |     4|
|770   |        \per_lane_ff_chain[3].phy_rxstatus_chain                                                                                              |pcie3_uscale_plus_x8_phy_ff_chain__parameterized4_88       |     3|
|771   |        \per_lane_ff_chain[3].phy_rxsync_header_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_89       |     2|
|772   |        \per_lane_ff_chain[3].phy_rxvalid_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_90       |     1|
|773   |        \per_lane_ff_chain[3].phy_txcompliance_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_91       |     1|
|774   |        \per_lane_ff_chain[3].phy_txdata_chain                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain_92                       |    64|
|775   |        \per_lane_ff_chain[3].phy_txdata_valid_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_93       |     1|
|776   |        \per_lane_ff_chain[3].phy_txdatak_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_94       |     2|
|777   |        \per_lane_ff_chain[3].phy_txelecidle_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized2_95       |     1|
|778   |        \per_lane_ff_chain[3].phy_txeq_coeff_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized6_96       |     2|
|779   |        \per_lane_ff_chain[3].phy_txeq_ctrl_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_97       |     2|
|780   |        \per_lane_ff_chain[3].phy_txeq_done_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_98       |     1|
|781   |        \per_lane_ff_chain[3].phy_txeq_new_coeff_chain                                                                                        |pcie3_uscale_plus_x8_phy_ff_chain__parameterized7_99       |    16|
|782   |        \per_lane_ff_chain[3].phy_txeq_preset_chain                                                                                           |pcie3_uscale_plus_x8_phy_ff_chain__parameterized5_100      |     4|
|783   |        \per_lane_ff_chain[3].phy_txstart_block_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_101      |     1|
|784   |        \per_lane_ff_chain[3].phy_txsync_header_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_102      |     2|
|785   |        \per_lane_ff_chain[4].phy_phystatus_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized3_103      |     1|
|786   |        \per_lane_ff_chain[4].phy_rxdata_chain                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain_104                      |    64|
|787   |        \per_lane_ff_chain[4].phy_rxdata_valid_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_105      |     1|
|788   |        \per_lane_ff_chain[4].phy_rxdatak_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_106      |     2|
|789   |        \per_lane_ff_chain[4].phy_rxelecidle_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized3_107      |     1|
|790   |        \per_lane_ff_chain[4].phy_rxeq_adapt_done_chain                                                                                       |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_108      |     1|
|791   |        \per_lane_ff_chain[4].phy_rxeq_ctrl_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_109      |     2|
|792   |        \per_lane_ff_chain[4].phy_rxeq_done_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_110      |     1|
|793   |        \per_lane_ff_chain[4].phy_rxeq_new_txcoeff_chain                                                                                      |pcie3_uscale_plus_x8_phy_ff_chain__parameterized7_111      |     1|
|794   |        \per_lane_ff_chain[4].phy_rxeq_preset_sel_chain                                                                                       |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_112      |     1|
|795   |        \per_lane_ff_chain[4].phy_rxpolarity_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_113      |     1|
|796   |        \per_lane_ff_chain[4].phy_rxstart_block_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_114      |     4|
|797   |        \per_lane_ff_chain[4].phy_rxstatus_chain                                                                                              |pcie3_uscale_plus_x8_phy_ff_chain__parameterized4_115      |     3|
|798   |        \per_lane_ff_chain[4].phy_rxsync_header_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_116      |     2|
|799   |        \per_lane_ff_chain[4].phy_rxvalid_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_117      |     1|
|800   |        \per_lane_ff_chain[4].phy_txcompliance_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_118      |     1|
|801   |        \per_lane_ff_chain[4].phy_txdata_chain                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain_119                      |    64|
|802   |        \per_lane_ff_chain[4].phy_txdata_valid_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_120      |     1|
|803   |        \per_lane_ff_chain[4].phy_txdatak_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_121      |     2|
|804   |        \per_lane_ff_chain[4].phy_txelecidle_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized2_122      |     1|
|805   |        \per_lane_ff_chain[4].phy_txeq_coeff_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized6_123      |     2|
|806   |        \per_lane_ff_chain[4].phy_txeq_ctrl_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_124      |     2|
|807   |        \per_lane_ff_chain[4].phy_txeq_done_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_125      |     1|
|808   |        \per_lane_ff_chain[4].phy_txeq_new_coeff_chain                                                                                        |pcie3_uscale_plus_x8_phy_ff_chain__parameterized7_126      |    16|
|809   |        \per_lane_ff_chain[4].phy_txeq_preset_chain                                                                                           |pcie3_uscale_plus_x8_phy_ff_chain__parameterized5_127      |     4|
|810   |        \per_lane_ff_chain[4].phy_txstart_block_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_128      |     1|
|811   |        \per_lane_ff_chain[4].phy_txsync_header_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_129      |     2|
|812   |        \per_lane_ff_chain[5].phy_phystatus_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized3_130      |     1|
|813   |        \per_lane_ff_chain[5].phy_rxdata_chain                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain_131                      |    64|
|814   |        \per_lane_ff_chain[5].phy_rxdata_valid_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_132      |     1|
|815   |        \per_lane_ff_chain[5].phy_rxdatak_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_133      |     2|
|816   |        \per_lane_ff_chain[5].phy_rxelecidle_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized3_134      |     1|
|817   |        \per_lane_ff_chain[5].phy_rxeq_adapt_done_chain                                                                                       |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_135      |     1|
|818   |        \per_lane_ff_chain[5].phy_rxeq_ctrl_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_136      |     2|
|819   |        \per_lane_ff_chain[5].phy_rxeq_done_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_137      |     1|
|820   |        \per_lane_ff_chain[5].phy_rxeq_new_txcoeff_chain                                                                                      |pcie3_uscale_plus_x8_phy_ff_chain__parameterized7_138      |     1|
|821   |        \per_lane_ff_chain[5].phy_rxeq_preset_sel_chain                                                                                       |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_139      |     1|
|822   |        \per_lane_ff_chain[5].phy_rxpolarity_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_140      |     1|
|823   |        \per_lane_ff_chain[5].phy_rxstart_block_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_141      |     4|
|824   |        \per_lane_ff_chain[5].phy_rxstatus_chain                                                                                              |pcie3_uscale_plus_x8_phy_ff_chain__parameterized4_142      |     3|
|825   |        \per_lane_ff_chain[5].phy_rxsync_header_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_143      |     2|
|826   |        \per_lane_ff_chain[5].phy_rxvalid_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_144      |     1|
|827   |        \per_lane_ff_chain[5].phy_txcompliance_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_145      |     1|
|828   |        \per_lane_ff_chain[5].phy_txdata_chain                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain_146                      |    64|
|829   |        \per_lane_ff_chain[5].phy_txdata_valid_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_147      |     1|
|830   |        \per_lane_ff_chain[5].phy_txdatak_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_148      |     2|
|831   |        \per_lane_ff_chain[5].phy_txelecidle_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized2_149      |     1|
|832   |        \per_lane_ff_chain[5].phy_txeq_coeff_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized6_150      |     2|
|833   |        \per_lane_ff_chain[5].phy_txeq_ctrl_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_151      |     2|
|834   |        \per_lane_ff_chain[5].phy_txeq_done_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_152      |     1|
|835   |        \per_lane_ff_chain[5].phy_txeq_new_coeff_chain                                                                                        |pcie3_uscale_plus_x8_phy_ff_chain__parameterized7_153      |    16|
|836   |        \per_lane_ff_chain[5].phy_txeq_preset_chain                                                                                           |pcie3_uscale_plus_x8_phy_ff_chain__parameterized5_154      |     4|
|837   |        \per_lane_ff_chain[5].phy_txstart_block_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_155      |     1|
|838   |        \per_lane_ff_chain[5].phy_txsync_header_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_156      |     2|
|839   |        \per_lane_ff_chain[6].phy_phystatus_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized3_157      |     1|
|840   |        \per_lane_ff_chain[6].phy_rxdata_chain                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain_158                      |    64|
|841   |        \per_lane_ff_chain[6].phy_rxdata_valid_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_159      |     1|
|842   |        \per_lane_ff_chain[6].phy_rxdatak_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_160      |     2|
|843   |        \per_lane_ff_chain[6].phy_rxelecidle_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized3_161      |     1|
|844   |        \per_lane_ff_chain[6].phy_rxeq_adapt_done_chain                                                                                       |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_162      |     1|
|845   |        \per_lane_ff_chain[6].phy_rxeq_ctrl_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_163      |     2|
|846   |        \per_lane_ff_chain[6].phy_rxeq_done_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_164      |     1|
|847   |        \per_lane_ff_chain[6].phy_rxeq_new_txcoeff_chain                                                                                      |pcie3_uscale_plus_x8_phy_ff_chain__parameterized7_165      |     1|
|848   |        \per_lane_ff_chain[6].phy_rxeq_preset_sel_chain                                                                                       |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_166      |     1|
|849   |        \per_lane_ff_chain[6].phy_rxpolarity_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_167      |     1|
|850   |        \per_lane_ff_chain[6].phy_rxstart_block_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_168      |     4|
|851   |        \per_lane_ff_chain[6].phy_rxstatus_chain                                                                                              |pcie3_uscale_plus_x8_phy_ff_chain__parameterized4_169      |     3|
|852   |        \per_lane_ff_chain[6].phy_rxsync_header_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_170      |     2|
|853   |        \per_lane_ff_chain[6].phy_rxvalid_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_171      |     1|
|854   |        \per_lane_ff_chain[6].phy_txcompliance_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_172      |     1|
|855   |        \per_lane_ff_chain[6].phy_txdata_chain                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain_173                      |    64|
|856   |        \per_lane_ff_chain[6].phy_txdata_valid_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_174      |     1|
|857   |        \per_lane_ff_chain[6].phy_txdatak_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_175      |     2|
|858   |        \per_lane_ff_chain[6].phy_txelecidle_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized2_176      |     1|
|859   |        \per_lane_ff_chain[6].phy_txeq_coeff_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized6_177      |     2|
|860   |        \per_lane_ff_chain[6].phy_txeq_ctrl_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_178      |     2|
|861   |        \per_lane_ff_chain[6].phy_txeq_done_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_179      |     1|
|862   |        \per_lane_ff_chain[6].phy_txeq_new_coeff_chain                                                                                        |pcie3_uscale_plus_x8_phy_ff_chain__parameterized7_180      |    16|
|863   |        \per_lane_ff_chain[6].phy_txeq_preset_chain                                                                                           |pcie3_uscale_plus_x8_phy_ff_chain__parameterized5_181      |     4|
|864   |        \per_lane_ff_chain[6].phy_txstart_block_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_182      |     1|
|865   |        \per_lane_ff_chain[6].phy_txsync_header_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_183      |     2|
|866   |        \per_lane_ff_chain[7].phy_phystatus_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized3_184      |     1|
|867   |        \per_lane_ff_chain[7].phy_rxdata_chain                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain_185                      |    64|
|868   |        \per_lane_ff_chain[7].phy_rxdata_valid_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_186      |     1|
|869   |        \per_lane_ff_chain[7].phy_rxdatak_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_187      |     2|
|870   |        \per_lane_ff_chain[7].phy_rxelecidle_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized3_188      |     1|
|871   |        \per_lane_ff_chain[7].phy_rxeq_adapt_done_chain                                                                                       |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_189      |     1|
|872   |        \per_lane_ff_chain[7].phy_rxeq_ctrl_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_190      |     2|
|873   |        \per_lane_ff_chain[7].phy_rxeq_done_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_191      |     1|
|874   |        \per_lane_ff_chain[7].phy_rxeq_new_txcoeff_chain                                                                                      |pcie3_uscale_plus_x8_phy_ff_chain__parameterized7_192      |     1|
|875   |        \per_lane_ff_chain[7].phy_rxeq_preset_sel_chain                                                                                       |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_193      |     1|
|876   |        \per_lane_ff_chain[7].phy_rxeq_txpreset_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized5_194      |     4|
|877   |        \per_lane_ff_chain[7].phy_rxpolarity_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_195      |     1|
|878   |        \per_lane_ff_chain[7].phy_rxstart_block_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_196      |     4|
|879   |        \per_lane_ff_chain[7].phy_rxstatus_chain                                                                                              |pcie3_uscale_plus_x8_phy_ff_chain__parameterized4_197      |     3|
|880   |        \per_lane_ff_chain[7].phy_rxsync_header_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_198      |     2|
|881   |        \per_lane_ff_chain[7].phy_rxvalid_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_199      |     1|
|882   |        \per_lane_ff_chain[7].phy_txcompliance_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_200      |     1|
|883   |        \per_lane_ff_chain[7].phy_txdata_chain                                                                                                |pcie3_uscale_plus_x8_phy_ff_chain_201                      |    64|
|884   |        \per_lane_ff_chain[7].phy_txdata_valid_chain                                                                                          |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_202      |     1|
|885   |        \per_lane_ff_chain[7].phy_txdatak_chain                                                                                               |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_203      |     2|
|886   |        \per_lane_ff_chain[7].phy_txelecidle_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized2_204      |     1|
|887   |        \per_lane_ff_chain[7].phy_txeq_coeff_chain                                                                                            |pcie3_uscale_plus_x8_phy_ff_chain__parameterized6_205      |     2|
|888   |        \per_lane_ff_chain[7].phy_txeq_ctrl_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_206      |     2|
|889   |        \per_lane_ff_chain[7].phy_txeq_done_chain                                                                                             |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_207      |     1|
|890   |        \per_lane_ff_chain[7].phy_txeq_new_coeff_chain                                                                                        |pcie3_uscale_plus_x8_phy_ff_chain__parameterized7_208      |    16|
|891   |        \per_lane_ff_chain[7].phy_txeq_preset_chain                                                                                           |pcie3_uscale_plus_x8_phy_ff_chain__parameterized5_209      |     4|
|892   |        \per_lane_ff_chain[7].phy_txstart_block_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_210      |     1|
|893   |        \per_lane_ff_chain[7].phy_txsync_header_chain                                                                                         |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_211      |     2|
|894   |        phy_powerdown_chain                                                                                                                   |pcie3_uscale_plus_x8_phy_ff_chain__parameterized8          |     2|
|895   |        phy_rate_chain                                                                                                                        |pcie3_uscale_plus_x8_phy_ff_chain__parameterized0_212      |     2|
|896   |        phy_txdeemph_chain                                                                                                                    |pcie3_uscale_plus_x8_phy_ff_chain__parameterized2_213      |     1|
|897   |        phy_txdetectrx_chain                                                                                                                  |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_214      |     1|
|898   |        phy_txeq_fs_chain                                                                                                                     |pcie3_uscale_plus_x8_phy_ff_chain__parameterized6_215      |     2|
|899   |        phy_txeq_lf_chain                                                                                                                     |pcie3_uscale_plus_x8_phy_ff_chain__parameterized6_216      |     2|
|900   |        phy_txmargin_chain                                                                                                                    |pcie3_uscale_plus_x8_phy_ff_chain__parameterized4_217      |     3|
|901   |        phy_txswing_chain                                                                                                                     |pcie3_uscale_plus_x8_phy_ff_chain__parameterized1_218      |     1|
|902   |    pcie_4_0_pipe_inst                                                                                                                        |pcie3_uscale_plus_x8_pipe                                  |  4444|
|903   |      pcie_4_0_bram_inst                                                                                                                      |pcie3_uscale_plus_x8_bram                                  |  2125|
|904   |        \RAM32K.bram_comp_inst                                                                                                                |pcie3_uscale_plus_x8_bram_32k                              |   956|
|905   |          bram_16k_0_int                                                                                                                      |pcie3_uscale_plus_x8_bram_16k_int_0                        |     6|
|906   |          bram_16k_1_int                                                                                                                      |pcie3_uscale_plus_x8_bram_16k_int_1                        |     6|
|907   |        bram_post_inst                                                                                                                        |pcie3_uscale_plus_x8_bram_16k                              |   634|
|908   |          bram_16k_int                                                                                                                        |pcie3_uscale_plus_x8_bram_16k_int                          |     6|
|909   |        bram_repl_inst                                                                                                                        |pcie3_uscale_plus_x8_bram_rep                              |   535|
|910   |          bram_rep_int_0                                                                                                                      |pcie3_uscale_plus_x8_bram_rep_int                          |     4|
|911   |      pcie_4_0_init_ctrl_inst                                                                                                                 |pcie3_uscale_plus_x8_init_ctrl                             |    32|
|912   |      pcie_4_0_pl_eq_inst                                                                                                                     |pcie3_uscale_plus_x8_pl_eq                                 |     5|
|913   |      pcie_4_0_vf_decode_inst                                                                                                                 |pcie3_uscale_plus_x8_vf_decode                             |  2009|
+------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:04:19 . Memory (MB): peak = 4669.492 ; gain = 2138.332 ; free physical = 78381 ; free virtual = 87792
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6411 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:20 ; elapsed = 00:03:55 . Memory (MB): peak = 4669.492 ; gain = 1861.207 ; free physical = 78409 ; free virtual = 87820
Synthesis Optimization Complete : Time (s): cpu = 00:02:39 ; elapsed = 00:04:19 . Memory (MB): peak = 4669.496 ; gain = 2138.332 ; free physical = 78409 ; free virtual = 87820
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4669.496 ; gain = 0.000 ; free physical = 78468 ; free virtual = 87879
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4715.820 ; gain = 0.000 ; free physical = 78380 ; free virtual = 87791
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
442 Infos, 254 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:00 ; elapsed = 00:05:21 . Memory (MB): peak = 4715.820 ; gain = 3084.348 ; free physical = 79521 ; free virtual = 88931
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4715.820 ; gain = 0.000 ; free physical = 79521 ; free virtual = 88931
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/pcie3_uscale_plus_x8_synth_1/pcie3_uscale_plus_x8.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4739.836 ; gain = 24.016 ; free physical = 79516 ; free virtual = 88931
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pcie3_uscale_plus_x8, cache-ID = 1fdd96ad4fc4778b
INFO: [Coretcl 2-1174] Renamed 912 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4739.836 ; gain = 0.000 ; free physical = 79494 ; free virtual = 88929
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.runs/pcie3_uscale_plus_x8_synth_1/pcie3_uscale_plus_x8.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4739.836 ; gain = 0.000 ; free physical = 79491 ; free virtual = 88927
INFO: [runtcl-4] Executing : report_utilization -file pcie3_uscale_plus_x8_utilization_synth.rpt -pb pcie3_uscale_plus_x8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 16:03:23 2020...
