

================================================================
== Vitis HLS Report for 'write_data'
================================================================
* Date:           Mon Mar  6 13:53:04 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln94 = store i7 0, i7 %indvar_flatten" [dct.cpp:94]   --->   Operation 10 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln94 = store i4 0, i4 %r" [dct.cpp:94]   --->   Operation 11 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln94 = store i4 0, i4 %c" [dct.cpp:94]   --->   Operation 12 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.inc" [dct.cpp:94]   --->   Operation 13 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [dct.cpp:94]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.48ns)   --->   "%icmp_ln94 = icmp_eq  i7 %indvar_flatten_load, i7 64" [dct.cpp:94]   --->   Operation 15 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.87ns)   --->   "%add_ln94_1 = add i7 %indvar_flatten_load, i7 1" [dct.cpp:94]   --->   Operation 16 'add' 'add_ln94_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %for.inc8, void %for.end10" [dct.cpp:94]   --->   Operation 17 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [dct.cpp:96]   --->   Operation 18 'load' 'c_load' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_load = load i4 %r" [dct.cpp:94]   --->   Operation 19 'load' 'r_load' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln94 = add i4 %r_load, i4 1" [dct.cpp:94]   --->   Operation 20 'add' 'add_ln94' <Predicate = (!icmp_ln94)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.30ns)   --->   "%icmp_ln96 = icmp_eq  i4 %c_load, i4 8" [dct.cpp:96]   --->   Operation 21 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln94 = select i1 %icmp_ln96, i4 0, i4 %c_load" [dct.cpp:94]   --->   Operation 22 'select' 'select_ln94' <Predicate = (!icmp_ln94)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln94_1 = select i1 %icmp_ln96, i4 %add_ln94, i4 %r_load" [dct.cpp:94]   --->   Operation 23 'select' 'select_ln94_1' <Predicate = (!icmp_ln94)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i4 %select_ln94_1" [dct.cpp:97]   --->   Operation 24 'trunc' 'trunc_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = trunc i4 %select_ln94" [dct.cpp:97]   --->   Operation 25 'trunc' 'trunc_ln97_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln96 = add i4 %select_ln94, i4 1" [dct.cpp:96]   --->   Operation 26 'add' 'add_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln96 = store i7 %add_ln94_1, i7 %indvar_flatten" [dct.cpp:96]   --->   Operation 27 'store' 'store_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln96 = store i4 %select_ln94_1, i4 %r" [dct.cpp:96]   --->   Operation 28 'store' 'store_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln96 = store i4 %add_ln96, i4 %c" [dct.cpp:96]   --->   Operation 29 'store' 'store_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln97, i3 0" [dct.cpp:97]   --->   Operation 30 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i4 %select_ln94" [dct.cpp:97]   --->   Operation 31 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln97 = add i6 %tmp, i6 %zext_ln97_1" [dct.cpp:97]   --->   Operation 32 'add' 'add_ln97' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln97_2 = zext i6 %add_ln97" [dct.cpp:97]   --->   Operation 33 'zext' 'zext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i16 %buf_r, i64 0, i64 %zext_ln97_2" [dct.cpp:97]   --->   Operation 34 'getelementptr' 'buf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%buf_load = load i6 %buf_addr" [dct.cpp:97]   --->   Operation 35 'load' 'buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln99 = ret" [dct.cpp:99]   --->   Operation 46 'ret' 'ret_ln99' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WR_Loop_Row_WR_Loop_Col_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution5/directives.tcl:10]   --->   Operation 38 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [dct.cpp:91]   --->   Operation 39 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%buf_load = load i6 %buf_addr" [dct.cpp:97]   --->   Operation 40 'load' 'buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln97, i3 %trunc_ln97_1" [dct.cpp:97]   --->   Operation 41 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i6 %or_ln" [dct.cpp:97]   --->   Operation 42 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln97" [dct.cpp:97]   --->   Operation 43 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln97 = store i16 %buf_load, i6 %output_r_addr" [dct.cpp:97]   --->   Operation 44 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc" [dct.cpp:96]   --->   Operation 45 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.65ns
The critical path consists of the following:
	'alloca' operation ('c') [3]  (0 ns)
	'load' operation ('c_load', dct.cpp:96) on local variable 'c' [17]  (0 ns)
	'icmp' operation ('icmp_ln96', dct.cpp:96) [22]  (1.3 ns)
	'select' operation ('select_ln94', dct.cpp:94) [23]  (1.02 ns)
	'add' operation ('add_ln96', dct.cpp:96) [39]  (1.74 ns)
	'store' operation ('store_ln96', dct.cpp:96) of variable 'add_ln96', dct.cpp:96 on local variable 'c' [42]  (1.59 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln97', dct.cpp:97) [28]  (1.83 ns)
	'getelementptr' operation ('buf_addr', dct.cpp:97) [30]  (0 ns)
	'load' operation ('buf_load', dct.cpp:97) on array 'buf_r' [33]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('buf_load', dct.cpp:97) on array 'buf_r' [33]  (3.25 ns)
	'store' operation ('store_ln97', dct.cpp:97) of variable 'buf_load', dct.cpp:97 on array 'output_r' [38]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
