// Seed: 1733725294
module module_0 (
    input tri0  id_0,
    input tri0  id_1,
    input tri0  id_2
    , id_13,
    input wor   id_3,
    input wand  id_4,
    input tri0  id_5,
    input wire  id_6,
    input wor   id_7,
    input wand  id_8,
    input uwire id_9,
    input wire  id_10,
    input tri   id_11
);
  reg id_14, id_15;
  initial begin
    id_15 <= 1'b0;
    id_15 <= 1;
  end
endmodule
module module_1 (
    input  wand  id_0,
    input  tri   id_1,
    input  wire  id_2,
    output wand  id_3,
    output tri1  id_4,
    input  tri0  id_5,
    output wand  id_6,
    input  tri0  id_7,
    input  uwire id_8,
    output wor   id_9,
    output uwire id_10,
    input  tri0  id_11,
    input  tri   id_12,
    output wor   id_13
);
  assign id_10 = id_5;
  assign id_3  = 1 < 1;
  module_0(
      id_8, id_12, id_12, id_7, id_5, id_8, id_11, id_5, id_11, id_2, id_12, id_2
  );
endmodule
