{"Source Block": ["oh/elink/dv/elink_e16_model.v@2358:2368@HdlIdDef", "   // # WIRES\n   // #########\n\n   wire       last_tran;\n   wire [2:0] launch_pointer_incr;\n   wire [6:0] launch_sel;\n\n   //################################\n   //# next transaction read control\n   //################################\n\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@2356:2366", "\n   // #########\n   // # WIRES\n   // #########\n\n   wire       last_tran;\n   wire [2:0] launch_pointer_incr;\n   wire [6:0] launch_sel;\n\n   //################################\n   //# next transaction read control\n"], ["oh/elink/dv/elink_e16_model.v@2357:2367", "   // #########\n   // # WIRES\n   // #########\n\n   wire       last_tran;\n   wire [2:0] launch_pointer_incr;\n   wire [6:0] launch_sel;\n\n   //################################\n   //# next transaction read control\n   //################################\n"]], "Diff Content": {"Delete": [[2363, "   wire [6:0] launch_sel;\n"]], "Add": [[2363, "   assign fifo_write = my_tran & frame_reg;\n"], [2363, "   always @(posedge rxi_lclk or posedge reset)\n"], [2363, "     if(reset)\n"], [2363, "       wr_binary_pointer[FAD:0]     <= {(FAD+1){1'b0}};\n"], [2363, "     else if(fifo_write)\n"], [2363, "       wr_binary_pointer[FAD:0]     <= wr_binary_next[FAD:0];\t  \n"]]}}