$date
	Sat Oct 22 23:51:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#615931
b11110 !
1"
#615934
b11110 &
b11110 %
1$
#615935
0"
#615938
b1111 &
b1111 %
#615942
b101110 &
b101110 %
#615946
b10111 &
b10111 %
#615950
b1000110 &
b1000110 %
#615954
b100011 &
b100011 %
#615958
b1101010 &
b1101010 %
#615962
b110101 &
b110101 %
#615966
b10100000 &
b10100000 %
#615970
b1010000 &
b1010000 %
#615974
b101000 &
b101000 %
#615978
b10100 &
b10100 %
#615982
b1010 &
b1010 %
#615986
b101 &
b101 %
#615990
b10000 &
b10000 %
#615994
b1000 &
b1000 %
#615998
b100 &
b100 %
#616002
b10 &
b10 %
#616006
b1 &
1#
b1 %
#616010
b0 &
b0 %
0#
0$
#1606005
b110 !
1"
#1606006
b110 &
b110 %
1$
#1606007
0"
#1606010
b11 &
b11 %
#1606014
b1010 &
b1010 %
#1606018
b101 &
b101 %
#1606022
b10000 &
b10000 %
#1606026
b1000 &
b1000 %
#1606030
b100 &
b100 %
#1606034
b10 &
b10 %
#1606038
b1 &
1#
b1 %
#1606042
b0 &
b0 %
0#
0$
#2638465
b1010 !
1"
#2638466
b1010 &
b1010 %
1$
#2638467
0"
#2638470
b101 &
b101 %
#2638474
b10000 &
b10000 %
#2638478
b1000 &
b1000 %
#2638482
b100 &
b100 %
#2638486
b10 &
b10 %
#2638490
b1 &
b1 %
1#
#2638494
b0 &
0#
b0 %
0$
#4500012
