
Disco_F429_NRF2401_LCD_Transmitter_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ad4  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000027ac  08009c80  08009c80  00019c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c42c  0800c42c  00020064  2**0
                  CONTENTS
  4 .ARM          00000008  0800c42c  0800c42c  0001c42c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c434  0800c434  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c434  0800c434  0001c434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c438  0800c438  0001c438  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  0800c43c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020064  2**0
                  CONTENTS
 10 .bss          000008a4  20000064  20000064  00020064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000908  20000908  00020064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 13 .debug_info   00024967  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004715  00000000  00000000  000449fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f00  00000000  00000000  00049110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001d50  00000000  00000000  0004b010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028f0a  00000000  00000000  0004cd60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023ad3  00000000  00000000  00075c6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ecdf6  00000000  00000000  0009973d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00186533  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008468  00000000  00000000  00186584  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000064 	.word	0x20000064
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08009c68 	.word	0x08009c68

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000068 	.word	0x20000068
 80001e8:	08009c68 	.word	0x08009c68

080001ec <strlen>:
 80001ec:	4603      	mov	r3, r0
 80001ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d1fb      	bne.n	80001ee <strlen+0x2>
 80001f6:	1a18      	subs	r0, r3, r0
 80001f8:	3801      	subs	r0, #1
 80001fa:	4770      	bx	lr

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b974 	b.w	80004fc <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	4604      	mov	r4, r0
 8000234:	468e      	mov	lr, r1
 8000236:	2b00      	cmp	r3, #0
 8000238:	d14d      	bne.n	80002d6 <__udivmoddi4+0xaa>
 800023a:	428a      	cmp	r2, r1
 800023c:	4694      	mov	ip, r2
 800023e:	d969      	bls.n	8000314 <__udivmoddi4+0xe8>
 8000240:	fab2 f282 	clz	r2, r2
 8000244:	b152      	cbz	r2, 800025c <__udivmoddi4+0x30>
 8000246:	fa01 f302 	lsl.w	r3, r1, r2
 800024a:	f1c2 0120 	rsb	r1, r2, #32
 800024e:	fa20 f101 	lsr.w	r1, r0, r1
 8000252:	fa0c fc02 	lsl.w	ip, ip, r2
 8000256:	ea41 0e03 	orr.w	lr, r1, r3
 800025a:	4094      	lsls	r4, r2
 800025c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000260:	0c21      	lsrs	r1, r4, #16
 8000262:	fbbe f6f8 	udiv	r6, lr, r8
 8000266:	fa1f f78c 	uxth.w	r7, ip
 800026a:	fb08 e316 	mls	r3, r8, r6, lr
 800026e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000272:	fb06 f107 	mul.w	r1, r6, r7
 8000276:	4299      	cmp	r1, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x64>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000282:	f080 811f 	bcs.w	80004c4 <__udivmoddi4+0x298>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 811c 	bls.w	80004c4 <__udivmoddi4+0x298>
 800028c:	3e02      	subs	r6, #2
 800028e:	4463      	add	r3, ip
 8000290:	1a5b      	subs	r3, r3, r1
 8000292:	b2a4      	uxth	r4, r4
 8000294:	fbb3 f0f8 	udiv	r0, r3, r8
 8000298:	fb08 3310 	mls	r3, r8, r0, r3
 800029c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a0:	fb00 f707 	mul.w	r7, r0, r7
 80002a4:	42a7      	cmp	r7, r4
 80002a6:	d90a      	bls.n	80002be <__udivmoddi4+0x92>
 80002a8:	eb1c 0404 	adds.w	r4, ip, r4
 80002ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b0:	f080 810a 	bcs.w	80004c8 <__udivmoddi4+0x29c>
 80002b4:	42a7      	cmp	r7, r4
 80002b6:	f240 8107 	bls.w	80004c8 <__udivmoddi4+0x29c>
 80002ba:	4464      	add	r4, ip
 80002bc:	3802      	subs	r0, #2
 80002be:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002c2:	1be4      	subs	r4, r4, r7
 80002c4:	2600      	movs	r6, #0
 80002c6:	b11d      	cbz	r5, 80002d0 <__udivmoddi4+0xa4>
 80002c8:	40d4      	lsrs	r4, r2
 80002ca:	2300      	movs	r3, #0
 80002cc:	e9c5 4300 	strd	r4, r3, [r5]
 80002d0:	4631      	mov	r1, r6
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d909      	bls.n	80002ee <__udivmoddi4+0xc2>
 80002da:	2d00      	cmp	r5, #0
 80002dc:	f000 80ef 	beq.w	80004be <__udivmoddi4+0x292>
 80002e0:	2600      	movs	r6, #0
 80002e2:	e9c5 0100 	strd	r0, r1, [r5]
 80002e6:	4630      	mov	r0, r6
 80002e8:	4631      	mov	r1, r6
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	fab3 f683 	clz	r6, r3
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	d14a      	bne.n	800038c <__udivmoddi4+0x160>
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xd4>
 80002fa:	4282      	cmp	r2, r0
 80002fc:	f200 80f9 	bhi.w	80004f2 <__udivmoddi4+0x2c6>
 8000300:	1a84      	subs	r4, r0, r2
 8000302:	eb61 0303 	sbc.w	r3, r1, r3
 8000306:	2001      	movs	r0, #1
 8000308:	469e      	mov	lr, r3
 800030a:	2d00      	cmp	r5, #0
 800030c:	d0e0      	beq.n	80002d0 <__udivmoddi4+0xa4>
 800030e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000312:	e7dd      	b.n	80002d0 <__udivmoddi4+0xa4>
 8000314:	b902      	cbnz	r2, 8000318 <__udivmoddi4+0xec>
 8000316:	deff      	udf	#255	; 0xff
 8000318:	fab2 f282 	clz	r2, r2
 800031c:	2a00      	cmp	r2, #0
 800031e:	f040 8092 	bne.w	8000446 <__udivmoddi4+0x21a>
 8000322:	eba1 010c 	sub.w	r1, r1, ip
 8000326:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800032a:	fa1f fe8c 	uxth.w	lr, ip
 800032e:	2601      	movs	r6, #1
 8000330:	0c20      	lsrs	r0, r4, #16
 8000332:	fbb1 f3f7 	udiv	r3, r1, r7
 8000336:	fb07 1113 	mls	r1, r7, r3, r1
 800033a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800033e:	fb0e f003 	mul.w	r0, lr, r3
 8000342:	4288      	cmp	r0, r1
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x12c>
 8000346:	eb1c 0101 	adds.w	r1, ip, r1
 800034a:	f103 38ff 	add.w	r8, r3, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x12a>
 8000350:	4288      	cmp	r0, r1
 8000352:	f200 80cb 	bhi.w	80004ec <__udivmoddi4+0x2c0>
 8000356:	4643      	mov	r3, r8
 8000358:	1a09      	subs	r1, r1, r0
 800035a:	b2a4      	uxth	r4, r4
 800035c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000360:	fb07 1110 	mls	r1, r7, r0, r1
 8000364:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000368:	fb0e fe00 	mul.w	lr, lr, r0
 800036c:	45a6      	cmp	lr, r4
 800036e:	d908      	bls.n	8000382 <__udivmoddi4+0x156>
 8000370:	eb1c 0404 	adds.w	r4, ip, r4
 8000374:	f100 31ff 	add.w	r1, r0, #4294967295
 8000378:	d202      	bcs.n	8000380 <__udivmoddi4+0x154>
 800037a:	45a6      	cmp	lr, r4
 800037c:	f200 80bb 	bhi.w	80004f6 <__udivmoddi4+0x2ca>
 8000380:	4608      	mov	r0, r1
 8000382:	eba4 040e 	sub.w	r4, r4, lr
 8000386:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800038a:	e79c      	b.n	80002c6 <__udivmoddi4+0x9a>
 800038c:	f1c6 0720 	rsb	r7, r6, #32
 8000390:	40b3      	lsls	r3, r6
 8000392:	fa22 fc07 	lsr.w	ip, r2, r7
 8000396:	ea4c 0c03 	orr.w	ip, ip, r3
 800039a:	fa20 f407 	lsr.w	r4, r0, r7
 800039e:	fa01 f306 	lsl.w	r3, r1, r6
 80003a2:	431c      	orrs	r4, r3
 80003a4:	40f9      	lsrs	r1, r7
 80003a6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003aa:	fa00 f306 	lsl.w	r3, r0, r6
 80003ae:	fbb1 f8f9 	udiv	r8, r1, r9
 80003b2:	0c20      	lsrs	r0, r4, #16
 80003b4:	fa1f fe8c 	uxth.w	lr, ip
 80003b8:	fb09 1118 	mls	r1, r9, r8, r1
 80003bc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c0:	fb08 f00e 	mul.w	r0, r8, lr
 80003c4:	4288      	cmp	r0, r1
 80003c6:	fa02 f206 	lsl.w	r2, r2, r6
 80003ca:	d90b      	bls.n	80003e4 <__udivmoddi4+0x1b8>
 80003cc:	eb1c 0101 	adds.w	r1, ip, r1
 80003d0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003d4:	f080 8088 	bcs.w	80004e8 <__udivmoddi4+0x2bc>
 80003d8:	4288      	cmp	r0, r1
 80003da:	f240 8085 	bls.w	80004e8 <__udivmoddi4+0x2bc>
 80003de:	f1a8 0802 	sub.w	r8, r8, #2
 80003e2:	4461      	add	r1, ip
 80003e4:	1a09      	subs	r1, r1, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb1 f0f9 	udiv	r0, r1, r9
 80003ec:	fb09 1110 	mls	r1, r9, r0, r1
 80003f0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003f4:	fb00 fe0e 	mul.w	lr, r0, lr
 80003f8:	458e      	cmp	lr, r1
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1e2>
 80003fc:	eb1c 0101 	adds.w	r1, ip, r1
 8000400:	f100 34ff 	add.w	r4, r0, #4294967295
 8000404:	d26c      	bcs.n	80004e0 <__udivmoddi4+0x2b4>
 8000406:	458e      	cmp	lr, r1
 8000408:	d96a      	bls.n	80004e0 <__udivmoddi4+0x2b4>
 800040a:	3802      	subs	r0, #2
 800040c:	4461      	add	r1, ip
 800040e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000412:	fba0 9402 	umull	r9, r4, r0, r2
 8000416:	eba1 010e 	sub.w	r1, r1, lr
 800041a:	42a1      	cmp	r1, r4
 800041c:	46c8      	mov	r8, r9
 800041e:	46a6      	mov	lr, r4
 8000420:	d356      	bcc.n	80004d0 <__udivmoddi4+0x2a4>
 8000422:	d053      	beq.n	80004cc <__udivmoddi4+0x2a0>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x212>
 8000426:	ebb3 0208 	subs.w	r2, r3, r8
 800042a:	eb61 010e 	sbc.w	r1, r1, lr
 800042e:	fa01 f707 	lsl.w	r7, r1, r7
 8000432:	fa22 f306 	lsr.w	r3, r2, r6
 8000436:	40f1      	lsrs	r1, r6
 8000438:	431f      	orrs	r7, r3
 800043a:	e9c5 7100 	strd	r7, r1, [r5]
 800043e:	2600      	movs	r6, #0
 8000440:	4631      	mov	r1, r6
 8000442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000446:	f1c2 0320 	rsb	r3, r2, #32
 800044a:	40d8      	lsrs	r0, r3
 800044c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000450:	fa21 f303 	lsr.w	r3, r1, r3
 8000454:	4091      	lsls	r1, r2
 8000456:	4301      	orrs	r1, r0
 8000458:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800045c:	fa1f fe8c 	uxth.w	lr, ip
 8000460:	fbb3 f0f7 	udiv	r0, r3, r7
 8000464:	fb07 3610 	mls	r6, r7, r0, r3
 8000468:	0c0b      	lsrs	r3, r1, #16
 800046a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800046e:	fb00 f60e 	mul.w	r6, r0, lr
 8000472:	429e      	cmp	r6, r3
 8000474:	fa04 f402 	lsl.w	r4, r4, r2
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x260>
 800047a:	eb1c 0303 	adds.w	r3, ip, r3
 800047e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000482:	d22f      	bcs.n	80004e4 <__udivmoddi4+0x2b8>
 8000484:	429e      	cmp	r6, r3
 8000486:	d92d      	bls.n	80004e4 <__udivmoddi4+0x2b8>
 8000488:	3802      	subs	r0, #2
 800048a:	4463      	add	r3, ip
 800048c:	1b9b      	subs	r3, r3, r6
 800048e:	b289      	uxth	r1, r1
 8000490:	fbb3 f6f7 	udiv	r6, r3, r7
 8000494:	fb07 3316 	mls	r3, r7, r6, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb06 f30e 	mul.w	r3, r6, lr
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x28a>
 80004a4:	eb1c 0101 	adds.w	r1, ip, r1
 80004a8:	f106 38ff 	add.w	r8, r6, #4294967295
 80004ac:	d216      	bcs.n	80004dc <__udivmoddi4+0x2b0>
 80004ae:	428b      	cmp	r3, r1
 80004b0:	d914      	bls.n	80004dc <__udivmoddi4+0x2b0>
 80004b2:	3e02      	subs	r6, #2
 80004b4:	4461      	add	r1, ip
 80004b6:	1ac9      	subs	r1, r1, r3
 80004b8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004bc:	e738      	b.n	8000330 <__udivmoddi4+0x104>
 80004be:	462e      	mov	r6, r5
 80004c0:	4628      	mov	r0, r5
 80004c2:	e705      	b.n	80002d0 <__udivmoddi4+0xa4>
 80004c4:	4606      	mov	r6, r0
 80004c6:	e6e3      	b.n	8000290 <__udivmoddi4+0x64>
 80004c8:	4618      	mov	r0, r3
 80004ca:	e6f8      	b.n	80002be <__udivmoddi4+0x92>
 80004cc:	454b      	cmp	r3, r9
 80004ce:	d2a9      	bcs.n	8000424 <__udivmoddi4+0x1f8>
 80004d0:	ebb9 0802 	subs.w	r8, r9, r2
 80004d4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004d8:	3801      	subs	r0, #1
 80004da:	e7a3      	b.n	8000424 <__udivmoddi4+0x1f8>
 80004dc:	4646      	mov	r6, r8
 80004de:	e7ea      	b.n	80004b6 <__udivmoddi4+0x28a>
 80004e0:	4620      	mov	r0, r4
 80004e2:	e794      	b.n	800040e <__udivmoddi4+0x1e2>
 80004e4:	4640      	mov	r0, r8
 80004e6:	e7d1      	b.n	800048c <__udivmoddi4+0x260>
 80004e8:	46d0      	mov	r8, sl
 80004ea:	e77b      	b.n	80003e4 <__udivmoddi4+0x1b8>
 80004ec:	3b02      	subs	r3, #2
 80004ee:	4461      	add	r1, ip
 80004f0:	e732      	b.n	8000358 <__udivmoddi4+0x12c>
 80004f2:	4630      	mov	r0, r6
 80004f4:	e709      	b.n	800030a <__udivmoddi4+0xde>
 80004f6:	4464      	add	r4, ip
 80004f8:	3802      	subs	r0, #2
 80004fa:	e742      	b.n	8000382 <__udivmoddi4+0x156>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000504:	f003 fa2a 	bl	800395c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000508:	f000 f842 	bl	8000590 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800050c:	f000 fb4c 	bl	8000ba8 <MX_GPIO_Init>
  MX_CRC_Init();
 8000510:	f000 f8b0 	bl	8000674 <MX_CRC_Init>
  MX_FMC_Init();
 8000514:	f000 faf8 	bl	8000b08 <MX_FMC_Init>
  MX_I2C3_Init();
 8000518:	f000 f8f2 	bl	8000700 <MX_I2C3_Init>
  MX_SPI5_Init();
 800051c:	f000 fa18 	bl	8000950 <MX_SPI5_Init>
  MX_TIM1_Init();
 8000520:	f000 fa4c 	bl	80009bc <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000524:	f000 fa9a 	bl	8000a5c <MX_USART1_UART_Init>
  MX_USB_OTG_HS_HCD_Init();
 8000528:	f000 fac2 	bl	8000ab0 <MX_USB_OTG_HS_HCD_Init>
  MX_DMA2D_Init();
 800052c:	f000 f8b6 	bl	800069c <MX_DMA2D_Init>
  MX_LTDC_Init();
 8000530:	f000 f926 	bl	8000780 <MX_LTDC_Init>
  MX_SPI3_Init();
 8000534:	f000 f9d6 	bl	80008e4 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  /* Configure LED3 and LED4 */
    BSP_LED_Init(LED3);
 8000538:	2000      	movs	r0, #0
 800053a:	f001 fe13 	bl	8002164 <BSP_LED_Init>
    BSP_LED_Init(LED4);
 800053e:	2001      	movs	r0, #1
 8000540:	f001 fe10 	bl	8002164 <BSP_LED_Init>

    /*##-1- LCD Initialization #################################################*/
    /* Initialize the LCD */
    BSP_LCD_Init();
 8000544:	f002 f81a 	bl	800257c <BSP_LCD_Init>

    //set the layer buffer address into SDRAM
    BSP_LCD_LayerDefaultInit(1, SDRAM_DEVICE_ADDR);
 8000548:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 800054c:	2001      	movs	r0, #1
 800054e:	f002 f897 	bl	8002680 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_SelectLayer(1);//select on whil layer we write
 8000552:	2001      	movs	r0, #1
 8000554:	f002 f8f8 	bl	8002748 <BSP_LCD_SelectLayer>
    BSP_LCD_DisplayOn();//turn on LCD
 8000558:	f002 faaa 	bl	8002ab0 <BSP_LCD_DisplayOn>
    BSP_LCD_Clear(LCD_COLOR_BLUE);//clear the LCD on blue color
 800055c:	480a      	ldr	r0, [pc, #40]	; (8000588 <main+0x88>)
 800055e:	f002 f965 	bl	800282c <BSP_LCD_Clear>
    BSP_LCD_SetBackColor(LCD_COLOR_BLUE);//set text background color
 8000562:	4809      	ldr	r0, [pc, #36]	; (8000588 <main+0x88>)
 8000564:	f002 f918 	bl	8002798 <BSP_LCD_SetBackColor>
    BSP_LCD_SetTextColor(LCD_COLOR_WHITE);//set text color
 8000568:	f04f 30ff 	mov.w	r0, #4294967295
 800056c:	f002 f8fc 	bl	8002768 <BSP_LCD_SetTextColor>
    //write text
    BSP_LCD_DisplayStringAtLine(0,(uint8_t*) "NRF Transmitter");
 8000570:	4906      	ldr	r1, [pc, #24]	; (800058c <main+0x8c>)
 8000572:	2000      	movs	r0, #0
 8000574:	f002 fa84 	bl	8002a80 <BSP_LCD_DisplayStringAtLine>
//    	snprintf(msg, 20, "%d", nr);
//    	BSP_LCD_DisplayStringAtLine(nr%13, (uint8_t*) msg);
//    	HAL_Delay(1);
//    }

    HAL_Delay(2000);
 8000578:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800057c:	f003 fa30 	bl	80039e0 <HAL_Delay>

    runRadio();
 8000580:	f000 fd8e 	bl	80010a0 <runRadio>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000584:	e7fe      	b.n	8000584 <main+0x84>
 8000586:	bf00      	nop
 8000588:	ff0000ff 	.word	0xff0000ff
 800058c:	08009c80 	.word	0x08009c80

08000590 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b094      	sub	sp, #80	; 0x50
 8000594:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000596:	f107 0320 	add.w	r3, r7, #32
 800059a:	2230      	movs	r2, #48	; 0x30
 800059c:	2100      	movs	r1, #0
 800059e:	4618      	mov	r0, r3
 80005a0:	f009 fb5a 	bl	8009c58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a4:	f107 030c 	add.w	r3, r7, #12
 80005a8:	2200      	movs	r2, #0
 80005aa:	601a      	str	r2, [r3, #0]
 80005ac:	605a      	str	r2, [r3, #4]
 80005ae:	609a      	str	r2, [r3, #8]
 80005b0:	60da      	str	r2, [r3, #12]
 80005b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005b4:	2300      	movs	r3, #0
 80005b6:	60bb      	str	r3, [r7, #8]
 80005b8:	4b2c      	ldr	r3, [pc, #176]	; (800066c <SystemClock_Config+0xdc>)
 80005ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005bc:	4a2b      	ldr	r2, [pc, #172]	; (800066c <SystemClock_Config+0xdc>)
 80005be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005c2:	6413      	str	r3, [r2, #64]	; 0x40
 80005c4:	4b29      	ldr	r3, [pc, #164]	; (800066c <SystemClock_Config+0xdc>)
 80005c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005cc:	60bb      	str	r3, [r7, #8]
 80005ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005d0:	2300      	movs	r3, #0
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	4b26      	ldr	r3, [pc, #152]	; (8000670 <SystemClock_Config+0xe0>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a25      	ldr	r2, [pc, #148]	; (8000670 <SystemClock_Config+0xe0>)
 80005da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80005de:	6013      	str	r3, [r2, #0]
 80005e0:	4b23      	ldr	r3, [pc, #140]	; (8000670 <SystemClock_Config+0xe0>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80005e8:	607b      	str	r3, [r7, #4]
 80005ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005ec:	2301      	movs	r3, #1
 80005ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005f4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005f6:	2302      	movs	r3, #2
 80005f8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005fa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80005fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000600:	2308      	movs	r3, #8
 8000602:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 360;
 8000604:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8000608:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800060a:	2302      	movs	r3, #2
 800060c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800060e:	2308      	movs	r3, #8
 8000610:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000612:	f107 0320 	add.w	r3, r7, #32
 8000616:	4618      	mov	r0, r3
 8000618:	f006 f8ca 	bl	80067b0 <HAL_RCC_OscConfig>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d001      	beq.n	8000626 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000622:	f000 fbf7 	bl	8000e14 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000626:	f006 f873 	bl	8006710 <HAL_PWREx_EnableOverDrive>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000630:	f000 fbf0 	bl	8000e14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000634:	230f      	movs	r3, #15
 8000636:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000638:	2302      	movs	r3, #2
 800063a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800063c:	2300      	movs	r3, #0
 800063e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000640:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000644:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000646:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800064a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800064c:	f107 030c 	add.w	r3, r7, #12
 8000650:	2105      	movs	r1, #5
 8000652:	4618      	mov	r0, r3
 8000654:	f006 fb24 	bl	8006ca0 <HAL_RCC_ClockConfig>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800065e:	f000 fbd9 	bl	8000e14 <Error_Handler>
  }
}
 8000662:	bf00      	nop
 8000664:	3750      	adds	r7, #80	; 0x50
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	40023800 	.word	0x40023800
 8000670:	40007000 	.word	0x40007000

08000674 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000678:	4b06      	ldr	r3, [pc, #24]	; (8000694 <MX_CRC_Init+0x20>)
 800067a:	4a07      	ldr	r2, [pc, #28]	; (8000698 <MX_CRC_Init+0x24>)
 800067c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800067e:	4805      	ldr	r0, [pc, #20]	; (8000694 <MX_CRC_Init+0x20>)
 8000680:	f003 fab4 	bl	8003bec <HAL_CRC_Init>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800068a:	f000 fbc3 	bl	8000e14 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	20000080 	.word	0x20000080
 8000698:	40023000 	.word	0x40023000

0800069c <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80006a0:	4b15      	ldr	r3, [pc, #84]	; (80006f8 <MX_DMA2D_Init+0x5c>)
 80006a2:	4a16      	ldr	r2, [pc, #88]	; (80006fc <MX_DMA2D_Init+0x60>)
 80006a4:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80006a6:	4b14      	ldr	r3, [pc, #80]	; (80006f8 <MX_DMA2D_Init+0x5c>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80006ac:	4b12      	ldr	r3, [pc, #72]	; (80006f8 <MX_DMA2D_Init+0x5c>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80006b2:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <MX_DMA2D_Init+0x5c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80006b8:	4b0f      	ldr	r3, [pc, #60]	; (80006f8 <MX_DMA2D_Init+0x5c>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80006be:	4b0e      	ldr	r3, [pc, #56]	; (80006f8 <MX_DMA2D_Init+0x5c>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80006c4:	4b0c      	ldr	r3, [pc, #48]	; (80006f8 <MX_DMA2D_Init+0x5c>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80006ca:	4b0b      	ldr	r3, [pc, #44]	; (80006f8 <MX_DMA2D_Init+0x5c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80006d0:	4809      	ldr	r0, [pc, #36]	; (80006f8 <MX_DMA2D_Init+0x5c>)
 80006d2:	f003 fc65 	bl	8003fa0 <HAL_DMA2D_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80006dc:	f000 fb9a 	bl	8000e14 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80006e0:	2101      	movs	r1, #1
 80006e2:	4805      	ldr	r0, [pc, #20]	; (80006f8 <MX_DMA2D_Init+0x5c>)
 80006e4:	f003 fdba 	bl	800425c <HAL_DMA2D_ConfigLayer>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80006ee:	f000 fb91 	bl	8000e14 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	20000088 	.word	0x20000088
 80006fc:	4002b000 	.word	0x4002b000

08000700 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000704:	4b1b      	ldr	r3, [pc, #108]	; (8000774 <MX_I2C3_Init+0x74>)
 8000706:	4a1c      	ldr	r2, [pc, #112]	; (8000778 <MX_I2C3_Init+0x78>)
 8000708:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800070a:	4b1a      	ldr	r3, [pc, #104]	; (8000774 <MX_I2C3_Init+0x74>)
 800070c:	4a1b      	ldr	r2, [pc, #108]	; (800077c <MX_I2C3_Init+0x7c>)
 800070e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000710:	4b18      	ldr	r3, [pc, #96]	; (8000774 <MX_I2C3_Init+0x74>)
 8000712:	2200      	movs	r2, #0
 8000714:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000716:	4b17      	ldr	r3, [pc, #92]	; (8000774 <MX_I2C3_Init+0x74>)
 8000718:	2200      	movs	r2, #0
 800071a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800071c:	4b15      	ldr	r3, [pc, #84]	; (8000774 <MX_I2C3_Init+0x74>)
 800071e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000722:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000724:	4b13      	ldr	r3, [pc, #76]	; (8000774 <MX_I2C3_Init+0x74>)
 8000726:	2200      	movs	r2, #0
 8000728:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800072a:	4b12      	ldr	r3, [pc, #72]	; (8000774 <MX_I2C3_Init+0x74>)
 800072c:	2200      	movs	r2, #0
 800072e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000730:	4b10      	ldr	r3, [pc, #64]	; (8000774 <MX_I2C3_Init+0x74>)
 8000732:	2200      	movs	r2, #0
 8000734:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000736:	4b0f      	ldr	r3, [pc, #60]	; (8000774 <MX_I2C3_Init+0x74>)
 8000738:	2200      	movs	r2, #0
 800073a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800073c:	480d      	ldr	r0, [pc, #52]	; (8000774 <MX_I2C3_Init+0x74>)
 800073e:	f005 fb57 	bl	8005df0 <HAL_I2C_Init>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d001      	beq.n	800074c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000748:	f000 fb64 	bl	8000e14 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800074c:	2100      	movs	r1, #0
 800074e:	4809      	ldr	r0, [pc, #36]	; (8000774 <MX_I2C3_Init+0x74>)
 8000750:	f005 fc92 	bl	8006078 <HAL_I2CEx_ConfigAnalogFilter>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 800075a:	f000 fb5b 	bl	8000e14 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800075e:	2100      	movs	r1, #0
 8000760:	4804      	ldr	r0, [pc, #16]	; (8000774 <MX_I2C3_Init+0x74>)
 8000762:	f005 fcc5 	bl	80060f0 <HAL_I2CEx_ConfigDigitalFilter>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 800076c:	f000 fb52 	bl	8000e14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000770:	bf00      	nop
 8000772:	bd80      	pop	{r7, pc}
 8000774:	200000c8 	.word	0x200000c8
 8000778:	40005c00 	.word	0x40005c00
 800077c:	000186a0 	.word	0x000186a0

08000780 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b09a      	sub	sp, #104	; 0x68
 8000784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000786:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800078a:	2234      	movs	r2, #52	; 0x34
 800078c:	2100      	movs	r1, #0
 800078e:	4618      	mov	r0, r3
 8000790:	f009 fa62 	bl	8009c58 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8000794:	463b      	mov	r3, r7
 8000796:	2234      	movs	r2, #52	; 0x34
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f009 fa5c 	bl	8009c58 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80007a0:	4b4e      	ldr	r3, [pc, #312]	; (80008dc <MX_LTDC_Init+0x15c>)
 80007a2:	4a4f      	ldr	r2, [pc, #316]	; (80008e0 <MX_LTDC_Init+0x160>)
 80007a4:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80007a6:	4b4d      	ldr	r3, [pc, #308]	; (80008dc <MX_LTDC_Init+0x15c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80007ac:	4b4b      	ldr	r3, [pc, #300]	; (80008dc <MX_LTDC_Init+0x15c>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80007b2:	4b4a      	ldr	r3, [pc, #296]	; (80008dc <MX_LTDC_Init+0x15c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80007b8:	4b48      	ldr	r3, [pc, #288]	; (80008dc <MX_LTDC_Init+0x15c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 80007be:	4b47      	ldr	r3, [pc, #284]	; (80008dc <MX_LTDC_Init+0x15c>)
 80007c0:	2207      	movs	r2, #7
 80007c2:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 80007c4:	4b45      	ldr	r3, [pc, #276]	; (80008dc <MX_LTDC_Init+0x15c>)
 80007c6:	2203      	movs	r2, #3
 80007c8:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 80007ca:	4b44      	ldr	r3, [pc, #272]	; (80008dc <MX_LTDC_Init+0x15c>)
 80007cc:	220e      	movs	r2, #14
 80007ce:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 80007d0:	4b42      	ldr	r3, [pc, #264]	; (80008dc <MX_LTDC_Init+0x15c>)
 80007d2:	2205      	movs	r2, #5
 80007d4:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 80007d6:	4b41      	ldr	r3, [pc, #260]	; (80008dc <MX_LTDC_Init+0x15c>)
 80007d8:	f240 228e 	movw	r2, #654	; 0x28e
 80007dc:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 80007de:	4b3f      	ldr	r3, [pc, #252]	; (80008dc <MX_LTDC_Init+0x15c>)
 80007e0:	f240 12e5 	movw	r2, #485	; 0x1e5
 80007e4:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 80007e6:	4b3d      	ldr	r3, [pc, #244]	; (80008dc <MX_LTDC_Init+0x15c>)
 80007e8:	f44f 7225 	mov.w	r2, #660	; 0x294
 80007ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 80007ee:	4b3b      	ldr	r3, [pc, #236]	; (80008dc <MX_LTDC_Init+0x15c>)
 80007f0:	f240 12e7 	movw	r2, #487	; 0x1e7
 80007f4:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80007f6:	4b39      	ldr	r3, [pc, #228]	; (80008dc <MX_LTDC_Init+0x15c>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 80007fe:	4b37      	ldr	r3, [pc, #220]	; (80008dc <MX_LTDC_Init+0x15c>)
 8000800:	2200      	movs	r2, #0
 8000802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000806:	4b35      	ldr	r3, [pc, #212]	; (80008dc <MX_LTDC_Init+0x15c>)
 8000808:	2200      	movs	r2, #0
 800080a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800080e:	4833      	ldr	r0, [pc, #204]	; (80008dc <MX_LTDC_Init+0x15c>)
 8000810:	f005 fcae 	bl	8006170 <HAL_LTDC_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 800081a:	f000 fafb 	bl	8000e14 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800081e:	2300      	movs	r3, #0
 8000820:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 8000822:	2300      	movs	r3, #0
 8000824:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 8000826:	2300      	movs	r3, #0
 8000828:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800082e:	2300      	movs	r3, #0
 8000830:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 8000832:	2300      	movs	r3, #0
 8000834:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 8000836:	2300      	movs	r3, #0
 8000838:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800083a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800083e:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000840:	2305      	movs	r3, #5
 8000842:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 8000844:	2300      	movs	r3, #0
 8000846:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 8000848:	2300      	movs	r3, #0
 800084a:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 800084c:	2300      	movs	r3, #0
 800084e:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8000850:	2300      	movs	r3, #0
 8000852:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 8000856:	2300      	movs	r3, #0
 8000858:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 800085c:	2300      	movs	r3, #0
 800085e:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000862:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000866:	2200      	movs	r2, #0
 8000868:	4619      	mov	r1, r3
 800086a:	481c      	ldr	r0, [pc, #112]	; (80008dc <MX_LTDC_Init+0x15c>)
 800086c:	f005 fd50 	bl	8006310 <HAL_LTDC_ConfigLayer>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 8000876:	f000 facd 	bl	8000e14 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 800087a:	2300      	movs	r3, #0
 800087c:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 800087e:	2300      	movs	r3, #0
 8000880:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8000882:	2300      	movs	r3, #0
 8000884:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 8000886:	2300      	movs	r3, #0
 8000888:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800088a:	2300      	movs	r3, #0
 800088c:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 800088e:	2300      	movs	r3, #0
 8000890:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8000892:	2300      	movs	r3, #0
 8000894:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000896:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800089a:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800089c:	2305      	movs	r3, #5
 800089e:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 80008a0:	2300      	movs	r3, #0
 80008a2:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 80008a4:	2300      	movs	r3, #0
 80008a6:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 80008a8:	2300      	movs	r3, #0
 80008aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 80008ac:	2300      	movs	r3, #0
 80008ae:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 80008b2:	2300      	movs	r3, #0
 80008b4:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 80008b8:	2300      	movs	r3, #0
 80008ba:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 80008be:	463b      	mov	r3, r7
 80008c0:	2201      	movs	r2, #1
 80008c2:	4619      	mov	r1, r3
 80008c4:	4805      	ldr	r0, [pc, #20]	; (80008dc <MX_LTDC_Init+0x15c>)
 80008c6:	f005 fd23 	bl	8006310 <HAL_LTDC_ConfigLayer>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 80008d0:	f000 faa0 	bl	8000e14 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80008d4:	bf00      	nop
 80008d6:	3768      	adds	r7, #104	; 0x68
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	2000011c 	.word	0x2000011c
 80008e0:	40016800 	.word	0x40016800

080008e4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80008e8:	4b17      	ldr	r3, [pc, #92]	; (8000948 <MX_SPI3_Init+0x64>)
 80008ea:	4a18      	ldr	r2, [pc, #96]	; (800094c <MX_SPI3_Init+0x68>)
 80008ec:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80008ee:	4b16      	ldr	r3, [pc, #88]	; (8000948 <MX_SPI3_Init+0x64>)
 80008f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008f4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80008f6:	4b14      	ldr	r3, [pc, #80]	; (8000948 <MX_SPI3_Init+0x64>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80008fc:	4b12      	ldr	r3, [pc, #72]	; (8000948 <MX_SPI3_Init+0x64>)
 80008fe:	2200      	movs	r2, #0
 8000900:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000902:	4b11      	ldr	r3, [pc, #68]	; (8000948 <MX_SPI3_Init+0x64>)
 8000904:	2200      	movs	r2, #0
 8000906:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000908:	4b0f      	ldr	r3, [pc, #60]	; (8000948 <MX_SPI3_Init+0x64>)
 800090a:	2200      	movs	r2, #0
 800090c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800090e:	4b0e      	ldr	r3, [pc, #56]	; (8000948 <MX_SPI3_Init+0x64>)
 8000910:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000914:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000916:	4b0c      	ldr	r3, [pc, #48]	; (8000948 <MX_SPI3_Init+0x64>)
 8000918:	2210      	movs	r2, #16
 800091a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800091c:	4b0a      	ldr	r3, [pc, #40]	; (8000948 <MX_SPI3_Init+0x64>)
 800091e:	2200      	movs	r2, #0
 8000920:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000922:	4b09      	ldr	r3, [pc, #36]	; (8000948 <MX_SPI3_Init+0x64>)
 8000924:	2200      	movs	r2, #0
 8000926:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000928:	4b07      	ldr	r3, [pc, #28]	; (8000948 <MX_SPI3_Init+0x64>)
 800092a:	2200      	movs	r2, #0
 800092c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800092e:	4b06      	ldr	r3, [pc, #24]	; (8000948 <MX_SPI3_Init+0x64>)
 8000930:	220a      	movs	r2, #10
 8000932:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000934:	4804      	ldr	r0, [pc, #16]	; (8000948 <MX_SPI3_Init+0x64>)
 8000936:	f006 fe56 	bl	80075e6 <HAL_SPI_Init>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000940:	f000 fa68 	bl	8000e14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000944:	bf00      	nop
 8000946:	bd80      	pop	{r7, pc}
 8000948:	200001c4 	.word	0x200001c4
 800094c:	40003c00 	.word	0x40003c00

08000950 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000954:	4b17      	ldr	r3, [pc, #92]	; (80009b4 <MX_SPI5_Init+0x64>)
 8000956:	4a18      	ldr	r2, [pc, #96]	; (80009b8 <MX_SPI5_Init+0x68>)
 8000958:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800095a:	4b16      	ldr	r3, [pc, #88]	; (80009b4 <MX_SPI5_Init+0x64>)
 800095c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000960:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000962:	4b14      	ldr	r3, [pc, #80]	; (80009b4 <MX_SPI5_Init+0x64>)
 8000964:	2200      	movs	r2, #0
 8000966:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000968:	4b12      	ldr	r3, [pc, #72]	; (80009b4 <MX_SPI5_Init+0x64>)
 800096a:	2200      	movs	r2, #0
 800096c:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800096e:	4b11      	ldr	r3, [pc, #68]	; (80009b4 <MX_SPI5_Init+0x64>)
 8000970:	2200      	movs	r2, #0
 8000972:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000974:	4b0f      	ldr	r3, [pc, #60]	; (80009b4 <MX_SPI5_Init+0x64>)
 8000976:	2200      	movs	r2, #0
 8000978:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800097a:	4b0e      	ldr	r3, [pc, #56]	; (80009b4 <MX_SPI5_Init+0x64>)
 800097c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000980:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000982:	4b0c      	ldr	r3, [pc, #48]	; (80009b4 <MX_SPI5_Init+0x64>)
 8000984:	2218      	movs	r2, #24
 8000986:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000988:	4b0a      	ldr	r3, [pc, #40]	; (80009b4 <MX_SPI5_Init+0x64>)
 800098a:	2200      	movs	r2, #0
 800098c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800098e:	4b09      	ldr	r3, [pc, #36]	; (80009b4 <MX_SPI5_Init+0x64>)
 8000990:	2200      	movs	r2, #0
 8000992:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000994:	4b07      	ldr	r3, [pc, #28]	; (80009b4 <MX_SPI5_Init+0x64>)
 8000996:	2200      	movs	r2, #0
 8000998:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 800099a:	4b06      	ldr	r3, [pc, #24]	; (80009b4 <MX_SPI5_Init+0x64>)
 800099c:	220a      	movs	r2, #10
 800099e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80009a0:	4804      	ldr	r0, [pc, #16]	; (80009b4 <MX_SPI5_Init+0x64>)
 80009a2:	f006 fe20 	bl	80075e6 <HAL_SPI_Init>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80009ac:	f000 fa32 	bl	8000e14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	2000021c 	.word	0x2000021c
 80009b8:	40015000 	.word	0x40015000

080009bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b086      	sub	sp, #24
 80009c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009c2:	f107 0308 	add.w	r3, r7, #8
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
 80009ca:	605a      	str	r2, [r3, #4]
 80009cc:	609a      	str	r2, [r3, #8]
 80009ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009d0:	463b      	mov	r3, r7
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009d8:	4b1e      	ldr	r3, [pc, #120]	; (8000a54 <MX_TIM1_Init+0x98>)
 80009da:	4a1f      	ldr	r2, [pc, #124]	; (8000a58 <MX_TIM1_Init+0x9c>)
 80009dc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80009de:	4b1d      	ldr	r3, [pc, #116]	; (8000a54 <MX_TIM1_Init+0x98>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009e4:	4b1b      	ldr	r3, [pc, #108]	; (8000a54 <MX_TIM1_Init+0x98>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80009ea:	4b1a      	ldr	r3, [pc, #104]	; (8000a54 <MX_TIM1_Init+0x98>)
 80009ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80009f0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009f2:	4b18      	ldr	r3, [pc, #96]	; (8000a54 <MX_TIM1_Init+0x98>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009f8:	4b16      	ldr	r3, [pc, #88]	; (8000a54 <MX_TIM1_Init+0x98>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009fe:	4b15      	ldr	r3, [pc, #84]	; (8000a54 <MX_TIM1_Init+0x98>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a04:	4813      	ldr	r0, [pc, #76]	; (8000a54 <MX_TIM1_Init+0x98>)
 8000a06:	f007 fbcd 	bl	80081a4 <HAL_TIM_Base_Init>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000a10:	f000 fa00 	bl	8000e14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a1a:	f107 0308 	add.w	r3, r7, #8
 8000a1e:	4619      	mov	r1, r3
 8000a20:	480c      	ldr	r0, [pc, #48]	; (8000a54 <MX_TIM1_Init+0x98>)
 8000a22:	f007 fd87 	bl	8008534 <HAL_TIM_ConfigClockSource>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000a2c:	f000 f9f2 	bl	8000e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a30:	2300      	movs	r3, #0
 8000a32:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a34:	2300      	movs	r3, #0
 8000a36:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a38:	463b      	mov	r3, r7
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4805      	ldr	r0, [pc, #20]	; (8000a54 <MX_TIM1_Init+0x98>)
 8000a3e:	f007 ffa3 	bl	8008988 <HAL_TIMEx_MasterConfigSynchronization>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000a48:	f000 f9e4 	bl	8000e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a4c:	bf00      	nop
 8000a4e:	3718      	adds	r7, #24
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	20000274 	.word	0x20000274
 8000a58:	40010000 	.word	0x40010000

08000a5c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a60:	4b11      	ldr	r3, [pc, #68]	; (8000aa8 <MX_USART1_UART_Init+0x4c>)
 8000a62:	4a12      	ldr	r2, [pc, #72]	; (8000aac <MX_USART1_UART_Init+0x50>)
 8000a64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a66:	4b10      	ldr	r3, [pc, #64]	; (8000aa8 <MX_USART1_UART_Init+0x4c>)
 8000a68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a6e:	4b0e      	ldr	r3, [pc, #56]	; (8000aa8 <MX_USART1_UART_Init+0x4c>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a74:	4b0c      	ldr	r3, [pc, #48]	; (8000aa8 <MX_USART1_UART_Init+0x4c>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a7a:	4b0b      	ldr	r3, [pc, #44]	; (8000aa8 <MX_USART1_UART_Init+0x4c>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a80:	4b09      	ldr	r3, [pc, #36]	; (8000aa8 <MX_USART1_UART_Init+0x4c>)
 8000a82:	220c      	movs	r2, #12
 8000a84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a86:	4b08      	ldr	r3, [pc, #32]	; (8000aa8 <MX_USART1_UART_Init+0x4c>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a8c:	4b06      	ldr	r3, [pc, #24]	; (8000aa8 <MX_USART1_UART_Init+0x4c>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a92:	4805      	ldr	r0, [pc, #20]	; (8000aa8 <MX_USART1_UART_Init+0x4c>)
 8000a94:	f008 f808 	bl	8008aa8 <HAL_UART_Init>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a9e:	f000 f9b9 	bl	8000e14 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	200002bc 	.word	0x200002bc
 8000aac:	40011000 	.word	0x40011000

08000ab0 <MX_USB_OTG_HS_HCD_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_HCD_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8000ab4:	4b12      	ldr	r3, [pc, #72]	; (8000b00 <MX_USB_OTG_HS_HCD_Init+0x50>)
 8000ab6:	4a13      	ldr	r2, [pc, #76]	; (8000b04 <MX_USB_OTG_HS_HCD_Init+0x54>)
 8000ab8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 8000aba:	4b11      	ldr	r3, [pc, #68]	; (8000b00 <MX_USB_OTG_HS_HCD_Init+0x50>)
 8000abc:	220c      	movs	r2, #12
 8000abe:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 8000ac0:	4b0f      	ldr	r3, [pc, #60]	; (8000b00 <MX_USB_OTG_HS_HCD_Init+0x50>)
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8000ac6:	4b0e      	ldr	r3, [pc, #56]	; (8000b00 <MX_USB_OTG_HS_HCD_Init+0x50>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8000acc:	4b0c      	ldr	r3, [pc, #48]	; (8000b00 <MX_USB_OTG_HS_HCD_Init+0x50>)
 8000ace:	2202      	movs	r2, #2
 8000ad0:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8000ad2:	4b0b      	ldr	r3, [pc, #44]	; (8000b00 <MX_USB_OTG_HS_HCD_Init+0x50>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	61da      	str	r2, [r3, #28]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8000ad8:	4b09      	ldr	r3, [pc, #36]	; (8000b00 <MX_USB_OTG_HS_HCD_Init+0x50>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	621a      	str	r2, [r3, #32]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8000ade:	4b08      	ldr	r3, [pc, #32]	; (8000b00 <MX_USB_OTG_HS_HCD_Init+0x50>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	62da      	str	r2, [r3, #44]	; 0x2c
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8000ae4:	4b06      	ldr	r3, [pc, #24]	; (8000b00 <MX_USB_OTG_HS_HCD_Init+0x50>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 8000aea:	4805      	ldr	r0, [pc, #20]	; (8000b00 <MX_USB_OTG_HS_HCD_Init+0x50>)
 8000aec:	f003 ffcf 	bl	8004a8e <HAL_HCD_Init>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_USB_OTG_HS_HCD_Init+0x4a>
  {
    Error_Handler();
 8000af6:	f000 f98d 	bl	8000e14 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	20000300 	.word	0x20000300
 8000b04:	40040000 	.word	0x40040000

08000b08 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b088      	sub	sp, #32
 8000b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000b0e:	1d3b      	adds	r3, r7, #4
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	605a      	str	r2, [r3, #4]
 8000b16:	609a      	str	r2, [r3, #8]
 8000b18:	60da      	str	r2, [r3, #12]
 8000b1a:	611a      	str	r2, [r3, #16]
 8000b1c:	615a      	str	r2, [r3, #20]
 8000b1e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000b20:	4b1f      	ldr	r3, [pc, #124]	; (8000ba0 <MX_FMC_Init+0x98>)
 8000b22:	4a20      	ldr	r2, [pc, #128]	; (8000ba4 <MX_FMC_Init+0x9c>)
 8000b24:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000b26:	4b1e      	ldr	r3, [pc, #120]	; (8000ba0 <MX_FMC_Init+0x98>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000b2c:	4b1c      	ldr	r3, [pc, #112]	; (8000ba0 <MX_FMC_Init+0x98>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000b32:	4b1b      	ldr	r3, [pc, #108]	; (8000ba0 <MX_FMC_Init+0x98>)
 8000b34:	2204      	movs	r2, #4
 8000b36:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000b38:	4b19      	ldr	r3, [pc, #100]	; (8000ba0 <MX_FMC_Init+0x98>)
 8000b3a:	2210      	movs	r2, #16
 8000b3c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000b3e:	4b18      	ldr	r3, [pc, #96]	; (8000ba0 <MX_FMC_Init+0x98>)
 8000b40:	2240      	movs	r2, #64	; 0x40
 8000b42:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000b44:	4b16      	ldr	r3, [pc, #88]	; (8000ba0 <MX_FMC_Init+0x98>)
 8000b46:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8000b4a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000b4c:	4b14      	ldr	r3, [pc, #80]	; (8000ba0 <MX_FMC_Init+0x98>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000b52:	4b13      	ldr	r3, [pc, #76]	; (8000ba0 <MX_FMC_Init+0x98>)
 8000b54:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b58:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000b5a:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <MX_FMC_Init+0x98>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000b60:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <MX_FMC_Init+0x98>)
 8000b62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b66:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000b68:	2302      	movs	r3, #2
 8000b6a:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000b6c:	2307      	movs	r3, #7
 8000b6e:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000b70:	2304      	movs	r3, #4
 8000b72:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000b74:	2307      	movs	r3, #7
 8000b76:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000b78:	2303      	movs	r3, #3
 8000b7a:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000b80:	2302      	movs	r3, #2
 8000b82:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000b84:	1d3b      	adds	r3, r7, #4
 8000b86:	4619      	mov	r1, r3
 8000b88:	4805      	ldr	r0, [pc, #20]	; (8000ba0 <MX_FMC_Init+0x98>)
 8000b8a:	f006 fc9b 	bl	80074c4 <HAL_SDRAM_Init>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000b94:	f000 f93e 	bl	8000e14 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000b98:	bf00      	nop
 8000b9a:	3720      	adds	r7, #32
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	20000604 	.word	0x20000604
 8000ba4:	a0000140 	.word	0xa0000140

08000ba8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b08e      	sub	sp, #56	; 0x38
 8000bac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	601a      	str	r2, [r3, #0]
 8000bb6:	605a      	str	r2, [r3, #4]
 8000bb8:	609a      	str	r2, [r3, #8]
 8000bba:	60da      	str	r2, [r3, #12]
 8000bbc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	623b      	str	r3, [r7, #32]
 8000bc2:	4b84      	ldr	r3, [pc, #528]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc6:	4a83      	ldr	r2, [pc, #524]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000bc8:	f043 0310 	orr.w	r3, r3, #16
 8000bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bce:	4b81      	ldr	r3, [pc, #516]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd2:	f003 0310 	and.w	r3, r3, #16
 8000bd6:	623b      	str	r3, [r7, #32]
 8000bd8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bda:	2300      	movs	r3, #0
 8000bdc:	61fb      	str	r3, [r7, #28]
 8000bde:	4b7d      	ldr	r3, [pc, #500]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be2:	4a7c      	ldr	r2, [pc, #496]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000be4:	f043 0304 	orr.w	r3, r3, #4
 8000be8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bea:	4b7a      	ldr	r3, [pc, #488]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	f003 0304 	and.w	r3, r3, #4
 8000bf2:	61fb      	str	r3, [r7, #28]
 8000bf4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	61bb      	str	r3, [r7, #24]
 8000bfa:	4b76      	ldr	r3, [pc, #472]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfe:	4a75      	ldr	r2, [pc, #468]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c00:	f043 0320 	orr.w	r3, r3, #32
 8000c04:	6313      	str	r3, [r2, #48]	; 0x30
 8000c06:	4b73      	ldr	r3, [pc, #460]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0a:	f003 0320 	and.w	r3, r3, #32
 8000c0e:	61bb      	str	r3, [r7, #24]
 8000c10:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	617b      	str	r3, [r7, #20]
 8000c16:	4b6f      	ldr	r3, [pc, #444]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1a:	4a6e      	ldr	r2, [pc, #440]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c20:	6313      	str	r3, [r2, #48]	; 0x30
 8000c22:	4b6c      	ldr	r3, [pc, #432]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c2a:	617b      	str	r3, [r7, #20]
 8000c2c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c2e:	2300      	movs	r3, #0
 8000c30:	613b      	str	r3, [r7, #16]
 8000c32:	4b68      	ldr	r3, [pc, #416]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	4a67      	ldr	r2, [pc, #412]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c38:	f043 0301 	orr.w	r3, r3, #1
 8000c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3e:	4b65      	ldr	r3, [pc, #404]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	f003 0301 	and.w	r3, r3, #1
 8000c46:	613b      	str	r3, [r7, #16]
 8000c48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60fb      	str	r3, [r7, #12]
 8000c4e:	4b61      	ldr	r3, [pc, #388]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c52:	4a60      	ldr	r2, [pc, #384]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c54:	f043 0302 	orr.w	r3, r3, #2
 8000c58:	6313      	str	r3, [r2, #48]	; 0x30
 8000c5a:	4b5e      	ldr	r3, [pc, #376]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	f003 0302 	and.w	r3, r3, #2
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	60bb      	str	r3, [r7, #8]
 8000c6a:	4b5a      	ldr	r3, [pc, #360]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6e:	4a59      	ldr	r2, [pc, #356]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c74:	6313      	str	r3, [r2, #48]	; 0x30
 8000c76:	4b57      	ldr	r3, [pc, #348]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c7e:	60bb      	str	r3, [r7, #8]
 8000c80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c82:	2300      	movs	r3, #0
 8000c84:	607b      	str	r3, [r7, #4]
 8000c86:	4b53      	ldr	r3, [pc, #332]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8a:	4a52      	ldr	r2, [pc, #328]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c8c:	f043 0308 	orr.w	r3, r3, #8
 8000c90:	6313      	str	r3, [r2, #48]	; 0x30
 8000c92:	4b50      	ldr	r3, [pc, #320]	; (8000dd4 <MX_GPIO_Init+0x22c>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	f003 0308 	and.w	r3, r3, #8
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, NRF_CE_Pin|NRF_CSN_Pin, GPIO_PIN_RESET);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2160      	movs	r1, #96	; 0x60
 8000ca2:	484d      	ldr	r0, [pc, #308]	; (8000dd8 <MX_GPIO_Init+0x230>)
 8000ca4:	f003 fec0 	bl	8004a28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	2116      	movs	r1, #22
 8000cac:	484b      	ldr	r0, [pc, #300]	; (8000ddc <MX_GPIO_Init+0x234>)
 8000cae:	f003 febb 	bl	8004a28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	2180      	movs	r1, #128	; 0x80
 8000cb6:	484a      	ldr	r0, [pc, #296]	; (8000de0 <MX_GPIO_Init+0x238>)
 8000cb8:	f003 feb6 	bl	8004a28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000cc2:	4848      	ldr	r0, [pc, #288]	; (8000de4 <MX_GPIO_Init+0x23c>)
 8000cc4:	f003 feb0 	bl	8004a28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000cce:	4846      	ldr	r0, [pc, #280]	; (8000de8 <MX_GPIO_Init+0x240>)
 8000cd0:	f003 feaa 	bl	8004a28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NRF_CE_Pin NRF_CSN_Pin */
  GPIO_InitStruct.Pin = NRF_CE_Pin|NRF_CSN_Pin;
 8000cd4:	2360      	movs	r3, #96	; 0x60
 8000cd6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ce4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ce8:	4619      	mov	r1, r3
 8000cea:	483b      	ldr	r0, [pc, #236]	; (8000dd8 <MX_GPIO_Init+0x230>)
 8000cec:	f003 fbe4 	bl	80044b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000cf0:	2316      	movs	r3, #22
 8000cf2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d04:	4619      	mov	r1, r3
 8000d06:	4835      	ldr	r0, [pc, #212]	; (8000ddc <MX_GPIO_Init+0x234>)
 8000d08:	f003 fbd6 	bl	80044b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000d0c:	f248 0307 	movw	r3, #32775	; 0x8007
 8000d10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d12:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000d16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d20:	4619      	mov	r1, r3
 8000d22:	482f      	ldr	r0, [pc, #188]	; (8000de0 <MX_GPIO_Init+0x238>)
 8000d24:	f003 fbc8 	bl	80044b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000d28:	2380      	movs	r3, #128	; 0x80
 8000d2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d34:	2300      	movs	r3, #0
 8000d36:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000d38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4828      	ldr	r0, [pc, #160]	; (8000de0 <MX_GPIO_Init+0x238>)
 8000d40:	f003 fbba 	bl	80044b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000d44:	2320      	movs	r3, #32
 8000d46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d48:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000d4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000d52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d56:	4619      	mov	r1, r3
 8000d58:	4820      	ldr	r0, [pc, #128]	; (8000ddc <MX_GPIO_Init+0x234>)
 8000d5a:	f003 fbad 	bl	80044b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000d5e:	2304      	movs	r3, #4
 8000d60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d62:	2300      	movs	r3, #0
 8000d64:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d66:	2300      	movs	r3, #0
 8000d68:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000d6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d6e:	4619      	mov	r1, r3
 8000d70:	481e      	ldr	r0, [pc, #120]	; (8000dec <MX_GPIO_Init+0x244>)
 8000d72:	f003 fba1 	bl	80044b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000d76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d80:	2300      	movs	r3, #0
 8000d82:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000d84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4816      	ldr	r0, [pc, #88]	; (8000de4 <MX_GPIO_Init+0x23c>)
 8000d8c:	f003 fb94 	bl	80044b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000d90:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000d94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d96:	2301      	movs	r3, #1
 8000d98:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000da2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da6:	4619      	mov	r1, r3
 8000da8:	480e      	ldr	r0, [pc, #56]	; (8000de4 <MX_GPIO_Init+0x23c>)
 8000daa:	f003 fb85 	bl	80044b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000dae:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000db2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db4:	2301      	movs	r3, #1
 8000db6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db8:	2300      	movs	r3, #0
 8000dba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000dc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4808      	ldr	r0, [pc, #32]	; (8000de8 <MX_GPIO_Init+0x240>)
 8000dc8:	f003 fb76 	bl	80044b8 <HAL_GPIO_Init>

}
 8000dcc:	bf00      	nop
 8000dce:	3738      	adds	r7, #56	; 0x38
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	40023800 	.word	0x40023800
 8000dd8:	40021000 	.word	0x40021000
 8000ddc:	40020800 	.word	0x40020800
 8000de0:	40020000 	.word	0x40020000
 8000de4:	40020c00 	.word	0x40020c00
 8000de8:	40021800 	.word	0x40021800
 8000dec:	40020400 	.word	0x40020400

08000df0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a04      	ldr	r2, [pc, #16]	; (8000e10 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d101      	bne.n	8000e06 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e02:	f002 fdcd 	bl	80039a0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e06:	bf00      	nop
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40001000 	.word	0x40001000

08000e14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e18:	b672      	cpsid	i
}
 8000e1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e1c:	e7fe      	b.n	8000e1c <Error_Handler+0x8>
	...

08000e20 <nRF24_CE_L>:

#ifdef USE_HAL_DRIVER
extern SPI_HandleTypeDef hspi3;


static inline void nRF24_CE_L() {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_RESET);
 8000e24:	2200      	movs	r2, #0
 8000e26:	2120      	movs	r1, #32
 8000e28:	4803      	ldr	r0, [pc, #12]	; (8000e38 <nRF24_CE_L+0x18>)
 8000e2a:	f003 fdfd 	bl	8004a28 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8000e2e:	2002      	movs	r0, #2
 8000e30:	f002 fdd6 	bl	80039e0 <HAL_Delay>
}
 8000e34:	bf00      	nop
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	40021000 	.word	0x40021000

08000e3c <nRF24_CE_H>:

static inline void nRF24_CE_H() {
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_SET);
 8000e40:	2201      	movs	r2, #1
 8000e42:	2120      	movs	r1, #32
 8000e44:	4803      	ldr	r0, [pc, #12]	; (8000e54 <nRF24_CE_H+0x18>)
 8000e46:	f003 fdef 	bl	8004a28 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8000e4a:	2002      	movs	r0, #2
 8000e4c:	f002 fdc8 	bl	80039e0 <HAL_Delay>
}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40021000 	.word	0x40021000

08000e58 <Delay_ms>:
    };
    return result;
}


static inline void Delay_ms(uint32_t ms) { HAL_Delay(ms); }
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	6878      	ldr	r0, [r7, #4]
 8000e62:	f002 fdbd 	bl	80039e0 <HAL_Delay>
 8000e66:	bf00      	nop
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
	...

08000e70 <UART_SendChar>:

#ifdef USE_HAL_DRIVER

extern UART_HandleTypeDef huart1;

void UART_SendChar(char b) {
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	4603      	mov	r3, r0
 8000e78:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, (uint8_t *) &b, 1, 200);
 8000e7a:	1df9      	adds	r1, r7, #7
 8000e7c:	23c8      	movs	r3, #200	; 0xc8
 8000e7e:	2201      	movs	r2, #1
 8000e80:	4803      	ldr	r0, [pc, #12]	; (8000e90 <UART_SendChar+0x20>)
 8000e82:	f007 fe5e 	bl	8008b42 <HAL_UART_Transmit>
}
 8000e86:	bf00      	nop
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	200002bc 	.word	0x200002bc

08000e94 <UART_SendStr>:

void UART_SendStr(char *string) {
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *) string, (uint16_t) strlen(string), 200);
 8000e9c:	6878      	ldr	r0, [r7, #4]
 8000e9e:	f7ff f9a5 	bl	80001ec <strlen>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	b29a      	uxth	r2, r3
 8000ea6:	23c8      	movs	r3, #200	; 0xc8
 8000ea8:	6879      	ldr	r1, [r7, #4]
 8000eaa:	4803      	ldr	r0, [pc, #12]	; (8000eb8 <UART_SendStr+0x24>)
 8000eac:	f007 fe49 	bl	8008b42 <HAL_UART_Transmit>
}
 8000eb0:	bf00      	nop
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	200002bc 	.word	0x200002bc

08000ebc <Toggle_LED>:

void Toggle_LED() {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LD3_GPIO_Port,LD3_Pin);
 8000ec0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ec4:	4802      	ldr	r0, [pc, #8]	; (8000ed0 <Toggle_LED+0x14>)
 8000ec6:	f003 fdc8 	bl	8004a5a <HAL_GPIO_TogglePin>
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	40021800 	.word	0x40021800

08000ed4 <UART_SendBufHex>:
	LL_GPIO_TogglePin(LD3_GPIO_Port,LD3_Pin);
}

#endif

void UART_SendBufHex(char *buf, uint16_t bufsize) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	460b      	mov	r3, r1
 8000ede:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	char ch;
	for (i = 0; i < bufsize; i++) {
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	81fb      	strh	r3, [r7, #14]
 8000ee4:	e018      	b.n	8000f18 <UART_SendBufHex+0x44>
		ch = *buf++;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	1c5a      	adds	r2, r3, #1
 8000eea:	607a      	str	r2, [r7, #4]
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	737b      	strb	r3, [r7, #13]
		UART_SendChar(HEX_CHARS[(ch >> 4)   % 0x10]);
 8000ef0:	7b7b      	ldrb	r3, [r7, #13]
 8000ef2:	091b      	lsrs	r3, r3, #4
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	4b0c      	ldr	r3, [pc, #48]	; (8000f2c <UART_SendBufHex+0x58>)
 8000efa:	5c9b      	ldrb	r3, [r3, r2]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff ffb7 	bl	8000e70 <UART_SendChar>
		UART_SendChar(HEX_CHARS[(ch & 0x0f) % 0x10]);
 8000f02:	7b7b      	ldrb	r3, [r7, #13]
 8000f04:	f003 030f 	and.w	r3, r3, #15
 8000f08:	4a08      	ldr	r2, [pc, #32]	; (8000f2c <UART_SendBufHex+0x58>)
 8000f0a:	5cd3      	ldrb	r3, [r2, r3]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff ffaf 	bl	8000e70 <UART_SendChar>
	for (i = 0; i < bufsize; i++) {
 8000f12:	89fb      	ldrh	r3, [r7, #14]
 8000f14:	3301      	adds	r3, #1
 8000f16:	81fb      	strh	r3, [r7, #14]
 8000f18:	89fa      	ldrh	r2, [r7, #14]
 8000f1a:	887b      	ldrh	r3, [r7, #2]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d3e2      	bcc.n	8000ee6 <UART_SendBufHex+0x12>
	}
}
 8000f20:	bf00      	nop
 8000f22:	bf00      	nop
 8000f24:	3710      	adds	r7, #16
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	08009c90 	.word	0x08009c90

08000f30 <UART_SendHex8>:
void UART_SendHex8(uint16_t num) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	80fb      	strh	r3, [r7, #6]
	UART_SendChar(HEX_CHARS[(num >> 4)   % 0x10]);
 8000f3a:	88fb      	ldrh	r3, [r7, #6]
 8000f3c:	091b      	lsrs	r3, r3, #4
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	f003 030f 	and.w	r3, r3, #15
 8000f44:	4a08      	ldr	r2, [pc, #32]	; (8000f68 <UART_SendHex8+0x38>)
 8000f46:	5cd3      	ldrb	r3, [r2, r3]
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff ff91 	bl	8000e70 <UART_SendChar>
	UART_SendChar(HEX_CHARS[(num & 0x0f) % 0x10]);
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	f003 030f 	and.w	r3, r3, #15
 8000f54:	4a04      	ldr	r2, [pc, #16]	; (8000f68 <UART_SendHex8+0x38>)
 8000f56:	5cd3      	ldrb	r3, [r2, r3]
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff ff89 	bl	8000e70 <UART_SendChar>
}
 8000f5e:	bf00      	nop
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	08009c90 	.word	0x08009c90

08000f6c <UART_SendInt>:

void UART_SendInt(int32_t num) {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b086      	sub	sp, #24
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
	char str[10]; // 10 chars max for INT32_MAX
	int i = 0;
 8000f74:	2300      	movs	r3, #0
 8000f76:	617b      	str	r3, [r7, #20]
	if (num < 0) {
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	da05      	bge.n	8000f8a <UART_SendInt+0x1e>
		UART_SendChar('-');
 8000f7e:	202d      	movs	r0, #45	; 0x2d
 8000f80:	f7ff ff76 	bl	8000e70 <UART_SendChar>
		num *= -1;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	425b      	negs	r3, r3
 8000f88:	607b      	str	r3, [r7, #4]
	}
	do str[i++] = (char) (num % 10 + '0'); while ((num /= 10) > 0);
 8000f8a:	687a      	ldr	r2, [r7, #4]
 8000f8c:	4b1b      	ldr	r3, [pc, #108]	; (8000ffc <UART_SendInt+0x90>)
 8000f8e:	fb83 1302 	smull	r1, r3, r3, r2
 8000f92:	1099      	asrs	r1, r3, #2
 8000f94:	17d3      	asrs	r3, r2, #31
 8000f96:	1ac9      	subs	r1, r1, r3
 8000f98:	460b      	mov	r3, r1
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	440b      	add	r3, r1
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	1ad1      	subs	r1, r2, r3
 8000fa2:	b2ca      	uxtb	r2, r1
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	1c59      	adds	r1, r3, #1
 8000fa8:	6179      	str	r1, [r7, #20]
 8000faa:	3230      	adds	r2, #48	; 0x30
 8000fac:	b2d2      	uxtb	r2, r2
 8000fae:	3318      	adds	r3, #24
 8000fb0:	443b      	add	r3, r7
 8000fb2:	f803 2c10 	strb.w	r2, [r3, #-16]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a10      	ldr	r2, [pc, #64]	; (8000ffc <UART_SendInt+0x90>)
 8000fba:	fb82 1203 	smull	r1, r2, r2, r3
 8000fbe:	1092      	asrs	r2, r2, #2
 8000fc0:	17db      	asrs	r3, r3, #31
 8000fc2:	1ad3      	subs	r3, r2, r3
 8000fc4:	607b      	str	r3, [r7, #4]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	dcde      	bgt.n	8000f8a <UART_SendInt+0x1e>
	for (i--; i >= 0; i--) UART_SendChar(str[i]);
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	3b01      	subs	r3, #1
 8000fd0:	617b      	str	r3, [r7, #20]
 8000fd2:	e00a      	b.n	8000fea <UART_SendInt+0x7e>
 8000fd4:	f107 0208 	add.w	r2, r7, #8
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	4413      	add	r3, r2
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff ff46 	bl	8000e70 <UART_SendChar>
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	3b01      	subs	r3, #1
 8000fe8:	617b      	str	r3, [r7, #20]
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	daf1      	bge.n	8000fd4 <UART_SendInt+0x68>
}
 8000ff0:	bf00      	nop
 8000ff2:	bf00      	nop
 8000ff4:	3718      	adds	r7, #24
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	66666667 	.word	0x66666667

08001000 <nRF24_TransmitPacket>:
// Function to transmit data packet
// input:
//   pBuf - pointer to the buffer with data to transmit
//   length - length of the data buffer in bytes
// return: one of nRF24_TX_xx values
nRF24_TXResult nRF24_TransmitPacket(uint8_t *pBuf, uint8_t length) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	70fb      	strb	r3, [r7, #3]
	volatile uint32_t wait = nRF24_WAIT_TIMEOUT;
 800100c:	4b21      	ldr	r3, [pc, #132]	; (8001094 <nRF24_TransmitPacket+0x94>)
 800100e:	60bb      	str	r3, [r7, #8]
	uint8_t status;

	// Deassert the CE pin (in case if it still high)
	nRF24_CE_L();
 8001010:	f7ff ff06 	bl	8000e20 <nRF24_CE_L>

	// Transfer a data from the specified buffer to the TX FIFO
	nRF24_WritePayload(pBuf, length);
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	4619      	mov	r1, r3
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f002 fc22 	bl	8003862 <nRF24_WritePayload>

	// Start a transmission by asserting CE pin (must be held at least 10us)
	nRF24_CE_H();
 800101e:	f7ff ff0d 	bl	8000e3c <nRF24_CE_H>
	// Poll the transceiver status register until one of the following flags will be set:
	//   TX_DS  - means the packet has been transmitted
	//   MAX_RT - means the maximum number of TX retransmits happened
	// note: this solution is far from perfect, better to use IRQ instead of polling the status
	do {
		status = nRF24_GetStatus();
 8001022:	f002 fbd8 	bl	80037d6 <nRF24_GetStatus>
 8001026:	4603      	mov	r3, r0
 8001028:	73fb      	strb	r3, [r7, #15]
		if (status & (nRF24_FLAG_TX_DS | nRF24_FLAG_MAX_RT)) {
 800102a:	7bfb      	ldrb	r3, [r7, #15]
 800102c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001030:	2b00      	cmp	r3, #0
 8001032:	d105      	bne.n	8001040 <nRF24_TransmitPacket+0x40>
			break;
		}
	} while (wait--);
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	1e5a      	subs	r2, r3, #1
 8001038:	60ba      	str	r2, [r7, #8]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d1f1      	bne.n	8001022 <nRF24_TransmitPacket+0x22>
 800103e:	e000      	b.n	8001042 <nRF24_TransmitPacket+0x42>
			break;
 8001040:	bf00      	nop

	// Deassert the CE pin (Standby-II --> Standby-I)
	nRF24_CE_L();
 8001042:	f7ff feed 	bl	8000e20 <nRF24_CE_L>

	if (!wait) {
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d101      	bne.n	8001050 <nRF24_TransmitPacket+0x50>
		// Timeout
		return nRF24_TX_TIMEOUT;
 800104c:	2302      	movs	r3, #2
 800104e:	e01d      	b.n	800108c <nRF24_TransmitPacket+0x8c>
	}

	// Check the flags in STATUS register
	UART_SendStr("[");
 8001050:	4811      	ldr	r0, [pc, #68]	; (8001098 <nRF24_TransmitPacket+0x98>)
 8001052:	f7ff ff1f 	bl	8000e94 <UART_SendStr>
	UART_SendHex8(status);
 8001056:	7bfb      	ldrb	r3, [r7, #15]
 8001058:	b29b      	uxth	r3, r3
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff ff68 	bl	8000f30 <UART_SendHex8>
	UART_SendStr("] ");
 8001060:	480e      	ldr	r0, [pc, #56]	; (800109c <nRF24_TransmitPacket+0x9c>)
 8001062:	f7ff ff17 	bl	8000e94 <UART_SendStr>

	// Clear pending IRQ flags
    nRF24_ClearIRQFlags();
 8001066:	f002 fbe7 	bl	8003838 <nRF24_ClearIRQFlags>

	if (status & nRF24_FLAG_MAX_RT) {
 800106a:	7bfb      	ldrb	r3, [r7, #15]
 800106c:	f003 0310 	and.w	r3, r3, #16
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <nRF24_TransmitPacket+0x78>
		// Auto retransmit counter exceeds the programmed maximum limit (FIFO is not removed)
		return nRF24_TX_MAXRT;
 8001074:	2303      	movs	r3, #3
 8001076:	e009      	b.n	800108c <nRF24_TransmitPacket+0x8c>
	}

	if (status & nRF24_FLAG_TX_DS) {
 8001078:	7bfb      	ldrb	r3, [r7, #15]
 800107a:	f003 0320 	and.w	r3, r3, #32
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <nRF24_TransmitPacket+0x86>
		// Successful transmission
		return nRF24_TX_SUCCESS;
 8001082:	2301      	movs	r3, #1
 8001084:	e002      	b.n	800108c <nRF24_TransmitPacket+0x8c>
	}

	// Some banana happens, a payload remains in the TX FIFO, flush it
	nRF24_FlushTX();
 8001086:	f002 fbc7 	bl	8003818 <nRF24_FlushTX>

	return nRF24_TX_ERROR;
 800108a:	2300      	movs	r3, #0
}
 800108c:	4618      	mov	r0, r3
 800108e:	3710      	adds	r7, #16
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	000fffff 	.word	0x000fffff
 8001098:	08009ca4 	.word	0x08009ca4
 800109c:	08009ca8 	.word	0x08009ca8

080010a0 <runRadio>:

#endif // DEMO_TX_



int runRadio(void) {
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b094      	sub	sp, #80	; 0x50
 80010a4:	af00      	add	r7, sp, #0
	UART_SendStr("\r\nDiscoF429 is online.\r\n");
 80010a6:	48ac      	ldr	r0, [pc, #688]	; (8001358 <runRadio+0x2b8>)
 80010a8:	f7ff fef4 	bl	8000e94 <UART_SendStr>

	// RX/TX disabled
	nRF24_CE_L();
 80010ac:	f7ff feb8 	bl	8000e20 <nRF24_CE_L>
	Delay_ms(100);
 80010b0:	2064      	movs	r0, #100	; 0x64
 80010b2:	f7ff fed1 	bl	8000e58 <Delay_ms>

	// Configure the nRF24L01+
	UART_SendStr("nRF24L01+ check: ");
 80010b6:	48a9      	ldr	r0, [pc, #676]	; (800135c <runRadio+0x2bc>)
 80010b8:	f7ff feec 	bl	8000e94 <UART_SendStr>
// #pragma clang diagnostic push
// #pragma clang diagnostic ignored "-Wmissing-noreturn"
	while (!nRF24_Check()) { // try indefinitely
 80010bc:	e007      	b.n	80010ce <runRadio+0x2e>
		UART_SendStr("FAIL\r\n");
 80010be:	48a8      	ldr	r0, [pc, #672]	; (8001360 <runRadio+0x2c0>)
 80010c0:	f7ff fee8 	bl	8000e94 <UART_SendStr>
		Toggle_LED();
 80010c4:	f7ff fefa 	bl	8000ebc <Toggle_LED>
		Delay_ms(50);
 80010c8:	2032      	movs	r0, #50	; 0x32
 80010ca:	f7ff fec5 	bl	8000e58 <Delay_ms>
	while (!nRF24_Check()) { // try indefinitely
 80010ce:	f002 f9d1 	bl	8003474 <nRF24_Check>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d0f2      	beq.n	80010be <runRadio+0x1e>
	}
	
// #pragma clang diagnostic pop
	UART_SendStr("OK\r\n");
 80010d8:	48a2      	ldr	r0, [pc, #648]	; (8001364 <runRadio+0x2c4>)
 80010da:	f7ff fedb 	bl	8000e94 <UART_SendStr>

	// Initialize the nRF24L01 to its default state
	nRF24_Init();
 80010de:	f002 f97c 	bl	80033da <nRF24_Init>
	//   - CRC scheme: 2 byte

    // The transmitter sends a 10-byte packets to the address 'ESB' with Auto-ACK (ShockBurst enabled)

    // Set RF channel
    nRF24_SetRFChannel(40);
 80010e2:	2028      	movs	r0, #40	; 0x28
 80010e4:	f002 faa1 	bl	800362a <nRF24_SetRFChannel>

    // Set data rate
    nRF24_SetDataRate(nRF24_DR_2Mbps);
 80010e8:	2008      	movs	r0, #8
 80010ea:	f002 fb3c 	bl	8003766 <nRF24_SetDataRate>

    // Set CRC scheme
    nRF24_SetCRCScheme(nRF24_CRC_2byte);
 80010ee:	200c      	movs	r0, #12
 80010f0:	f002 fa7a 	bl	80035e8 <nRF24_SetCRCScheme>

    // Set address width, its common for all pipes (RX and TX)
    nRF24_SetAddrWidth(3);
 80010f4:	2003      	movs	r0, #3
 80010f6:	f002 fac1 	bl	800367c <nRF24_SetAddrWidth>

    // Configure TX PIPE
    static const uint8_t nRF24_ADDR[] = { 'E', 'S', 'B' };
    nRF24_SetAddr(nRF24_PIPETX, nRF24_ADDR); // program TX address
 80010fa:	499b      	ldr	r1, [pc, #620]	; (8001368 <runRadio+0x2c8>)
 80010fc:	2006      	movs	r0, #6
 80010fe:	f002 facd 	bl	800369c <nRF24_SetAddr>
    nRF24_SetAddr(nRF24_PIPE0, nRF24_ADDR); // program address for pipe#0, must be same as TX (for Auto-ACK)
 8001102:	4999      	ldr	r1, [pc, #612]	; (8001368 <runRadio+0x2c8>)
 8001104:	2000      	movs	r0, #0
 8001106:	f002 fac9 	bl	800369c <nRF24_SetAddr>

    // Set TX power (maximum)
    nRF24_SetTXPower(nRF24_TXPWR_0dBm);
 800110a:	2006      	movs	r0, #6
 800110c:	f002 fb10 	bl	8003730 <nRF24_SetTXPower>

    // Configure auto retransmit: 10 retransmissions with pause of 2500s in between
    nRF24_SetAutoRetr(nRF24_ARD_2500us, 10);
 8001110:	210a      	movs	r1, #10
 8001112:	2009      	movs	r0, #9
 8001114:	f002 fa97 	bl	8003646 <nRF24_SetAutoRetr>

    // Enable Auto-ACK for pipe#0 (for ACK packets)
    nRF24_EnableAA(nRF24_PIPE0);
 8001118:	2000      	movs	r0, #0
 800111a:	f002 fb3f 	bl	800379c <nRF24_EnableAA>

    // Set operational mode (PTX == transmitter)
    nRF24_SetOperationalMode(nRF24_MODE_TX);
 800111e:	2000      	movs	r0, #0
 8001120:	f002 f9f5 	bl	800350e <nRF24_SetOperationalMode>

    // Clear any pending IRQ flags
    nRF24_ClearIRQFlags();
 8001124:	f002 fb88 	bl	8003838 <nRF24_ClearIRQFlags>

    // Enable DPL
    nRF24_SetDynamicPayloadLength(nRF24_DPL_ON);
 8001128:	2001      	movs	r0, #1
 800112a:	f002 fa11 	bl	8003550 <nRF24_SetDynamicPayloadLength>
	nRF24_SetPayloadWithAck(1);
 800112e:	2001      	movs	r0, #1
 8001130:	f002 fa38 	bl	80035a4 <nRF24_SetPayloadWithAck>


	// Wake the transceiver
    nRF24_SetPowerMode(nRF24_PWR_UP);
 8001134:	2002      	movs	r0, #2
 8001136:	f002 f9cb 	bl	80034d0 <nRF24_SetPowerMode>


    // Some variables
    uint32_t packets_lost = 0; // global counter of lost packets
 800113a:	2300      	movs	r3, #0
 800113c:	64fb      	str	r3, [r7, #76]	; 0x4c
    uint8_t otx_plos_cnt; // lost packet count
	uint8_t otx_arc_cnt; // retransmit count


    // The main loop
    j = 0;
 800113e:	4b8b      	ldr	r3, [pc, #556]	; (800136c <runRadio+0x2cc>)
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
// #pragma clang diagnostic push
// #pragma clang diagnostic ignored "-Wmissing-noreturn"
    BSP_LCD_Clear(LCD_COLOR_BLACK);
 8001144:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001148:	f001 fb70 	bl	800282c <BSP_LCD_Clear>
    /* Set Menu font */
    BSP_LCD_SetFont(&Font16);
 800114c:	4888      	ldr	r0, [pc, #544]	; (8001370 <runRadio+0x2d0>)
 800114e:	f001 fb3d 	bl	80027cc <BSP_LCD_SetFont>

    /* Set Text color */
    BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001152:	f04f 30ff 	mov.w	r0, #4294967295
 8001156:	f001 fb07 	bl	8002768 <BSP_LCD_SetTextColor>
    uint8_t nrow=0;
 800115a:	2300      	movs	r3, #0
 800115c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b

    while (1) {
// #pragma clang diagnostic pop

		payload_length = (uint8_t)(2 + (j + j /10)% 7);
 8001160:	4b82      	ldr	r3, [pc, #520]	; (800136c <runRadio+0x2cc>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a83      	ldr	r2, [pc, #524]	; (8001374 <runRadio+0x2d4>)
 8001166:	fba2 2303 	umull	r2, r3, r2, r3
 800116a:	08da      	lsrs	r2, r3, #3
 800116c:	4b7f      	ldr	r3, [pc, #508]	; (800136c <runRadio+0x2cc>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	441a      	add	r2, r3
 8001172:	4b81      	ldr	r3, [pc, #516]	; (8001378 <runRadio+0x2d8>)
 8001174:	fba3 1302 	umull	r1, r3, r3, r2
 8001178:	1ad1      	subs	r1, r2, r3
 800117a:	0849      	lsrs	r1, r1, #1
 800117c:	440b      	add	r3, r1
 800117e:	0899      	lsrs	r1, r3, #2
 8001180:	460b      	mov	r3, r1
 8001182:	00db      	lsls	r3, r3, #3
 8001184:	1a5b      	subs	r3, r3, r1
 8001186:	1ad1      	subs	r1, r2, r3
 8001188:	b2cb      	uxtb	r3, r1
 800118a:	3302      	adds	r3, #2
 800118c:	b2da      	uxtb	r2, r3
 800118e:	4b7b      	ldr	r3, [pc, #492]	; (800137c <runRadio+0x2dc>)
 8001190:	701a      	strb	r2, [r3, #0]

		// Prepare data packet
    	for (i = 0; i < payload_length; i++) {
 8001192:	4b7b      	ldr	r3, [pc, #492]	; (8001380 <runRadio+0x2e0>)
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	e015      	b.n	80011c6 <runRadio+0x126>
    		nRF24_payload[i] = (uint8_t) j++;
 800119a:	4b74      	ldr	r3, [pc, #464]	; (800136c <runRadio+0x2cc>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	1c5a      	adds	r2, r3, #1
 80011a0:	4972      	ldr	r1, [pc, #456]	; (800136c <runRadio+0x2cc>)
 80011a2:	600a      	str	r2, [r1, #0]
 80011a4:	4a76      	ldr	r2, [pc, #472]	; (8001380 <runRadio+0x2e0>)
 80011a6:	6812      	ldr	r2, [r2, #0]
 80011a8:	b2d9      	uxtb	r1, r3
 80011aa:	4b76      	ldr	r3, [pc, #472]	; (8001384 <runRadio+0x2e4>)
 80011ac:	5499      	strb	r1, [r3, r2]
    		if (j > 0x000000FF) j = 0;
 80011ae:	4b6f      	ldr	r3, [pc, #444]	; (800136c <runRadio+0x2cc>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2bff      	cmp	r3, #255	; 0xff
 80011b4:	d902      	bls.n	80011bc <runRadio+0x11c>
 80011b6:	4b6d      	ldr	r3, [pc, #436]	; (800136c <runRadio+0x2cc>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
    	for (i = 0; i < payload_length; i++) {
 80011bc:	4b70      	ldr	r3, [pc, #448]	; (8001380 <runRadio+0x2e0>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	3301      	adds	r3, #1
 80011c2:	4a6f      	ldr	r2, [pc, #444]	; (8001380 <runRadio+0x2e0>)
 80011c4:	6013      	str	r3, [r2, #0]
 80011c6:	4b6d      	ldr	r3, [pc, #436]	; (800137c <runRadio+0x2dc>)
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	461a      	mov	r2, r3
 80011cc:	4b6c      	ldr	r3, [pc, #432]	; (8001380 <runRadio+0x2e0>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d8e2      	bhi.n	800119a <runRadio+0xfa>
    	}

    	// Print a payload
    	UART_SendStr("PAYLOAD:>");
 80011d4:	486c      	ldr	r0, [pc, #432]	; (8001388 <runRadio+0x2e8>)
 80011d6:	f7ff fe5d 	bl	8000e94 <UART_SendStr>
    	UART_SendBufHex((char *)nRF24_payload, payload_length);
 80011da:	4b68      	ldr	r3, [pc, #416]	; (800137c <runRadio+0x2dc>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	b29b      	uxth	r3, r3
 80011e0:	4619      	mov	r1, r3
 80011e2:	4868      	ldr	r0, [pc, #416]	; (8001384 <runRadio+0x2e4>)
 80011e4:	f7ff fe76 	bl	8000ed4 <UART_SendBufHex>
    	UART_SendStr("< ... TX: ");
 80011e8:	4868      	ldr	r0, [pc, #416]	; (800138c <runRadio+0x2ec>)
 80011ea:	f7ff fe53 	bl	8000e94 <UART_SendStr>

        uint8_t *buf=nRF24_payload;
 80011ee:	4b65      	ldr	r3, [pc, #404]	; (8001384 <runRadio+0x2e4>)
 80011f0:	647b      	str	r3, [r7, #68]	; 0x44
        uint8_t str[64]={0};
 80011f2:	2300      	movs	r3, #0
 80011f4:	603b      	str	r3, [r7, #0]
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	223c      	movs	r2, #60	; 0x3c
 80011fa:	2100      	movs	r1, #0
 80011fc:	4618      	mov	r0, r3
 80011fe:	f008 fd2b 	bl	8009c58 <memset>
        for (i = 0; i < payload_length; i++) {
 8001202:	4b5f      	ldr	r3, [pc, #380]	; (8001380 <runRadio+0x2e0>)
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	e026      	b.n	8001258 <runRadio+0x1b8>
            uint8_t ch = *buf++;
 800120a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800120c:	1c5a      	adds	r2, r3, #1
 800120e:	647a      	str	r2, [r7, #68]	; 0x44
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
            str[2*i  ]=HEX_CHARS[(ch >> 4) % 0x10];
 8001216:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800121a:	091b      	lsrs	r3, r3, #4
 800121c:	b2db      	uxtb	r3, r3
 800121e:	4619      	mov	r1, r3
 8001220:	4b57      	ldr	r3, [pc, #348]	; (8001380 <runRadio+0x2e0>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	4a5a      	ldr	r2, [pc, #360]	; (8001390 <runRadio+0x2f0>)
 8001228:	5c52      	ldrb	r2, [r2, r1]
 800122a:	3350      	adds	r3, #80	; 0x50
 800122c:	443b      	add	r3, r7
 800122e:	f803 2c50 	strb.w	r2, [r3, #-80]
            str[2*i+1]=HEX_CHARS[(ch & 0x0f) % 0x10];
 8001232:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001236:	f003 020f 	and.w	r2, r3, #15
 800123a:	4b51      	ldr	r3, [pc, #324]	; (8001380 <runRadio+0x2e0>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	3301      	adds	r3, #1
 8001242:	4953      	ldr	r1, [pc, #332]	; (8001390 <runRadio+0x2f0>)
 8001244:	5c8a      	ldrb	r2, [r1, r2]
 8001246:	3350      	adds	r3, #80	; 0x50
 8001248:	443b      	add	r3, r7
 800124a:	f803 2c50 	strb.w	r2, [r3, #-80]
        for (i = 0; i < payload_length; i++) {
 800124e:	4b4c      	ldr	r3, [pc, #304]	; (8001380 <runRadio+0x2e0>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	3301      	adds	r3, #1
 8001254:	4a4a      	ldr	r2, [pc, #296]	; (8001380 <runRadio+0x2e0>)
 8001256:	6013      	str	r3, [r2, #0]
 8001258:	4b48      	ldr	r3, [pc, #288]	; (800137c <runRadio+0x2dc>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	461a      	mov	r2, r3
 800125e:	4b48      	ldr	r3, [pc, #288]	; (8001380 <runRadio+0x2e0>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	429a      	cmp	r2, r3
 8001264:	d8d1      	bhi.n	800120a <runRadio+0x16a>
        }

        /* Display message */
        if (nrow>=20) {
 8001266:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800126a:	2b13      	cmp	r3, #19
 800126c:	d906      	bls.n	800127c <runRadio+0x1dc>
        	BSP_LCD_Clear(LCD_COLOR_BLACK);
 800126e:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001272:	f001 fadb 	bl	800282c <BSP_LCD_Clear>
        	nrow=0;
 8001276:	2300      	movs	r3, #0
 8001278:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
        }
        BSP_LCD_DisplayStringAtLine(nrow++, (uint8_t*)str);
 800127c:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001280:	1c5a      	adds	r2, r3, #1
 8001282:	f887 204b 	strb.w	r2, [r7, #75]	; 0x4b
 8001286:	b29b      	uxth	r3, r3
 8001288:	463a      	mov	r2, r7
 800128a:	4611      	mov	r1, r2
 800128c:	4618      	mov	r0, r3
 800128e:	f001 fbf7 	bl	8002a80 <BSP_LCD_DisplayStringAtLine>

    	// Transmit a packet
    	tx_res = nRF24_TransmitPacket(nRF24_payload, payload_length);
 8001292:	4b3a      	ldr	r3, [pc, #232]	; (800137c <runRadio+0x2dc>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	4619      	mov	r1, r3
 8001298:	483a      	ldr	r0, [pc, #232]	; (8001384 <runRadio+0x2e4>)
 800129a:	f7ff feb1 	bl	8001000 <nRF24_TransmitPacket>
 800129e:	4603      	mov	r3, r0
 80012a0:	461a      	mov	r2, r3
 80012a2:	4b3c      	ldr	r3, [pc, #240]	; (8001394 <runRadio+0x2f4>)
 80012a4:	701a      	strb	r2, [r3, #0]
		otx = nRF24_GetRetransmitCounters();
 80012a6:	f002 fa9e 	bl	80037e6 <nRF24_GetRetransmitCounters>
 80012aa:	4603      	mov	r3, r0
 80012ac:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		nRF24_ReadPayloadDpl(nRF24_payload, &payload_length );
 80012b0:	4932      	ldr	r1, [pc, #200]	; (800137c <runRadio+0x2dc>)
 80012b2:	4834      	ldr	r0, [pc, #208]	; (8001384 <runRadio+0x2e4>)
 80012b4:	f002 fb42 	bl	800393c <nRF24_ReadPayloadDpl>
		otx_plos_cnt = (otx & nRF24_MASK_PLOS_CNT) >> 4; // packets lost counter
 80012b8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80012bc:	091b      	lsrs	r3, r3, #4
 80012be:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
		otx_arc_cnt  = (otx & nRF24_MASK_ARC_CNT); // auto retransmissions counter
 80012c2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80012c6:	f003 030f 	and.w	r3, r3, #15
 80012ca:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
    	switch (tx_res) {
 80012ce:	4b31      	ldr	r3, [pc, #196]	; (8001394 <runRadio+0x2f4>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	2b03      	cmp	r3, #3
 80012d4:	d00e      	beq.n	80012f4 <runRadio+0x254>
 80012d6:	2b03      	cmp	r3, #3
 80012d8:	dc17      	bgt.n	800130a <runRadio+0x26a>
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d002      	beq.n	80012e4 <runRadio+0x244>
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d004      	beq.n	80012ec <runRadio+0x24c>
 80012e2:	e012      	b.n	800130a <runRadio+0x26a>
			case nRF24_TX_SUCCESS:
				UART_SendStr("OK");
 80012e4:	482c      	ldr	r0, [pc, #176]	; (8001398 <runRadio+0x2f8>)
 80012e6:	f7ff fdd5 	bl	8000e94 <UART_SendStr>
				break;
 80012ea:	e012      	b.n	8001312 <runRadio+0x272>
			case nRF24_TX_TIMEOUT:
				UART_SendStr("TIMEOUT");
 80012ec:	482b      	ldr	r0, [pc, #172]	; (800139c <runRadio+0x2fc>)
 80012ee:	f7ff fdd1 	bl	8000e94 <UART_SendStr>
				break;
 80012f2:	e00e      	b.n	8001312 <runRadio+0x272>
			case nRF24_TX_MAXRT:
				UART_SendStr("MAX RETRANSMIT");
 80012f4:	482a      	ldr	r0, [pc, #168]	; (80013a0 <runRadio+0x300>)
 80012f6:	f7ff fdcd 	bl	8000e94 <UART_SendStr>
				packets_lost += otx_plos_cnt;
 80012fa:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80012fe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001300:	4413      	add	r3, r2
 8001302:	64fb      	str	r3, [r7, #76]	; 0x4c
				nRF24_ResetPLOS();
 8001304:	f002 fa77 	bl	80037f6 <nRF24_ResetPLOS>
				break;
 8001308:	e003      	b.n	8001312 <runRadio+0x272>
			default:
				UART_SendStr("ERROR");
 800130a:	4826      	ldr	r0, [pc, #152]	; (80013a4 <runRadio+0x304>)
 800130c:	f7ff fdc2 	bl	8000e94 <UART_SendStr>
				break;
 8001310:	bf00      	nop
		}
		UART_SendStr("   ACK_PAYLOAD=>");
 8001312:	4825      	ldr	r0, [pc, #148]	; (80013a8 <runRadio+0x308>)
 8001314:	f7ff fdbe 	bl	8000e94 <UART_SendStr>
    	UART_SendBufHex((char *) nRF24_payload, payload_length);
 8001318:	4b18      	ldr	r3, [pc, #96]	; (800137c <runRadio+0x2dc>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	b29b      	uxth	r3, r3
 800131e:	4619      	mov	r1, r3
 8001320:	4818      	ldr	r0, [pc, #96]	; (8001384 <runRadio+0x2e4>)
 8001322:	f7ff fdd7 	bl	8000ed4 <UART_SendBufHex>
    	UART_SendStr("<   ARC=");
 8001326:	4821      	ldr	r0, [pc, #132]	; (80013ac <runRadio+0x30c>)
 8001328:	f7ff fdb4 	bl	8000e94 <UART_SendStr>
		UART_SendInt(otx_arc_cnt);
 800132c:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff fe1b 	bl	8000f6c <UART_SendInt>
		UART_SendStr(" LOST=");
 8001336:	481e      	ldr	r0, [pc, #120]	; (80013b0 <runRadio+0x310>)
 8001338:	f7ff fdac 	bl	8000e94 <UART_SendStr>
		UART_SendInt(packets_lost);
 800133c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff fe14 	bl	8000f6c <UART_SendInt>
		UART_SendStr("\r\n");
 8001344:	481b      	ldr	r0, [pc, #108]	; (80013b4 <runRadio+0x314>)
 8001346:	f7ff fda5 	bl	8000e94 <UART_SendStr>

    	// Wait ~0.5s
    	Delay_ms(500);
 800134a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800134e:	f7ff fd83 	bl	8000e58 <Delay_ms>
		Toggle_LED();
 8001352:	f7ff fdb3 	bl	8000ebc <Toggle_LED>
    while (1) {
 8001356:	e703      	b.n	8001160 <runRadio+0xc0>
 8001358:	08009cac 	.word	0x08009cac
 800135c:	08009cc8 	.word	0x08009cc8
 8001360:	08009cdc 	.word	0x08009cdc
 8001364:	08009ce4 	.word	0x08009ce4
 8001368:	08009d5c 	.word	0x08009d5c
 800136c:	2000065c 	.word	0x2000065c
 8001370:	20000050 	.word	0x20000050
 8001374:	cccccccd 	.word	0xcccccccd
 8001378:	24924925 	.word	0x24924925
 800137c:	20000660 	.word	0x20000660
 8001380:	20000658 	.word	0x20000658
 8001384:	20000638 	.word	0x20000638
 8001388:	08009cec 	.word	0x08009cec
 800138c:	08009cf8 	.word	0x08009cf8
 8001390:	08009c90 	.word	0x08009c90
 8001394:	20000661 	.word	0x20000661
 8001398:	08009d04 	.word	0x08009d04
 800139c:	08009d08 	.word	0x08009d08
 80013a0:	08009d10 	.word	0x08009d10
 80013a4:	08009d20 	.word	0x08009d20
 80013a8:	08009d28 	.word	0x08009d28
 80013ac:	08009d3c 	.word	0x08009d3c
 80013b0:	08009d48 	.word	0x08009d48
 80013b4:	08009d50 	.word	0x08009d50

080013b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	607b      	str	r3, [r7, #4]
 80013c2:	4b10      	ldr	r3, [pc, #64]	; (8001404 <HAL_MspInit+0x4c>)
 80013c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013c6:	4a0f      	ldr	r2, [pc, #60]	; (8001404 <HAL_MspInit+0x4c>)
 80013c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013cc:	6453      	str	r3, [r2, #68]	; 0x44
 80013ce:	4b0d      	ldr	r3, [pc, #52]	; (8001404 <HAL_MspInit+0x4c>)
 80013d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013d6:	607b      	str	r3, [r7, #4]
 80013d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	603b      	str	r3, [r7, #0]
 80013de:	4b09      	ldr	r3, [pc, #36]	; (8001404 <HAL_MspInit+0x4c>)
 80013e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e2:	4a08      	ldr	r2, [pc, #32]	; (8001404 <HAL_MspInit+0x4c>)
 80013e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e8:	6413      	str	r3, [r2, #64]	; 0x40
 80013ea:	4b06      	ldr	r3, [pc, #24]	; (8001404 <HAL_MspInit+0x4c>)
 80013ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f2:	603b      	str	r3, [r7, #0]
 80013f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	40023800 	.word	0x40023800

08001408 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a0b      	ldr	r2, [pc, #44]	; (8001444 <HAL_CRC_MspInit+0x3c>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d10d      	bne.n	8001436 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	60fb      	str	r3, [r7, #12]
 800141e:	4b0a      	ldr	r3, [pc, #40]	; (8001448 <HAL_CRC_MspInit+0x40>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	4a09      	ldr	r2, [pc, #36]	; (8001448 <HAL_CRC_MspInit+0x40>)
 8001424:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001428:	6313      	str	r3, [r2, #48]	; 0x30
 800142a:	4b07      	ldr	r3, [pc, #28]	; (8001448 <HAL_CRC_MspInit+0x40>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001436:	bf00      	nop
 8001438:	3714      	adds	r7, #20
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	40023000 	.word	0x40023000
 8001448:	40023800 	.word	0x40023800

0800144c <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 800144c:	b480      	push	{r7}
 800144e:	b085      	sub	sp, #20
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a0b      	ldr	r2, [pc, #44]	; (8001488 <HAL_DMA2D_MspInit+0x3c>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d10d      	bne.n	800147a <HAL_DMA2D_MspInit+0x2e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	4b0a      	ldr	r3, [pc, #40]	; (800148c <HAL_DMA2D_MspInit+0x40>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	4a09      	ldr	r2, [pc, #36]	; (800148c <HAL_DMA2D_MspInit+0x40>)
 8001468:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800146c:	6313      	str	r3, [r2, #48]	; 0x30
 800146e:	4b07      	ldr	r3, [pc, #28]	; (800148c <HAL_DMA2D_MspInit+0x40>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 800147a:	bf00      	nop
 800147c:	3714      	adds	r7, #20
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	4002b000 	.word	0x4002b000
 800148c:	40023800 	.word	0x40023800

08001490 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08a      	sub	sp, #40	; 0x28
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001498:	f107 0314 	add.w	r3, r7, #20
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]
 80014a6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a29      	ldr	r2, [pc, #164]	; (8001554 <HAL_I2C_MspInit+0xc4>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d14b      	bne.n	800154a <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	613b      	str	r3, [r7, #16]
 80014b6:	4b28      	ldr	r3, [pc, #160]	; (8001558 <HAL_I2C_MspInit+0xc8>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ba:	4a27      	ldr	r2, [pc, #156]	; (8001558 <HAL_I2C_MspInit+0xc8>)
 80014bc:	f043 0304 	orr.w	r3, r3, #4
 80014c0:	6313      	str	r3, [r2, #48]	; 0x30
 80014c2:	4b25      	ldr	r3, [pc, #148]	; (8001558 <HAL_I2C_MspInit+0xc8>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	f003 0304 	and.w	r3, r3, #4
 80014ca:	613b      	str	r3, [r7, #16]
 80014cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	60fb      	str	r3, [r7, #12]
 80014d2:	4b21      	ldr	r3, [pc, #132]	; (8001558 <HAL_I2C_MspInit+0xc8>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d6:	4a20      	ldr	r2, [pc, #128]	; (8001558 <HAL_I2C_MspInit+0xc8>)
 80014d8:	f043 0301 	orr.w	r3, r3, #1
 80014dc:	6313      	str	r3, [r2, #48]	; 0x30
 80014de:	4b1e      	ldr	r3, [pc, #120]	; (8001558 <HAL_I2C_MspInit+0xc8>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	f003 0301 	and.w	r3, r3, #1
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80014ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014f0:	2312      	movs	r3, #18
 80014f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014f4:	2301      	movs	r3, #1
 80014f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f8:	2300      	movs	r3, #0
 80014fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80014fc:	2304      	movs	r3, #4
 80014fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001500:	f107 0314 	add.w	r3, r7, #20
 8001504:	4619      	mov	r1, r3
 8001506:	4815      	ldr	r0, [pc, #84]	; (800155c <HAL_I2C_MspInit+0xcc>)
 8001508:	f002 ffd6 	bl	80044b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 800150c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001510:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001512:	2312      	movs	r3, #18
 8001514:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001516:	2301      	movs	r3, #1
 8001518:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800151a:	2300      	movs	r3, #0
 800151c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800151e:	2304      	movs	r3, #4
 8001520:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001522:	f107 0314 	add.w	r3, r7, #20
 8001526:	4619      	mov	r1, r3
 8001528:	480d      	ldr	r0, [pc, #52]	; (8001560 <HAL_I2C_MspInit+0xd0>)
 800152a:	f002 ffc5 	bl	80044b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	60bb      	str	r3, [r7, #8]
 8001532:	4b09      	ldr	r3, [pc, #36]	; (8001558 <HAL_I2C_MspInit+0xc8>)
 8001534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001536:	4a08      	ldr	r2, [pc, #32]	; (8001558 <HAL_I2C_MspInit+0xc8>)
 8001538:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800153c:	6413      	str	r3, [r2, #64]	; 0x40
 800153e:	4b06      	ldr	r3, [pc, #24]	; (8001558 <HAL_I2C_MspInit+0xc8>)
 8001540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001542:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001546:	60bb      	str	r3, [r7, #8]
 8001548:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800154a:	bf00      	nop
 800154c:	3728      	adds	r7, #40	; 0x28
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40005c00 	.word	0x40005c00
 8001558:	40023800 	.word	0x40023800
 800155c:	40020800 	.word	0x40020800
 8001560:	40020000 	.word	0x40020000

08001564 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b09a      	sub	sp, #104	; 0x68
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800156c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
 8001576:	609a      	str	r2, [r3, #8]
 8001578:	60da      	str	r2, [r3, #12]
 800157a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800157c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001580:	2230      	movs	r2, #48	; 0x30
 8001582:	2100      	movs	r1, #0
 8001584:	4618      	mov	r0, r3
 8001586:	f008 fb67 	bl	8009c58 <memset>
  if(hltdc->Instance==LTDC)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a81      	ldr	r2, [pc, #516]	; (8001794 <HAL_LTDC_MspInit+0x230>)
 8001590:	4293      	cmp	r3, r2
 8001592:	f040 80fa 	bne.w	800178a <HAL_LTDC_MspInit+0x226>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001596:	2308      	movs	r3, #8
 8001598:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 800159a:	2332      	movs	r3, #50	; 0x32
 800159c:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800159e:	2302      	movs	r3, #2
 80015a0:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80015a2:	2300      	movs	r3, #0
 80015a4:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015aa:	4618      	mov	r0, r3
 80015ac:	f005 fdca 	bl	8007144 <HAL_RCCEx_PeriphCLKConfig>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 80015b6:	f7ff fc2d 	bl	8000e14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
 80015be:	4b76      	ldr	r3, [pc, #472]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 80015c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c2:	4a75      	ldr	r2, [pc, #468]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 80015c4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80015c8:	6453      	str	r3, [r2, #68]	; 0x44
 80015ca:	4b73      	ldr	r3, [pc, #460]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 80015cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ce:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80015d2:	623b      	str	r3, [r7, #32]
 80015d4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	61fb      	str	r3, [r7, #28]
 80015da:	4b6f      	ldr	r3, [pc, #444]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	4a6e      	ldr	r2, [pc, #440]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 80015e0:	f043 0320 	orr.w	r3, r3, #32
 80015e4:	6313      	str	r3, [r2, #48]	; 0x30
 80015e6:	4b6c      	ldr	r3, [pc, #432]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	f003 0320 	and.w	r3, r3, #32
 80015ee:	61fb      	str	r3, [r7, #28]
 80015f0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	61bb      	str	r3, [r7, #24]
 80015f6:	4b68      	ldr	r3, [pc, #416]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fa:	4a67      	ldr	r2, [pc, #412]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	6313      	str	r3, [r2, #48]	; 0x30
 8001602:	4b65      	ldr	r3, [pc, #404]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	61bb      	str	r3, [r7, #24]
 800160c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800160e:	2300      	movs	r3, #0
 8001610:	617b      	str	r3, [r7, #20]
 8001612:	4b61      	ldr	r3, [pc, #388]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	4a60      	ldr	r2, [pc, #384]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 8001618:	f043 0302 	orr.w	r3, r3, #2
 800161c:	6313      	str	r3, [r2, #48]	; 0x30
 800161e:	4b5e      	ldr	r3, [pc, #376]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	617b      	str	r3, [r7, #20]
 8001628:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	613b      	str	r3, [r7, #16]
 800162e:	4b5a      	ldr	r3, [pc, #360]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	4a59      	ldr	r2, [pc, #356]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 8001634:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001638:	6313      	str	r3, [r2, #48]	; 0x30
 800163a:	4b57      	ldr	r3, [pc, #348]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001642:	613b      	str	r3, [r7, #16]
 8001644:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	4b53      	ldr	r3, [pc, #332]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	4a52      	ldr	r2, [pc, #328]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 8001650:	f043 0304 	orr.w	r3, r3, #4
 8001654:	6313      	str	r3, [r2, #48]	; 0x30
 8001656:	4b50      	ldr	r3, [pc, #320]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165a:	f003 0304 	and.w	r3, r3, #4
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	60bb      	str	r3, [r7, #8]
 8001666:	4b4c      	ldr	r3, [pc, #304]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	4a4b      	ldr	r2, [pc, #300]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 800166c:	f043 0308 	orr.w	r3, r3, #8
 8001670:	6313      	str	r3, [r2, #48]	; 0x30
 8001672:	4b49      	ldr	r3, [pc, #292]	; (8001798 <HAL_LTDC_MspInit+0x234>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001676:	f003 0308 	and.w	r3, r3, #8
 800167a:	60bb      	str	r3, [r7, #8]
 800167c:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 800167e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001682:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001684:	2302      	movs	r3, #2
 8001686:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168c:	2300      	movs	r3, #0
 800168e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001690:	230e      	movs	r3, #14
 8001692:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001694:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001698:	4619      	mov	r1, r3
 800169a:	4840      	ldr	r0, [pc, #256]	; (800179c <HAL_LTDC_MspInit+0x238>)
 800169c:	f002 ff0c 	bl	80044b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 80016a0:	f641 0358 	movw	r3, #6232	; 0x1858
 80016a4:	657b      	str	r3, [r7, #84]	; 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a6:	2302      	movs	r3, #2
 80016a8:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016aa:	2300      	movs	r3, #0
 80016ac:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ae:	2300      	movs	r3, #0
 80016b0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80016b2:	230e      	movs	r3, #14
 80016b4:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80016ba:	4619      	mov	r1, r3
 80016bc:	4838      	ldr	r0, [pc, #224]	; (80017a0 <HAL_LTDC_MspInit+0x23c>)
 80016be:	f002 fefb 	bl	80044b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 80016c2:	2303      	movs	r3, #3
 80016c4:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c6:	2302      	movs	r3, #2
 80016c8:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	2300      	movs	r3, #0
 80016cc:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ce:	2300      	movs	r3, #0
 80016d0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80016d2:	2309      	movs	r3, #9
 80016d4:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80016da:	4619      	mov	r1, r3
 80016dc:	4831      	ldr	r0, [pc, #196]	; (80017a4 <HAL_LTDC_MspInit+0x240>)
 80016de:	f002 feeb 	bl	80044b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80016e2:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80016e6:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e8:	2302      	movs	r3, #2
 80016ea:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f0:	2300      	movs	r3, #0
 80016f2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80016f4:	230e      	movs	r3, #14
 80016f6:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80016fc:	4619      	mov	r1, r3
 80016fe:	4829      	ldr	r0, [pc, #164]	; (80017a4 <HAL_LTDC_MspInit+0x240>)
 8001700:	f002 feda 	bl	80044b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001704:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8001708:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170a:	2302      	movs	r3, #2
 800170c:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001712:	2300      	movs	r3, #0
 8001714:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001716:	230e      	movs	r3, #14
 8001718:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800171a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800171e:	4619      	mov	r1, r3
 8001720:	4821      	ldr	r0, [pc, #132]	; (80017a8 <HAL_LTDC_MspInit+0x244>)
 8001722:	f002 fec9 	bl	80044b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001726:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 800172a:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172c:	2302      	movs	r3, #2
 800172e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001734:	2300      	movs	r3, #0
 8001736:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001738:	230e      	movs	r3, #14
 800173a:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800173c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001740:	4619      	mov	r1, r3
 8001742:	481a      	ldr	r0, [pc, #104]	; (80017ac <HAL_LTDC_MspInit+0x248>)
 8001744:	f002 feb8 	bl	80044b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001748:	2348      	movs	r3, #72	; 0x48
 800174a:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174c:	2302      	movs	r3, #2
 800174e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001750:	2300      	movs	r3, #0
 8001752:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001754:	2300      	movs	r3, #0
 8001756:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001758:	230e      	movs	r3, #14
 800175a:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800175c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001760:	4619      	mov	r1, r3
 8001762:	4813      	ldr	r0, [pc, #76]	; (80017b0 <HAL_LTDC_MspInit+0x24c>)
 8001764:	f002 fea8 	bl	80044b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001768:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800176c:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176e:	2302      	movs	r3, #2
 8001770:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	2300      	movs	r3, #0
 8001774:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001776:	2300      	movs	r3, #0
 8001778:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800177a:	2309      	movs	r3, #9
 800177c:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800177e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001782:	4619      	mov	r1, r3
 8001784:	4808      	ldr	r0, [pc, #32]	; (80017a8 <HAL_LTDC_MspInit+0x244>)
 8001786:	f002 fe97 	bl	80044b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 800178a:	bf00      	nop
 800178c:	3768      	adds	r7, #104	; 0x68
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40016800 	.word	0x40016800
 8001798:	40023800 	.word	0x40023800
 800179c:	40021400 	.word	0x40021400
 80017a0:	40020000 	.word	0x40020000
 80017a4:	40020400 	.word	0x40020400
 80017a8:	40021800 	.word	0x40021800
 80017ac:	40020800 	.word	0x40020800
 80017b0:	40020c00 	.word	0x40020c00

080017b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08c      	sub	sp, #48	; 0x30
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017bc:	f107 031c 	add.w	r3, r7, #28
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	60da      	str	r2, [r3, #12]
 80017ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a42      	ldr	r2, [pc, #264]	; (80018dc <HAL_SPI_MspInit+0x128>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d14b      	bne.n	800186e <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	61bb      	str	r3, [r7, #24]
 80017da:	4b41      	ldr	r3, [pc, #260]	; (80018e0 <HAL_SPI_MspInit+0x12c>)
 80017dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017de:	4a40      	ldr	r2, [pc, #256]	; (80018e0 <HAL_SPI_MspInit+0x12c>)
 80017e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017e4:	6413      	str	r3, [r2, #64]	; 0x40
 80017e6:	4b3e      	ldr	r3, [pc, #248]	; (80018e0 <HAL_SPI_MspInit+0x12c>)
 80017e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80017ee:	61bb      	str	r3, [r7, #24]
 80017f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017f2:	2300      	movs	r3, #0
 80017f4:	617b      	str	r3, [r7, #20]
 80017f6:	4b3a      	ldr	r3, [pc, #232]	; (80018e0 <HAL_SPI_MspInit+0x12c>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fa:	4a39      	ldr	r2, [pc, #228]	; (80018e0 <HAL_SPI_MspInit+0x12c>)
 80017fc:	f043 0304 	orr.w	r3, r3, #4
 8001800:	6313      	str	r3, [r2, #48]	; 0x30
 8001802:	4b37      	ldr	r3, [pc, #220]	; (80018e0 <HAL_SPI_MspInit+0x12c>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001806:	f003 0304 	and.w	r3, r3, #4
 800180a:	617b      	str	r3, [r7, #20]
 800180c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	613b      	str	r3, [r7, #16]
 8001812:	4b33      	ldr	r3, [pc, #204]	; (80018e0 <HAL_SPI_MspInit+0x12c>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	4a32      	ldr	r2, [pc, #200]	; (80018e0 <HAL_SPI_MspInit+0x12c>)
 8001818:	f043 0302 	orr.w	r3, r3, #2
 800181c:	6313      	str	r3, [r2, #48]	; 0x30
 800181e:	4b30      	ldr	r3, [pc, #192]	; (80018e0 <HAL_SPI_MspInit+0x12c>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001822:	f003 0302 	and.w	r3, r3, #2
 8001826:	613b      	str	r3, [r7, #16]
 8001828:	693b      	ldr	r3, [r7, #16]
    /**SPI3 GPIO Configuration
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    PB3     ------> SPI3_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800182a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800182e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001830:	2302      	movs	r3, #2
 8001832:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001834:	2300      	movs	r3, #0
 8001836:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001838:	2303      	movs	r3, #3
 800183a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800183c:	2306      	movs	r3, #6
 800183e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001840:	f107 031c 	add.w	r3, r7, #28
 8001844:	4619      	mov	r1, r3
 8001846:	4827      	ldr	r0, [pc, #156]	; (80018e4 <HAL_SPI_MspInit+0x130>)
 8001848:	f002 fe36 	bl	80044b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800184c:	2308      	movs	r3, #8
 800184e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001850:	2302      	movs	r3, #2
 8001852:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001858:	2303      	movs	r3, #3
 800185a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800185c:	2306      	movs	r3, #6
 800185e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001860:	f107 031c 	add.w	r3, r7, #28
 8001864:	4619      	mov	r1, r3
 8001866:	4820      	ldr	r0, [pc, #128]	; (80018e8 <HAL_SPI_MspInit+0x134>)
 8001868:	f002 fe26 	bl	80044b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 800186c:	e031      	b.n	80018d2 <HAL_SPI_MspInit+0x11e>
  else if(hspi->Instance==SPI5)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a1e      	ldr	r2, [pc, #120]	; (80018ec <HAL_SPI_MspInit+0x138>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d12c      	bne.n	80018d2 <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001878:	2300      	movs	r3, #0
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	4b18      	ldr	r3, [pc, #96]	; (80018e0 <HAL_SPI_MspInit+0x12c>)
 800187e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001880:	4a17      	ldr	r2, [pc, #92]	; (80018e0 <HAL_SPI_MspInit+0x12c>)
 8001882:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001886:	6453      	str	r3, [r2, #68]	; 0x44
 8001888:	4b15      	ldr	r3, [pc, #84]	; (80018e0 <HAL_SPI_MspInit+0x12c>)
 800188a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001894:	2300      	movs	r3, #0
 8001896:	60bb      	str	r3, [r7, #8]
 8001898:	4b11      	ldr	r3, [pc, #68]	; (80018e0 <HAL_SPI_MspInit+0x12c>)
 800189a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189c:	4a10      	ldr	r2, [pc, #64]	; (80018e0 <HAL_SPI_MspInit+0x12c>)
 800189e:	f043 0320 	orr.w	r3, r3, #32
 80018a2:	6313      	str	r3, [r2, #48]	; 0x30
 80018a4:	4b0e      	ldr	r3, [pc, #56]	; (80018e0 <HAL_SPI_MspInit+0x12c>)
 80018a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a8:	f003 0320 	and.w	r3, r3, #32
 80018ac:	60bb      	str	r3, [r7, #8]
 80018ae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80018b0:	f44f 7360 	mov.w	r3, #896	; 0x380
 80018b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b6:	2302      	movs	r3, #2
 80018b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ba:	2300      	movs	r3, #0
 80018bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018be:	2300      	movs	r3, #0
 80018c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80018c2:	2305      	movs	r3, #5
 80018c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018c6:	f107 031c 	add.w	r3, r7, #28
 80018ca:	4619      	mov	r1, r3
 80018cc:	4808      	ldr	r0, [pc, #32]	; (80018f0 <HAL_SPI_MspInit+0x13c>)
 80018ce:	f002 fdf3 	bl	80044b8 <HAL_GPIO_Init>
}
 80018d2:	bf00      	nop
 80018d4:	3730      	adds	r7, #48	; 0x30
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40003c00 	.word	0x40003c00
 80018e0:	40023800 	.word	0x40023800
 80018e4:	40020800 	.word	0x40020800
 80018e8:	40020400 	.word	0x40020400
 80018ec:	40015000 	.word	0x40015000
 80018f0:	40021400 	.word	0x40021400

080018f4 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a13      	ldr	r2, [pc, #76]	; (8001950 <HAL_SPI_MspDeInit+0x5c>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d10f      	bne.n	8001926 <HAL_SPI_MspDeInit+0x32>
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8001906:	4b13      	ldr	r3, [pc, #76]	; (8001954 <HAL_SPI_MspDeInit+0x60>)
 8001908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190a:	4a12      	ldr	r2, [pc, #72]	; (8001954 <HAL_SPI_MspDeInit+0x60>)
 800190c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001910:	6413      	str	r3, [r2, #64]	; 0x40
    /**SPI3 GPIO Configuration
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    PB3     ------> SPI3_SCK
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11|GPIO_PIN_12);
 8001912:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001916:	4810      	ldr	r0, [pc, #64]	; (8001958 <HAL_SPI_MspDeInit+0x64>)
 8001918:	f002 ff7a 	bl	8004810 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 800191c:	2108      	movs	r1, #8
 800191e:	480f      	ldr	r0, [pc, #60]	; (800195c <HAL_SPI_MspDeInit+0x68>)
 8001920:	f002 ff76 	bl	8004810 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8001924:	e00f      	b.n	8001946 <HAL_SPI_MspDeInit+0x52>
  else if(hspi->Instance==SPI5)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a0d      	ldr	r2, [pc, #52]	; (8001960 <HAL_SPI_MspDeInit+0x6c>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d10a      	bne.n	8001946 <HAL_SPI_MspDeInit+0x52>
    __HAL_RCC_SPI5_CLK_DISABLE();
 8001930:	4b08      	ldr	r3, [pc, #32]	; (8001954 <HAL_SPI_MspDeInit+0x60>)
 8001932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001934:	4a07      	ldr	r2, [pc, #28]	; (8001954 <HAL_SPI_MspDeInit+0x60>)
 8001936:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800193a:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 800193c:	f44f 7160 	mov.w	r1, #896	; 0x380
 8001940:	4808      	ldr	r0, [pc, #32]	; (8001964 <HAL_SPI_MspDeInit+0x70>)
 8001942:	f002 ff65 	bl	8004810 <HAL_GPIO_DeInit>
}
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40003c00 	.word	0x40003c00
 8001954:	40023800 	.word	0x40023800
 8001958:	40020800 	.word	0x40020800
 800195c:	40020400 	.word	0x40020400
 8001960:	40015000 	.word	0x40015000
 8001964:	40021400 	.word	0x40021400

08001968 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a0b      	ldr	r2, [pc, #44]	; (80019a4 <HAL_TIM_Base_MspInit+0x3c>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d10d      	bne.n	8001996 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	4b0a      	ldr	r3, [pc, #40]	; (80019a8 <HAL_TIM_Base_MspInit+0x40>)
 8001980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001982:	4a09      	ldr	r2, [pc, #36]	; (80019a8 <HAL_TIM_Base_MspInit+0x40>)
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	6453      	str	r3, [r2, #68]	; 0x44
 800198a:	4b07      	ldr	r3, [pc, #28]	; (80019a8 <HAL_TIM_Base_MspInit+0x40>)
 800198c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001996:	bf00      	nop
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	40010000 	.word	0x40010000
 80019a8:	40023800 	.word	0x40023800

080019ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b08a      	sub	sp, #40	; 0x28
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b4:	f107 0314 	add.w	r3, r7, #20
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	609a      	str	r2, [r3, #8]
 80019c0:	60da      	str	r2, [r3, #12]
 80019c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a19      	ldr	r2, [pc, #100]	; (8001a30 <HAL_UART_MspInit+0x84>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d12c      	bne.n	8001a28 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	613b      	str	r3, [r7, #16]
 80019d2:	4b18      	ldr	r3, [pc, #96]	; (8001a34 <HAL_UART_MspInit+0x88>)
 80019d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019d6:	4a17      	ldr	r2, [pc, #92]	; (8001a34 <HAL_UART_MspInit+0x88>)
 80019d8:	f043 0310 	orr.w	r3, r3, #16
 80019dc:	6453      	str	r3, [r2, #68]	; 0x44
 80019de:	4b15      	ldr	r3, [pc, #84]	; (8001a34 <HAL_UART_MspInit+0x88>)
 80019e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019e2:	f003 0310 	and.w	r3, r3, #16
 80019e6:	613b      	str	r3, [r7, #16]
 80019e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	60fb      	str	r3, [r7, #12]
 80019ee:	4b11      	ldr	r3, [pc, #68]	; (8001a34 <HAL_UART_MspInit+0x88>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	4a10      	ldr	r2, [pc, #64]	; (8001a34 <HAL_UART_MspInit+0x88>)
 80019f4:	f043 0301 	orr.w	r3, r3, #1
 80019f8:	6313      	str	r3, [r2, #48]	; 0x30
 80019fa:	4b0e      	ldr	r3, [pc, #56]	; (8001a34 <HAL_UART_MspInit+0x88>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001a06:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001a0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a14:	2303      	movs	r3, #3
 8001a16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a18:	2307      	movs	r3, #7
 8001a1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1c:	f107 0314 	add.w	r3, r7, #20
 8001a20:	4619      	mov	r1, r3
 8001a22:	4805      	ldr	r0, [pc, #20]	; (8001a38 <HAL_UART_MspInit+0x8c>)
 8001a24:	f002 fd48 	bl	80044b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001a28:	bf00      	nop
 8001a2a:	3728      	adds	r7, #40	; 0x28
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40011000 	.word	0x40011000
 8001a34:	40023800 	.word	0x40023800
 8001a38:	40020000 	.word	0x40020000

08001a3c <HAL_HCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hhcd: HCD handle pointer
* @retval None
*/
void HAL_HCD_MspInit(HCD_HandleTypeDef* hhcd)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b08a      	sub	sp, #40	; 0x28
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a44:	f107 0314 	add.w	r3, r7, #20
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
 8001a52:	611a      	str	r2, [r3, #16]
  if(hhcd->Instance==USB_OTG_HS)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a24      	ldr	r2, [pc, #144]	; (8001aec <HAL_HCD_MspInit+0xb0>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d141      	bne.n	8001ae2 <HAL_HCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	613b      	str	r3, [r7, #16]
 8001a62:	4b23      	ldr	r3, [pc, #140]	; (8001af0 <HAL_HCD_MspInit+0xb4>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a66:	4a22      	ldr	r2, [pc, #136]	; (8001af0 <HAL_HCD_MspInit+0xb4>)
 8001a68:	f043 0302 	orr.w	r3, r3, #2
 8001a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6e:	4b20      	ldr	r3, [pc, #128]	; (8001af0 <HAL_HCD_MspInit+0xb4>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	613b      	str	r3, [r7, #16]
 8001a78:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8001a7a:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 8001a7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a80:	2302      	movs	r3, #2
 8001a82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a84:	2300      	movs	r3, #0
 8001a86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8001a8c:	230c      	movs	r3, #12
 8001a8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a90:	f107 0314 	add.w	r3, r7, #20
 8001a94:	4619      	mov	r1, r3
 8001a96:	4817      	ldr	r0, [pc, #92]	; (8001af4 <HAL_HCD_MspInit+0xb8>)
 8001a98:	f002 fd0e 	bl	80044b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8001a9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001aa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8001aaa:	f107 0314 	add.w	r3, r7, #20
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4810      	ldr	r0, [pc, #64]	; (8001af4 <HAL_HCD_MspInit+0xb8>)
 8001ab2:	f002 fd01 	bl	80044b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	4b0d      	ldr	r3, [pc, #52]	; (8001af0 <HAL_HCD_MspInit+0xb4>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abe:	4a0c      	ldr	r2, [pc, #48]	; (8001af0 <HAL_HCD_MspInit+0xb4>)
 8001ac0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ac6:	4b0a      	ldr	r3, [pc, #40]	; (8001af0 <HAL_HCD_MspInit+0xb4>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_HS interrupt Init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	204d      	movs	r0, #77	; 0x4d
 8001ad8:	f002 f85e 	bl	8003b98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8001adc:	204d      	movs	r0, #77	; 0x4d
 8001ade:	f002 f877 	bl	8003bd0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }

}
 8001ae2:	bf00      	nop
 8001ae4:	3728      	adds	r7, #40	; 0x28
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40040000 	.word	0x40040000
 8001af0:	40023800 	.word	0x40023800
 8001af4:	40020400 	.word	0x40020400

08001af8 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001afe:	1d3b      	adds	r3, r7, #4
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	605a      	str	r2, [r3, #4]
 8001b06:	609a      	str	r2, [r3, #8]
 8001b08:	60da      	str	r2, [r3, #12]
 8001b0a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001b0c:	4b3b      	ldr	r3, [pc, #236]	; (8001bfc <HAL_FMC_MspInit+0x104>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d16f      	bne.n	8001bf4 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001b14:	4b39      	ldr	r3, [pc, #228]	; (8001bfc <HAL_FMC_MspInit+0x104>)
 8001b16:	2201      	movs	r2, #1
 8001b18:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	603b      	str	r3, [r7, #0]
 8001b1e:	4b38      	ldr	r3, [pc, #224]	; (8001c00 <HAL_FMC_MspInit+0x108>)
 8001b20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b22:	4a37      	ldr	r2, [pc, #220]	; (8001c00 <HAL_FMC_MspInit+0x108>)
 8001b24:	f043 0301 	orr.w	r3, r3, #1
 8001b28:	6393      	str	r3, [r2, #56]	; 0x38
 8001b2a:	4b35      	ldr	r3, [pc, #212]	; (8001c00 <HAL_FMC_MspInit+0x108>)
 8001b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	603b      	str	r3, [r7, #0]
 8001b34:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001b36:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001b3a:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b44:	2303      	movs	r3, #3
 8001b46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b48:	230c      	movs	r3, #12
 8001b4a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b4c:	1d3b      	adds	r3, r7, #4
 8001b4e:	4619      	mov	r1, r3
 8001b50:	482c      	ldr	r0, [pc, #176]	; (8001c04 <HAL_FMC_MspInit+0x10c>)
 8001b52:	f002 fcb1 	bl	80044b8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001b56:	2301      	movs	r3, #1
 8001b58:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b62:	2303      	movs	r3, #3
 8001b64:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b66:	230c      	movs	r3, #12
 8001b68:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001b6a:	1d3b      	adds	r3, r7, #4
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4826      	ldr	r0, [pc, #152]	; (8001c08 <HAL_FMC_MspInit+0x110>)
 8001b70:	f002 fca2 	bl	80044b8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001b74:	f248 1333 	movw	r3, #33075	; 0x8133
 8001b78:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b82:	2303      	movs	r3, #3
 8001b84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b86:	230c      	movs	r3, #12
 8001b88:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b8a:	1d3b      	adds	r3, r7, #4
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	481f      	ldr	r0, [pc, #124]	; (8001c0c <HAL_FMC_MspInit+0x114>)
 8001b90:	f002 fc92 	bl	80044b8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001b94:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001b98:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ba6:	230c      	movs	r3, #12
 8001ba8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001baa:	1d3b      	adds	r3, r7, #4
 8001bac:	4619      	mov	r1, r3
 8001bae:	4818      	ldr	r0, [pc, #96]	; (8001c10 <HAL_FMC_MspInit+0x118>)
 8001bb0:	f002 fc82 	bl	80044b8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001bb4:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001bb8:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001bc6:	230c      	movs	r3, #12
 8001bc8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bca:	1d3b      	adds	r3, r7, #4
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4811      	ldr	r0, [pc, #68]	; (8001c14 <HAL_FMC_MspInit+0x11c>)
 8001bd0:	f002 fc72 	bl	80044b8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001bd4:	2360      	movs	r3, #96	; 0x60
 8001bd6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be0:	2303      	movs	r3, #3
 8001be2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001be4:	230c      	movs	r3, #12
 8001be6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be8:	1d3b      	adds	r3, r7, #4
 8001bea:	4619      	mov	r1, r3
 8001bec:	480a      	ldr	r0, [pc, #40]	; (8001c18 <HAL_FMC_MspInit+0x120>)
 8001bee:	f002 fc63 	bl	80044b8 <HAL_GPIO_Init>
 8001bf2:	e000      	b.n	8001bf6 <HAL_FMC_MspInit+0xfe>
    return;
 8001bf4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001bf6:	3718      	adds	r7, #24
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20000664 	.word	0x20000664
 8001c00:	40023800 	.word	0x40023800
 8001c04:	40021400 	.word	0x40021400
 8001c08:	40020800 	.word	0x40020800
 8001c0c:	40021800 	.word	0x40021800
 8001c10:	40021000 	.word	0x40021000
 8001c14:	40020c00 	.word	0x40020c00
 8001c18:	40020400 	.word	0x40020400

08001c1c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001c24:	f7ff ff68 	bl	8001af8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001c28:	bf00      	nop
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b08e      	sub	sp, #56	; 0x38
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001c40:	2300      	movs	r3, #0
 8001c42:	60fb      	str	r3, [r7, #12]
 8001c44:	4b33      	ldr	r3, [pc, #204]	; (8001d14 <HAL_InitTick+0xe4>)
 8001c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c48:	4a32      	ldr	r2, [pc, #200]	; (8001d14 <HAL_InitTick+0xe4>)
 8001c4a:	f043 0310 	orr.w	r3, r3, #16
 8001c4e:	6413      	str	r3, [r2, #64]	; 0x40
 8001c50:	4b30      	ldr	r3, [pc, #192]	; (8001d14 <HAL_InitTick+0xe4>)
 8001c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c54:	f003 0310 	and.w	r3, r3, #16
 8001c58:	60fb      	str	r3, [r7, #12]
 8001c5a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c5c:	f107 0210 	add.w	r2, r7, #16
 8001c60:	f107 0314 	add.w	r3, r7, #20
 8001c64:	4611      	mov	r1, r2
 8001c66:	4618      	mov	r0, r3
 8001c68:	f005 fa3a 	bl	80070e0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001c6c:	6a3b      	ldr	r3, [r7, #32]
 8001c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d103      	bne.n	8001c7e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c76:	f005 fa0b 	bl	8007090 <HAL_RCC_GetPCLK1Freq>
 8001c7a:	6378      	str	r0, [r7, #52]	; 0x34
 8001c7c:	e004      	b.n	8001c88 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001c7e:	f005 fa07 	bl	8007090 <HAL_RCC_GetPCLK1Freq>
 8001c82:	4603      	mov	r3, r0
 8001c84:	005b      	lsls	r3, r3, #1
 8001c86:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c8a:	4a23      	ldr	r2, [pc, #140]	; (8001d18 <HAL_InitTick+0xe8>)
 8001c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c90:	0c9b      	lsrs	r3, r3, #18
 8001c92:	3b01      	subs	r3, #1
 8001c94:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001c96:	4b21      	ldr	r3, [pc, #132]	; (8001d1c <HAL_InitTick+0xec>)
 8001c98:	4a21      	ldr	r2, [pc, #132]	; (8001d20 <HAL_InitTick+0xf0>)
 8001c9a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001c9c:	4b1f      	ldr	r3, [pc, #124]	; (8001d1c <HAL_InitTick+0xec>)
 8001c9e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ca2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001ca4:	4a1d      	ldr	r2, [pc, #116]	; (8001d1c <HAL_InitTick+0xec>)
 8001ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ca8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001caa:	4b1c      	ldr	r3, [pc, #112]	; (8001d1c <HAL_InitTick+0xec>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb0:	4b1a      	ldr	r3, [pc, #104]	; (8001d1c <HAL_InitTick+0xec>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb6:	4b19      	ldr	r3, [pc, #100]	; (8001d1c <HAL_InitTick+0xec>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001cbc:	4817      	ldr	r0, [pc, #92]	; (8001d1c <HAL_InitTick+0xec>)
 8001cbe:	f006 fa71 	bl	80081a4 <HAL_TIM_Base_Init>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001cc8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d11b      	bne.n	8001d08 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001cd0:	4812      	ldr	r0, [pc, #72]	; (8001d1c <HAL_InitTick+0xec>)
 8001cd2:	f006 fab7 	bl	8008244 <HAL_TIM_Base_Start_IT>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001cdc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d111      	bne.n	8001d08 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001ce4:	2036      	movs	r0, #54	; 0x36
 8001ce6:	f001 ff73 	bl	8003bd0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2b0f      	cmp	r3, #15
 8001cee:	d808      	bhi.n	8001d02 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	6879      	ldr	r1, [r7, #4]
 8001cf4:	2036      	movs	r0, #54	; 0x36
 8001cf6:	f001 ff4f 	bl	8003b98 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cfa:	4a0a      	ldr	r2, [pc, #40]	; (8001d24 <HAL_InitTick+0xf4>)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6013      	str	r3, [r2, #0]
 8001d00:	e002      	b.n	8001d08 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001d08:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3738      	adds	r7, #56	; 0x38
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40023800 	.word	0x40023800
 8001d18:	431bde83 	.word	0x431bde83
 8001d1c:	20000668 	.word	0x20000668
 8001d20:	40001000 	.word	0x40001000
 8001d24:	2000005c 	.word	0x2000005c

08001d28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d2c:	e7fe      	b.n	8001d2c <NMI_Handler+0x4>

08001d2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d32:	e7fe      	b.n	8001d32 <HardFault_Handler+0x4>

08001d34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d38:	e7fe      	b.n	8001d38 <MemManage_Handler+0x4>

08001d3a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d3e:	e7fe      	b.n	8001d3e <BusFault_Handler+0x4>

08001d40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d44:	e7fe      	b.n	8001d44 <UsageFault_Handler+0x4>

08001d46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d46:	b480      	push	{r7}
 8001d48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr

08001d62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d62:	b480      	push	{r7}
 8001d64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
	...

08001d80 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001d84:	4802      	ldr	r0, [pc, #8]	; (8001d90 <TIM6_DAC_IRQHandler+0x10>)
 8001d86:	f006 facd 	bl	8008324 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	20000668 	.word	0x20000668

08001d94 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8001d98:	4802      	ldr	r0, [pc, #8]	; (8001da4 <OTG_HS_IRQHandler+0x10>)
 8001d9a:	f002 feda 	bl	8004b52 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	20000300 	.word	0x20000300

08001da8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dac:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <SystemInit+0x20>)
 8001dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001db2:	4a05      	ldr	r2, [pc, #20]	; (8001dc8 <SystemInit+0x20>)
 8001db4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001db8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	e000ed00 	.word	0xe000ed00

08001dcc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001dcc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e04 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dd0:	480d      	ldr	r0, [pc, #52]	; (8001e08 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001dd2:	490e      	ldr	r1, [pc, #56]	; (8001e0c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001dd4:	4a0e      	ldr	r2, [pc, #56]	; (8001e10 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001dd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dd8:	e002      	b.n	8001de0 <LoopCopyDataInit>

08001dda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ddc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dde:	3304      	adds	r3, #4

08001de0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001de0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001de2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001de4:	d3f9      	bcc.n	8001dda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001de6:	4a0b      	ldr	r2, [pc, #44]	; (8001e14 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001de8:	4c0b      	ldr	r4, [pc, #44]	; (8001e18 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001dea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dec:	e001      	b.n	8001df2 <LoopFillZerobss>

08001dee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001df0:	3204      	adds	r2, #4

08001df2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001df2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001df4:	d3fb      	bcc.n	8001dee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001df6:	f7ff ffd7 	bl	8001da8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dfa:	f007 ff09 	bl	8009c10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dfe:	f7fe fb7f 	bl	8000500 <main>
  bx  lr    
 8001e02:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001e04:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001e08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e0c:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001e10:	0800c43c 	.word	0x0800c43c
  ldr r2, =_sbss
 8001e14:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001e18:	20000908 	.word	0x20000908

08001e1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e1c:	e7fe      	b.n	8001e1c <ADC_IRQHandler>

08001e1e <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001e22:	f000 fab1 	bl	8002388 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8001e26:	20ca      	movs	r0, #202	; 0xca
 8001e28:	f000 f95d 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8001e2c:	20c3      	movs	r0, #195	; 0xc3
 8001e2e:	f000 f967 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8001e32:	2008      	movs	r0, #8
 8001e34:	f000 f964 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8001e38:	2050      	movs	r0, #80	; 0x50
 8001e3a:	f000 f961 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8001e3e:	20cf      	movs	r0, #207	; 0xcf
 8001e40:	f000 f951 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001e44:	2000      	movs	r0, #0
 8001e46:	f000 f95b 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8001e4a:	20c1      	movs	r0, #193	; 0xc1
 8001e4c:	f000 f958 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8001e50:	2030      	movs	r0, #48	; 0x30
 8001e52:	f000 f955 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8001e56:	20ed      	movs	r0, #237	; 0xed
 8001e58:	f000 f945 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001e5c:	2064      	movs	r0, #100	; 0x64
 8001e5e:	f000 f94f 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8001e62:	2003      	movs	r0, #3
 8001e64:	f000 f94c 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8001e68:	2012      	movs	r0, #18
 8001e6a:	f000 f949 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8001e6e:	2081      	movs	r0, #129	; 0x81
 8001e70:	f000 f946 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8001e74:	20e8      	movs	r0, #232	; 0xe8
 8001e76:	f000 f936 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8001e7a:	2085      	movs	r0, #133	; 0x85
 8001e7c:	f000 f940 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e80:	2000      	movs	r0, #0
 8001e82:	f000 f93d 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001e86:	2078      	movs	r0, #120	; 0x78
 8001e88:	f000 f93a 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8001e8c:	20cb      	movs	r0, #203	; 0xcb
 8001e8e:	f000 f92a 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8001e92:	2039      	movs	r0, #57	; 0x39
 8001e94:	f000 f934 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8001e98:	202c      	movs	r0, #44	; 0x2c
 8001e9a:	f000 f931 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001e9e:	2000      	movs	r0, #0
 8001ea0:	f000 f92e 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8001ea4:	2034      	movs	r0, #52	; 0x34
 8001ea6:	f000 f92b 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8001eaa:	2002      	movs	r0, #2
 8001eac:	f000 f928 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001eb0:	20f7      	movs	r0, #247	; 0xf7
 8001eb2:	f000 f918 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8001eb6:	2020      	movs	r0, #32
 8001eb8:	f000 f922 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8001ebc:	20ea      	movs	r0, #234	; 0xea
 8001ebe:	f000 f912 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001ec2:	2000      	movs	r0, #0
 8001ec4:	f000 f91c 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001ec8:	2000      	movs	r0, #0
 8001eca:	f000 f919 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8001ece:	20b1      	movs	r0, #177	; 0xb1
 8001ed0:	f000 f909 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001ed4:	2000      	movs	r0, #0
 8001ed6:	f000 f913 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001eda:	201b      	movs	r0, #27
 8001edc:	f000 f910 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001ee0:	20b6      	movs	r0, #182	; 0xb6
 8001ee2:	f000 f900 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001ee6:	200a      	movs	r0, #10
 8001ee8:	f000 f90a 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001eec:	20a2      	movs	r0, #162	; 0xa2
 8001eee:	f000 f907 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8001ef2:	20c0      	movs	r0, #192	; 0xc0
 8001ef4:	f000 f8f7 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001ef8:	2010      	movs	r0, #16
 8001efa:	f000 f901 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8001efe:	20c1      	movs	r0, #193	; 0xc1
 8001f00:	f000 f8f1 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001f04:	2010      	movs	r0, #16
 8001f06:	f000 f8fb 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8001f0a:	20c5      	movs	r0, #197	; 0xc5
 8001f0c:	f000 f8eb 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001f10:	2045      	movs	r0, #69	; 0x45
 8001f12:	f000 f8f5 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8001f16:	2015      	movs	r0, #21
 8001f18:	f000 f8f2 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8001f1c:	20c7      	movs	r0, #199	; 0xc7
 8001f1e:	f000 f8e2 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8001f22:	2090      	movs	r0, #144	; 0x90
 8001f24:	f000 f8ec 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001f28:	2036      	movs	r0, #54	; 0x36
 8001f2a:	f000 f8dc 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001f2e:	20c8      	movs	r0, #200	; 0xc8
 8001f30:	f000 f8e6 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001f34:	20f2      	movs	r0, #242	; 0xf2
 8001f36:	f000 f8d6 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001f3a:	2000      	movs	r0, #0
 8001f3c:	f000 f8e0 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001f40:	20b0      	movs	r0, #176	; 0xb0
 8001f42:	f000 f8d0 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8001f46:	20c2      	movs	r0, #194	; 0xc2
 8001f48:	f000 f8da 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001f4c:	20b6      	movs	r0, #182	; 0xb6
 8001f4e:	f000 f8ca 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001f52:	200a      	movs	r0, #10
 8001f54:	f000 f8d4 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001f58:	20a7      	movs	r0, #167	; 0xa7
 8001f5a:	f000 f8d1 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001f5e:	2027      	movs	r0, #39	; 0x27
 8001f60:	f000 f8ce 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001f64:	2004      	movs	r0, #4
 8001f66:	f000 f8cb 	bl	8002100 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8001f6a:	202a      	movs	r0, #42	; 0x2a
 8001f6c:	f000 f8bb 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001f70:	2000      	movs	r0, #0
 8001f72:	f000 f8c5 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001f76:	2000      	movs	r0, #0
 8001f78:	f000 f8c2 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	f000 f8bf 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001f82:	20ef      	movs	r0, #239	; 0xef
 8001f84:	f000 f8bc 	bl	8002100 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8001f88:	202b      	movs	r0, #43	; 0x2b
 8001f8a:	f000 f8ac 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001f8e:	2000      	movs	r0, #0
 8001f90:	f000 f8b6 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001f94:	2000      	movs	r0, #0
 8001f96:	f000 f8b3 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8001f9a:	2001      	movs	r0, #1
 8001f9c:	f000 f8b0 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001fa0:	203f      	movs	r0, #63	; 0x3f
 8001fa2:	f000 f8ad 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8001fa6:	20f6      	movs	r0, #246	; 0xf6
 8001fa8:	f000 f89d 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001fac:	2001      	movs	r0, #1
 8001fae:	f000 f8a7 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001fb2:	2000      	movs	r0, #0
 8001fb4:	f000 f8a4 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8001fb8:	2006      	movs	r0, #6
 8001fba:	f000 f8a1 	bl	8002100 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8001fbe:	202c      	movs	r0, #44	; 0x2c
 8001fc0:	f000 f891 	bl	80020e6 <ili9341_WriteReg>
  LCD_Delay(200);
 8001fc4:	20c8      	movs	r0, #200	; 0xc8
 8001fc6:	f000 facd 	bl	8002564 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8001fca:	2026      	movs	r0, #38	; 0x26
 8001fcc:	f000 f88b 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001fd0:	2001      	movs	r0, #1
 8001fd2:	f000 f895 	bl	8002100 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8001fd6:	20e0      	movs	r0, #224	; 0xe0
 8001fd8:	f000 f885 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8001fdc:	200f      	movs	r0, #15
 8001fde:	f000 f88f 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8001fe2:	2029      	movs	r0, #41	; 0x29
 8001fe4:	f000 f88c 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8001fe8:	2024      	movs	r0, #36	; 0x24
 8001fea:	f000 f889 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001fee:	200c      	movs	r0, #12
 8001ff0:	f000 f886 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8001ff4:	200e      	movs	r0, #14
 8001ff6:	f000 f883 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001ffa:	2009      	movs	r0, #9
 8001ffc:	f000 f880 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8002000:	204e      	movs	r0, #78	; 0x4e
 8002002:	f000 f87d 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8002006:	2078      	movs	r0, #120	; 0x78
 8002008:	f000 f87a 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 800200c:	203c      	movs	r0, #60	; 0x3c
 800200e:	f000 f877 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8002012:	2009      	movs	r0, #9
 8002014:	f000 f874 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8002018:	2013      	movs	r0, #19
 800201a:	f000 f871 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 800201e:	2005      	movs	r0, #5
 8002020:	f000 f86e 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8002024:	2017      	movs	r0, #23
 8002026:	f000 f86b 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 800202a:	2011      	movs	r0, #17
 800202c:	f000 f868 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002030:	2000      	movs	r0, #0
 8002032:	f000 f865 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8002036:	20e1      	movs	r0, #225	; 0xe1
 8002038:	f000 f855 	bl	80020e6 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800203c:	2000      	movs	r0, #0
 800203e:	f000 f85f 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8002042:	2016      	movs	r0, #22
 8002044:	f000 f85c 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8002048:	201b      	movs	r0, #27
 800204a:	f000 f859 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 800204e:	2004      	movs	r0, #4
 8002050:	f000 f856 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8002054:	2011      	movs	r0, #17
 8002056:	f000 f853 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 800205a:	2007      	movs	r0, #7
 800205c:	f000 f850 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8002060:	2031      	movs	r0, #49	; 0x31
 8002062:	f000 f84d 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8002066:	2033      	movs	r0, #51	; 0x33
 8002068:	f000 f84a 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 800206c:	2042      	movs	r0, #66	; 0x42
 800206e:	f000 f847 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8002072:	2005      	movs	r0, #5
 8002074:	f000 f844 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8002078:	200c      	movs	r0, #12
 800207a:	f000 f841 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 800207e:	200a      	movs	r0, #10
 8002080:	f000 f83e 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8002084:	2028      	movs	r0, #40	; 0x28
 8002086:	f000 f83b 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 800208a:	202f      	movs	r0, #47	; 0x2f
 800208c:	f000 f838 	bl	8002100 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8002090:	200f      	movs	r0, #15
 8002092:	f000 f835 	bl	8002100 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8002096:	2011      	movs	r0, #17
 8002098:	f000 f825 	bl	80020e6 <ili9341_WriteReg>
  LCD_Delay(200);
 800209c:	20c8      	movs	r0, #200	; 0xc8
 800209e:	f000 fa61 	bl	8002564 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80020a2:	2029      	movs	r0, #41	; 0x29
 80020a4:	f000 f81f 	bl	80020e6 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 80020a8:	202c      	movs	r0, #44	; 0x2c
 80020aa:	f000 f81c 	bl	80020e6 <ili9341_WriteReg>
}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 80020b6:	f000 f967 	bl	8002388 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 80020ba:	2103      	movs	r1, #3
 80020bc:	20d3      	movs	r0, #211	; 0xd3
 80020be:	f000 f82c 	bl	800211a <ili9341_ReadData>
 80020c2:	4603      	mov	r3, r0
 80020c4:	b29b      	uxth	r3, r3
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	bd80      	pop	{r7, pc}

080020ca <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80020ce:	2029      	movs	r0, #41	; 0x29
 80020d0:	f000 f809 	bl	80020e6 <ili9341_WriteReg>
}
 80020d4:	bf00      	nop
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 80020dc:	2028      	movs	r0, #40	; 0x28
 80020de:	f000 f802 	bl	80020e6 <ili9341_WriteReg>
}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b082      	sub	sp, #8
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	4603      	mov	r3, r0
 80020ee:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 80020f0:	79fb      	ldrb	r3, [r7, #7]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f000 f9e2 	bl	80024bc <LCD_IO_WriteReg>
}
 80020f8:	bf00      	nop
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}

08002100 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	4603      	mov	r3, r0
 8002108:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 800210a:	88fb      	ldrh	r3, [r7, #6]
 800210c:	4618      	mov	r0, r3
 800210e:	f000 f9b3 	bl	8002478 <LCD_IO_WriteData>
}
 8002112:	bf00      	nop
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b082      	sub	sp, #8
 800211e:	af00      	add	r7, sp, #0
 8002120:	4603      	mov	r3, r0
 8002122:	460a      	mov	r2, r1
 8002124:	80fb      	strh	r3, [r7, #6]
 8002126:	4613      	mov	r3, r2
 8002128:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 800212a:	797a      	ldrb	r2, [r7, #5]
 800212c:	88fb      	ldrh	r3, [r7, #6]
 800212e:	4611      	mov	r1, r2
 8002130:	4618      	mov	r0, r3
 8002132:	f000 f9e5 	bl	8002500 <LCD_IO_ReadData>
 8002136:	4603      	mov	r3, r0
}
 8002138:	4618      	mov	r0, r3
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}

08002140 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8002144:	23f0      	movs	r3, #240	; 0xf0
}
 8002146:	4618      	mov	r0, r3
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8002154:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8002158:	4618      	mov	r0, r3
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
	...

08002164 <BSP_LED_Init>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b08a      	sub	sp, #40	; 0x28
 8002168:	af00      	add	r7, sp, #0
 800216a:	4603      	mov	r3, r0
 800216c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800216e:	79fb      	ldrb	r3, [r7, #7]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d10e      	bne.n	8002192 <BSP_LED_Init+0x2e>
 8002174:	2300      	movs	r3, #0
 8002176:	613b      	str	r3, [r7, #16]
 8002178:	4b21      	ldr	r3, [pc, #132]	; (8002200 <BSP_LED_Init+0x9c>)
 800217a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217c:	4a20      	ldr	r2, [pc, #128]	; (8002200 <BSP_LED_Init+0x9c>)
 800217e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002182:	6313      	str	r3, [r2, #48]	; 0x30
 8002184:	4b1e      	ldr	r3, [pc, #120]	; (8002200 <BSP_LED_Init+0x9c>)
 8002186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002188:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800218c:	613b      	str	r3, [r7, #16]
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	e010      	b.n	80021b4 <BSP_LED_Init+0x50>
 8002192:	79fb      	ldrb	r3, [r7, #7]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d10d      	bne.n	80021b4 <BSP_LED_Init+0x50>
 8002198:	2300      	movs	r3, #0
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	4b18      	ldr	r3, [pc, #96]	; (8002200 <BSP_LED_Init+0x9c>)
 800219e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a0:	4a17      	ldr	r2, [pc, #92]	; (8002200 <BSP_LED_Init+0x9c>)
 80021a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021a6:	6313      	str	r3, [r2, #48]	; 0x30
 80021a8:	4b15      	ldr	r3, [pc, #84]	; (8002200 <BSP_LED_Init+0x9c>)
 80021aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021b0:	60fb      	str	r3, [r7, #12]
 80021b2:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 80021b4:	79fb      	ldrb	r3, [r7, #7]
 80021b6:	4a13      	ldr	r2, [pc, #76]	; (8002204 <BSP_LED_Init+0xa0>)
 80021b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021be:	2301      	movs	r3, #1
 80021c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021c2:	2301      	movs	r3, #1
 80021c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80021c6:	2302      	movs	r3, #2
 80021c8:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 80021ca:	79fb      	ldrb	r3, [r7, #7]
 80021cc:	4a0e      	ldr	r2, [pc, #56]	; (8002208 <BSP_LED_Init+0xa4>)
 80021ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021d2:	f107 0214 	add.w	r2, r7, #20
 80021d6:	4611      	mov	r1, r2
 80021d8:	4618      	mov	r0, r3
 80021da:	f002 f96d 	bl	80044b8 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80021de:	79fb      	ldrb	r3, [r7, #7]
 80021e0:	4a09      	ldr	r2, [pc, #36]	; (8002208 <BSP_LED_Init+0xa4>)
 80021e2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80021e6:	79fb      	ldrb	r3, [r7, #7]
 80021e8:	4a06      	ldr	r2, [pc, #24]	; (8002204 <BSP_LED_Init+0xa0>)
 80021ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021ee:	2200      	movs	r2, #0
 80021f0:	4619      	mov	r1, r3
 80021f2:	f002 fc19 	bl	8004a28 <HAL_GPIO_WritePin>
}
 80021f6:	bf00      	nop
 80021f8:	3728      	adds	r7, #40	; 0x28
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	40023800 	.word	0x40023800
 8002204:	08009d78 	.word	0x08009d78
 8002208:	2000003c 	.word	0x2000003c

0800220c <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002210:	4819      	ldr	r0, [pc, #100]	; (8002278 <SPIx_Init+0x6c>)
 8002212:	f005 fe88 	bl	8007f26 <HAL_SPI_GetState>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d12b      	bne.n	8002274 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 800221c:	4b16      	ldr	r3, [pc, #88]	; (8002278 <SPIx_Init+0x6c>)
 800221e:	4a17      	ldr	r2, [pc, #92]	; (800227c <SPIx_Init+0x70>)
 8002220:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002222:	4b15      	ldr	r3, [pc, #84]	; (8002278 <SPIx_Init+0x6c>)
 8002224:	2218      	movs	r2, #24
 8002226:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002228:	4b13      	ldr	r3, [pc, #76]	; (8002278 <SPIx_Init+0x6c>)
 800222a:	2200      	movs	r2, #0
 800222c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800222e:	4b12      	ldr	r3, [pc, #72]	; (8002278 <SPIx_Init+0x6c>)
 8002230:	2200      	movs	r2, #0
 8002232:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8002234:	4b10      	ldr	r3, [pc, #64]	; (8002278 <SPIx_Init+0x6c>)
 8002236:	2200      	movs	r2, #0
 8002238:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800223a:	4b0f      	ldr	r3, [pc, #60]	; (8002278 <SPIx_Init+0x6c>)
 800223c:	2200      	movs	r2, #0
 800223e:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002240:	4b0d      	ldr	r3, [pc, #52]	; (8002278 <SPIx_Init+0x6c>)
 8002242:	2207      	movs	r2, #7
 8002244:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8002246:	4b0c      	ldr	r3, [pc, #48]	; (8002278 <SPIx_Init+0x6c>)
 8002248:	2200      	movs	r2, #0
 800224a:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 800224c:	4b0a      	ldr	r3, [pc, #40]	; (8002278 <SPIx_Init+0x6c>)
 800224e:	2200      	movs	r2, #0
 8002250:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8002252:	4b09      	ldr	r3, [pc, #36]	; (8002278 <SPIx_Init+0x6c>)
 8002254:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002258:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800225a:	4b07      	ldr	r3, [pc, #28]	; (8002278 <SPIx_Init+0x6c>)
 800225c:	2200      	movs	r2, #0
 800225e:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8002260:	4b05      	ldr	r3, [pc, #20]	; (8002278 <SPIx_Init+0x6c>)
 8002262:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002266:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8002268:	4803      	ldr	r0, [pc, #12]	; (8002278 <SPIx_Init+0x6c>)
 800226a:	f000 f853 	bl	8002314 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 800226e:	4802      	ldr	r0, [pc, #8]	; (8002278 <SPIx_Init+0x6c>)
 8002270:	f005 f9b9 	bl	80075e6 <HAL_SPI_Init>
  } 
}
 8002274:	bf00      	nop
 8002276:	bd80      	pop	{r7, pc}
 8002278:	200006b0 	.word	0x200006b0
 800227c:	40015000 	.word	0x40015000

08002280 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	4603      	mov	r3, r0
 8002288:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800228a:	2300      	movs	r3, #0
 800228c:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 800228e:	79fb      	ldrb	r3, [r7, #7]
 8002290:	b29a      	uxth	r2, r3
 8002292:	4b09      	ldr	r3, [pc, #36]	; (80022b8 <SPIx_Read+0x38>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f107 0108 	add.w	r1, r7, #8
 800229a:	4808      	ldr	r0, [pc, #32]	; (80022bc <SPIx_Read+0x3c>)
 800229c:	f005 fb90 	bl	80079c0 <HAL_SPI_Receive>
 80022a0:	4603      	mov	r3, r0
 80022a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80022a4:	7bfb      	ldrb	r3, [r7, #15]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80022aa:	f000 f827 	bl	80022fc <SPIx_Error>
  }
  
  return readvalue;
 80022ae:	68bb      	ldr	r3, [r7, #8]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3710      	adds	r7, #16
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	20000044 	.word	0x20000044
 80022bc:	200006b0 	.word	0x200006b0

080022c0 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	4603      	mov	r3, r0
 80022c8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80022ca:	2300      	movs	r3, #0
 80022cc:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 80022ce:	4b09      	ldr	r3, [pc, #36]	; (80022f4 <SPIx_Write+0x34>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	1db9      	adds	r1, r7, #6
 80022d4:	2201      	movs	r2, #1
 80022d6:	4808      	ldr	r0, [pc, #32]	; (80022f8 <SPIx_Write+0x38>)
 80022d8:	f005 fa36 	bl	8007748 <HAL_SPI_Transmit>
 80022dc:	4603      	mov	r3, r0
 80022de:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80022e0:	7bfb      	ldrb	r3, [r7, #15]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80022e6:	f000 f809 	bl	80022fc <SPIx_Error>
  }
}
 80022ea:	bf00      	nop
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000044 	.word	0x20000044
 80022f8:	200006b0 	.word	0x200006b0

080022fc <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002300:	4803      	ldr	r0, [pc, #12]	; (8002310 <SPIx_Error+0x14>)
 8002302:	f005 f9f9 	bl	80076f8 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8002306:	f7ff ff81 	bl	800220c <SPIx_Init>
}
 800230a:	bf00      	nop
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	200006b0 	.word	0x200006b0

08002314 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b08a      	sub	sp, #40	; 0x28
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 800231c:	2300      	movs	r3, #0
 800231e:	613b      	str	r3, [r7, #16]
 8002320:	4b17      	ldr	r3, [pc, #92]	; (8002380 <SPIx_MspInit+0x6c>)
 8002322:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002324:	4a16      	ldr	r2, [pc, #88]	; (8002380 <SPIx_MspInit+0x6c>)
 8002326:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800232a:	6453      	str	r3, [r2, #68]	; 0x44
 800232c:	4b14      	ldr	r3, [pc, #80]	; (8002380 <SPIx_MspInit+0x6c>)
 800232e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002330:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002334:	613b      	str	r3, [r7, #16]
 8002336:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002338:	2300      	movs	r3, #0
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	4b10      	ldr	r3, [pc, #64]	; (8002380 <SPIx_MspInit+0x6c>)
 800233e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002340:	4a0f      	ldr	r2, [pc, #60]	; (8002380 <SPIx_MspInit+0x6c>)
 8002342:	f043 0320 	orr.w	r3, r3, #32
 8002346:	6313      	str	r3, [r2, #48]	; 0x30
 8002348:	4b0d      	ldr	r3, [pc, #52]	; (8002380 <SPIx_MspInit+0x6c>)
 800234a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234c:	f003 0320 	and.w	r3, r3, #32
 8002350:	60fb      	str	r3, [r7, #12]
 8002352:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8002354:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002358:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 800235a:	2302      	movs	r3, #2
 800235c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 800235e:	2302      	movs	r3, #2
 8002360:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8002362:	2301      	movs	r3, #1
 8002364:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8002366:	2305      	movs	r3, #5
 8002368:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 800236a:	f107 0314 	add.w	r3, r7, #20
 800236e:	4619      	mov	r1, r3
 8002370:	4804      	ldr	r0, [pc, #16]	; (8002384 <SPIx_MspInit+0x70>)
 8002372:	f002 f8a1 	bl	80044b8 <HAL_GPIO_Init>
}
 8002376:	bf00      	nop
 8002378:	3728      	adds	r7, #40	; 0x28
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	40023800 	.word	0x40023800
 8002384:	40021400 	.word	0x40021400

08002388 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b088      	sub	sp, #32
 800238c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 800238e:	4b36      	ldr	r3, [pc, #216]	; (8002468 <LCD_IO_Init+0xe0>)
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d164      	bne.n	8002460 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8002396:	4b34      	ldr	r3, [pc, #208]	; (8002468 <LCD_IO_Init+0xe0>)
 8002398:	2201      	movs	r2, #1
 800239a:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 800239c:	2300      	movs	r3, #0
 800239e:	60bb      	str	r3, [r7, #8]
 80023a0:	4b32      	ldr	r3, [pc, #200]	; (800246c <LCD_IO_Init+0xe4>)
 80023a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a4:	4a31      	ldr	r2, [pc, #196]	; (800246c <LCD_IO_Init+0xe4>)
 80023a6:	f043 0308 	orr.w	r3, r3, #8
 80023aa:	6313      	str	r3, [r2, #48]	; 0x30
 80023ac:	4b2f      	ldr	r3, [pc, #188]	; (800246c <LCD_IO_Init+0xe4>)
 80023ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b0:	f003 0308 	and.w	r3, r3, #8
 80023b4:	60bb      	str	r3, [r7, #8]
 80023b6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80023b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023bc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80023be:	2301      	movs	r3, #1
 80023c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80023c6:	2302      	movs	r3, #2
 80023c8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80023ca:	f107 030c 	add.w	r3, r7, #12
 80023ce:	4619      	mov	r1, r3
 80023d0:	4827      	ldr	r0, [pc, #156]	; (8002470 <LCD_IO_Init+0xe8>)
 80023d2:	f002 f871 	bl	80044b8 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 80023d6:	2300      	movs	r3, #0
 80023d8:	607b      	str	r3, [r7, #4]
 80023da:	4b24      	ldr	r3, [pc, #144]	; (800246c <LCD_IO_Init+0xe4>)
 80023dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023de:	4a23      	ldr	r2, [pc, #140]	; (800246c <LCD_IO_Init+0xe4>)
 80023e0:	f043 0308 	orr.w	r3, r3, #8
 80023e4:	6313      	str	r3, [r2, #48]	; 0x30
 80023e6:	4b21      	ldr	r3, [pc, #132]	; (800246c <LCD_IO_Init+0xe4>)
 80023e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ea:	f003 0308 	and.w	r3, r3, #8
 80023ee:	607b      	str	r3, [r7, #4]
 80023f0:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80023f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023f6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80023f8:	2301      	movs	r3, #1
 80023fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002400:	2302      	movs	r3, #2
 8002402:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8002404:	f107 030c 	add.w	r3, r7, #12
 8002408:	4619      	mov	r1, r3
 800240a:	4819      	ldr	r0, [pc, #100]	; (8002470 <LCD_IO_Init+0xe8>)
 800240c:	f002 f854 	bl	80044b8 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002410:	2300      	movs	r3, #0
 8002412:	603b      	str	r3, [r7, #0]
 8002414:	4b15      	ldr	r3, [pc, #84]	; (800246c <LCD_IO_Init+0xe4>)
 8002416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002418:	4a14      	ldr	r2, [pc, #80]	; (800246c <LCD_IO_Init+0xe4>)
 800241a:	f043 0304 	orr.w	r3, r3, #4
 800241e:	6313      	str	r3, [r2, #48]	; 0x30
 8002420:	4b12      	ldr	r3, [pc, #72]	; (800246c <LCD_IO_Init+0xe4>)
 8002422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002424:	f003 0304 	and.w	r3, r3, #4
 8002428:	603b      	str	r3, [r7, #0]
 800242a:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 800242c:	2304      	movs	r3, #4
 800242e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002430:	2301      	movs	r3, #1
 8002432:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002434:	2300      	movs	r3, #0
 8002436:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002438:	2302      	movs	r3, #2
 800243a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 800243c:	f107 030c 	add.w	r3, r7, #12
 8002440:	4619      	mov	r1, r3
 8002442:	480c      	ldr	r0, [pc, #48]	; (8002474 <LCD_IO_Init+0xec>)
 8002444:	f002 f838 	bl	80044b8 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8002448:	2200      	movs	r2, #0
 800244a:	2104      	movs	r1, #4
 800244c:	4809      	ldr	r0, [pc, #36]	; (8002474 <LCD_IO_Init+0xec>)
 800244e:	f002 faeb 	bl	8004a28 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8002452:	2201      	movs	r2, #1
 8002454:	2104      	movs	r1, #4
 8002456:	4807      	ldr	r0, [pc, #28]	; (8002474 <LCD_IO_Init+0xec>)
 8002458:	f002 fae6 	bl	8004a28 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 800245c:	f7ff fed6 	bl	800220c <SPIx_Init>
  }
}
 8002460:	bf00      	nop
 8002462:	3720      	adds	r7, #32
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	20000708 	.word	0x20000708
 800246c:	40023800 	.word	0x40023800
 8002470:	40020c00 	.word	0x40020c00
 8002474:	40020800 	.word	0x40020800

08002478 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	4603      	mov	r3, r0
 8002480:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002482:	2201      	movs	r2, #1
 8002484:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002488:	480a      	ldr	r0, [pc, #40]	; (80024b4 <LCD_IO_WriteData+0x3c>)
 800248a:	f002 facd 	bl	8004a28 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 800248e:	2200      	movs	r2, #0
 8002490:	2104      	movs	r1, #4
 8002492:	4809      	ldr	r0, [pc, #36]	; (80024b8 <LCD_IO_WriteData+0x40>)
 8002494:	f002 fac8 	bl	8004a28 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8002498:	88fb      	ldrh	r3, [r7, #6]
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff ff10 	bl	80022c0 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80024a0:	2201      	movs	r2, #1
 80024a2:	2104      	movs	r1, #4
 80024a4:	4804      	ldr	r0, [pc, #16]	; (80024b8 <LCD_IO_WriteData+0x40>)
 80024a6:	f002 fabf 	bl	8004a28 <HAL_GPIO_WritePin>
}
 80024aa:	bf00      	nop
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	40020c00 	.word	0x40020c00
 80024b8:	40020800 	.word	0x40020800

080024bc <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	4603      	mov	r3, r0
 80024c4:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80024c6:	2200      	movs	r2, #0
 80024c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80024cc:	480a      	ldr	r0, [pc, #40]	; (80024f8 <LCD_IO_WriteReg+0x3c>)
 80024ce:	f002 faab 	bl	8004a28 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80024d2:	2200      	movs	r2, #0
 80024d4:	2104      	movs	r1, #4
 80024d6:	4809      	ldr	r0, [pc, #36]	; (80024fc <LCD_IO_WriteReg+0x40>)
 80024d8:	f002 faa6 	bl	8004a28 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 80024dc:	79fb      	ldrb	r3, [r7, #7]
 80024de:	b29b      	uxth	r3, r3
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff feed 	bl	80022c0 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80024e6:	2201      	movs	r2, #1
 80024e8:	2104      	movs	r1, #4
 80024ea:	4804      	ldr	r0, [pc, #16]	; (80024fc <LCD_IO_WriteReg+0x40>)
 80024ec:	f002 fa9c 	bl	8004a28 <HAL_GPIO_WritePin>
}
 80024f0:	bf00      	nop
 80024f2:	3708      	adds	r7, #8
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	40020c00 	.word	0x40020c00
 80024fc:	40020800 	.word	0x40020800

08002500 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	460a      	mov	r2, r1
 800250a:	80fb      	strh	r3, [r7, #6]
 800250c:	4613      	mov	r3, r2
 800250e:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8002510:	2300      	movs	r3, #0
 8002512:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8002514:	2200      	movs	r2, #0
 8002516:	2104      	movs	r1, #4
 8002518:	4810      	ldr	r0, [pc, #64]	; (800255c <LCD_IO_ReadData+0x5c>)
 800251a:	f002 fa85 	bl	8004a28 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800251e:	2200      	movs	r2, #0
 8002520:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002524:	480e      	ldr	r0, [pc, #56]	; (8002560 <LCD_IO_ReadData+0x60>)
 8002526:	f002 fa7f 	bl	8004a28 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 800252a:	88fb      	ldrh	r3, [r7, #6]
 800252c:	4618      	mov	r0, r3
 800252e:	f7ff fec7 	bl	80022c0 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8002532:	797b      	ldrb	r3, [r7, #5]
 8002534:	4618      	mov	r0, r3
 8002536:	f7ff fea3 	bl	8002280 <SPIx_Read>
 800253a:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800253c:	2201      	movs	r2, #1
 800253e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002542:	4807      	ldr	r0, [pc, #28]	; (8002560 <LCD_IO_ReadData+0x60>)
 8002544:	f002 fa70 	bl	8004a28 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002548:	2201      	movs	r2, #1
 800254a:	2104      	movs	r1, #4
 800254c:	4803      	ldr	r0, [pc, #12]	; (800255c <LCD_IO_ReadData+0x5c>)
 800254e:	f002 fa6b 	bl	8004a28 <HAL_GPIO_WritePin>
  
  return readvalue;
 8002552:	68fb      	ldr	r3, [r7, #12]
}
 8002554:	4618      	mov	r0, r3
 8002556:	3710      	adds	r7, #16
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	40020800 	.word	0x40020800
 8002560:	40020c00 	.word	0x40020c00

08002564 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f001 fa37 	bl	80039e0 <HAL_Delay>
}
 8002572:	bf00      	nop
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
	...

0800257c <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8002580:	4b2d      	ldr	r3, [pc, #180]	; (8002638 <BSP_LCD_Init+0xbc>)
 8002582:	4a2e      	ldr	r2, [pc, #184]	; (800263c <BSP_LCD_Init+0xc0>)
 8002584:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8002586:	4b2c      	ldr	r3, [pc, #176]	; (8002638 <BSP_LCD_Init+0xbc>)
 8002588:	2209      	movs	r2, #9
 800258a:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 800258c:	4b2a      	ldr	r3, [pc, #168]	; (8002638 <BSP_LCD_Init+0xbc>)
 800258e:	2201      	movs	r2, #1
 8002590:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8002592:	4b29      	ldr	r3, [pc, #164]	; (8002638 <BSP_LCD_Init+0xbc>)
 8002594:	221d      	movs	r2, #29
 8002596:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8002598:	4b27      	ldr	r3, [pc, #156]	; (8002638 <BSP_LCD_Init+0xbc>)
 800259a:	2203      	movs	r2, #3
 800259c:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 800259e:	4b26      	ldr	r3, [pc, #152]	; (8002638 <BSP_LCD_Init+0xbc>)
 80025a0:	f240 120d 	movw	r2, #269	; 0x10d
 80025a4:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 80025a6:	4b24      	ldr	r3, [pc, #144]	; (8002638 <BSP_LCD_Init+0xbc>)
 80025a8:	f240 1243 	movw	r2, #323	; 0x143
 80025ac:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 80025ae:	4b22      	ldr	r3, [pc, #136]	; (8002638 <BSP_LCD_Init+0xbc>)
 80025b0:	f240 1217 	movw	r2, #279	; 0x117
 80025b4:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 80025b6:	4b20      	ldr	r3, [pc, #128]	; (8002638 <BSP_LCD_Init+0xbc>)
 80025b8:	f240 1247 	movw	r2, #327	; 0x147
 80025bc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 80025be:	4b1e      	ldr	r3, [pc, #120]	; (8002638 <BSP_LCD_Init+0xbc>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 80025c6:	4b1c      	ldr	r3, [pc, #112]	; (8002638 <BSP_LCD_Init+0xbc>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 80025ce:	4b1a      	ldr	r3, [pc, #104]	; (8002638 <BSP_LCD_Init+0xbc>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80025d6:	4b1a      	ldr	r3, [pc, #104]	; (8002640 <BSP_LCD_Init+0xc4>)
 80025d8:	2208      	movs	r2, #8
 80025da:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80025dc:	4b18      	ldr	r3, [pc, #96]	; (8002640 <BSP_LCD_Init+0xc4>)
 80025de:	22c0      	movs	r2, #192	; 0xc0
 80025e0:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80025e2:	4b17      	ldr	r3, [pc, #92]	; (8002640 <BSP_LCD_Init+0xc4>)
 80025e4:	2204      	movs	r2, #4
 80025e6:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80025e8:	4b15      	ldr	r3, [pc, #84]	; (8002640 <BSP_LCD_Init+0xc4>)
 80025ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80025ee:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 80025f0:	4813      	ldr	r0, [pc, #76]	; (8002640 <BSP_LCD_Init+0xc4>)
 80025f2:	f004 fda7 	bl	8007144 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80025f6:	4b10      	ldr	r3, [pc, #64]	; (8002638 <BSP_LCD_Init+0xbc>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80025fc:	4b0e      	ldr	r3, [pc, #56]	; (8002638 <BSP_LCD_Init+0xbc>)
 80025fe:	2200      	movs	r2, #0
 8002600:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002602:	4b0d      	ldr	r3, [pc, #52]	; (8002638 <BSP_LCD_Init+0xbc>)
 8002604:	2200      	movs	r2, #0
 8002606:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002608:	4b0b      	ldr	r3, [pc, #44]	; (8002638 <BSP_LCD_Init+0xbc>)
 800260a:	2200      	movs	r2, #0
 800260c:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 800260e:	f000 fa5f 	bl	8002ad0 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 8002612:	4809      	ldr	r0, [pc, #36]	; (8002638 <BSP_LCD_Init+0xbc>)
 8002614:	f003 fdac 	bl	8006170 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8002618:	4b0a      	ldr	r3, [pc, #40]	; (8002644 <BSP_LCD_Init+0xc8>)
 800261a:	4a0b      	ldr	r2, [pc, #44]	; (8002648 <BSP_LCD_Init+0xcc>)
 800261c:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 800261e:	4b09      	ldr	r3, [pc, #36]	; (8002644 <BSP_LCD_Init+0xc8>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8002626:	f000 fc41 	bl	8002eac <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800262a:	4808      	ldr	r0, [pc, #32]	; (800264c <BSP_LCD_Init+0xd0>)
 800262c:	f000 f8ce 	bl	80027cc <BSP_LCD_SetFont>

  return LCD_OK;
 8002630:	2300      	movs	r3, #0
}  
 8002632:	4618      	mov	r0, r3
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	2000070c 	.word	0x2000070c
 800263c:	40016800 	.word	0x40016800
 8002640:	200007f4 	.word	0x200007f4
 8002644:	20000840 	.word	0x20000840
 8002648:	20000004 	.word	0x20000004
 800264c:	20000048 	.word	0x20000048

08002650 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8002654:	4b03      	ldr	r3, [pc, #12]	; (8002664 <BSP_LCD_GetXSize+0x14>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800265a:	4798      	blx	r3
 800265c:	4603      	mov	r3, r0
}
 800265e:	4618      	mov	r0, r3
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20000840 	.word	0x20000840

08002668 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 800266c:	4b03      	ldr	r3, [pc, #12]	; (800267c <BSP_LCD_GetYSize+0x14>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002672:	4798      	blx	r3
 8002674:	4603      	mov	r3, r0
}
 8002676:	4618      	mov	r0, r3
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	20000840 	.word	0x20000840

08002680 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002680:	b580      	push	{r7, lr}
 8002682:	b090      	sub	sp, #64	; 0x40
 8002684:	af00      	add	r7, sp, #0
 8002686:	4603      	mov	r3, r0
 8002688:	6039      	str	r1, [r7, #0]
 800268a:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 800268c:	2300      	movs	r3, #0
 800268e:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002690:	f7ff ffde 	bl	8002650 <BSP_LCD_GetXSize>
 8002694:	4603      	mov	r3, r0
 8002696:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002698:	2300      	movs	r3, #0
 800269a:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 800269c:	f7ff ffe4 	bl	8002668 <BSP_LCD_GetYSize>
 80026a0:	4603      	mov	r3, r0
 80026a2:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80026a4:	2300      	movs	r3, #0
 80026a6:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 80026ac:	23ff      	movs	r3, #255	; 0xff
 80026ae:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 80026b0:	2300      	movs	r3, #0
 80026b2:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 80026b4:	2300      	movs	r3, #0
 80026b6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 80026ba:	2300      	movs	r3, #0
 80026bc:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 80026c0:	2300      	movs	r3, #0
 80026c2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80026c6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80026ca:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80026cc:	2307      	movs	r3, #7
 80026ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80026d0:	f7ff ffbe 	bl	8002650 <BSP_LCD_GetXSize>
 80026d4:	4603      	mov	r3, r0
 80026d6:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80026d8:	f7ff ffc6 	bl	8002668 <BSP_LCD_GetYSize>
 80026dc:	4603      	mov	r3, r0
 80026de:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 80026e0:	88fa      	ldrh	r2, [r7, #6]
 80026e2:	f107 030c 	add.w	r3, r7, #12
 80026e6:	4619      	mov	r1, r3
 80026e8:	4814      	ldr	r0, [pc, #80]	; (800273c <BSP_LCD_LayerDefaultInit+0xbc>)
 80026ea:	f003 fe11 	bl	8006310 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80026ee:	88fa      	ldrh	r2, [r7, #6]
 80026f0:	4913      	ldr	r1, [pc, #76]	; (8002740 <BSP_LCD_LayerDefaultInit+0xc0>)
 80026f2:	4613      	mov	r3, r2
 80026f4:	005b      	lsls	r3, r3, #1
 80026f6:	4413      	add	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	440b      	add	r3, r1
 80026fc:	3304      	adds	r3, #4
 80026fe:	f04f 32ff 	mov.w	r2, #4294967295
 8002702:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002704:	88fa      	ldrh	r2, [r7, #6]
 8002706:	490e      	ldr	r1, [pc, #56]	; (8002740 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002708:	4613      	mov	r3, r2
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	4413      	add	r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	440b      	add	r3, r1
 8002712:	3308      	adds	r3, #8
 8002714:	4a0b      	ldr	r2, [pc, #44]	; (8002744 <BSP_LCD_LayerDefaultInit+0xc4>)
 8002716:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002718:	88fa      	ldrh	r2, [r7, #6]
 800271a:	4909      	ldr	r1, [pc, #36]	; (8002740 <BSP_LCD_LayerDefaultInit+0xc0>)
 800271c:	4613      	mov	r3, r2
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	4413      	add	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	440b      	add	r3, r1
 8002726:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800272a:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 800272c:	4803      	ldr	r0, [pc, #12]	; (800273c <BSP_LCD_LayerDefaultInit+0xbc>)
 800272e:	f003 fe2d 	bl	800638c <HAL_LTDC_EnableDither>
}
 8002732:	bf00      	nop
 8002734:	3740      	adds	r7, #64	; 0x40
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	2000070c 	.word	0x2000070c
 8002740:	20000828 	.word	0x20000828
 8002744:	20000048 	.word	0x20000048

08002748 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002750:	4a04      	ldr	r2, [pc, #16]	; (8002764 <BSP_LCD_SelectLayer+0x1c>)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6013      	str	r3, [r2, #0]
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	20000824 	.word	0x20000824

08002768 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002770:	4b07      	ldr	r3, [pc, #28]	; (8002790 <BSP_LCD_SetTextColor+0x28>)
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	4907      	ldr	r1, [pc, #28]	; (8002794 <BSP_LCD_SetTextColor+0x2c>)
 8002776:	4613      	mov	r3, r2
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	4413      	add	r3, r2
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	440b      	add	r3, r1
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	601a      	str	r2, [r3, #0]
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr
 8002790:	20000824 	.word	0x20000824
 8002794:	20000828 	.word	0x20000828

08002798 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80027a0:	4b08      	ldr	r3, [pc, #32]	; (80027c4 <BSP_LCD_SetBackColor+0x2c>)
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	4908      	ldr	r1, [pc, #32]	; (80027c8 <BSP_LCD_SetBackColor+0x30>)
 80027a6:	4613      	mov	r3, r2
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	4413      	add	r3, r2
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	440b      	add	r3, r1
 80027b0:	3304      	adds	r3, #4
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	601a      	str	r2, [r3, #0]
}
 80027b6:	bf00      	nop
 80027b8:	370c      	adds	r7, #12
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	20000824 	.word	0x20000824
 80027c8:	20000828 	.word	0x20000828

080027cc <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 80027d4:	4b08      	ldr	r3, [pc, #32]	; (80027f8 <BSP_LCD_SetFont+0x2c>)
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	4908      	ldr	r1, [pc, #32]	; (80027fc <BSP_LCD_SetFont+0x30>)
 80027da:	4613      	mov	r3, r2
 80027dc:	005b      	lsls	r3, r3, #1
 80027de:	4413      	add	r3, r2
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	440b      	add	r3, r1
 80027e4:	3308      	adds	r3, #8
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	601a      	str	r2, [r3, #0]
}
 80027ea:	bf00      	nop
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	20000824 	.word	0x20000824
 80027fc:	20000828 	.word	0x20000828

08002800 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the Text Font.
  * @retval Layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8002804:	4b07      	ldr	r3, [pc, #28]	; (8002824 <BSP_LCD_GetFont+0x24>)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	4907      	ldr	r1, [pc, #28]	; (8002828 <BSP_LCD_GetFont+0x28>)
 800280a:	4613      	mov	r3, r2
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	4413      	add	r3, r2
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	440b      	add	r3, r1
 8002814:	3308      	adds	r3, #8
 8002816:	681b      	ldr	r3, [r3, #0]
}
 8002818:	4618      	mov	r0, r3
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
 8002822:	bf00      	nop
 8002824:	20000824 	.word	0x20000824
 8002828:	20000828 	.word	0x20000828

0800282c <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 800282c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800282e:	b085      	sub	sp, #20
 8002830:	af02      	add	r7, sp, #8
 8002832:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002834:	4b0f      	ldr	r3, [pc, #60]	; (8002874 <BSP_LCD_Clear+0x48>)
 8002836:	681c      	ldr	r4, [r3, #0]
 8002838:	4b0e      	ldr	r3, [pc, #56]	; (8002874 <BSP_LCD_Clear+0x48>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a0e      	ldr	r2, [pc, #56]	; (8002878 <BSP_LCD_Clear+0x4c>)
 800283e:	2134      	movs	r1, #52	; 0x34
 8002840:	fb01 f303 	mul.w	r3, r1, r3
 8002844:	4413      	add	r3, r2
 8002846:	335c      	adds	r3, #92	; 0x5c
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	461e      	mov	r6, r3
 800284c:	f7ff ff00 	bl	8002650 <BSP_LCD_GetXSize>
 8002850:	4605      	mov	r5, r0
 8002852:	f7ff ff09 	bl	8002668 <BSP_LCD_GetYSize>
 8002856:	4602      	mov	r2, r0
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	9301      	str	r3, [sp, #4]
 800285c:	2300      	movs	r3, #0
 800285e:	9300      	str	r3, [sp, #0]
 8002860:	4613      	mov	r3, r2
 8002862:	462a      	mov	r2, r5
 8002864:	4631      	mov	r1, r6
 8002866:	4620      	mov	r0, r4
 8002868:	f000 fae8 	bl	8002e3c <FillBuffer>
}
 800286c:	bf00      	nop
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002874:	20000824 	.word	0x20000824
 8002878:	2000070c 	.word	0x2000070c

0800287c <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 800287c:	b590      	push	{r4, r7, lr}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	4603      	mov	r3, r0
 8002884:	80fb      	strh	r3, [r7, #6]
 8002886:	460b      	mov	r3, r1
 8002888:	80bb      	strh	r3, [r7, #4]
 800288a:	4613      	mov	r3, r2
 800288c:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800288e:	4b1b      	ldr	r3, [pc, #108]	; (80028fc <BSP_LCD_DisplayChar+0x80>)
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	491b      	ldr	r1, [pc, #108]	; (8002900 <BSP_LCD_DisplayChar+0x84>)
 8002894:	4613      	mov	r3, r2
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	4413      	add	r3, r2
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	440b      	add	r3, r1
 800289e:	3308      	adds	r3, #8
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	6819      	ldr	r1, [r3, #0]
 80028a4:	78fb      	ldrb	r3, [r7, #3]
 80028a6:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80028aa:	4b14      	ldr	r3, [pc, #80]	; (80028fc <BSP_LCD_DisplayChar+0x80>)
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	4c14      	ldr	r4, [pc, #80]	; (8002900 <BSP_LCD_DisplayChar+0x84>)
 80028b0:	4613      	mov	r3, r2
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	4413      	add	r3, r2
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	4423      	add	r3, r4
 80028ba:	3308      	adds	r3, #8
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80028c0:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80028c4:	4b0d      	ldr	r3, [pc, #52]	; (80028fc <BSP_LCD_DisplayChar+0x80>)
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	4c0d      	ldr	r4, [pc, #52]	; (8002900 <BSP_LCD_DisplayChar+0x84>)
 80028ca:	4613      	mov	r3, r2
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	4413      	add	r3, r2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	4423      	add	r3, r4
 80028d4:	3308      	adds	r3, #8
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	889b      	ldrh	r3, [r3, #4]
 80028da:	3307      	adds	r3, #7
 80028dc:	2b00      	cmp	r3, #0
 80028de:	da00      	bge.n	80028e2 <BSP_LCD_DisplayChar+0x66>
 80028e0:	3307      	adds	r3, #7
 80028e2:	10db      	asrs	r3, r3, #3
 80028e4:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80028e8:	18ca      	adds	r2, r1, r3
 80028ea:	88b9      	ldrh	r1, [r7, #4]
 80028ec:	88fb      	ldrh	r3, [r7, #6]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f000 f9ea 	bl	8002cc8 <DrawChar>
}
 80028f4:	bf00      	nop
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd90      	pop	{r4, r7, pc}
 80028fc:	20000824 	.word	0x20000824
 8002900:	20000828 	.word	0x20000828

08002904 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8002904:	b5b0      	push	{r4, r5, r7, lr}
 8002906:	b088      	sub	sp, #32
 8002908:	af00      	add	r7, sp, #0
 800290a:	60ba      	str	r2, [r7, #8]
 800290c:	461a      	mov	r2, r3
 800290e:	4603      	mov	r3, r0
 8002910:	81fb      	strh	r3, [r7, #14]
 8002912:	460b      	mov	r3, r1
 8002914:	81bb      	strh	r3, [r7, #12]
 8002916:	4613      	mov	r3, r2
 8002918:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 800291a:	2301      	movs	r3, #1
 800291c:	83fb      	strh	r3, [r7, #30]
 800291e:	2300      	movs	r3, #0
 8002920:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8002922:	2300      	movs	r3, #0
 8002924:	61bb      	str	r3, [r7, #24]
 8002926:	2300      	movs	r3, #0
 8002928:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800292e:	e002      	b.n	8002936 <BSP_LCD_DisplayStringAt+0x32>
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	3301      	adds	r3, #1
 8002934:	61bb      	str	r3, [r7, #24]
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	1c5a      	adds	r2, r3, #1
 800293a:	617a      	str	r2, [r7, #20]
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d1f6      	bne.n	8002930 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8002942:	f7ff fe85 	bl	8002650 <BSP_LCD_GetXSize>
 8002946:	4601      	mov	r1, r0
 8002948:	4b4b      	ldr	r3, [pc, #300]	; (8002a78 <BSP_LCD_DisplayStringAt+0x174>)
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	484b      	ldr	r0, [pc, #300]	; (8002a7c <BSP_LCD_DisplayStringAt+0x178>)
 800294e:	4613      	mov	r3, r2
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	4413      	add	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	4403      	add	r3, r0
 8002958:	3308      	adds	r3, #8
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	889b      	ldrh	r3, [r3, #4]
 800295e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002962:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 8002964:	79fb      	ldrb	r3, [r7, #7]
 8002966:	2b03      	cmp	r3, #3
 8002968:	d01c      	beq.n	80029a4 <BSP_LCD_DisplayStringAt+0xa0>
 800296a:	2b03      	cmp	r3, #3
 800296c:	dc33      	bgt.n	80029d6 <BSP_LCD_DisplayStringAt+0xd2>
 800296e:	2b01      	cmp	r3, #1
 8002970:	d002      	beq.n	8002978 <BSP_LCD_DisplayStringAt+0x74>
 8002972:	2b02      	cmp	r3, #2
 8002974:	d019      	beq.n	80029aa <BSP_LCD_DisplayStringAt+0xa6>
 8002976:	e02e      	b.n	80029d6 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8002978:	693a      	ldr	r2, [r7, #16]
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	1ad1      	subs	r1, r2, r3
 800297e:	4b3e      	ldr	r3, [pc, #248]	; (8002a78 <BSP_LCD_DisplayStringAt+0x174>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	483e      	ldr	r0, [pc, #248]	; (8002a7c <BSP_LCD_DisplayStringAt+0x178>)
 8002984:	4613      	mov	r3, r2
 8002986:	005b      	lsls	r3, r3, #1
 8002988:	4413      	add	r3, r2
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	4403      	add	r3, r0
 800298e:	3308      	adds	r3, #8
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	889b      	ldrh	r3, [r3, #4]
 8002994:	fb01 f303 	mul.w	r3, r1, r3
 8002998:	085b      	lsrs	r3, r3, #1
 800299a:	b29a      	uxth	r2, r3
 800299c:	89fb      	ldrh	r3, [r7, #14]
 800299e:	4413      	add	r3, r2
 80029a0:	83fb      	strh	r3, [r7, #30]
      break;
 80029a2:	e01b      	b.n	80029dc <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 80029a4:	89fb      	ldrh	r3, [r7, #14]
 80029a6:	83fb      	strh	r3, [r7, #30]
      break;
 80029a8:	e018      	b.n	80029dc <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80029aa:	693a      	ldr	r2, [r7, #16]
 80029ac:	69bb      	ldr	r3, [r7, #24]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	b299      	uxth	r1, r3
 80029b2:	4b31      	ldr	r3, [pc, #196]	; (8002a78 <BSP_LCD_DisplayStringAt+0x174>)
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	4831      	ldr	r0, [pc, #196]	; (8002a7c <BSP_LCD_DisplayStringAt+0x178>)
 80029b8:	4613      	mov	r3, r2
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	4413      	add	r3, r2
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	4403      	add	r3, r0
 80029c2:	3308      	adds	r3, #8
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	889b      	ldrh	r3, [r3, #4]
 80029c8:	fb11 f303 	smulbb	r3, r1, r3
 80029cc:	b29a      	uxth	r2, r3
 80029ce:	89fb      	ldrh	r3, [r7, #14]
 80029d0:	4413      	add	r3, r2
 80029d2:	83fb      	strh	r3, [r7, #30]
      break;
 80029d4:	e002      	b.n	80029dc <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 80029d6:	89fb      	ldrh	r3, [r7, #14]
 80029d8:	83fb      	strh	r3, [r7, #30]
      break;
 80029da:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80029dc:	e01a      	b.n	8002a14 <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	781a      	ldrb	r2, [r3, #0]
 80029e2:	89b9      	ldrh	r1, [r7, #12]
 80029e4:	8bfb      	ldrh	r3, [r7, #30]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff ff48 	bl	800287c <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 80029ec:	4b22      	ldr	r3, [pc, #136]	; (8002a78 <BSP_LCD_DisplayStringAt+0x174>)
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	4922      	ldr	r1, [pc, #136]	; (8002a7c <BSP_LCD_DisplayStringAt+0x178>)
 80029f2:	4613      	mov	r3, r2
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	4413      	add	r3, r2
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	440b      	add	r3, r1
 80029fc:	3308      	adds	r3, #8
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	889a      	ldrh	r2, [r3, #4]
 8002a02:	8bfb      	ldrh	r3, [r7, #30]
 8002a04:	4413      	add	r3, r2
 8002a06:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	60bb      	str	r3, [r7, #8]
    i++;
 8002a0e:	8bbb      	ldrh	r3, [r7, #28]
 8002a10:	3301      	adds	r3, #1
 8002a12:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	bf14      	ite	ne
 8002a1c:	2301      	movne	r3, #1
 8002a1e:	2300      	moveq	r3, #0
 8002a20:	b2dc      	uxtb	r4, r3
 8002a22:	f7ff fe15 	bl	8002650 <BSP_LCD_GetXSize>
 8002a26:	8bb9      	ldrh	r1, [r7, #28]
 8002a28:	4b13      	ldr	r3, [pc, #76]	; (8002a78 <BSP_LCD_DisplayStringAt+0x174>)
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	4d13      	ldr	r5, [pc, #76]	; (8002a7c <BSP_LCD_DisplayStringAt+0x178>)
 8002a2e:	4613      	mov	r3, r2
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	4413      	add	r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	442b      	add	r3, r5
 8002a38:	3308      	adds	r3, #8
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	889b      	ldrh	r3, [r3, #4]
 8002a3e:	fb01 f303 	mul.w	r3, r1, r3
 8002a42:	1ac3      	subs	r3, r0, r3
 8002a44:	b299      	uxth	r1, r3
 8002a46:	4b0c      	ldr	r3, [pc, #48]	; (8002a78 <BSP_LCD_DisplayStringAt+0x174>)
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	480c      	ldr	r0, [pc, #48]	; (8002a7c <BSP_LCD_DisplayStringAt+0x178>)
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	4413      	add	r3, r2
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	4403      	add	r3, r0
 8002a56:	3308      	adds	r3, #8
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	889b      	ldrh	r3, [r3, #4]
 8002a5c:	4299      	cmp	r1, r3
 8002a5e:	bf2c      	ite	cs
 8002a60:	2301      	movcs	r3, #1
 8002a62:	2300      	movcc	r3, #0
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	4023      	ands	r3, r4
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1b7      	bne.n	80029de <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 8002a6e:	bf00      	nop
 8002a70:	bf00      	nop
 8002a72:	3720      	adds	r7, #32
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bdb0      	pop	{r4, r5, r7, pc}
 8002a78:	20000824 	.word	0x20000824
 8002a7c:	20000828 	.word	0x20000828

08002a80 <BSP_LCD_DisplayStringAtLine>:
  * @brief  Displays a maximum of 20 char on the LCD.
  * @param  Line: the Line where to display the character shape
  * @param  ptr: pointer to string to display on LCD
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	6039      	str	r1, [r7, #0]
 8002a8a:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 8002a8c:	f7ff feb8 	bl	8002800 <BSP_LCD_GetFont>
 8002a90:	4603      	mov	r3, r0
 8002a92:	88db      	ldrh	r3, [r3, #6]
 8002a94:	88fa      	ldrh	r2, [r7, #6]
 8002a96:	fb12 f303 	smulbb	r3, r2, r3
 8002a9a:	b299      	uxth	r1, r3
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	2000      	movs	r0, #0
 8002aa2:	f7ff ff2f 	bl	8002904 <BSP_LCD_DisplayStringAt>
}
 8002aa6:	bf00      	nop
 8002aa8:	3708      	adds	r7, #8
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
	...

08002ab0 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8002ab4:	4b05      	ldr	r3, [pc, #20]	; (8002acc <BSP_LCD_DisplayOn+0x1c>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d003      	beq.n	8002ac6 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8002abe:	4b03      	ldr	r3, [pc, #12]	; (8002acc <BSP_LCD_DisplayOn+0x1c>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	4798      	blx	r3
  }
}
 8002ac6:	bf00      	nop
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20000840 	.word	0x20000840

08002ad0 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b08e      	sub	sp, #56	; 0x38
 8002ad4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	623b      	str	r3, [r7, #32]
 8002ada:	4b61      	ldr	r3, [pc, #388]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ade:	4a60      	ldr	r2, [pc, #384]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002ae0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ae4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ae6:	4b5e      	ldr	r3, [pc, #376]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002aee:	623b      	str	r3, [r7, #32]
 8002af0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8002af2:	2300      	movs	r3, #0
 8002af4:	61fb      	str	r3, [r7, #28]
 8002af6:	4b5a      	ldr	r3, [pc, #360]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afa:	4a59      	ldr	r2, [pc, #356]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002afc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002b00:	6313      	str	r3, [r2, #48]	; 0x30
 8002b02:	4b57      	ldr	r3, [pc, #348]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b06:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b0a:	61fb      	str	r3, [r7, #28]
 8002b0c:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b0e:	2300      	movs	r3, #0
 8002b10:	61bb      	str	r3, [r7, #24]
 8002b12:	4b53      	ldr	r3, [pc, #332]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b16:	4a52      	ldr	r2, [pc, #328]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002b18:	f043 0301 	orr.w	r3, r3, #1
 8002b1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b1e:	4b50      	ldr	r3, [pc, #320]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	61bb      	str	r3, [r7, #24]
 8002b28:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	617b      	str	r3, [r7, #20]
 8002b2e:	4b4c      	ldr	r3, [pc, #304]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b32:	4a4b      	ldr	r2, [pc, #300]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002b34:	f043 0302 	orr.w	r3, r3, #2
 8002b38:	6313      	str	r3, [r2, #48]	; 0x30
 8002b3a:	4b49      	ldr	r3, [pc, #292]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	617b      	str	r3, [r7, #20]
 8002b44:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b46:	2300      	movs	r3, #0
 8002b48:	613b      	str	r3, [r7, #16]
 8002b4a:	4b45      	ldr	r3, [pc, #276]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4e:	4a44      	ldr	r2, [pc, #272]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002b50:	f043 0304 	orr.w	r3, r3, #4
 8002b54:	6313      	str	r3, [r2, #48]	; 0x30
 8002b56:	4b42      	ldr	r3, [pc, #264]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5a:	f003 0304 	and.w	r3, r3, #4
 8002b5e:	613b      	str	r3, [r7, #16]
 8002b60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b62:	2300      	movs	r3, #0
 8002b64:	60fb      	str	r3, [r7, #12]
 8002b66:	4b3e      	ldr	r3, [pc, #248]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6a:	4a3d      	ldr	r2, [pc, #244]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002b6c:	f043 0308 	orr.w	r3, r3, #8
 8002b70:	6313      	str	r3, [r2, #48]	; 0x30
 8002b72:	4b3b      	ldr	r3, [pc, #236]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b76:	f003 0308 	and.w	r3, r3, #8
 8002b7a:	60fb      	str	r3, [r7, #12]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b7e:	2300      	movs	r3, #0
 8002b80:	60bb      	str	r3, [r7, #8]
 8002b82:	4b37      	ldr	r3, [pc, #220]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b86:	4a36      	ldr	r2, [pc, #216]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002b88:	f043 0320 	orr.w	r3, r3, #32
 8002b8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b8e:	4b34      	ldr	r3, [pc, #208]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b92:	f003 0320 	and.w	r3, r3, #32
 8002b96:	60bb      	str	r3, [r7, #8]
 8002b98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	607b      	str	r3, [r7, #4]
 8002b9e:	4b30      	ldr	r3, [pc, #192]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba2:	4a2f      	ldr	r2, [pc, #188]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002ba4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8002baa:	4b2d      	ldr	r3, [pc, #180]	; (8002c60 <BSP_LCD_MspInit+0x190>)
 8002bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bb2:	607b      	str	r3, [r7, #4]
 8002bb4:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8002bb6:	f641 0358 	movw	r3, #6232	; 0x1858
 8002bba:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8002bc8:	230e      	movs	r3, #14
 8002bca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002bcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4824      	ldr	r0, [pc, #144]	; (8002c64 <BSP_LCD_MspInit+0x194>)
 8002bd4:	f001 fc70 	bl	80044b8 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8002bd8:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002bdc:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002bde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002be2:	4619      	mov	r1, r3
 8002be4:	4820      	ldr	r0, [pc, #128]	; (8002c68 <BSP_LCD_MspInit+0x198>)
 8002be6:	f001 fc67 	bl	80044b8 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8002bea:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8002bee:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8002bf0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	481d      	ldr	r0, [pc, #116]	; (8002c6c <BSP_LCD_MspInit+0x19c>)
 8002bf8:	f001 fc5e 	bl	80044b8 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8002bfc:	2348      	movs	r3, #72	; 0x48
 8002bfe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002c00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c04:	4619      	mov	r1, r3
 8002c06:	481a      	ldr	r0, [pc, #104]	; (8002c70 <BSP_LCD_MspInit+0x1a0>)
 8002c08:	f001 fc56 	bl	80044b8 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8002c0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c10:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8002c12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c16:	4619      	mov	r1, r3
 8002c18:	4816      	ldr	r0, [pc, #88]	; (8002c74 <BSP_LCD_MspInit+0x1a4>)
 8002c1a:	f001 fc4d 	bl	80044b8 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8002c1e:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8002c22:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002c24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c28:	4619      	mov	r1, r3
 8002c2a:	4813      	ldr	r0, [pc, #76]	; (8002c78 <BSP_LCD_MspInit+0x1a8>)
 8002c2c:	f001 fc44 	bl	80044b8 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8002c30:	2303      	movs	r3, #3
 8002c32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8002c34:	2309      	movs	r3, #9
 8002c36:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002c38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	480a      	ldr	r0, [pc, #40]	; (8002c68 <BSP_LCD_MspInit+0x198>)
 8002c40:	f001 fc3a 	bl	80044b8 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8002c44:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002c48:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002c4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c4e:	4619      	mov	r1, r3
 8002c50:	4809      	ldr	r0, [pc, #36]	; (8002c78 <BSP_LCD_MspInit+0x1a8>)
 8002c52:	f001 fc31 	bl	80044b8 <HAL_GPIO_Init>
}
 8002c56:	bf00      	nop
 8002c58:	3738      	adds	r7, #56	; 0x38
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	40023800 	.word	0x40023800
 8002c64:	40020000 	.word	0x40020000
 8002c68:	40020400 	.word	0x40020400
 8002c6c:	40020800 	.word	0x40020800
 8002c70:	40020c00 	.word	0x40020c00
 8002c74:	40021400 	.word	0x40021400
 8002c78:	40021800 	.word	0x40021800

08002c7c <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002c7c:	b5b0      	push	{r4, r5, r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	4603      	mov	r3, r0
 8002c84:	603a      	str	r2, [r7, #0]
 8002c86:	80fb      	strh	r3, [r7, #6]
 8002c88:	460b      	mov	r3, r1
 8002c8a:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002c8c:	4b0c      	ldr	r3, [pc, #48]	; (8002cc0 <BSP_LCD_DrawPixel+0x44>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a0c      	ldr	r2, [pc, #48]	; (8002cc4 <BSP_LCD_DrawPixel+0x48>)
 8002c92:	2134      	movs	r1, #52	; 0x34
 8002c94:	fb01 f303 	mul.w	r3, r1, r3
 8002c98:	4413      	add	r3, r2
 8002c9a:	335c      	adds	r3, #92	; 0x5c
 8002c9c:	681c      	ldr	r4, [r3, #0]
 8002c9e:	88bd      	ldrh	r5, [r7, #4]
 8002ca0:	f7ff fcd6 	bl	8002650 <BSP_LCD_GetXSize>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	fb03 f205 	mul.w	r2, r3, r5
 8002caa:	88fb      	ldrh	r3, [r7, #6]
 8002cac:	4413      	add	r3, r2
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	4423      	add	r3, r4
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	6013      	str	r3, [r2, #0]
}
 8002cb8:	bf00      	nop
 8002cba:	3708      	adds	r7, #8
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bdb0      	pop	{r4, r5, r7, pc}
 8002cc0:	20000824 	.word	0x20000824
 8002cc4:	2000070c 	.word	0x2000070c

08002cc8 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b088      	sub	sp, #32
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	603a      	str	r2, [r7, #0]
 8002cd2:	80fb      	strh	r3, [r7, #6]
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	61fb      	str	r3, [r7, #28]
 8002cdc:	2300      	movs	r3, #0
 8002cde:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8002ce4:	4b53      	ldr	r3, [pc, #332]	; (8002e34 <DrawChar+0x16c>)
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	4953      	ldr	r1, [pc, #332]	; (8002e38 <DrawChar+0x170>)
 8002cea:	4613      	mov	r3, r2
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	4413      	add	r3, r2
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	440b      	add	r3, r1
 8002cf4:	3308      	adds	r3, #8
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	88db      	ldrh	r3, [r3, #6]
 8002cfa:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002cfc:	4b4d      	ldr	r3, [pc, #308]	; (8002e34 <DrawChar+0x16c>)
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	494d      	ldr	r1, [pc, #308]	; (8002e38 <DrawChar+0x170>)
 8002d02:	4613      	mov	r3, r2
 8002d04:	005b      	lsls	r3, r3, #1
 8002d06:	4413      	add	r3, r2
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	440b      	add	r3, r1
 8002d0c:	3308      	adds	r3, #8
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	889b      	ldrh	r3, [r3, #4]
 8002d12:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8002d14:	8a3b      	ldrh	r3, [r7, #16]
 8002d16:	3307      	adds	r3, #7
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	da00      	bge.n	8002d1e <DrawChar+0x56>
 8002d1c:	3307      	adds	r3, #7
 8002d1e:	10db      	asrs	r3, r3, #3
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	00db      	lsls	r3, r3, #3
 8002d24:	b2da      	uxtb	r2, r3
 8002d26:	8a3b      	ldrh	r3, [r7, #16]
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	1ad3      	subs	r3, r2, r3
 8002d2c:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8002d2e:	2300      	movs	r3, #0
 8002d30:	61fb      	str	r3, [r7, #28]
 8002d32:	e076      	b.n	8002e22 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8002d34:	8a3b      	ldrh	r3, [r7, #16]
 8002d36:	3307      	adds	r3, #7
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	da00      	bge.n	8002d3e <DrawChar+0x76>
 8002d3c:	3307      	adds	r3, #7
 8002d3e:	10db      	asrs	r3, r3, #3
 8002d40:	461a      	mov	r2, r3
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	fb02 f303 	mul.w	r3, r2, r3
 8002d48:	683a      	ldr	r2, [r7, #0]
 8002d4a:	4413      	add	r3, r2
 8002d4c:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8002d4e:	8a3b      	ldrh	r3, [r7, #16]
 8002d50:	3307      	adds	r3, #7
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	da00      	bge.n	8002d58 <DrawChar+0x90>
 8002d56:	3307      	adds	r3, #7
 8002d58:	10db      	asrs	r3, r3, #3
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d002      	beq.n	8002d64 <DrawChar+0x9c>
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d004      	beq.n	8002d6c <DrawChar+0xa4>
 8002d62:	e00c      	b.n	8002d7e <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	617b      	str	r3, [r7, #20]
      break;
 8002d6a:	e016      	b.n	8002d9a <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	021b      	lsls	r3, r3, #8
 8002d72:	68ba      	ldr	r2, [r7, #8]
 8002d74:	3201      	adds	r2, #1
 8002d76:	7812      	ldrb	r2, [r2, #0]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	617b      	str	r3, [r7, #20]
      break;
 8002d7c:	e00d      	b.n	8002d9a <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	041a      	lsls	r2, r3, #16
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	3301      	adds	r3, #1
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	021b      	lsls	r3, r3, #8
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	68ba      	ldr	r2, [r7, #8]
 8002d90:	3202      	adds	r2, #2
 8002d92:	7812      	ldrb	r2, [r2, #0]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	617b      	str	r3, [r7, #20]
      break;
 8002d98:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	61bb      	str	r3, [r7, #24]
 8002d9e:	e036      	b.n	8002e0e <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8002da0:	8a3a      	ldrh	r2, [r7, #16]
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	1ad2      	subs	r2, r2, r3
 8002da6:	7bfb      	ldrb	r3, [r7, #15]
 8002da8:	4413      	add	r3, r2
 8002daa:	3b01      	subs	r3, #1
 8002dac:	2201      	movs	r2, #1
 8002dae:	fa02 f303 	lsl.w	r3, r2, r3
 8002db2:	461a      	mov	r2, r3
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	4013      	ands	r3, r2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d012      	beq.n	8002de2 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8002dbc:	69bb      	ldr	r3, [r7, #24]
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	88fb      	ldrh	r3, [r7, #6]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	b298      	uxth	r0, r3
 8002dc6:	4b1b      	ldr	r3, [pc, #108]	; (8002e34 <DrawChar+0x16c>)
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	491b      	ldr	r1, [pc, #108]	; (8002e38 <DrawChar+0x170>)
 8002dcc:	4613      	mov	r3, r2
 8002dce:	005b      	lsls	r3, r3, #1
 8002dd0:	4413      	add	r3, r2
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	440b      	add	r3, r1
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	88bb      	ldrh	r3, [r7, #4]
 8002dda:	4619      	mov	r1, r3
 8002ddc:	f7ff ff4e 	bl	8002c7c <BSP_LCD_DrawPixel>
 8002de0:	e012      	b.n	8002e08 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	88fb      	ldrh	r3, [r7, #6]
 8002de8:	4413      	add	r3, r2
 8002dea:	b298      	uxth	r0, r3
 8002dec:	4b11      	ldr	r3, [pc, #68]	; (8002e34 <DrawChar+0x16c>)
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	4911      	ldr	r1, [pc, #68]	; (8002e38 <DrawChar+0x170>)
 8002df2:	4613      	mov	r3, r2
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	4413      	add	r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	440b      	add	r3, r1
 8002dfc:	3304      	adds	r3, #4
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	88bb      	ldrh	r3, [r7, #4]
 8002e02:	4619      	mov	r1, r3
 8002e04:	f7ff ff3a 	bl	8002c7c <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	61bb      	str	r3, [r7, #24]
 8002e0e:	8a3b      	ldrh	r3, [r7, #16]
 8002e10:	69ba      	ldr	r2, [r7, #24]
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d3c4      	bcc.n	8002da0 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 8002e16:	88bb      	ldrh	r3, [r7, #4]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8002e1c:	69fb      	ldr	r3, [r7, #28]
 8002e1e:	3301      	adds	r3, #1
 8002e20:	61fb      	str	r3, [r7, #28]
 8002e22:	8a7b      	ldrh	r3, [r7, #18]
 8002e24:	69fa      	ldr	r2, [r7, #28]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d384      	bcc.n	8002d34 <DrawChar+0x6c>
  }
}
 8002e2a:	bf00      	nop
 8002e2c:	bf00      	nop
 8002e2e:	3720      	adds	r7, #32
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	20000824 	.word	0x20000824
 8002e38:	20000828 	.word	0x20000828

08002e3c <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b086      	sub	sp, #24
 8002e40:	af02      	add	r7, sp, #8
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	607a      	str	r2, [r7, #4]
 8002e48:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8002e4a:	4b16      	ldr	r3, [pc, #88]	; (8002ea4 <FillBuffer+0x68>)
 8002e4c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002e50:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8002e52:	4b14      	ldr	r3, [pc, #80]	; (8002ea4 <FillBuffer+0x68>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8002e58:	4a12      	ldr	r2, [pc, #72]	; (8002ea4 <FillBuffer+0x68>)
 8002e5a:	69bb      	ldr	r3, [r7, #24]
 8002e5c:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 8002e5e:	4b11      	ldr	r3, [pc, #68]	; (8002ea4 <FillBuffer+0x68>)
 8002e60:	4a11      	ldr	r2, [pc, #68]	; (8002ea8 <FillBuffer+0x6c>)
 8002e62:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8002e64:	480f      	ldr	r0, [pc, #60]	; (8002ea4 <FillBuffer+0x68>)
 8002e66:	f001 f89b 	bl	8003fa0 <HAL_DMA2D_Init>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d115      	bne.n	8002e9c <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8002e70:	68f9      	ldr	r1, [r7, #12]
 8002e72:	480c      	ldr	r0, [pc, #48]	; (8002ea4 <FillBuffer+0x68>)
 8002e74:	f001 f9f2 	bl	800425c <HAL_DMA2D_ConfigLayer>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d10e      	bne.n	8002e9c <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8002e7e:	68ba      	ldr	r2, [r7, #8]
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	9300      	str	r3, [sp, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	69f9      	ldr	r1, [r7, #28]
 8002e88:	4806      	ldr	r0, [pc, #24]	; (8002ea4 <FillBuffer+0x68>)
 8002e8a:	f001 f8d2 	bl	8004032 <HAL_DMA2D_Start>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d103      	bne.n	8002e9c <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8002e94:	210a      	movs	r1, #10
 8002e96:	4803      	ldr	r0, [pc, #12]	; (8002ea4 <FillBuffer+0x68>)
 8002e98:	f001 f8f6 	bl	8004088 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8002e9c:	bf00      	nop
 8002e9e:	3710      	adds	r7, #16
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	200007b4 	.word	0x200007b4
 8002ea8:	4002b000 	.word	0x4002b000

08002eac <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002eb0:	4b29      	ldr	r3, [pc, #164]	; (8002f58 <BSP_SDRAM_Init+0xac>)
 8002eb2:	4a2a      	ldr	r2, [pc, #168]	; (8002f5c <BSP_SDRAM_Init+0xb0>)
 8002eb4:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8002eb6:	4b2a      	ldr	r3, [pc, #168]	; (8002f60 <BSP_SDRAM_Init+0xb4>)
 8002eb8:	2202      	movs	r2, #2
 8002eba:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8002ebc:	4b28      	ldr	r3, [pc, #160]	; (8002f60 <BSP_SDRAM_Init+0xb4>)
 8002ebe:	2207      	movs	r2, #7
 8002ec0:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8002ec2:	4b27      	ldr	r3, [pc, #156]	; (8002f60 <BSP_SDRAM_Init+0xb4>)
 8002ec4:	2204      	movs	r2, #4
 8002ec6:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8002ec8:	4b25      	ldr	r3, [pc, #148]	; (8002f60 <BSP_SDRAM_Init+0xb4>)
 8002eca:	2207      	movs	r2, #7
 8002ecc:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8002ece:	4b24      	ldr	r3, [pc, #144]	; (8002f60 <BSP_SDRAM_Init+0xb4>)
 8002ed0:	2202      	movs	r2, #2
 8002ed2:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8002ed4:	4b22      	ldr	r3, [pc, #136]	; (8002f60 <BSP_SDRAM_Init+0xb4>)
 8002ed6:	2202      	movs	r2, #2
 8002ed8:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8002eda:	4b21      	ldr	r3, [pc, #132]	; (8002f60 <BSP_SDRAM_Init+0xb4>)
 8002edc:	2202      	movs	r2, #2
 8002ede:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8002ee0:	4b1d      	ldr	r3, [pc, #116]	; (8002f58 <BSP_SDRAM_Init+0xac>)
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002ee6:	4b1c      	ldr	r3, [pc, #112]	; (8002f58 <BSP_SDRAM_Init+0xac>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002eec:	4b1a      	ldr	r3, [pc, #104]	; (8002f58 <BSP_SDRAM_Init+0xac>)
 8002eee:	2204      	movs	r2, #4
 8002ef0:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002ef2:	4b19      	ldr	r3, [pc, #100]	; (8002f58 <BSP_SDRAM_Init+0xac>)
 8002ef4:	2210      	movs	r2, #16
 8002ef6:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002ef8:	4b17      	ldr	r3, [pc, #92]	; (8002f58 <BSP_SDRAM_Init+0xac>)
 8002efa:	2240      	movs	r2, #64	; 0x40
 8002efc:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8002efe:	4b16      	ldr	r3, [pc, #88]	; (8002f58 <BSP_SDRAM_Init+0xac>)
 8002f00:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8002f04:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002f06:	4b14      	ldr	r3, [pc, #80]	; (8002f58 <BSP_SDRAM_Init+0xac>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002f0c:	4b12      	ldr	r3, [pc, #72]	; (8002f58 <BSP_SDRAM_Init+0xac>)
 8002f0e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f12:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8002f14:	4b10      	ldr	r3, [pc, #64]	; (8002f58 <BSP_SDRAM_Init+0xac>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8002f1a:	4b0f      	ldr	r3, [pc, #60]	; (8002f58 <BSP_SDRAM_Init+0xac>)
 8002f1c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f20:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8002f22:	2100      	movs	r1, #0
 8002f24:	480c      	ldr	r0, [pc, #48]	; (8002f58 <BSP_SDRAM_Init+0xac>)
 8002f26:	f000 f87f 	bl	8003028 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8002f2a:	490d      	ldr	r1, [pc, #52]	; (8002f60 <BSP_SDRAM_Init+0xb4>)
 8002f2c:	480a      	ldr	r0, [pc, #40]	; (8002f58 <BSP_SDRAM_Init+0xac>)
 8002f2e:	f004 fac9 	bl	80074c4 <HAL_SDRAM_Init>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d003      	beq.n	8002f40 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002f38:	4b0a      	ldr	r3, [pc, #40]	; (8002f64 <BSP_SDRAM_Init+0xb8>)
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	701a      	strb	r2, [r3, #0]
 8002f3e:	e002      	b.n	8002f46 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002f40:	4b08      	ldr	r3, [pc, #32]	; (8002f64 <BSP_SDRAM_Init+0xb8>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002f46:	f240 506a 	movw	r0, #1386	; 0x56a
 8002f4a:	f000 f80d 	bl	8002f68 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8002f4e:	4b05      	ldr	r3, [pc, #20]	; (8002f64 <BSP_SDRAM_Init+0xb8>)
 8002f50:	781b      	ldrb	r3, [r3, #0]
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	20000844 	.word	0x20000844
 8002f5c:	a0000140 	.word	0xa0000140
 8002f60:	20000878 	.word	0x20000878
 8002f64:	20000058 	.word	0x20000058

08002f68 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 8002f70:	2300      	movs	r3, #0
 8002f72:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8002f74:	4b2a      	ldr	r3, [pc, #168]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f76:	2201      	movs	r2, #1
 8002f78:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002f7a:	4b29      	ldr	r3, [pc, #164]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f7c:	2208      	movs	r2, #8
 8002f7e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002f80:	4b27      	ldr	r3, [pc, #156]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f82:	2201      	movs	r2, #1
 8002f84:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002f86:	4b26      	ldr	r3, [pc, #152]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002f8c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f90:	4923      	ldr	r1, [pc, #140]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002f92:	4824      	ldr	r0, [pc, #144]	; (8003024 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002f94:	f004 faca 	bl	800752c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8002f98:	2001      	movs	r0, #1
 8002f9a:	f000 fd21 	bl	80039e0 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8002f9e:	4b20      	ldr	r3, [pc, #128]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fa0:	2202      	movs	r2, #2
 8002fa2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002fa4:	4b1e      	ldr	r3, [pc, #120]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fa6:	2208      	movs	r2, #8
 8002fa8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002faa:	4b1d      	ldr	r3, [pc, #116]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fac:	2201      	movs	r2, #1
 8002fae:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002fb0:	4b1b      	ldr	r3, [pc, #108]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8002fb6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002fba:	4919      	ldr	r1, [pc, #100]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fbc:	4819      	ldr	r0, [pc, #100]	; (8003024 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002fbe:	f004 fab5 	bl	800752c <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002fc2:	4b17      	ldr	r3, [pc, #92]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fc4:	2203      	movs	r2, #3
 8002fc6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002fc8:	4b15      	ldr	r3, [pc, #84]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fca:	2208      	movs	r2, #8
 8002fcc:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8002fce:	4b14      	ldr	r3, [pc, #80]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fd0:	2204      	movs	r2, #4
 8002fd2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002fd4:	4b12      	ldr	r3, [pc, #72]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002fda:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002fde:	4910      	ldr	r1, [pc, #64]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fe0:	4810      	ldr	r0, [pc, #64]	; (8003024 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002fe2:	f004 faa3 	bl	800752c <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8002fe6:	f44f 730c 	mov.w	r3, #560	; 0x230
 8002fea:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8002fec:	4b0c      	ldr	r3, [pc, #48]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002fee:	2204      	movs	r2, #4
 8002ff0:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002ff2:	4b0b      	ldr	r3, [pc, #44]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ff4:	2208      	movs	r2, #8
 8002ff6:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002ff8:	4b09      	ldr	r3, [pc, #36]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	4a07      	ldr	r2, [pc, #28]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003002:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003004:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003008:	4905      	ldr	r1, [pc, #20]	; (8003020 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800300a:	4806      	ldr	r0, [pc, #24]	; (8003024 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800300c:	f004 fa8e 	bl	800752c <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8003010:	6879      	ldr	r1, [r7, #4]
 8003012:	4804      	ldr	r0, [pc, #16]	; (8003024 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003014:	f004 fabf 	bl	8007596 <HAL_SDRAM_ProgramRefreshRate>
}
 8003018:	bf00      	nop
 800301a:	3710      	adds	r7, #16
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	20000894 	.word	0x20000894
 8003024:	20000844 	.word	0x20000844

08003028 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b090      	sub	sp, #64	; 0x40
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2b00      	cmp	r3, #0
 8003036:	f000 80ec 	beq.w	8003212 <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 800303a:	2300      	movs	r3, #0
 800303c:	62bb      	str	r3, [r7, #40]	; 0x28
 800303e:	4b77      	ldr	r3, [pc, #476]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 8003040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003042:	4a76      	ldr	r2, [pc, #472]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 8003044:	f043 0301 	orr.w	r3, r3, #1
 8003048:	6393      	str	r3, [r2, #56]	; 0x38
 800304a:	4b74      	ldr	r3, [pc, #464]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 800304c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800304e:	f003 0301 	and.w	r3, r3, #1
 8003052:	62bb      	str	r3, [r7, #40]	; 0x28
 8003054:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003056:	2300      	movs	r3, #0
 8003058:	627b      	str	r3, [r7, #36]	; 0x24
 800305a:	4b70      	ldr	r3, [pc, #448]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 800305c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305e:	4a6f      	ldr	r2, [pc, #444]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 8003060:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003064:	6313      	str	r3, [r2, #48]	; 0x30
 8003066:	4b6d      	ldr	r3, [pc, #436]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 8003068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800306a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800306e:	627b      	str	r3, [r7, #36]	; 0x24
 8003070:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003072:	2300      	movs	r3, #0
 8003074:	623b      	str	r3, [r7, #32]
 8003076:	4b69      	ldr	r3, [pc, #420]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 8003078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800307a:	4a68      	ldr	r2, [pc, #416]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 800307c:	f043 0302 	orr.w	r3, r3, #2
 8003080:	6313      	str	r3, [r2, #48]	; 0x30
 8003082:	4b66      	ldr	r3, [pc, #408]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 8003084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	623b      	str	r3, [r7, #32]
 800308c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800308e:	2300      	movs	r3, #0
 8003090:	61fb      	str	r3, [r7, #28]
 8003092:	4b62      	ldr	r3, [pc, #392]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 8003094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003096:	4a61      	ldr	r2, [pc, #388]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 8003098:	f043 0304 	orr.w	r3, r3, #4
 800309c:	6313      	str	r3, [r2, #48]	; 0x30
 800309e:	4b5f      	ldr	r3, [pc, #380]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 80030a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a2:	f003 0304 	and.w	r3, r3, #4
 80030a6:	61fb      	str	r3, [r7, #28]
 80030a8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80030aa:	2300      	movs	r3, #0
 80030ac:	61bb      	str	r3, [r7, #24]
 80030ae:	4b5b      	ldr	r3, [pc, #364]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 80030b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b2:	4a5a      	ldr	r2, [pc, #360]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 80030b4:	f043 0308 	orr.w	r3, r3, #8
 80030b8:	6313      	str	r3, [r2, #48]	; 0x30
 80030ba:	4b58      	ldr	r3, [pc, #352]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 80030bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030be:	f003 0308 	and.w	r3, r3, #8
 80030c2:	61bb      	str	r3, [r7, #24]
 80030c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80030c6:	2300      	movs	r3, #0
 80030c8:	617b      	str	r3, [r7, #20]
 80030ca:	4b54      	ldr	r3, [pc, #336]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 80030cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ce:	4a53      	ldr	r2, [pc, #332]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 80030d0:	f043 0310 	orr.w	r3, r3, #16
 80030d4:	6313      	str	r3, [r2, #48]	; 0x30
 80030d6:	4b51      	ldr	r3, [pc, #324]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 80030d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030da:	f003 0310 	and.w	r3, r3, #16
 80030de:	617b      	str	r3, [r7, #20]
 80030e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80030e2:	2300      	movs	r3, #0
 80030e4:	613b      	str	r3, [r7, #16]
 80030e6:	4b4d      	ldr	r3, [pc, #308]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 80030e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ea:	4a4c      	ldr	r2, [pc, #304]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 80030ec:	f043 0320 	orr.w	r3, r3, #32
 80030f0:	6313      	str	r3, [r2, #48]	; 0x30
 80030f2:	4b4a      	ldr	r3, [pc, #296]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 80030f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f6:	f003 0320 	and.w	r3, r3, #32
 80030fa:	613b      	str	r3, [r7, #16]
 80030fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80030fe:	2300      	movs	r3, #0
 8003100:	60fb      	str	r3, [r7, #12]
 8003102:	4b46      	ldr	r3, [pc, #280]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 8003104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003106:	4a45      	ldr	r2, [pc, #276]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 8003108:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800310c:	6313      	str	r3, [r2, #48]	; 0x30
 800310e:	4b43      	ldr	r3, [pc, #268]	; (800321c <BSP_SDRAM_MspInit+0x1f4>)
 8003110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003112:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003116:	60fb      	str	r3, [r7, #12]
 8003118:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 800311a:	2302      	movs	r3, #2
 800311c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800311e:	2302      	movs	r3, #2
 8003120:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8003122:	2300      	movs	r3, #0
 8003124:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8003126:	230c      	movs	r3, #12
 8003128:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 800312a:	2360      	movs	r3, #96	; 0x60
 800312c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 800312e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003132:	4619      	mov	r1, r3
 8003134:	483a      	ldr	r0, [pc, #232]	; (8003220 <BSP_SDRAM_MspInit+0x1f8>)
 8003136:	f001 f9bf 	bl	80044b8 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 800313a:	2301      	movs	r3, #1
 800313c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 800313e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003142:	4619      	mov	r1, r3
 8003144:	4837      	ldr	r0, [pc, #220]	; (8003224 <BSP_SDRAM_MspInit+0x1fc>)
 8003146:	f001 f9b7 	bl	80044b8 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 800314a:	f24c 7303 	movw	r3, #50947	; 0xc703
 800314e:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003150:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003154:	4619      	mov	r1, r3
 8003156:	4834      	ldr	r0, [pc, #208]	; (8003228 <BSP_SDRAM_MspInit+0x200>)
 8003158:	f001 f9ae 	bl	80044b8 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 800315c:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003160:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003162:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003166:	4619      	mov	r1, r3
 8003168:	4830      	ldr	r0, [pc, #192]	; (800322c <BSP_SDRAM_MspInit+0x204>)
 800316a:	f001 f9a5 	bl	80044b8 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 800316e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003172:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003174:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003178:	4619      	mov	r1, r3
 800317a:	482d      	ldr	r0, [pc, #180]	; (8003230 <BSP_SDRAM_MspInit+0x208>)
 800317c:	f001 f99c 	bl	80044b8 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003180:	f248 1333 	movw	r3, #33075	; 0x8133
 8003184:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003186:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800318a:	4619      	mov	r1, r3
 800318c:	4829      	ldr	r0, [pc, #164]	; (8003234 <BSP_SDRAM_MspInit+0x20c>)
 800318e:	f001 f993 	bl	80044b8 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003192:	4b29      	ldr	r3, [pc, #164]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 8003194:	2200      	movs	r2, #0
 8003196:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003198:	4b27      	ldr	r3, [pc, #156]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 800319a:	2280      	movs	r2, #128	; 0x80
 800319c:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800319e:	4b26      	ldr	r3, [pc, #152]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 80031a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031a4:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 80031a6:	4b24      	ldr	r3, [pc, #144]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 80031a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031ac:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80031ae:	4b22      	ldr	r3, [pc, #136]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 80031b0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80031b4:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80031b6:	4b20      	ldr	r3, [pc, #128]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 80031b8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80031bc:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 80031be:	4b1e      	ldr	r3, [pc, #120]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 80031c4:	4b1c      	ldr	r3, [pc, #112]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 80031c6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80031ca:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 80031cc:	4b1a      	ldr	r3, [pc, #104]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80031d2:	4b19      	ldr	r3, [pc, #100]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 80031d4:	2203      	movs	r2, #3
 80031d6:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80031d8:	4b17      	ldr	r3, [pc, #92]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 80031da:	2200      	movs	r2, #0
 80031dc:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80031de:	4b16      	ldr	r3, [pc, #88]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 80031e4:	4b14      	ldr	r3, [pc, #80]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 80031e6:	4a15      	ldr	r2, [pc, #84]	; (800323c <BSP_SDRAM_MspInit+0x214>)
 80031e8:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a12      	ldr	r2, [pc, #72]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 80031ee:	631a      	str	r2, [r3, #48]	; 0x30
 80031f0:	4a11      	ldr	r2, [pc, #68]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 80031f6:	4810      	ldr	r0, [pc, #64]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 80031f8:	f000 fdc2 	bl	8003d80 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 80031fc:	480e      	ldr	r0, [pc, #56]	; (8003238 <BSP_SDRAM_MspInit+0x210>)
 80031fe:	f000 fd11 	bl	8003c24 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003202:	2200      	movs	r2, #0
 8003204:	210f      	movs	r1, #15
 8003206:	2038      	movs	r0, #56	; 0x38
 8003208:	f000 fcc6 	bl	8003b98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 800320c:	2038      	movs	r0, #56	; 0x38
 800320e:	f000 fcdf 	bl	8003bd0 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8003212:	bf00      	nop
 8003214:	3740      	adds	r7, #64	; 0x40
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	40023800 	.word	0x40023800
 8003220:	40020400 	.word	0x40020400
 8003224:	40020800 	.word	0x40020800
 8003228:	40020c00 	.word	0x40020c00
 800322c:	40021000 	.word	0x40021000
 8003230:	40021400 	.word	0x40021400
 8003234:	40021800 	.word	0x40021800
 8003238:	200008a4 	.word	0x200008a4
 800323c:	40026410 	.word	0x40026410

08003240 <nRF24_CSN_L>:
static inline void nRF24_CSN_L() {
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_RESET);
 8003244:	2200      	movs	r2, #0
 8003246:	2140      	movs	r1, #64	; 0x40
 8003248:	4803      	ldr	r0, [pc, #12]	; (8003258 <nRF24_CSN_L+0x18>)
 800324a:	f001 fbed 	bl	8004a28 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 800324e:	2002      	movs	r0, #2
 8003250:	f000 fbc6 	bl	80039e0 <HAL_Delay>
}
 8003254:	bf00      	nop
 8003256:	bd80      	pop	{r7, pc}
 8003258:	40021000 	.word	0x40021000

0800325c <nRF24_CSN_H>:
static inline void nRF24_CSN_H() {
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_SET);
 8003260:	2201      	movs	r2, #1
 8003262:	2140      	movs	r1, #64	; 0x40
 8003264:	4803      	ldr	r0, [pc, #12]	; (8003274 <nRF24_CSN_H+0x18>)
 8003266:	f001 fbdf 	bl	8004a28 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 800326a:	2002      	movs	r0, #2
 800326c:	f000 fbb8 	bl	80039e0 <HAL_Delay>
}
 8003270:	bf00      	nop
 8003272:	bd80      	pop	{r7, pc}
 8003274:	40021000 	.word	0x40021000

08003278 <nRF24_LL_RW>:
static inline uint8_t nRF24_LL_RW(uint8_t data) {
 8003278:	b580      	push	{r7, lr}
 800327a:	b086      	sub	sp, #24
 800327c:	af02      	add	r7, sp, #8
 800327e:	4603      	mov	r3, r0
 8003280:	71fb      	strb	r3, [r7, #7]
    if(HAL_SPI_TransmitReceive(&hspi3,&data,&result,1,2000)!=HAL_OK) {
 8003282:	f107 020f 	add.w	r2, r7, #15
 8003286:	1df9      	adds	r1, r7, #7
 8003288:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	2301      	movs	r3, #1
 8003290:	4806      	ldr	r0, [pc, #24]	; (80032ac <nRF24_LL_RW+0x34>)
 8003292:	f004 fca6 	bl	8007be2 <HAL_SPI_TransmitReceive>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d001      	beq.n	80032a0 <nRF24_LL_RW+0x28>
        Error_Handler();
 800329c:	f7fd fdba 	bl	8000e14 <Error_Handler>
    return result;
 80032a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3710      	adds	r7, #16
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	200001c4 	.word	0x200001c4

080032b0 <nRF24_ReadReg>:

// Read a register
// input:
//   reg - number of register to read
// return: value of register
static uint8_t nRF24_ReadReg(uint8_t reg) {
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	4603      	mov	r3, r0
 80032b8:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 80032ba:	f7ff ffc1 	bl	8003240 <nRF24_CSN_L>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 80032be:	79fb      	ldrb	r3, [r7, #7]
 80032c0:	f003 031f 	and.w	r3, r3, #31
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	4618      	mov	r0, r3
 80032c8:	f7ff ffd6 	bl	8003278 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 80032cc:	20ff      	movs	r0, #255	; 0xff
 80032ce:	f7ff ffd3 	bl	8003278 <nRF24_LL_RW>
 80032d2:	4603      	mov	r3, r0
 80032d4:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 80032d6:	f7ff ffc1 	bl	800325c <nRF24_CSN_H>

	return value;
 80032da:	7bfb      	ldrb	r3, [r7, #15]
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3710      	adds	r7, #16
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}

080032e4 <nRF24_WriteReg>:

// Write a new value to register
// input:
//   reg - number of register to write
//   value - value to write
static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	4603      	mov	r3, r0
 80032ec:	460a      	mov	r2, r1
 80032ee:	71fb      	strb	r3, [r7, #7]
 80032f0:	4613      	mov	r3, r2
 80032f2:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 80032f4:	f7ff ffa4 	bl	8003240 <nRF24_CSN_L>
	if (reg < nRF24_CMD_W_REGISTER) {
 80032f8:	79fb      	ldrb	r3, [r7, #7]
 80032fa:	2b1f      	cmp	r3, #31
 80032fc:	d810      	bhi.n	8003320 <nRF24_WriteReg+0x3c>
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 80032fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003302:	f003 031f 	and.w	r3, r3, #31
 8003306:	b25b      	sxtb	r3, r3
 8003308:	f043 0320 	orr.w	r3, r3, #32
 800330c:	b25b      	sxtb	r3, r3
 800330e:	b2db      	uxtb	r3, r3
 8003310:	4618      	mov	r0, r3
 8003312:	f7ff ffb1 	bl	8003278 <nRF24_LL_RW>
		nRF24_LL_RW(value);
 8003316:	79bb      	ldrb	r3, [r7, #6]
 8003318:	4618      	mov	r0, r3
 800331a:	f7ff ffad 	bl	8003278 <nRF24_LL_RW>
 800331e:	e013      	b.n	8003348 <nRF24_WriteReg+0x64>
	} else {
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 8003320:	79fb      	ldrb	r3, [r7, #7]
 8003322:	4618      	mov	r0, r3
 8003324:	f7ff ffa8 	bl	8003278 <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
 8003328:	79fb      	ldrb	r3, [r7, #7]
 800332a:	2be1      	cmp	r3, #225	; 0xe1
 800332c:	d00c      	beq.n	8003348 <nRF24_WriteReg+0x64>
 800332e:	79fb      	ldrb	r3, [r7, #7]
 8003330:	2be2      	cmp	r3, #226	; 0xe2
 8003332:	d009      	beq.n	8003348 <nRF24_WriteReg+0x64>
 8003334:	79fb      	ldrb	r3, [r7, #7]
 8003336:	2be3      	cmp	r3, #227	; 0xe3
 8003338:	d006      	beq.n	8003348 <nRF24_WriteReg+0x64>
				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
 800333a:	79fb      	ldrb	r3, [r7, #7]
 800333c:	2bff      	cmp	r3, #255	; 0xff
 800333e:	d003      	beq.n	8003348 <nRF24_WriteReg+0x64>
			// Send register value
			nRF24_LL_RW(value);
 8003340:	79bb      	ldrb	r3, [r7, #6]
 8003342:	4618      	mov	r0, r3
 8003344:	f7ff ff98 	bl	8003278 <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 8003348:	f7ff ff88 	bl	800325c <nRF24_CSN_H>
}
 800334c:	bf00      	nop
 800334e:	3708      	adds	r7, #8
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <nRF24_ReadMBReg>:
// Read a multi-byte register
// input:
//   reg - number of register to read
//   pBuf - pointer to the buffer for register data
//   count - number of bytes to read
static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8003354:	b590      	push	{r4, r7, lr}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	4603      	mov	r3, r0
 800335c:	6039      	str	r1, [r7, #0]
 800335e:	71fb      	strb	r3, [r7, #7]
 8003360:	4613      	mov	r3, r2
 8003362:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8003364:	f7ff ff6c 	bl	8003240 <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 8003368:	79fb      	ldrb	r3, [r7, #7]
 800336a:	4618      	mov	r0, r3
 800336c:	f7ff ff84 	bl	8003278 <nRF24_LL_RW>
	while (count--) {
 8003370:	e007      	b.n	8003382 <nRF24_ReadMBReg+0x2e>
		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 8003372:	683c      	ldr	r4, [r7, #0]
 8003374:	1c63      	adds	r3, r4, #1
 8003376:	603b      	str	r3, [r7, #0]
 8003378:	20ff      	movs	r0, #255	; 0xff
 800337a:	f7ff ff7d 	bl	8003278 <nRF24_LL_RW>
 800337e:	4603      	mov	r3, r0
 8003380:	7023      	strb	r3, [r4, #0]
	while (count--) {
 8003382:	79bb      	ldrb	r3, [r7, #6]
 8003384:	1e5a      	subs	r2, r3, #1
 8003386:	71ba      	strb	r2, [r7, #6]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d1f2      	bne.n	8003372 <nRF24_ReadMBReg+0x1e>
	}
	nRF24_CSN_H();
 800338c:	f7ff ff66 	bl	800325c <nRF24_CSN_H>
}
 8003390:	bf00      	nop
 8003392:	370c      	adds	r7, #12
 8003394:	46bd      	mov	sp, r7
 8003396:	bd90      	pop	{r4, r7, pc}

08003398 <nRF24_WriteMBReg>:
// Write a multi-byte register
// input:
//   reg - number of register to write
//   pBuf - pointer to the buffer with data to write
//   count - number of bytes to write
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
 800339e:	4603      	mov	r3, r0
 80033a0:	6039      	str	r1, [r7, #0]
 80033a2:	71fb      	strb	r3, [r7, #7]
 80033a4:	4613      	mov	r3, r2
 80033a6:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 80033a8:	f7ff ff4a 	bl	8003240 <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 80033ac:	79fb      	ldrb	r3, [r7, #7]
 80033ae:	4618      	mov	r0, r3
 80033b0:	f7ff ff62 	bl	8003278 <nRF24_LL_RW>
	while (count--) {
 80033b4:	e006      	b.n	80033c4 <nRF24_WriteMBReg+0x2c>
		nRF24_LL_RW(*pBuf++);
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	1c5a      	adds	r2, r3, #1
 80033ba:	603a      	str	r2, [r7, #0]
 80033bc:	781b      	ldrb	r3, [r3, #0]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7ff ff5a 	bl	8003278 <nRF24_LL_RW>
	while (count--) {
 80033c4:	79bb      	ldrb	r3, [r7, #6]
 80033c6:	1e5a      	subs	r2, r3, #1
 80033c8:	71ba      	strb	r2, [r7, #6]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d1f3      	bne.n	80033b6 <nRF24_WriteMBReg+0x1e>
	}
	nRF24_CSN_H();
 80033ce:	f7ff ff45 	bl	800325c <nRF24_CSN_H>
}
 80033d2:	bf00      	nop
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}

080033da <nRF24_Init>:

// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_Init(void) {
 80033da:	b580      	push	{r7, lr}
 80033dc:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nRF24_WriteReg(nRF24_REG_CONFIG, 0x08);
 80033de:	2108      	movs	r1, #8
 80033e0:	2000      	movs	r0, #0
 80033e2:	f7ff ff7f 	bl	80032e4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_AA, 0x3F);
 80033e6:	213f      	movs	r1, #63	; 0x3f
 80033e8:	2001      	movs	r0, #1
 80033ea:	f7ff ff7b 	bl	80032e4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, 0x03);
 80033ee:	2103      	movs	r1, #3
 80033f0:	2002      	movs	r0, #2
 80033f2:	f7ff ff77 	bl	80032e4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_AW, 0x03);
 80033f6:	2103      	movs	r1, #3
 80033f8:	2003      	movs	r0, #3
 80033fa:	f7ff ff73 	bl	80032e4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
 80033fe:	2103      	movs	r1, #3
 8003400:	2004      	movs	r0, #4
 8003402:	f7ff ff6f 	bl	80032e4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_CH, 0x02);
 8003406:	2102      	movs	r1, #2
 8003408:	2005      	movs	r0, #5
 800340a:	f7ff ff6b 	bl	80032e4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_SETUP, 0x0E);
 800340e:	210e      	movs	r1, #14
 8003410:	2006      	movs	r0, #6
 8003412:	f7ff ff67 	bl	80032e4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_STATUS, 0x00);
 8003416:	2100      	movs	r1, #0
 8003418:	2007      	movs	r0, #7
 800341a:	f7ff ff63 	bl	80032e4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P0, 0x00);
 800341e:	2100      	movs	r1, #0
 8003420:	2011      	movs	r0, #17
 8003422:	f7ff ff5f 	bl	80032e4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P1, 0x00);
 8003426:	2100      	movs	r1, #0
 8003428:	2012      	movs	r0, #18
 800342a:	f7ff ff5b 	bl	80032e4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P2, 0x00);
 800342e:	2100      	movs	r1, #0
 8003430:	2013      	movs	r0, #19
 8003432:	f7ff ff57 	bl	80032e4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P3, 0x00);
 8003436:	2100      	movs	r1, #0
 8003438:	2014      	movs	r0, #20
 800343a:	f7ff ff53 	bl	80032e4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P4, 0x00);
 800343e:	2100      	movs	r1, #0
 8003440:	2015      	movs	r0, #21
 8003442:	f7ff ff4f 	bl	80032e4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P5, 0x00);
 8003446:	2100      	movs	r1, #0
 8003448:	2016      	movs	r0, #22
 800344a:	f7ff ff4b 	bl	80032e4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_DYNPD, 0x00);
 800344e:	2100      	movs	r1, #0
 8003450:	201c      	movs	r0, #28
 8003452:	f7ff ff47 	bl	80032e4 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_FEATURE, 0x00);
 8003456:	2100      	movs	r1, #0
 8003458:	201d      	movs	r0, #29
 800345a:	f7ff ff43 	bl	80032e4 <nRF24_WriteReg>

	// Clear the FIFO's
	nRF24_FlushRX();
 800345e:	f000 f9e3 	bl	8003828 <nRF24_FlushRX>
	nRF24_FlushTX();
 8003462:	f000 f9d9 	bl	8003818 <nRF24_FlushTX>

	// Clear any pending interrupt flags
	nRF24_ClearIRQFlags();
 8003466:	f000 f9e7 	bl	8003838 <nRF24_ClearIRQFlags>

	// Deassert CSN pin (chip release)
	nRF24_CSN_H();
 800346a:	f7ff fef7 	bl	800325c <nRF24_CSN_H>
}
 800346e:	bf00      	nop
 8003470:	bd80      	pop	{r7, pc}
	...

08003474 <nRF24_Check>:

// Check if the nRF24L01 present
// return:
//   1 - nRF24L01 is online and responding
//   0 - received sequence differs from original
uint8_t nRF24_Check(void) {
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
	uint8_t rxbuf[5];
	uint8_t i;
	uint8_t *ptr = (uint8_t *)nRF24_TEST_ADDR;
 800347a:	4b14      	ldr	r3, [pc, #80]	; (80034cc <nRF24_Check+0x58>)
 800347c:	60bb      	str	r3, [r7, #8]

	// Write test TX address and read TX_ADDR register
	nRF24_WriteMBReg(nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, ptr, 5);
 800347e:	2205      	movs	r2, #5
 8003480:	68b9      	ldr	r1, [r7, #8]
 8003482:	2030      	movs	r0, #48	; 0x30
 8003484:	f7ff ff88 	bl	8003398 <nRF24_WriteMBReg>
	nRF24_ReadMBReg(nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR, rxbuf, 5);
 8003488:	463b      	mov	r3, r7
 800348a:	2205      	movs	r2, #5
 800348c:	4619      	mov	r1, r3
 800348e:	2010      	movs	r0, #16
 8003490:	f7ff ff60 	bl	8003354 <nRF24_ReadMBReg>

	// Compare buffers, return error on first mismatch
	for (i = 0; i < 5; i++) {
 8003494:	2300      	movs	r3, #0
 8003496:	73fb      	strb	r3, [r7, #15]
 8003498:	e00f      	b.n	80034ba <nRF24_Check+0x46>
		if (rxbuf[i] != *ptr++) return 0;
 800349a:	7bfb      	ldrb	r3, [r7, #15]
 800349c:	3310      	adds	r3, #16
 800349e:	443b      	add	r3, r7
 80034a0:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	1c59      	adds	r1, r3, #1
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d001      	beq.n	80034b4 <nRF24_Check+0x40>
 80034b0:	2300      	movs	r3, #0
 80034b2:	e006      	b.n	80034c2 <nRF24_Check+0x4e>
	for (i = 0; i < 5; i++) {
 80034b4:	7bfb      	ldrb	r3, [r7, #15]
 80034b6:	3301      	adds	r3, #1
 80034b8:	73fb      	strb	r3, [r7, #15]
 80034ba:	7bfb      	ldrb	r3, [r7, #15]
 80034bc:	2b04      	cmp	r3, #4
 80034be:	d9ec      	bls.n	800349a <nRF24_Check+0x26>
	}

	return 1;
 80034c0:	2301      	movs	r3, #1
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3710      	adds	r7, #16
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	08009d54 	.word	0x08009d54

080034d0 <nRF24_SetPowerMode>:

// Control transceiver power mode
// input:
//   mode - new state of power mode, one of nRF24_PWR_xx values
void nRF24_SetPowerMode(uint8_t mode) {
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	4603      	mov	r3, r0
 80034d8:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 80034da:	2000      	movs	r0, #0
 80034dc:	f7ff fee8 	bl	80032b0 <nRF24_ReadReg>
 80034e0:	4603      	mov	r3, r0
 80034e2:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP) {
 80034e4:	79fb      	ldrb	r3, [r7, #7]
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d104      	bne.n	80034f4 <nRF24_SetPowerMode+0x24>
		// Set the PWR_UP bit of CONFIG register to wake the transceiver
		// It goes into Stanby-I mode with consumption about 26uA
		reg |= nRF24_CONFIG_PWR_UP;
 80034ea:	7bfb      	ldrb	r3, [r7, #15]
 80034ec:	f043 0302 	orr.w	r3, r3, #2
 80034f0:	73fb      	strb	r3, [r7, #15]
 80034f2:	e003      	b.n	80034fc <nRF24_SetPowerMode+0x2c>
	} else {
		// Clear the PWR_UP bit of CONFIG register to put the transceiver
		// into power down mode with consumption about 900nA
		reg &= ~nRF24_CONFIG_PWR_UP;
 80034f4:	7bfb      	ldrb	r3, [r7, #15]
 80034f6:	f023 0302 	bic.w	r3, r3, #2
 80034fa:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 80034fc:	7bfb      	ldrb	r3, [r7, #15]
 80034fe:	4619      	mov	r1, r3
 8003500:	2000      	movs	r0, #0
 8003502:	f7ff feef 	bl	80032e4 <nRF24_WriteReg>
}
 8003506:	bf00      	nop
 8003508:	3710      	adds	r7, #16
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}

0800350e <nRF24_SetOperationalMode>:

// Set transceiver operational mode
// input:
//   mode - operational mode, one of nRF24_MODE_xx values
void nRF24_SetOperationalMode(uint8_t mode) {
 800350e:	b580      	push	{r7, lr}
 8003510:	b084      	sub	sp, #16
 8003512:	af00      	add	r7, sp, #0
 8003514:	4603      	mov	r3, r0
 8003516:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure PRIM_RX bit of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 8003518:	2000      	movs	r0, #0
 800351a:	f7ff fec9 	bl	80032b0 <nRF24_ReadReg>
 800351e:	4603      	mov	r3, r0
 8003520:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 8003522:	7bfb      	ldrb	r3, [r7, #15]
 8003524:	f023 0301 	bic.w	r3, r3, #1
 8003528:	73fb      	strb	r3, [r7, #15]
	reg |= (mode & nRF24_CONFIG_PRIM_RX);
 800352a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352e:	f003 0301 	and.w	r3, r3, #1
 8003532:	b25a      	sxtb	r2, r3
 8003534:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003538:	4313      	orrs	r3, r2
 800353a:	b25b      	sxtb	r3, r3
 800353c:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 800353e:	7bfb      	ldrb	r3, [r7, #15]
 8003540:	4619      	mov	r1, r3
 8003542:	2000      	movs	r0, #0
 8003544:	f7ff fece 	bl	80032e4 <nRF24_WriteReg>
}
 8003548:	bf00      	nop
 800354a:	3710      	adds	r7, #16
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <nRF24_SetDynamicPayloadLength>:

// Set transceiver DynamicPayloadLength feature for all the pipes
// input:
//   mode - status, one of nRF24_DPL_xx values
void nRF24_SetDynamicPayloadLength(uint8_t mode) {
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	4603      	mov	r3, r0
 8003558:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;
	reg  = nRF24_ReadReg(nRF24_REG_FEATURE);
 800355a:	201d      	movs	r0, #29
 800355c:	f7ff fea8 	bl	80032b0 <nRF24_ReadReg>
 8003560:	4603      	mov	r3, r0
 8003562:	73fb      	strb	r3, [r7, #15]
	if(mode) {
 8003564:	79fb      	ldrb	r3, [r7, #7]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00c      	beq.n	8003584 <nRF24_SetDynamicPayloadLength+0x34>
		nRF24_WriteReg(nRF24_REG_FEATURE, reg | nRF24_FEATURE_EN_DPL);
 800356a:	7bfb      	ldrb	r3, [r7, #15]
 800356c:	f043 0304 	orr.w	r3, r3, #4
 8003570:	b2db      	uxtb	r3, r3
 8003572:	4619      	mov	r1, r3
 8003574:	201d      	movs	r0, #29
 8003576:	f7ff feb5 	bl	80032e4 <nRF24_WriteReg>
		nRF24_WriteReg(nRF24_REG_DYNPD, 0x1F);
 800357a:	211f      	movs	r1, #31
 800357c:	201c      	movs	r0, #28
 800357e:	f7ff feb1 	bl	80032e4 <nRF24_WriteReg>
	} else {
		nRF24_WriteReg(nRF24_REG_FEATURE, reg &~ nRF24_FEATURE_EN_DPL);
		nRF24_WriteReg(nRF24_REG_DYNPD, 0x0);
	}
}
 8003582:	e00b      	b.n	800359c <nRF24_SetDynamicPayloadLength+0x4c>
		nRF24_WriteReg(nRF24_REG_FEATURE, reg &~ nRF24_FEATURE_EN_DPL);
 8003584:	7bfb      	ldrb	r3, [r7, #15]
 8003586:	f023 0304 	bic.w	r3, r3, #4
 800358a:	b2db      	uxtb	r3, r3
 800358c:	4619      	mov	r1, r3
 800358e:	201d      	movs	r0, #29
 8003590:	f7ff fea8 	bl	80032e4 <nRF24_WriteReg>
		nRF24_WriteReg(nRF24_REG_DYNPD, 0x0);
 8003594:	2100      	movs	r1, #0
 8003596:	201c      	movs	r0, #28
 8003598:	f7ff fea4 	bl	80032e4 <nRF24_WriteReg>
}
 800359c:	bf00      	nop
 800359e:	3710      	adds	r7, #16
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <nRF24_SetPayloadWithAck>:

// Enables Payload With Ack. NB Refer to the datasheet for proper retransmit timing.
// input:
//   mode - status, 1 or 0
void nRF24_SetPayloadWithAck(uint8_t mode) {
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	4603      	mov	r3, r0
 80035ac:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;
	reg  = nRF24_ReadReg(nRF24_REG_FEATURE);
 80035ae:	201d      	movs	r0, #29
 80035b0:	f7ff fe7e 	bl	80032b0 <nRF24_ReadReg>
 80035b4:	4603      	mov	r3, r0
 80035b6:	73fb      	strb	r3, [r7, #15]
	if(mode) {
 80035b8:	79fb      	ldrb	r3, [r7, #7]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d008      	beq.n	80035d0 <nRF24_SetPayloadWithAck+0x2c>
		nRF24_WriteReg(nRF24_REG_FEATURE, reg | nRF24_FEATURE_EN_ACK_PAY);
 80035be:	7bfb      	ldrb	r3, [r7, #15]
 80035c0:	f043 0302 	orr.w	r3, r3, #2
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	4619      	mov	r1, r3
 80035c8:	201d      	movs	r0, #29
 80035ca:	f7ff fe8b 	bl	80032e4 <nRF24_WriteReg>
	} else {
		nRF24_WriteReg(nRF24_REG_FEATURE, reg &~ nRF24_FEATURE_EN_ACK_PAY);
	}
}
 80035ce:	e007      	b.n	80035e0 <nRF24_SetPayloadWithAck+0x3c>
		nRF24_WriteReg(nRF24_REG_FEATURE, reg &~ nRF24_FEATURE_EN_ACK_PAY);
 80035d0:	7bfb      	ldrb	r3, [r7, #15]
 80035d2:	f023 0302 	bic.w	r3, r3, #2
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	4619      	mov	r1, r3
 80035da:	201d      	movs	r0, #29
 80035dc:	f7ff fe82 	bl	80032e4 <nRF24_WriteReg>
}
 80035e0:	bf00      	nop
 80035e2:	3710      	adds	r7, #16
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <nRF24_SetCRCScheme>:
// Configure transceiver CRC scheme
// input:
//   scheme - CRC scheme, one of nRF24_CRC_xx values
// note: transceiver will forcibly turn on the CRC in case if auto acknowledgment
//       enabled for at least one RX pipe
void nRF24_SetCRCScheme(uint8_t scheme) {
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	4603      	mov	r3, r0
 80035f0:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure EN_CRC[3] and CRCO[2] bits of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 80035f2:	2000      	movs	r0, #0
 80035f4:	f7ff fe5c 	bl	80032b0 <nRF24_ReadReg>
 80035f8:	4603      	mov	r3, r0
 80035fa:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_CRC;
 80035fc:	7bfb      	ldrb	r3, [r7, #15]
 80035fe:	f023 030c 	bic.w	r3, r3, #12
 8003602:	73fb      	strb	r3, [r7, #15]
	reg |= (scheme & nRF24_MASK_CRC);
 8003604:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003608:	f003 030c 	and.w	r3, r3, #12
 800360c:	b25a      	sxtb	r2, r3
 800360e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003612:	4313      	orrs	r3, r2
 8003614:	b25b      	sxtb	r3, r3
 8003616:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8003618:	7bfb      	ldrb	r3, [r7, #15]
 800361a:	4619      	mov	r1, r3
 800361c:	2000      	movs	r0, #0
 800361e:	f7ff fe61 	bl	80032e4 <nRF24_WriteReg>
}
 8003622:	bf00      	nop
 8003624:	3710      	adds	r7, #16
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}

0800362a <nRF24_SetRFChannel>:
// Set frequency channel
// input:
//   channel - radio frequency channel, value from 0 to 127
// note: frequency will be (2400 + channel)MHz
// note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be reset
void nRF24_SetRFChannel(uint8_t channel) {
 800362a:	b580      	push	{r7, lr}
 800362c:	b082      	sub	sp, #8
 800362e:	af00      	add	r7, sp, #0
 8003630:	4603      	mov	r3, r0
 8003632:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 8003634:	79fb      	ldrb	r3, [r7, #7]
 8003636:	4619      	mov	r1, r3
 8003638:	2005      	movs	r0, #5
 800363a:	f7ff fe53 	bl	80032e4 <nRF24_WriteReg>
}
 800363e:	bf00      	nop
 8003640:	3708      	adds	r7, #8
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}

08003646 <nRF24_SetAutoRetr>:
// Set automatic retransmission parameters
// input:
//   ard - auto retransmit delay, one of nRF24_ARD_xx values
//   arc - count of auto retransmits, value form 0 to 15
// note: zero arc value means that the automatic retransmission disabled
void nRF24_SetAutoRetr(uint8_t ard, uint8_t arc) {
 8003646:	b580      	push	{r7, lr}
 8003648:	b082      	sub	sp, #8
 800364a:	af00      	add	r7, sp, #0
 800364c:	4603      	mov	r3, r0
 800364e:	460a      	mov	r2, r1
 8003650:	71fb      	strb	r3, [r7, #7]
 8003652:	4613      	mov	r3, r2
 8003654:	71bb      	strb	r3, [r7, #6]
	// Set auto retransmit settings (SETUP_RETR register)
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, (uint8_t)((ard << 4) | (arc & nRF24_MASK_RETR_ARC)));
 8003656:	79fb      	ldrb	r3, [r7, #7]
 8003658:	011b      	lsls	r3, r3, #4
 800365a:	b25a      	sxtb	r2, r3
 800365c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003660:	f003 030f 	and.w	r3, r3, #15
 8003664:	b25b      	sxtb	r3, r3
 8003666:	4313      	orrs	r3, r2
 8003668:	b25b      	sxtb	r3, r3
 800366a:	b2db      	uxtb	r3, r3
 800366c:	4619      	mov	r1, r3
 800366e:	2004      	movs	r0, #4
 8003670:	f7ff fe38 	bl	80032e4 <nRF24_WriteReg>
}
 8003674:	bf00      	nop
 8003676:	3708      	adds	r7, #8
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}

0800367c <nRF24_SetAddrWidth>:

// Set of address widths
// input:
//   addr_width - RX/TX address field width, value from 3 to 5
// note: this setting is common for all pipes
void nRF24_SetAddrWidth(uint8_t addr_width) {
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	4603      	mov	r3, r0
 8003684:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_SETUP_AW, addr_width - 2);
 8003686:	79fb      	ldrb	r3, [r7, #7]
 8003688:	3b02      	subs	r3, #2
 800368a:	b2db      	uxtb	r3, r3
 800368c:	4619      	mov	r1, r3
 800368e:	2003      	movs	r0, #3
 8003690:	f7ff fe28 	bl	80032e4 <nRF24_WriteReg>
}
 8003694:	bf00      	nop
 8003696:	3708      	adds	r7, #8
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <nRF24_SetAddr>:
// note: buffer length must be equal to current address width of transceiver
// note: for pipes[2..5] only first byte of address will be written because
//       other bytes of address equals to pipe1
// note: for pipes[2..5] only first byte of address will be written because
//       pipes 1-5 share the four most significant address bytes
void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr) {
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	4603      	mov	r3, r0
 80036a4:	6039      	str	r1, [r7, #0]
 80036a6:	71fb      	strb	r3, [r7, #7]
	uint8_t addr_width;

	// RX_ADDR_Px register
	switch (pipe) {
 80036a8:	79fb      	ldrb	r3, [r7, #7]
 80036aa:	2b06      	cmp	r3, #6
 80036ac:	d00a      	beq.n	80036c4 <nRF24_SetAddr+0x28>
 80036ae:	2b06      	cmp	r3, #6
 80036b0:	dc36      	bgt.n	8003720 <nRF24_SetAddr+0x84>
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	dc02      	bgt.n	80036bc <nRF24_SetAddr+0x20>
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	da04      	bge.n	80036c4 <nRF24_SetAddr+0x28>
			// Write address LSBbyte (only first byte from the addr buffer)
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
			break;
		default:
			// Incorrect pipe number -> do nothing
			break;
 80036ba:	e031      	b.n	8003720 <nRF24_SetAddr+0x84>
 80036bc:	3b02      	subs	r3, #2
	switch (pipe) {
 80036be:	2b03      	cmp	r3, #3
 80036c0:	d82e      	bhi.n	8003720 <nRF24_SetAddr+0x84>
 80036c2:	e023      	b.n	800370c <nRF24_SetAddr+0x70>
			addr_width = nRF24_ReadReg(nRF24_REG_SETUP_AW) + 1;
 80036c4:	2003      	movs	r0, #3
 80036c6:	f7ff fdf3 	bl	80032b0 <nRF24_ReadReg>
 80036ca:	4603      	mov	r3, r0
 80036cc:	3301      	adds	r3, #1
 80036ce:	73fb      	strb	r3, [r7, #15]
			addr += addr_width;
 80036d0:	7bfb      	ldrb	r3, [r7, #15]
 80036d2:	683a      	ldr	r2, [r7, #0]
 80036d4:	4413      	add	r3, r2
 80036d6:	603b      	str	r3, [r7, #0]
			nRF24_CSN_L();
 80036d8:	f7ff fdb2 	bl	8003240 <nRF24_CSN_L>
			nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 80036dc:	79fb      	ldrb	r3, [r7, #7]
 80036de:	4a13      	ldr	r2, [pc, #76]	; (800372c <nRF24_SetAddr+0x90>)
 80036e0:	5cd3      	ldrb	r3, [r2, r3]
 80036e2:	f043 0320 	orr.w	r3, r3, #32
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7ff fdc5 	bl	8003278 <nRF24_LL_RW>
				nRF24_LL_RW(*addr--);
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	1e5a      	subs	r2, r3, #1
 80036f2:	603a      	str	r2, [r7, #0]
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7ff fdbe 	bl	8003278 <nRF24_LL_RW>
			} while (addr_width--);
 80036fc:	7bfb      	ldrb	r3, [r7, #15]
 80036fe:	1e5a      	subs	r2, r3, #1
 8003700:	73fa      	strb	r2, [r7, #15]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d1f3      	bne.n	80036ee <nRF24_SetAddr+0x52>
			nRF24_CSN_H();
 8003706:	f7ff fda9 	bl	800325c <nRF24_CSN_H>
			break;
 800370a:	e00a      	b.n	8003722 <nRF24_SetAddr+0x86>
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 800370c:	79fb      	ldrb	r3, [r7, #7]
 800370e:	4a07      	ldr	r2, [pc, #28]	; (800372c <nRF24_SetAddr+0x90>)
 8003710:	5cd2      	ldrb	r2, [r2, r3]
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	4619      	mov	r1, r3
 8003718:	4610      	mov	r0, r2
 800371a:	f7ff fde3 	bl	80032e4 <nRF24_WriteReg>
			break;
 800371e:	e000      	b.n	8003722 <nRF24_SetAddr+0x86>
			break;
 8003720:	bf00      	nop
	}
}
 8003722:	bf00      	nop
 8003724:	3710      	adds	r7, #16
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	0800c41c 	.word	0x0800c41c

08003730 <nRF24_SetTXPower>:

// Configure RF output power in TX mode
// input:
//   tx_pwr - RF output power, one of nRF24_TXPWR_xx values
void nRF24_SetTXPower(uint8_t tx_pwr) {
 8003730:	b580      	push	{r7, lr}
 8003732:	b084      	sub	sp, #16
 8003734:	af00      	add	r7, sp, #0
 8003736:	4603      	mov	r3, r0
 8003738:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_PWR[2:1] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 800373a:	2006      	movs	r0, #6
 800373c:	f7ff fdb8 	bl	80032b0 <nRF24_ReadReg>
 8003740:	4603      	mov	r3, r0
 8003742:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_RF_PWR;
 8003744:	7bfb      	ldrb	r3, [r7, #15]
 8003746:	f023 0306 	bic.w	r3, r3, #6
 800374a:	73fb      	strb	r3, [r7, #15]
	reg |= tx_pwr;
 800374c:	7bfa      	ldrb	r2, [r7, #15]
 800374e:	79fb      	ldrb	r3, [r7, #7]
 8003750:	4313      	orrs	r3, r2
 8003752:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8003754:	7bfb      	ldrb	r3, [r7, #15]
 8003756:	4619      	mov	r1, r3
 8003758:	2006      	movs	r0, #6
 800375a:	f7ff fdc3 	bl	80032e4 <nRF24_WriteReg>
}
 800375e:	bf00      	nop
 8003760:	3710      	adds	r7, #16
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}

08003766 <nRF24_SetDataRate>:

// Configure transceiver data rate
// input:
//   data_rate - data rate, one of nRF24_DR_xx values
void nRF24_SetDataRate(uint8_t data_rate) {
 8003766:	b580      	push	{r7, lr}
 8003768:	b084      	sub	sp, #16
 800376a:	af00      	add	r7, sp, #0
 800376c:	4603      	mov	r3, r0
 800376e:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_DR_LOW[5] and RF_DR_HIGH[3] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8003770:	2006      	movs	r0, #6
 8003772:	f7ff fd9d 	bl	80032b0 <nRF24_ReadReg>
 8003776:	4603      	mov	r3, r0
 8003778:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_DATARATE;
 800377a:	7bfb      	ldrb	r3, [r7, #15]
 800377c:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8003780:	73fb      	strb	r3, [r7, #15]
	reg |= data_rate;
 8003782:	7bfa      	ldrb	r2, [r7, #15]
 8003784:	79fb      	ldrb	r3, [r7, #7]
 8003786:	4313      	orrs	r3, r2
 8003788:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 800378a:	7bfb      	ldrb	r3, [r7, #15]
 800378c:	4619      	mov	r1, r3
 800378e:	2006      	movs	r0, #6
 8003790:	f7ff fda8 	bl	80032e4 <nRF24_WriteReg>
}
 8003794:	bf00      	nop
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <nRF24_EnableAA>:
}

// Enable the auto retransmit (a.k.a. enhanced ShockBurst) for the specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
void nRF24_EnableAA(uint8_t pipe) {
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	4603      	mov	r3, r0
 80037a4:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Set bit in EN_AA register
	reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
 80037a6:	2001      	movs	r0, #1
 80037a8:	f7ff fd82 	bl	80032b0 <nRF24_ReadReg>
 80037ac:	4603      	mov	r3, r0
 80037ae:	73fb      	strb	r3, [r7, #15]
	reg |= (1 << pipe);
 80037b0:	79fb      	ldrb	r3, [r7, #7]
 80037b2:	2201      	movs	r2, #1
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	b25a      	sxtb	r2, r3
 80037ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037be:	4313      	orrs	r3, r2
 80037c0:	b25b      	sxtb	r3, r3
 80037c2:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 80037c4:	7bfb      	ldrb	r3, [r7, #15]
 80037c6:	4619      	mov	r1, r3
 80037c8:	2001      	movs	r0, #1
 80037ca:	f7ff fd8b 	bl	80032e4 <nRF24_WriteReg>
}
 80037ce:	bf00      	nop
 80037d0:	3710      	adds	r7, #16
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}

080037d6 <nRF24_GetStatus>:
	}
}

// Get value of the STATUS register
// return: value of STATUS register
uint8_t nRF24_GetStatus(void) {
 80037d6:	b580      	push	{r7, lr}
 80037d8:	af00      	add	r7, sp, #0
	return nRF24_ReadReg(nRF24_REG_STATUS);
 80037da:	2007      	movs	r0, #7
 80037dc:	f7ff fd68 	bl	80032b0 <nRF24_ReadReg>
 80037e0:	4603      	mov	r3, r0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	bd80      	pop	{r7, pc}

080037e6 <nRF24_GetRetransmitCounters>:

// Get auto retransmit statistic
// return: value of OBSERVE_TX register which contains two counters encoded in nibbles:
//   high - lost packets count (max value 15, can be reseted by write to RF_CH register)
//   low  - retransmitted packets count (max value 15, reseted when new transmission starts)
uint8_t nRF24_GetRetransmitCounters(void) {
 80037e6:	b580      	push	{r7, lr}
 80037e8:	af00      	add	r7, sp, #0
	return (nRF24_ReadReg(nRF24_REG_OBSERVE_TX));
 80037ea:	2008      	movs	r0, #8
 80037ec:	f7ff fd60 	bl	80032b0 <nRF24_ReadReg>
 80037f0:	4603      	mov	r3, r0
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <nRF24_ResetPLOS>:

// Reset packet lost counter (PLOS_CNT bits in OBSERVER_TX register)
void nRF24_ResetPLOS(void) {
 80037f6:	b580      	push	{r7, lr}
 80037f8:	b082      	sub	sp, #8
 80037fa:	af00      	add	r7, sp, #0
	uint8_t reg;

	// The PLOS counter is reset after write to RF_CH register
	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
 80037fc:	2005      	movs	r0, #5
 80037fe:	f7ff fd57 	bl	80032b0 <nRF24_ReadReg>
 8003802:	4603      	mov	r3, r0
 8003804:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
 8003806:	79fb      	ldrb	r3, [r7, #7]
 8003808:	4619      	mov	r1, r3
 800380a:	2005      	movs	r0, #5
 800380c:	f7ff fd6a 	bl	80032e4 <nRF24_WriteReg>
}
 8003810:	bf00      	nop
 8003812:	3708      	adds	r7, #8
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <nRF24_FlushTX>:

// Flush the TX FIFO
void nRF24_FlushTX(void) {
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 800381c:	21ff      	movs	r1, #255	; 0xff
 800381e:	20e1      	movs	r0, #225	; 0xe1
 8003820:	f7ff fd60 	bl	80032e4 <nRF24_WriteReg>
}
 8003824:	bf00      	nop
 8003826:	bd80      	pop	{r7, pc}

08003828 <nRF24_FlushRX>:

// Flush the RX FIFO
void nRF24_FlushRX(void) {
 8003828:	b580      	push	{r7, lr}
 800382a:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 800382c:	21ff      	movs	r1, #255	; 0xff
 800382e:	20e2      	movs	r0, #226	; 0xe2
 8003830:	f7ff fd58 	bl	80032e4 <nRF24_WriteReg>
}
 8003834:	bf00      	nop
 8003836:	bd80      	pop	{r7, pc}

08003838 <nRF24_ClearIRQFlags>:

// Clear any pending IRQ flags
void nRF24_ClearIRQFlags(void) {
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
	reg  = nRF24_ReadReg(nRF24_REG_STATUS);
 800383e:	2007      	movs	r0, #7
 8003840:	f7ff fd36 	bl	80032b0 <nRF24_ReadReg>
 8003844:	4603      	mov	r3, r0
 8003846:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 8003848:	79fb      	ldrb	r3, [r7, #7]
 800384a:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800384e:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 8003850:	79fb      	ldrb	r3, [r7, #7]
 8003852:	4619      	mov	r1, r3
 8003854:	2007      	movs	r0, #7
 8003856:	f7ff fd45 	bl	80032e4 <nRF24_WriteReg>
}
 800385a:	bf00      	nop
 800385c:	3708      	adds	r7, #8
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}

08003862 <nRF24_WritePayload>:

// Write TX payload
// input:
//   pBuf - pointer to the buffer with payload data
//   length - payload length in bytes
void nRF24_WritePayload(uint8_t *pBuf, uint8_t length) {
 8003862:	b580      	push	{r7, lr}
 8003864:	b082      	sub	sp, #8
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
 800386a:	460b      	mov	r3, r1
 800386c:	70fb      	strb	r3, [r7, #3]
	nRF24_WriteMBReg(nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
 800386e:	78fb      	ldrb	r3, [r7, #3]
 8003870:	461a      	mov	r2, r3
 8003872:	6879      	ldr	r1, [r7, #4]
 8003874:	20a0      	movs	r0, #160	; 0xa0
 8003876:	f7ff fd8f 	bl	8003398 <nRF24_WriteMBReg>
}
 800387a:	bf00      	nop
 800387c:	3708      	adds	r7, #8
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}

08003882 <nRF24_GetRxDplPayloadWidth>:

static uint8_t nRF24_GetRxDplPayloadWidth() {
 8003882:	b580      	push	{r7, lr}
 8003884:	b082      	sub	sp, #8
 8003886:	af00      	add	r7, sp, #0
	uint8_t value;

	nRF24_CSN_L();
 8003888:	f7ff fcda 	bl	8003240 <nRF24_CSN_L>
	nRF24_LL_RW(nRF24_CMD_R_RX_PL_WID);
 800388c:	2060      	movs	r0, #96	; 0x60
 800388e:	f7ff fcf3 	bl	8003278 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 8003892:	20ff      	movs	r0, #255	; 0xff
 8003894:	f7ff fcf0 	bl	8003278 <nRF24_LL_RW>
 8003898:	4603      	mov	r3, r0
 800389a:	71fb      	strb	r3, [r7, #7]
	nRF24_CSN_H();
 800389c:	f7ff fcde 	bl	800325c <nRF24_CSN_H>

	return value;
 80038a0:	79fb      	ldrb	r3, [r7, #7]

}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3708      	adds	r7, #8
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
	...

080038ac <nRF24_ReadPayloadGeneric>:

static nRF24_RXResult nRF24_ReadPayloadGeneric(uint8_t *pBuf, uint8_t *length, uint8_t dpl) {
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	4613      	mov	r3, r2
 80038b8:	71fb      	strb	r3, [r7, #7]
	uint8_t pipe;

	// Extract a payload pipe number from the STATUS register
	pipe = (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_RX_P_NO) >> 1;
 80038ba:	2007      	movs	r0, #7
 80038bc:	f7ff fcf8 	bl	80032b0 <nRF24_ReadReg>
 80038c0:	4603      	mov	r3, r0
 80038c2:	105b      	asrs	r3, r3, #1
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	f003 0307 	and.w	r3, r3, #7
 80038ca:	75fb      	strb	r3, [r7, #23]

	// RX FIFO empty?
	if (pipe < 6) {
 80038cc:	7dfb      	ldrb	r3, [r7, #23]
 80038ce:	2b05      	cmp	r3, #5
 80038d0:	d829      	bhi.n	8003926 <nRF24_ReadPayloadGeneric+0x7a>
		// Get payload length
		if(dpl) {
 80038d2:	79fb      	ldrb	r3, [r7, #7]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d00f      	beq.n	80038f8 <nRF24_ReadPayloadGeneric+0x4c>
			*length = nRF24_GetRxDplPayloadWidth();
 80038d8:	f7ff ffd3 	bl	8003882 <nRF24_GetRxDplPayloadWidth>
 80038dc:	4603      	mov	r3, r0
 80038de:	461a      	mov	r2, r3
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	701a      	strb	r2, [r3, #0]
			if(*length>32) { //broken packet
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	2b20      	cmp	r3, #32
 80038ea:	d90f      	bls.n	800390c <nRF24_ReadPayloadGeneric+0x60>
				*length = 0;
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	2200      	movs	r2, #0
 80038f0:	701a      	strb	r2, [r3, #0]
				nRF24_FlushRX();
 80038f2:	f7ff ff99 	bl	8003828 <nRF24_FlushRX>
 80038f6:	e009      	b.n	800390c <nRF24_ReadPayloadGeneric+0x60>
			}
		} else {
			*length = nRF24_ReadReg(nRF24_RX_PW_PIPE[pipe]);
 80038f8:	7dfb      	ldrb	r3, [r7, #23]
 80038fa:	4a0f      	ldr	r2, [pc, #60]	; (8003938 <nRF24_ReadPayloadGeneric+0x8c>)
 80038fc:	5cd3      	ldrb	r3, [r2, r3]
 80038fe:	4618      	mov	r0, r3
 8003900:	f7ff fcd6 	bl	80032b0 <nRF24_ReadReg>
 8003904:	4603      	mov	r3, r0
 8003906:	461a      	mov	r2, r3
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	701a      	strb	r2, [r3, #0]
		}

		// Read a payload from the RX FIFO
		if (*length) {
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d006      	beq.n	8003922 <nRF24_ReadPayloadGeneric+0x76>
			nRF24_ReadMBReg(nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	461a      	mov	r2, r3
 800391a:	68f9      	ldr	r1, [r7, #12]
 800391c:	2061      	movs	r0, #97	; 0x61
 800391e:	f7ff fd19 	bl	8003354 <nRF24_ReadMBReg>
		}

		return ((nRF24_RXResult)pipe);
 8003922:	7dfb      	ldrb	r3, [r7, #23]
 8003924:	e003      	b.n	800392e <nRF24_ReadPayloadGeneric+0x82>
	}

	// The RX FIFO is empty
	*length = 0;
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	2200      	movs	r2, #0
 800392a:	701a      	strb	r2, [r3, #0]

	return nRF24_RX_EMPTY;
 800392c:	23ff      	movs	r3, #255	; 0xff
}
 800392e:	4618      	mov	r0, r3
 8003930:	3718      	adds	r7, #24
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	0800c414 	.word	0x0800c414

0800393c <nRF24_ReadPayloadDpl>:
//   nRF24_RX_EMPTY - the RX FIFO is empty
nRF24_RXResult nRF24_ReadPayload(uint8_t *pBuf, uint8_t *length) {
	return nRF24_ReadPayloadGeneric(pBuf, length,0);
}

nRF24_RXResult nRF24_ReadPayloadDpl(uint8_t *pBuf, uint8_t *length) {
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	6039      	str	r1, [r7, #0]
	return nRF24_ReadPayloadGeneric(pBuf, length,1);
 8003946:	2201      	movs	r2, #1
 8003948:	6839      	ldr	r1, [r7, #0]
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f7ff ffae 	bl	80038ac <nRF24_ReadPayloadGeneric>
 8003950:	4603      	mov	r3, r0
}
 8003952:	4618      	mov	r0, r3
 8003954:	3708      	adds	r7, #8
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
	...

0800395c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003960:	4b0e      	ldr	r3, [pc, #56]	; (800399c <HAL_Init+0x40>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a0d      	ldr	r2, [pc, #52]	; (800399c <HAL_Init+0x40>)
 8003966:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800396a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800396c:	4b0b      	ldr	r3, [pc, #44]	; (800399c <HAL_Init+0x40>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a0a      	ldr	r2, [pc, #40]	; (800399c <HAL_Init+0x40>)
 8003972:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003976:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003978:	4b08      	ldr	r3, [pc, #32]	; (800399c <HAL_Init+0x40>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a07      	ldr	r2, [pc, #28]	; (800399c <HAL_Init+0x40>)
 800397e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003982:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003984:	2003      	movs	r0, #3
 8003986:	f000 f8fc 	bl	8003b82 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800398a:	200f      	movs	r0, #15
 800398c:	f7fe f950 	bl	8001c30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003990:	f7fd fd12 	bl	80013b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	40023c00 	.word	0x40023c00

080039a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80039a4:	4b06      	ldr	r3, [pc, #24]	; (80039c0 <HAL_IncTick+0x20>)
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	461a      	mov	r2, r3
 80039aa:	4b06      	ldr	r3, [pc, #24]	; (80039c4 <HAL_IncTick+0x24>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4413      	add	r3, r2
 80039b0:	4a04      	ldr	r2, [pc, #16]	; (80039c4 <HAL_IncTick+0x24>)
 80039b2:	6013      	str	r3, [r2, #0]
}
 80039b4:	bf00      	nop
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	20000060 	.word	0x20000060
 80039c4:	20000904 	.word	0x20000904

080039c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039c8:	b480      	push	{r7}
 80039ca:	af00      	add	r7, sp, #0
  return uwTick;
 80039cc:	4b03      	ldr	r3, [pc, #12]	; (80039dc <HAL_GetTick+0x14>)
 80039ce:	681b      	ldr	r3, [r3, #0]
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	20000904 	.word	0x20000904

080039e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039e8:	f7ff ffee 	bl	80039c8 <HAL_GetTick>
 80039ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f8:	d005      	beq.n	8003a06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039fa:	4b0a      	ldr	r3, [pc, #40]	; (8003a24 <HAL_Delay+0x44>)
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	461a      	mov	r2, r3
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	4413      	add	r3, r2
 8003a04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003a06:	bf00      	nop
 8003a08:	f7ff ffde 	bl	80039c8 <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d8f7      	bhi.n	8003a08 <HAL_Delay+0x28>
  {
  }
}
 8003a18:	bf00      	nop
 8003a1a:	bf00      	nop
 8003a1c:	3710      	adds	r7, #16
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	20000060 	.word	0x20000060

08003a28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b085      	sub	sp, #20
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f003 0307 	and.w	r3, r3, #7
 8003a36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a38:	4b0c      	ldr	r3, [pc, #48]	; (8003a6c <__NVIC_SetPriorityGrouping+0x44>)
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a3e:	68ba      	ldr	r2, [r7, #8]
 8003a40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a44:	4013      	ands	r3, r2
 8003a46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a5a:	4a04      	ldr	r2, [pc, #16]	; (8003a6c <__NVIC_SetPriorityGrouping+0x44>)
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	60d3      	str	r3, [r2, #12]
}
 8003a60:	bf00      	nop
 8003a62:	3714      	adds	r7, #20
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr
 8003a6c:	e000ed00 	.word	0xe000ed00

08003a70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a74:	4b04      	ldr	r3, [pc, #16]	; (8003a88 <__NVIC_GetPriorityGrouping+0x18>)
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	0a1b      	lsrs	r3, r3, #8
 8003a7a:	f003 0307 	and.w	r3, r3, #7
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr
 8003a88:	e000ed00 	.word	0xe000ed00

08003a8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	4603      	mov	r3, r0
 8003a94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	db0b      	blt.n	8003ab6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a9e:	79fb      	ldrb	r3, [r7, #7]
 8003aa0:	f003 021f 	and.w	r2, r3, #31
 8003aa4:	4907      	ldr	r1, [pc, #28]	; (8003ac4 <__NVIC_EnableIRQ+0x38>)
 8003aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aaa:	095b      	lsrs	r3, r3, #5
 8003aac:	2001      	movs	r0, #1
 8003aae:	fa00 f202 	lsl.w	r2, r0, r2
 8003ab2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003ab6:	bf00      	nop
 8003ab8:	370c      	adds	r7, #12
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	e000e100 	.word	0xe000e100

08003ac8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	4603      	mov	r3, r0
 8003ad0:	6039      	str	r1, [r7, #0]
 8003ad2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ad4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	db0a      	blt.n	8003af2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	b2da      	uxtb	r2, r3
 8003ae0:	490c      	ldr	r1, [pc, #48]	; (8003b14 <__NVIC_SetPriority+0x4c>)
 8003ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae6:	0112      	lsls	r2, r2, #4
 8003ae8:	b2d2      	uxtb	r2, r2
 8003aea:	440b      	add	r3, r1
 8003aec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003af0:	e00a      	b.n	8003b08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	b2da      	uxtb	r2, r3
 8003af6:	4908      	ldr	r1, [pc, #32]	; (8003b18 <__NVIC_SetPriority+0x50>)
 8003af8:	79fb      	ldrb	r3, [r7, #7]
 8003afa:	f003 030f 	and.w	r3, r3, #15
 8003afe:	3b04      	subs	r3, #4
 8003b00:	0112      	lsls	r2, r2, #4
 8003b02:	b2d2      	uxtb	r2, r2
 8003b04:	440b      	add	r3, r1
 8003b06:	761a      	strb	r2, [r3, #24]
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr
 8003b14:	e000e100 	.word	0xe000e100
 8003b18:	e000ed00 	.word	0xe000ed00

08003b1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b089      	sub	sp, #36	; 0x24
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	60f8      	str	r0, [r7, #12]
 8003b24:	60b9      	str	r1, [r7, #8]
 8003b26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f003 0307 	and.w	r3, r3, #7
 8003b2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	f1c3 0307 	rsb	r3, r3, #7
 8003b36:	2b04      	cmp	r3, #4
 8003b38:	bf28      	it	cs
 8003b3a:	2304      	movcs	r3, #4
 8003b3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	3304      	adds	r3, #4
 8003b42:	2b06      	cmp	r3, #6
 8003b44:	d902      	bls.n	8003b4c <NVIC_EncodePriority+0x30>
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	3b03      	subs	r3, #3
 8003b4a:	e000      	b.n	8003b4e <NVIC_EncodePriority+0x32>
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b50:	f04f 32ff 	mov.w	r2, #4294967295
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5a:	43da      	mvns	r2, r3
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	401a      	ands	r2, r3
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b64:	f04f 31ff 	mov.w	r1, #4294967295
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b6e:	43d9      	mvns	r1, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b74:	4313      	orrs	r3, r2
         );
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3724      	adds	r7, #36	; 0x24
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr

08003b82 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b082      	sub	sp, #8
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f7ff ff4c 	bl	8003a28 <__NVIC_SetPriorityGrouping>
}
 8003b90:	bf00      	nop
 8003b92:	3708      	adds	r7, #8
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b086      	sub	sp, #24
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
 8003ba4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003baa:	f7ff ff61 	bl	8003a70 <__NVIC_GetPriorityGrouping>
 8003bae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	68b9      	ldr	r1, [r7, #8]
 8003bb4:	6978      	ldr	r0, [r7, #20]
 8003bb6:	f7ff ffb1 	bl	8003b1c <NVIC_EncodePriority>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bc0:	4611      	mov	r1, r2
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7ff ff80 	bl	8003ac8 <__NVIC_SetPriority>
}
 8003bc8:	bf00      	nop
 8003bca:	3718      	adds	r7, #24
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7ff ff54 	bl	8003a8c <__NVIC_EnableIRQ>
}
 8003be4:	bf00      	nop
 8003be6:	3708      	adds	r7, #8
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b082      	sub	sp, #8
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d101      	bne.n	8003bfe <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e00e      	b.n	8003c1c <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	795b      	ldrb	r3, [r3, #5]
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d105      	bne.n	8003c14 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f7fd fbfa 	bl	8001408 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3708      	adds	r7, #8
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b086      	sub	sp, #24
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c30:	f7ff feca 	bl	80039c8 <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d101      	bne.n	8003c40 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e099      	b.n	8003d74 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2202      	movs	r2, #2
 8003c44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f022 0201 	bic.w	r2, r2, #1
 8003c5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c60:	e00f      	b.n	8003c82 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c62:	f7ff feb1 	bl	80039c8 <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	2b05      	cmp	r3, #5
 8003c6e:	d908      	bls.n	8003c82 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2220      	movs	r2, #32
 8003c74:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2203      	movs	r2, #3
 8003c7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e078      	b.n	8003d74 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0301 	and.w	r3, r3, #1
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d1e8      	bne.n	8003c62 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c98:	697a      	ldr	r2, [r7, #20]
 8003c9a:	4b38      	ldr	r3, [pc, #224]	; (8003d7c <HAL_DMA_Init+0x158>)
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	685a      	ldr	r2, [r3, #4]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	699b      	ldr	r3, [r3, #24]
 8003cc0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cc6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a1b      	ldr	r3, [r3, #32]
 8003ccc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cce:	697a      	ldr	r2, [r7, #20]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd8:	2b04      	cmp	r3, #4
 8003cda:	d107      	bne.n	8003cec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	697a      	ldr	r2, [r7, #20]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	697a      	ldr	r2, [r7, #20]
 8003cf2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	695b      	ldr	r3, [r3, #20]
 8003cfa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	f023 0307 	bic.w	r3, r3, #7
 8003d02:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d08:	697a      	ldr	r2, [r7, #20]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d12:	2b04      	cmp	r3, #4
 8003d14:	d117      	bne.n	8003d46 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d1a:	697a      	ldr	r2, [r7, #20]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d00e      	beq.n	8003d46 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f000 f8bd 	bl	8003ea8 <DMA_CheckFifoParam>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d008      	beq.n	8003d46 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2240      	movs	r2, #64	; 0x40
 8003d38:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003d42:	2301      	movs	r3, #1
 8003d44:	e016      	b.n	8003d74 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	697a      	ldr	r2, [r7, #20]
 8003d4c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f000 f874 	bl	8003e3c <DMA_CalcBaseAndBitshift>
 8003d54:	4603      	mov	r3, r0
 8003d56:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d5c:	223f      	movs	r2, #63	; 0x3f
 8003d5e:	409a      	lsls	r2, r3
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3718      	adds	r7, #24
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	f010803f 	.word	0xf010803f

08003d80 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d101      	bne.n	8003d92 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e050      	b.n	8003e34 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d101      	bne.n	8003da2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003d9e:	2302      	movs	r3, #2
 8003da0:	e048      	b.n	8003e34 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f022 0201 	bic.w	r2, r2, #1
 8003db0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2200      	movs	r2, #0
 8003db8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	2221      	movs	r2, #33	; 0x21
 8003de0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f000 f82a 	bl	8003e3c <DMA_CalcBaseAndBitshift>
 8003de8:	4603      	mov	r3, r0
 8003dea:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e14:	223f      	movs	r2, #63	; 0x3f
 8003e16:	409a      	lsls	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003e32:	2300      	movs	r3, #0
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3710      	adds	r7, #16
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b085      	sub	sp, #20
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	3b10      	subs	r3, #16
 8003e4c:	4a14      	ldr	r2, [pc, #80]	; (8003ea0 <DMA_CalcBaseAndBitshift+0x64>)
 8003e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e52:	091b      	lsrs	r3, r3, #4
 8003e54:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003e56:	4a13      	ldr	r2, [pc, #76]	; (8003ea4 <DMA_CalcBaseAndBitshift+0x68>)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	461a      	mov	r2, r3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2b03      	cmp	r3, #3
 8003e68:	d909      	bls.n	8003e7e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e72:	f023 0303 	bic.w	r3, r3, #3
 8003e76:	1d1a      	adds	r2, r3, #4
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	659a      	str	r2, [r3, #88]	; 0x58
 8003e7c:	e007      	b.n	8003e8e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e86:	f023 0303 	bic.w	r3, r3, #3
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3714      	adds	r7, #20
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop
 8003ea0:	aaaaaaab 	.word	0xaaaaaaab
 8003ea4:	0800c424 	.word	0x0800c424

08003ea8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b085      	sub	sp, #20
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eb8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	699b      	ldr	r3, [r3, #24]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d11f      	bne.n	8003f02 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	2b03      	cmp	r3, #3
 8003ec6:	d856      	bhi.n	8003f76 <DMA_CheckFifoParam+0xce>
 8003ec8:	a201      	add	r2, pc, #4	; (adr r2, 8003ed0 <DMA_CheckFifoParam+0x28>)
 8003eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ece:	bf00      	nop
 8003ed0:	08003ee1 	.word	0x08003ee1
 8003ed4:	08003ef3 	.word	0x08003ef3
 8003ed8:	08003ee1 	.word	0x08003ee1
 8003edc:	08003f77 	.word	0x08003f77
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ee4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d046      	beq.n	8003f7a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ef0:	e043      	b.n	8003f7a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003efa:	d140      	bne.n	8003f7e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f00:	e03d      	b.n	8003f7e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f0a:	d121      	bne.n	8003f50 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	2b03      	cmp	r3, #3
 8003f10:	d837      	bhi.n	8003f82 <DMA_CheckFifoParam+0xda>
 8003f12:	a201      	add	r2, pc, #4	; (adr r2, 8003f18 <DMA_CheckFifoParam+0x70>)
 8003f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f18:	08003f29 	.word	0x08003f29
 8003f1c:	08003f2f 	.word	0x08003f2f
 8003f20:	08003f29 	.word	0x08003f29
 8003f24:	08003f41 	.word	0x08003f41
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f2c:	e030      	b.n	8003f90 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d025      	beq.n	8003f86 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f3e:	e022      	b.n	8003f86 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f44:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f48:	d11f      	bne.n	8003f8a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003f4e:	e01c      	b.n	8003f8a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d903      	bls.n	8003f5e <DMA_CheckFifoParam+0xb6>
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	2b03      	cmp	r3, #3
 8003f5a:	d003      	beq.n	8003f64 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003f5c:	e018      	b.n	8003f90 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	73fb      	strb	r3, [r7, #15]
      break;
 8003f62:	e015      	b.n	8003f90 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f68:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d00e      	beq.n	8003f8e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	73fb      	strb	r3, [r7, #15]
      break;
 8003f74:	e00b      	b.n	8003f8e <DMA_CheckFifoParam+0xe6>
      break;
 8003f76:	bf00      	nop
 8003f78:	e00a      	b.n	8003f90 <DMA_CheckFifoParam+0xe8>
      break;
 8003f7a:	bf00      	nop
 8003f7c:	e008      	b.n	8003f90 <DMA_CheckFifoParam+0xe8>
      break;
 8003f7e:	bf00      	nop
 8003f80:	e006      	b.n	8003f90 <DMA_CheckFifoParam+0xe8>
      break;
 8003f82:	bf00      	nop
 8003f84:	e004      	b.n	8003f90 <DMA_CheckFifoParam+0xe8>
      break;
 8003f86:	bf00      	nop
 8003f88:	e002      	b.n	8003f90 <DMA_CheckFifoParam+0xe8>
      break;   
 8003f8a:	bf00      	nop
 8003f8c:	e000      	b.n	8003f90 <DMA_CheckFifoParam+0xe8>
      break;
 8003f8e:	bf00      	nop
    }
  } 
  
  return status; 
 8003f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3714      	adds	r7, #20
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop

08003fa0 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d101      	bne.n	8003fb2 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e03b      	b.n	800402a <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d106      	bne.n	8003fcc <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f7fd fa40 	bl	800144c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2202      	movs	r2, #2
 8003fd0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685a      	ldr	r2, [r3, #4]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	430a      	orrs	r2, r1
 8003fe8:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff0:	f023 0107 	bic.w	r1, r3, #7
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	689a      	ldr	r2, [r3, #8]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	430a      	orrs	r2, r1
 8003ffe:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004006:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800400a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	68d1      	ldr	r1, [r2, #12]
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	6812      	ldr	r2, [r2, #0]
 8004016:	430b      	orrs	r3, r1
 8004018:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004028:	2300      	movs	r3, #0
}
 800402a:	4618      	mov	r0, r3
 800402c:	3708      	adds	r7, #8
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}

08004032 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8004032:	b580      	push	{r7, lr}
 8004034:	b086      	sub	sp, #24
 8004036:	af02      	add	r7, sp, #8
 8004038:	60f8      	str	r0, [r7, #12]
 800403a:	60b9      	str	r1, [r7, #8]
 800403c:	607a      	str	r2, [r7, #4]
 800403e:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004046:	2b01      	cmp	r3, #1
 8004048:	d101      	bne.n	800404e <HAL_DMA2D_Start+0x1c>
 800404a:	2302      	movs	r3, #2
 800404c:	e018      	b.n	8004080 <HAL_DMA2D_Start+0x4e>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2201      	movs	r2, #1
 8004052:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2202      	movs	r2, #2
 800405a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	9300      	str	r3, [sp, #0]
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	68b9      	ldr	r1, [r7, #8]
 8004068:	68f8      	ldr	r0, [r7, #12]
 800406a:	f000 f989 	bl	8004380 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f042 0201 	orr.w	r2, r2, #1
 800407c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800407e:	2300      	movs	r3, #0
}
 8004080:	4618      	mov	r0, r3
 8004082:	3710      	adds	r7, #16
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b086      	sub	sp, #24
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8004092:	2300      	movs	r3, #0
 8004094:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d056      	beq.n	8004152 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80040a4:	f7ff fc90 	bl	80039c8 <HAL_GetTick>
 80040a8:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80040aa:	e04b      	b.n	8004144 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d023      	beq.n	8004106 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f003 0320 	and.w	r3, r3, #32
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d005      	beq.n	80040d4 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040cc:	f043 0202 	orr.w	r2, r3, #2
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d005      	beq.n	80040ea <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040e2:	f043 0201 	orr.w	r2, r3, #1
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2221      	movs	r2, #33	; 0x21
 80040f0:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2204      	movs	r2, #4
 80040f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e0a5      	b.n	8004252 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800410c:	d01a      	beq.n	8004144 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800410e:	f7ff fc5b 	bl	80039c8 <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	683a      	ldr	r2, [r7, #0]
 800411a:	429a      	cmp	r2, r3
 800411c:	d302      	bcc.n	8004124 <HAL_DMA2D_PollForTransfer+0x9c>
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d10f      	bne.n	8004144 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004128:	f043 0220 	orr.w	r2, r3, #32
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2203      	movs	r2, #3
 8004134:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e086      	b.n	8004252 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f003 0302 	and.w	r3, r3, #2
 800414e:	2b00      	cmp	r3, #0
 8004150:	d0ac      	beq.n	80040ac <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	69db      	ldr	r3, [r3, #28]
 8004158:	f003 0320 	and.w	r3, r3, #32
 800415c:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004164:	f003 0320 	and.w	r3, r3, #32
 8004168:	693a      	ldr	r2, [r7, #16]
 800416a:	4313      	orrs	r3, r2
 800416c:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d061      	beq.n	8004238 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004174:	f7ff fc28 	bl	80039c8 <HAL_GetTick>
 8004178:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800417a:	e056      	b.n	800422a <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f003 0329 	and.w	r3, r3, #41	; 0x29
 800418a:	2b00      	cmp	r3, #0
 800418c:	d02e      	beq.n	80041ec <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	f003 0308 	and.w	r3, r3, #8
 8004194:	2b00      	cmp	r3, #0
 8004196:	d005      	beq.n	80041a4 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800419c:	f043 0204 	orr.w	r2, r3, #4
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f003 0320 	and.w	r3, r3, #32
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d005      	beq.n	80041ba <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041b2:	f043 0202 	orr.w	r2, r3, #2
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f003 0301 	and.w	r3, r3, #1
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d005      	beq.n	80041d0 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c8:	f043 0201 	orr.w	r2, r3, #1
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2229      	movs	r2, #41	; 0x29
 80041d6:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2204      	movs	r2, #4
 80041dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e032      	b.n	8004252 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041f2:	d01a      	beq.n	800422a <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80041f4:	f7ff fbe8 	bl	80039c8 <HAL_GetTick>
 80041f8:	4602      	mov	r2, r0
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	683a      	ldr	r2, [r7, #0]
 8004200:	429a      	cmp	r2, r3
 8004202:	d302      	bcc.n	800420a <HAL_DMA2D_PollForTransfer+0x182>
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d10f      	bne.n	800422a <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800420e:	f043 0220 	orr.w	r2, r3, #32
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2203      	movs	r2, #3
 800421a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e013      	b.n	8004252 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f003 0310 	and.w	r3, r3, #16
 8004234:	2b00      	cmp	r3, #0
 8004236:	d0a1      	beq.n	800417c <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2212      	movs	r2, #18
 800423e:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3718      	adds	r7, #24
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
	...

0800425c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800425c:	b480      	push	{r7}
 800425e:	b087      	sub	sp, #28
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004274:	2b01      	cmp	r3, #1
 8004276:	d101      	bne.n	800427c <HAL_DMA2D_ConfigLayer+0x20>
 8004278:	2302      	movs	r3, #2
 800427a:	e079      	b.n	8004370 <HAL_DMA2D_ConfigLayer+0x114>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2202      	movs	r2, #2
 8004288:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	011b      	lsls	r3, r3, #4
 8004290:	3318      	adds	r3, #24
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	4413      	add	r3, r2
 8004296:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	685a      	ldr	r2, [r3, #4]
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	041b      	lsls	r3, r3, #16
 80042a2:	4313      	orrs	r3, r2
 80042a4:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80042a6:	4b35      	ldr	r3, [pc, #212]	; (800437c <HAL_DMA2D_ConfigLayer+0x120>)
 80042a8:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	2b0a      	cmp	r3, #10
 80042b0:	d003      	beq.n	80042ba <HAL_DMA2D_ConfigLayer+0x5e>
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	2b09      	cmp	r3, #9
 80042b8:	d107      	bne.n	80042ca <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80042c2:	697a      	ldr	r2, [r7, #20]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	617b      	str	r3, [r7, #20]
 80042c8:	e005      	b.n	80042d6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	061b      	lsls	r3, r3, #24
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d120      	bne.n	800431e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	43db      	mvns	r3, r3
 80042e6:	ea02 0103 	and.w	r1, r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	430a      	orrs	r2, r1
 80042f2:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	693a      	ldr	r2, [r7, #16]
 80042fa:	6812      	ldr	r2, [r2, #0]
 80042fc:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	2b0a      	cmp	r3, #10
 8004304:	d003      	beq.n	800430e <HAL_DMA2D_ConfigLayer+0xb2>
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	2b09      	cmp	r3, #9
 800430c:	d127      	bne.n	800435e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	68da      	ldr	r2, [r3, #12]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800431a:	629a      	str	r2, [r3, #40]	; 0x28
 800431c:	e01f      	b.n	800435e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	69da      	ldr	r2, [r3, #28]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	43db      	mvns	r3, r3
 8004328:	ea02 0103 	and.w	r1, r2, r3
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	697a      	ldr	r2, [r7, #20]
 8004332:	430a      	orrs	r2, r1
 8004334:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	693a      	ldr	r2, [r7, #16]
 800433c:	6812      	ldr	r2, [r2, #0]
 800433e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	2b0a      	cmp	r3, #10
 8004346:	d003      	beq.n	8004350 <HAL_DMA2D_ConfigLayer+0xf4>
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	2b09      	cmp	r3, #9
 800434e:	d106      	bne.n	800435e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	68da      	ldr	r2, [r3, #12]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800435c:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2201      	movs	r2, #1
 8004362:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800436e:	2300      	movs	r3, #0
}
 8004370:	4618      	mov	r0, r3
 8004372:	371c      	adds	r7, #28
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr
 800437c:	ff03000f 	.word	0xff03000f

08004380 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8004380:	b480      	push	{r7}
 8004382:	b08b      	sub	sp, #44	; 0x2c
 8004384:	af00      	add	r7, sp, #0
 8004386:	60f8      	str	r0, [r7, #12]
 8004388:	60b9      	str	r1, [r7, #8]
 800438a:	607a      	str	r2, [r7, #4]
 800438c:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004394:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	041a      	lsls	r2, r3, #16
 800439c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800439e:	431a      	orrs	r2, r3
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	430a      	orrs	r2, r1
 80043a6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80043b8:	d174      	bne.n	80044a4 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80043c0:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80043c8:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80043d0:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d108      	bne.n	80043f2 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80043e0:	69ba      	ldr	r2, [r7, #24]
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	431a      	orrs	r2, r3
 80043e6:	6a3b      	ldr	r3, [r7, #32]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	697a      	ldr	r2, [r7, #20]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	627b      	str	r3, [r7, #36]	; 0x24
 80043f0:	e053      	b.n	800449a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d106      	bne.n	8004408 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	69fb      	ldr	r3, [r7, #28]
 80043fe:	4313      	orrs	r3, r2
 8004400:	697a      	ldr	r2, [r7, #20]
 8004402:	4313      	orrs	r3, r2
 8004404:	627b      	str	r3, [r7, #36]	; 0x24
 8004406:	e048      	b.n	800449a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	2b02      	cmp	r3, #2
 800440e:	d111      	bne.n	8004434 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	0cdb      	lsrs	r3, r3, #19
 8004414:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	0a9b      	lsrs	r3, r3, #10
 800441a:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	08db      	lsrs	r3, r3, #3
 8004420:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	015a      	lsls	r2, r3, #5
 8004426:	69fb      	ldr	r3, [r7, #28]
 8004428:	02db      	lsls	r3, r3, #11
 800442a:	4313      	orrs	r3, r2
 800442c:	697a      	ldr	r2, [r7, #20]
 800442e:	4313      	orrs	r3, r2
 8004430:	627b      	str	r3, [r7, #36]	; 0x24
 8004432:	e032      	b.n	800449a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	2b03      	cmp	r3, #3
 800443a:	d117      	bne.n	800446c <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 800443c:	6a3b      	ldr	r3, [r7, #32]
 800443e:	0fdb      	lsrs	r3, r3, #31
 8004440:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004442:	69fb      	ldr	r3, [r7, #28]
 8004444:	0cdb      	lsrs	r3, r3, #19
 8004446:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	0adb      	lsrs	r3, r3, #11
 800444c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	08db      	lsrs	r3, r3, #3
 8004452:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004454:	69bb      	ldr	r3, [r7, #24]
 8004456:	015a      	lsls	r2, r3, #5
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	029b      	lsls	r3, r3, #10
 800445c:	431a      	orrs	r2, r3
 800445e:	6a3b      	ldr	r3, [r7, #32]
 8004460:	03db      	lsls	r3, r3, #15
 8004462:	4313      	orrs	r3, r2
 8004464:	697a      	ldr	r2, [r7, #20]
 8004466:	4313      	orrs	r3, r2
 8004468:	627b      	str	r3, [r7, #36]	; 0x24
 800446a:	e016      	b.n	800449a <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 800446c:	6a3b      	ldr	r3, [r7, #32]
 800446e:	0f1b      	lsrs	r3, r3, #28
 8004470:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	0d1b      	lsrs	r3, r3, #20
 8004476:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	0b1b      	lsrs	r3, r3, #12
 800447c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	091b      	lsrs	r3, r3, #4
 8004482:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004484:	69bb      	ldr	r3, [r7, #24]
 8004486:	011a      	lsls	r2, r3, #4
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	021b      	lsls	r3, r3, #8
 800448c:	431a      	orrs	r2, r3
 800448e:	6a3b      	ldr	r3, [r7, #32]
 8004490:	031b      	lsls	r3, r3, #12
 8004492:	4313      	orrs	r3, r2
 8004494:	697a      	ldr	r2, [r7, #20]
 8004496:	4313      	orrs	r3, r2
 8004498:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044a0:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80044a2:	e003      	b.n	80044ac <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	68ba      	ldr	r2, [r7, #8]
 80044aa:	60da      	str	r2, [r3, #12]
}
 80044ac:	bf00      	nop
 80044ae:	372c      	adds	r7, #44	; 0x2c
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b089      	sub	sp, #36	; 0x24
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80044c2:	2300      	movs	r3, #0
 80044c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80044c6:	2300      	movs	r3, #0
 80044c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80044ca:	2300      	movs	r3, #0
 80044cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044ce:	2300      	movs	r3, #0
 80044d0:	61fb      	str	r3, [r7, #28]
 80044d2:	e177      	b.n	80047c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80044d4:	2201      	movs	r2, #1
 80044d6:	69fb      	ldr	r3, [r7, #28]
 80044d8:	fa02 f303 	lsl.w	r3, r2, r3
 80044dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	697a      	ldr	r2, [r7, #20]
 80044e4:	4013      	ands	r3, r2
 80044e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80044e8:	693a      	ldr	r2, [r7, #16]
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	429a      	cmp	r2, r3
 80044ee:	f040 8166 	bne.w	80047be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f003 0303 	and.w	r3, r3, #3
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d005      	beq.n	800450a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004506:	2b02      	cmp	r3, #2
 8004508:	d130      	bne.n	800456c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	005b      	lsls	r3, r3, #1
 8004514:	2203      	movs	r2, #3
 8004516:	fa02 f303 	lsl.w	r3, r2, r3
 800451a:	43db      	mvns	r3, r3
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	4013      	ands	r3, r2
 8004520:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	68da      	ldr	r2, [r3, #12]
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	005b      	lsls	r3, r3, #1
 800452a:	fa02 f303 	lsl.w	r3, r2, r3
 800452e:	69ba      	ldr	r2, [r7, #24]
 8004530:	4313      	orrs	r3, r2
 8004532:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	69ba      	ldr	r2, [r7, #24]
 8004538:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004540:	2201      	movs	r2, #1
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	fa02 f303 	lsl.w	r3, r2, r3
 8004548:	43db      	mvns	r3, r3
 800454a:	69ba      	ldr	r2, [r7, #24]
 800454c:	4013      	ands	r3, r2
 800454e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	091b      	lsrs	r3, r3, #4
 8004556:	f003 0201 	and.w	r2, r3, #1
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	fa02 f303 	lsl.w	r3, r2, r3
 8004560:	69ba      	ldr	r2, [r7, #24]
 8004562:	4313      	orrs	r3, r2
 8004564:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	69ba      	ldr	r2, [r7, #24]
 800456a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	f003 0303 	and.w	r3, r3, #3
 8004574:	2b03      	cmp	r3, #3
 8004576:	d017      	beq.n	80045a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	005b      	lsls	r3, r3, #1
 8004582:	2203      	movs	r2, #3
 8004584:	fa02 f303 	lsl.w	r3, r2, r3
 8004588:	43db      	mvns	r3, r3
 800458a:	69ba      	ldr	r2, [r7, #24]
 800458c:	4013      	ands	r3, r2
 800458e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	689a      	ldr	r2, [r3, #8]
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	005b      	lsls	r3, r3, #1
 8004598:	fa02 f303 	lsl.w	r3, r2, r3
 800459c:	69ba      	ldr	r2, [r7, #24]
 800459e:	4313      	orrs	r3, r2
 80045a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f003 0303 	and.w	r3, r3, #3
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d123      	bne.n	80045fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	08da      	lsrs	r2, r3, #3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	3208      	adds	r2, #8
 80045bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	f003 0307 	and.w	r3, r3, #7
 80045c8:	009b      	lsls	r3, r3, #2
 80045ca:	220f      	movs	r2, #15
 80045cc:	fa02 f303 	lsl.w	r3, r2, r3
 80045d0:	43db      	mvns	r3, r3
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	4013      	ands	r3, r2
 80045d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	691a      	ldr	r2, [r3, #16]
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	f003 0307 	and.w	r3, r3, #7
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	fa02 f303 	lsl.w	r3, r2, r3
 80045e8:	69ba      	ldr	r2, [r7, #24]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80045ee:	69fb      	ldr	r3, [r7, #28]
 80045f0:	08da      	lsrs	r2, r3, #3
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	3208      	adds	r2, #8
 80045f6:	69b9      	ldr	r1, [r7, #24]
 80045f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	005b      	lsls	r3, r3, #1
 8004606:	2203      	movs	r2, #3
 8004608:	fa02 f303 	lsl.w	r3, r2, r3
 800460c:	43db      	mvns	r3, r3
 800460e:	69ba      	ldr	r2, [r7, #24]
 8004610:	4013      	ands	r3, r2
 8004612:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	f003 0203 	and.w	r2, r3, #3
 800461c:	69fb      	ldr	r3, [r7, #28]
 800461e:	005b      	lsls	r3, r3, #1
 8004620:	fa02 f303 	lsl.w	r3, r2, r3
 8004624:	69ba      	ldr	r2, [r7, #24]
 8004626:	4313      	orrs	r3, r2
 8004628:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	69ba      	ldr	r2, [r7, #24]
 800462e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004638:	2b00      	cmp	r3, #0
 800463a:	f000 80c0 	beq.w	80047be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800463e:	2300      	movs	r3, #0
 8004640:	60fb      	str	r3, [r7, #12]
 8004642:	4b66      	ldr	r3, [pc, #408]	; (80047dc <HAL_GPIO_Init+0x324>)
 8004644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004646:	4a65      	ldr	r2, [pc, #404]	; (80047dc <HAL_GPIO_Init+0x324>)
 8004648:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800464c:	6453      	str	r3, [r2, #68]	; 0x44
 800464e:	4b63      	ldr	r3, [pc, #396]	; (80047dc <HAL_GPIO_Init+0x324>)
 8004650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004652:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004656:	60fb      	str	r3, [r7, #12]
 8004658:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800465a:	4a61      	ldr	r2, [pc, #388]	; (80047e0 <HAL_GPIO_Init+0x328>)
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	089b      	lsrs	r3, r3, #2
 8004660:	3302      	adds	r3, #2
 8004662:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004666:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	f003 0303 	and.w	r3, r3, #3
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	220f      	movs	r2, #15
 8004672:	fa02 f303 	lsl.w	r3, r2, r3
 8004676:	43db      	mvns	r3, r3
 8004678:	69ba      	ldr	r2, [r7, #24]
 800467a:	4013      	ands	r3, r2
 800467c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a58      	ldr	r2, [pc, #352]	; (80047e4 <HAL_GPIO_Init+0x32c>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d037      	beq.n	80046f6 <HAL_GPIO_Init+0x23e>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a57      	ldr	r2, [pc, #348]	; (80047e8 <HAL_GPIO_Init+0x330>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d031      	beq.n	80046f2 <HAL_GPIO_Init+0x23a>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a56      	ldr	r2, [pc, #344]	; (80047ec <HAL_GPIO_Init+0x334>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d02b      	beq.n	80046ee <HAL_GPIO_Init+0x236>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a55      	ldr	r2, [pc, #340]	; (80047f0 <HAL_GPIO_Init+0x338>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d025      	beq.n	80046ea <HAL_GPIO_Init+0x232>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a54      	ldr	r2, [pc, #336]	; (80047f4 <HAL_GPIO_Init+0x33c>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d01f      	beq.n	80046e6 <HAL_GPIO_Init+0x22e>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a53      	ldr	r2, [pc, #332]	; (80047f8 <HAL_GPIO_Init+0x340>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d019      	beq.n	80046e2 <HAL_GPIO_Init+0x22a>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a52      	ldr	r2, [pc, #328]	; (80047fc <HAL_GPIO_Init+0x344>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d013      	beq.n	80046de <HAL_GPIO_Init+0x226>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a51      	ldr	r2, [pc, #324]	; (8004800 <HAL_GPIO_Init+0x348>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d00d      	beq.n	80046da <HAL_GPIO_Init+0x222>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a50      	ldr	r2, [pc, #320]	; (8004804 <HAL_GPIO_Init+0x34c>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d007      	beq.n	80046d6 <HAL_GPIO_Init+0x21e>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4a4f      	ldr	r2, [pc, #316]	; (8004808 <HAL_GPIO_Init+0x350>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d101      	bne.n	80046d2 <HAL_GPIO_Init+0x21a>
 80046ce:	2309      	movs	r3, #9
 80046d0:	e012      	b.n	80046f8 <HAL_GPIO_Init+0x240>
 80046d2:	230a      	movs	r3, #10
 80046d4:	e010      	b.n	80046f8 <HAL_GPIO_Init+0x240>
 80046d6:	2308      	movs	r3, #8
 80046d8:	e00e      	b.n	80046f8 <HAL_GPIO_Init+0x240>
 80046da:	2307      	movs	r3, #7
 80046dc:	e00c      	b.n	80046f8 <HAL_GPIO_Init+0x240>
 80046de:	2306      	movs	r3, #6
 80046e0:	e00a      	b.n	80046f8 <HAL_GPIO_Init+0x240>
 80046e2:	2305      	movs	r3, #5
 80046e4:	e008      	b.n	80046f8 <HAL_GPIO_Init+0x240>
 80046e6:	2304      	movs	r3, #4
 80046e8:	e006      	b.n	80046f8 <HAL_GPIO_Init+0x240>
 80046ea:	2303      	movs	r3, #3
 80046ec:	e004      	b.n	80046f8 <HAL_GPIO_Init+0x240>
 80046ee:	2302      	movs	r3, #2
 80046f0:	e002      	b.n	80046f8 <HAL_GPIO_Init+0x240>
 80046f2:	2301      	movs	r3, #1
 80046f4:	e000      	b.n	80046f8 <HAL_GPIO_Init+0x240>
 80046f6:	2300      	movs	r3, #0
 80046f8:	69fa      	ldr	r2, [r7, #28]
 80046fa:	f002 0203 	and.w	r2, r2, #3
 80046fe:	0092      	lsls	r2, r2, #2
 8004700:	4093      	lsls	r3, r2
 8004702:	69ba      	ldr	r2, [r7, #24]
 8004704:	4313      	orrs	r3, r2
 8004706:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004708:	4935      	ldr	r1, [pc, #212]	; (80047e0 <HAL_GPIO_Init+0x328>)
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	089b      	lsrs	r3, r3, #2
 800470e:	3302      	adds	r3, #2
 8004710:	69ba      	ldr	r2, [r7, #24]
 8004712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004716:	4b3d      	ldr	r3, [pc, #244]	; (800480c <HAL_GPIO_Init+0x354>)
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	43db      	mvns	r3, r3
 8004720:	69ba      	ldr	r2, [r7, #24]
 8004722:	4013      	ands	r3, r2
 8004724:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d003      	beq.n	800473a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004732:	69ba      	ldr	r2, [r7, #24]
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	4313      	orrs	r3, r2
 8004738:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800473a:	4a34      	ldr	r2, [pc, #208]	; (800480c <HAL_GPIO_Init+0x354>)
 800473c:	69bb      	ldr	r3, [r7, #24]
 800473e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004740:	4b32      	ldr	r3, [pc, #200]	; (800480c <HAL_GPIO_Init+0x354>)
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	43db      	mvns	r3, r3
 800474a:	69ba      	ldr	r2, [r7, #24]
 800474c:	4013      	ands	r3, r2
 800474e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004758:	2b00      	cmp	r3, #0
 800475a:	d003      	beq.n	8004764 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800475c:	69ba      	ldr	r2, [r7, #24]
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	4313      	orrs	r3, r2
 8004762:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004764:	4a29      	ldr	r2, [pc, #164]	; (800480c <HAL_GPIO_Init+0x354>)
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800476a:	4b28      	ldr	r3, [pc, #160]	; (800480c <HAL_GPIO_Init+0x354>)
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	43db      	mvns	r3, r3
 8004774:	69ba      	ldr	r2, [r7, #24]
 8004776:	4013      	ands	r3, r2
 8004778:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004782:	2b00      	cmp	r3, #0
 8004784:	d003      	beq.n	800478e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004786:	69ba      	ldr	r2, [r7, #24]
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	4313      	orrs	r3, r2
 800478c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800478e:	4a1f      	ldr	r2, [pc, #124]	; (800480c <HAL_GPIO_Init+0x354>)
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004794:	4b1d      	ldr	r3, [pc, #116]	; (800480c <HAL_GPIO_Init+0x354>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	43db      	mvns	r3, r3
 800479e:	69ba      	ldr	r2, [r7, #24]
 80047a0:	4013      	ands	r3, r2
 80047a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d003      	beq.n	80047b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80047b0:	69ba      	ldr	r2, [r7, #24]
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	4313      	orrs	r3, r2
 80047b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80047b8:	4a14      	ldr	r2, [pc, #80]	; (800480c <HAL_GPIO_Init+0x354>)
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047be:	69fb      	ldr	r3, [r7, #28]
 80047c0:	3301      	adds	r3, #1
 80047c2:	61fb      	str	r3, [r7, #28]
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	2b0f      	cmp	r3, #15
 80047c8:	f67f ae84 	bls.w	80044d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80047cc:	bf00      	nop
 80047ce:	bf00      	nop
 80047d0:	3724      	adds	r7, #36	; 0x24
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr
 80047da:	bf00      	nop
 80047dc:	40023800 	.word	0x40023800
 80047e0:	40013800 	.word	0x40013800
 80047e4:	40020000 	.word	0x40020000
 80047e8:	40020400 	.word	0x40020400
 80047ec:	40020800 	.word	0x40020800
 80047f0:	40020c00 	.word	0x40020c00
 80047f4:	40021000 	.word	0x40021000
 80047f8:	40021400 	.word	0x40021400
 80047fc:	40021800 	.word	0x40021800
 8004800:	40021c00 	.word	0x40021c00
 8004804:	40022000 	.word	0x40022000
 8004808:	40022400 	.word	0x40022400
 800480c:	40013c00 	.word	0x40013c00

08004810 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004810:	b480      	push	{r7}
 8004812:	b087      	sub	sp, #28
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800481a:	2300      	movs	r3, #0
 800481c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800481e:	2300      	movs	r3, #0
 8004820:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8004822:	2300      	movs	r3, #0
 8004824:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004826:	2300      	movs	r3, #0
 8004828:	617b      	str	r3, [r7, #20]
 800482a:	e0d9      	b.n	80049e0 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800482c:	2201      	movs	r2, #1
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	fa02 f303 	lsl.w	r3, r2, r3
 8004834:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004836:	683a      	ldr	r2, [r7, #0]
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	4013      	ands	r3, r2
 800483c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800483e:	68fa      	ldr	r2, [r7, #12]
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	429a      	cmp	r2, r3
 8004844:	f040 80c9 	bne.w	80049da <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004848:	4a6b      	ldr	r2, [pc, #428]	; (80049f8 <HAL_GPIO_DeInit+0x1e8>)
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	089b      	lsrs	r3, r3, #2
 800484e:	3302      	adds	r3, #2
 8004850:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004854:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	f003 0303 	and.w	r3, r3, #3
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	220f      	movs	r2, #15
 8004860:	fa02 f303 	lsl.w	r3, r2, r3
 8004864:	68ba      	ldr	r2, [r7, #8]
 8004866:	4013      	ands	r3, r2
 8004868:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a63      	ldr	r2, [pc, #396]	; (80049fc <HAL_GPIO_DeInit+0x1ec>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d037      	beq.n	80048e2 <HAL_GPIO_DeInit+0xd2>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a62      	ldr	r2, [pc, #392]	; (8004a00 <HAL_GPIO_DeInit+0x1f0>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d031      	beq.n	80048de <HAL_GPIO_DeInit+0xce>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a61      	ldr	r2, [pc, #388]	; (8004a04 <HAL_GPIO_DeInit+0x1f4>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d02b      	beq.n	80048da <HAL_GPIO_DeInit+0xca>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a60      	ldr	r2, [pc, #384]	; (8004a08 <HAL_GPIO_DeInit+0x1f8>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d025      	beq.n	80048d6 <HAL_GPIO_DeInit+0xc6>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a5f      	ldr	r2, [pc, #380]	; (8004a0c <HAL_GPIO_DeInit+0x1fc>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d01f      	beq.n	80048d2 <HAL_GPIO_DeInit+0xc2>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a5e      	ldr	r2, [pc, #376]	; (8004a10 <HAL_GPIO_DeInit+0x200>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d019      	beq.n	80048ce <HAL_GPIO_DeInit+0xbe>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a5d      	ldr	r2, [pc, #372]	; (8004a14 <HAL_GPIO_DeInit+0x204>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d013      	beq.n	80048ca <HAL_GPIO_DeInit+0xba>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a5c      	ldr	r2, [pc, #368]	; (8004a18 <HAL_GPIO_DeInit+0x208>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d00d      	beq.n	80048c6 <HAL_GPIO_DeInit+0xb6>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a5b      	ldr	r2, [pc, #364]	; (8004a1c <HAL_GPIO_DeInit+0x20c>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d007      	beq.n	80048c2 <HAL_GPIO_DeInit+0xb2>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a5a      	ldr	r2, [pc, #360]	; (8004a20 <HAL_GPIO_DeInit+0x210>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d101      	bne.n	80048be <HAL_GPIO_DeInit+0xae>
 80048ba:	2309      	movs	r3, #9
 80048bc:	e012      	b.n	80048e4 <HAL_GPIO_DeInit+0xd4>
 80048be:	230a      	movs	r3, #10
 80048c0:	e010      	b.n	80048e4 <HAL_GPIO_DeInit+0xd4>
 80048c2:	2308      	movs	r3, #8
 80048c4:	e00e      	b.n	80048e4 <HAL_GPIO_DeInit+0xd4>
 80048c6:	2307      	movs	r3, #7
 80048c8:	e00c      	b.n	80048e4 <HAL_GPIO_DeInit+0xd4>
 80048ca:	2306      	movs	r3, #6
 80048cc:	e00a      	b.n	80048e4 <HAL_GPIO_DeInit+0xd4>
 80048ce:	2305      	movs	r3, #5
 80048d0:	e008      	b.n	80048e4 <HAL_GPIO_DeInit+0xd4>
 80048d2:	2304      	movs	r3, #4
 80048d4:	e006      	b.n	80048e4 <HAL_GPIO_DeInit+0xd4>
 80048d6:	2303      	movs	r3, #3
 80048d8:	e004      	b.n	80048e4 <HAL_GPIO_DeInit+0xd4>
 80048da:	2302      	movs	r3, #2
 80048dc:	e002      	b.n	80048e4 <HAL_GPIO_DeInit+0xd4>
 80048de:	2301      	movs	r3, #1
 80048e0:	e000      	b.n	80048e4 <HAL_GPIO_DeInit+0xd4>
 80048e2:	2300      	movs	r3, #0
 80048e4:	697a      	ldr	r2, [r7, #20]
 80048e6:	f002 0203 	and.w	r2, r2, #3
 80048ea:	0092      	lsls	r2, r2, #2
 80048ec:	4093      	lsls	r3, r2
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d132      	bne.n	800495a <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80048f4:	4b4b      	ldr	r3, [pc, #300]	; (8004a24 <HAL_GPIO_DeInit+0x214>)
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	43db      	mvns	r3, r3
 80048fc:	4949      	ldr	r1, [pc, #292]	; (8004a24 <HAL_GPIO_DeInit+0x214>)
 80048fe:	4013      	ands	r3, r2
 8004900:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004902:	4b48      	ldr	r3, [pc, #288]	; (8004a24 <HAL_GPIO_DeInit+0x214>)
 8004904:	685a      	ldr	r2, [r3, #4]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	43db      	mvns	r3, r3
 800490a:	4946      	ldr	r1, [pc, #280]	; (8004a24 <HAL_GPIO_DeInit+0x214>)
 800490c:	4013      	ands	r3, r2
 800490e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004910:	4b44      	ldr	r3, [pc, #272]	; (8004a24 <HAL_GPIO_DeInit+0x214>)
 8004912:	68da      	ldr	r2, [r3, #12]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	43db      	mvns	r3, r3
 8004918:	4942      	ldr	r1, [pc, #264]	; (8004a24 <HAL_GPIO_DeInit+0x214>)
 800491a:	4013      	ands	r3, r2
 800491c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800491e:	4b41      	ldr	r3, [pc, #260]	; (8004a24 <HAL_GPIO_DeInit+0x214>)
 8004920:	689a      	ldr	r2, [r3, #8]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	43db      	mvns	r3, r3
 8004926:	493f      	ldr	r1, [pc, #252]	; (8004a24 <HAL_GPIO_DeInit+0x214>)
 8004928:	4013      	ands	r3, r2
 800492a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	f003 0303 	and.w	r3, r3, #3
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	220f      	movs	r2, #15
 8004936:	fa02 f303 	lsl.w	r3, r2, r3
 800493a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800493c:	4a2e      	ldr	r2, [pc, #184]	; (80049f8 <HAL_GPIO_DeInit+0x1e8>)
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	089b      	lsrs	r3, r3, #2
 8004942:	3302      	adds	r3, #2
 8004944:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	43da      	mvns	r2, r3
 800494c:	482a      	ldr	r0, [pc, #168]	; (80049f8 <HAL_GPIO_DeInit+0x1e8>)
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	089b      	lsrs	r3, r3, #2
 8004952:	400a      	ands	r2, r1
 8004954:	3302      	adds	r3, #2
 8004956:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	005b      	lsls	r3, r3, #1
 8004962:	2103      	movs	r1, #3
 8004964:	fa01 f303 	lsl.w	r3, r1, r3
 8004968:	43db      	mvns	r3, r3
 800496a:	401a      	ands	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	08da      	lsrs	r2, r3, #3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	3208      	adds	r2, #8
 8004978:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	f003 0307 	and.w	r3, r3, #7
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	220f      	movs	r2, #15
 8004986:	fa02 f303 	lsl.w	r3, r2, r3
 800498a:	43db      	mvns	r3, r3
 800498c:	697a      	ldr	r2, [r7, #20]
 800498e:	08d2      	lsrs	r2, r2, #3
 8004990:	4019      	ands	r1, r3
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	3208      	adds	r2, #8
 8004996:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	68da      	ldr	r2, [r3, #12]
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	005b      	lsls	r3, r3, #1
 80049a2:	2103      	movs	r1, #3
 80049a4:	fa01 f303 	lsl.w	r3, r1, r3
 80049a8:	43db      	mvns	r3, r3
 80049aa:	401a      	ands	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	2101      	movs	r1, #1
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	fa01 f303 	lsl.w	r3, r1, r3
 80049bc:	43db      	mvns	r3, r3
 80049be:	401a      	ands	r2, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	689a      	ldr	r2, [r3, #8]
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	005b      	lsls	r3, r3, #1
 80049cc:	2103      	movs	r1, #3
 80049ce:	fa01 f303 	lsl.w	r3, r1, r3
 80049d2:	43db      	mvns	r3, r3
 80049d4:	401a      	ands	r2, r3
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	3301      	adds	r3, #1
 80049de:	617b      	str	r3, [r7, #20]
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	2b0f      	cmp	r3, #15
 80049e4:	f67f af22 	bls.w	800482c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80049e8:	bf00      	nop
 80049ea:	bf00      	nop
 80049ec:	371c      	adds	r7, #28
 80049ee:	46bd      	mov	sp, r7
 80049f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f4:	4770      	bx	lr
 80049f6:	bf00      	nop
 80049f8:	40013800 	.word	0x40013800
 80049fc:	40020000 	.word	0x40020000
 8004a00:	40020400 	.word	0x40020400
 8004a04:	40020800 	.word	0x40020800
 8004a08:	40020c00 	.word	0x40020c00
 8004a0c:	40021000 	.word	0x40021000
 8004a10:	40021400 	.word	0x40021400
 8004a14:	40021800 	.word	0x40021800
 8004a18:	40021c00 	.word	0x40021c00
 8004a1c:	40022000 	.word	0x40022000
 8004a20:	40022400 	.word	0x40022400
 8004a24:	40013c00 	.word	0x40013c00

08004a28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	460b      	mov	r3, r1
 8004a32:	807b      	strh	r3, [r7, #2]
 8004a34:	4613      	mov	r3, r2
 8004a36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a38:	787b      	ldrb	r3, [r7, #1]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d003      	beq.n	8004a46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a3e:	887a      	ldrh	r2, [r7, #2]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a44:	e003      	b.n	8004a4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a46:	887b      	ldrh	r3, [r7, #2]
 8004a48:	041a      	lsls	r2, r3, #16
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	619a      	str	r2, [r3, #24]
}
 8004a4e:	bf00      	nop
 8004a50:	370c      	adds	r7, #12
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr

08004a5a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a5a:	b480      	push	{r7}
 8004a5c:	b085      	sub	sp, #20
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
 8004a62:	460b      	mov	r3, r1
 8004a64:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004a6c:	887a      	ldrh	r2, [r7, #2]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	4013      	ands	r3, r2
 8004a72:	041a      	lsls	r2, r3, #16
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	43d9      	mvns	r1, r3
 8004a78:	887b      	ldrh	r3, [r7, #2]
 8004a7a:	400b      	ands	r3, r1
 8004a7c:	431a      	orrs	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	619a      	str	r2, [r3, #24]
}
 8004a82:	bf00      	nop
 8004a84:	3714      	adds	r7, #20
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr

08004a8e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8004a8e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a90:	b08f      	sub	sp, #60	; 0x3c
 8004a92:	af0a      	add	r7, sp, #40	; 0x28
 8004a94:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d101      	bne.n	8004aa0 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e054      	b.n	8004b4a <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d106      	bne.n	8004ac0 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f7fc ffbe 	bl	8001a3c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2203      	movs	r2, #3
 8004ac4:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004acc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d102      	bne.n	8004ada <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f004 fd1f 	bl	8009522 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	603b      	str	r3, [r7, #0]
 8004aea:	687e      	ldr	r6, [r7, #4]
 8004aec:	466d      	mov	r5, sp
 8004aee:	f106 0410 	add.w	r4, r6, #16
 8004af2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004af4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004af6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004af8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004afa:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004afe:	e885 0003 	stmia.w	r5, {r0, r1}
 8004b02:	1d33      	adds	r3, r6, #4
 8004b04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b06:	6838      	ldr	r0, [r7, #0]
 8004b08:	f004 fcaa 	bl	8009460 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2101      	movs	r1, #1
 8004b12:	4618      	mov	r0, r3
 8004b14:	f004 fd16 	bl	8009544 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	603b      	str	r3, [r7, #0]
 8004b1e:	687e      	ldr	r6, [r7, #4]
 8004b20:	466d      	mov	r5, sp
 8004b22:	f106 0410 	add.w	r4, r6, #16
 8004b26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b2e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004b32:	e885 0003 	stmia.w	r5, {r0, r1}
 8004b36:	1d33      	adds	r3, r6, #4
 8004b38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b3a:	6838      	ldr	r0, [r7, #0]
 8004b3c:	f004 fe60 	bl	8009800 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3714      	adds	r7, #20
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004b52 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004b52:	b580      	push	{r7, lr}
 8004b54:	b086      	sub	sp, #24
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f004 fe06 	bl	800977a <USB_GetMode>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	f040 80f6 	bne.w	8004d62 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f004 fdea 	bl	8009754 <USB_ReadInterrupts>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f000 80ec 	beq.w	8004d60 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f004 fde1 	bl	8009754 <USB_ReadInterrupts>
 8004b92:	4603      	mov	r3, r0
 8004b94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b98:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004b9c:	d104      	bne.n	8004ba8 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004ba6:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4618      	mov	r0, r3
 8004bae:	f004 fdd1 	bl	8009754 <USB_ReadInterrupts>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bb8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004bbc:	d104      	bne.n	8004bc8 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004bc6:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f004 fdc1 	bl	8009754 <USB_ReadInterrupts>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004bd8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004bdc:	d104      	bne.n	8004be8 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004be6:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4618      	mov	r0, r3
 8004bee:	f004 fdb1 	bl	8009754 <USB_ReadInterrupts>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	f003 0302 	and.w	r3, r3, #2
 8004bf8:	2b02      	cmp	r3, #2
 8004bfa:	d103      	bne.n	8004c04 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	2202      	movs	r2, #2
 8004c02:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f004 fda3 	bl	8009754 <USB_ReadInterrupts>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c18:	d11c      	bne.n	8004c54 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004c22:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 0301 	and.w	r3, r3, #1
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d10f      	bne.n	8004c54 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8004c34:	2110      	movs	r1, #16
 8004c36:	6938      	ldr	r0, [r7, #16]
 8004c38:	f004 fcd0 	bl	80095dc <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004c3c:	6938      	ldr	r0, [r7, #16]
 8004c3e:	f004 fd01 	bl	8009644 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2101      	movs	r1, #1
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f004 fe99 	bl	8009980 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f000 f89e 	bl	8004d90 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f004 fd7b 	bl	8009754 <USB_ReadInterrupts>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004c68:	d102      	bne.n	8004c70 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f001 f84c 	bl	8005d08 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4618      	mov	r0, r3
 8004c76:	f004 fd6d 	bl	8009754 <USB_ReadInterrupts>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	f003 0308 	and.w	r3, r3, #8
 8004c80:	2b08      	cmp	r3, #8
 8004c82:	d106      	bne.n	8004c92 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f000 f86f 	bl	8004d68 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2208      	movs	r2, #8
 8004c90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4618      	mov	r0, r3
 8004c98:	f004 fd5c 	bl	8009754 <USB_ReadInterrupts>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	f003 0310 	and.w	r3, r3, #16
 8004ca2:	2b10      	cmp	r3, #16
 8004ca4:	d101      	bne.n	8004caa <HAL_HCD_IRQHandler+0x158>
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e000      	b.n	8004cac <HAL_HCD_IRQHandler+0x15a>
 8004caa:	2300      	movs	r3, #0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d012      	beq.n	8004cd6 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	699a      	ldr	r2, [r3, #24]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f022 0210 	bic.w	r2, r2, #16
 8004cbe:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 ff4f 	bl	8005b64 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	699a      	ldr	r2, [r3, #24]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f042 0210 	orr.w	r2, r2, #16
 8004cd4:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f004 fd3a 	bl	8009754 <USB_ReadInterrupts>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ce6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004cea:	d13a      	bne.n	8004d62 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f004 fe7f 	bl	80099f4 <USB_HC_ReadInterrupt>
 8004cf6:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	617b      	str	r3, [r7, #20]
 8004cfc:	e025      	b.n	8004d4a <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	f003 030f 	and.w	r3, r3, #15
 8004d04:	68ba      	ldr	r2, [r7, #8]
 8004d06:	fa22 f303 	lsr.w	r3, r2, r3
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d018      	beq.n	8004d44 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	015a      	lsls	r2, r3, #5
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	4413      	add	r3, r2
 8004d1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d28:	d106      	bne.n	8004d38 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	4619      	mov	r1, r3
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f000 f859 	bl	8004de8 <HCD_HC_IN_IRQHandler>
 8004d36:	e005      	b.n	8004d44 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 fba7 	bl	8005492 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	3301      	adds	r3, #1
 8004d48:	617b      	str	r3, [r7, #20]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d3d4      	bcc.n	8004cfe <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004d5c:	615a      	str	r2, [r3, #20]
 8004d5e:	e000      	b.n	8004d62 <HAL_HCD_IRQHandler+0x210>
      return;
 8004d60:	bf00      	nop
    }
  }
}
 8004d62:	3718      	adds	r7, #24
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}

08004d68 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_SOF_Callback could be implemented in the user file
   */
}
 8004d70:	bf00      	nop
 8004d72:	370c      	adds	r7, #12
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <HAL_HCD_Connect_Callback>:
  * @brief Connection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b083      	sub	sp, #12
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Connect_Callback could be implemented in the user file
   */
}
 8004d84:	bf00      	nop
 8004d86:	370c      	adds	r7, #12
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8e:	4770      	bx	lr

08004d90 <HAL_HCD_Disconnect_Callback>:
  * @brief  Disconnection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b083      	sub	sp, #12
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8004d98:	bf00      	nop
 8004d9a:	370c      	adds	r7, #12
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr

08004da4 <HAL_HCD_PortEnabled_Callback>:
  * @brief  Port Enabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8004dac:	bf00      	nop
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Disabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8004dc0:	bf00      	nop
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <HAL_HCD_HC_NotifyURBChange_Callback>:
  *            URB_ERROR/
  *            URB_STALL/
  * @retval None
  */
__weak void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	460b      	mov	r3, r1
 8004dd6:	70fb      	strb	r3, [r7, #3]
 8004dd8:	4613      	mov	r3, r2
 8004dda:	70bb      	strb	r3, [r7, #2]
  UNUSED(urb_state);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_HC_NotifyURBChange_Callback could be implemented in the user file
   */
}
 8004ddc:	bf00      	nop
 8004dde:	370c      	adds	r7, #12
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr

08004de8 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b086      	sub	sp, #24
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	460b      	mov	r3, r1
 8004df2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8004dfe:	78fb      	ldrb	r3, [r7, #3]
 8004e00:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	015a      	lsls	r2, r3, #5
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	4413      	add	r3, r2
 8004e0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	f003 0304 	and.w	r3, r3, #4
 8004e14:	2b04      	cmp	r3, #4
 8004e16:	d11a      	bne.n	8004e4e <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	015a      	lsls	r2, r3, #5
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	4413      	add	r3, r2
 8004e20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e24:	461a      	mov	r2, r3
 8004e26:	2304      	movs	r3, #4
 8004e28:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	212c      	movs	r1, #44	; 0x2c
 8004e30:	fb01 f303 	mul.w	r3, r1, r3
 8004e34:	4413      	add	r3, r2
 8004e36:	3361      	adds	r3, #97	; 0x61
 8004e38:	2206      	movs	r2, #6
 8004e3a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68fa      	ldr	r2, [r7, #12]
 8004e42:	b2d2      	uxtb	r2, r2
 8004e44:	4611      	mov	r1, r2
 8004e46:	4618      	mov	r0, r3
 8004e48:	f004 fde5 	bl	8009a16 <USB_HC_Halt>
 8004e4c:	e0af      	b.n	8004fae <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	015a      	lsls	r2, r3, #5
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	4413      	add	r3, r2
 8004e56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e64:	d11b      	bne.n	8004e9e <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	015a      	lsls	r2, r3, #5
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	4413      	add	r3, r2
 8004e6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e72:	461a      	mov	r2, r3
 8004e74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e78:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	212c      	movs	r1, #44	; 0x2c
 8004e80:	fb01 f303 	mul.w	r3, r1, r3
 8004e84:	4413      	add	r3, r2
 8004e86:	3361      	adds	r3, #97	; 0x61
 8004e88:	2207      	movs	r2, #7
 8004e8a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	68fa      	ldr	r2, [r7, #12]
 8004e92:	b2d2      	uxtb	r2, r2
 8004e94:	4611      	mov	r1, r2
 8004e96:	4618      	mov	r0, r3
 8004e98:	f004 fdbd 	bl	8009a16 <USB_HC_Halt>
 8004e9c:	e087      	b.n	8004fae <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	015a      	lsls	r2, r3, #5
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	f003 0320 	and.w	r3, r3, #32
 8004eb0:	2b20      	cmp	r3, #32
 8004eb2:	d109      	bne.n	8004ec8 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	015a      	lsls	r2, r3, #5
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	4413      	add	r3, r2
 8004ebc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	2320      	movs	r3, #32
 8004ec4:	6093      	str	r3, [r2, #8]
 8004ec6:	e072      	b.n	8004fae <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	015a      	lsls	r2, r3, #5
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	4413      	add	r3, r2
 8004ed0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	f003 0308 	and.w	r3, r3, #8
 8004eda:	2b08      	cmp	r3, #8
 8004edc:	d11a      	bne.n	8004f14 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	015a      	lsls	r2, r3, #5
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	4413      	add	r3, r2
 8004ee6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004eea:	461a      	mov	r2, r3
 8004eec:	2308      	movs	r3, #8
 8004eee:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	212c      	movs	r1, #44	; 0x2c
 8004ef6:	fb01 f303 	mul.w	r3, r1, r3
 8004efa:	4413      	add	r3, r2
 8004efc:	3361      	adds	r3, #97	; 0x61
 8004efe:	2205      	movs	r2, #5
 8004f00:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	68fa      	ldr	r2, [r7, #12]
 8004f08:	b2d2      	uxtb	r2, r2
 8004f0a:	4611      	mov	r1, r2
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f004 fd82 	bl	8009a16 <USB_HC_Halt>
 8004f12:	e04c      	b.n	8004fae <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	015a      	lsls	r2, r3, #5
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	4413      	add	r3, r2
 8004f1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f2a:	d11b      	bne.n	8004f64 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	015a      	lsls	r2, r3, #5
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	4413      	add	r3, r2
 8004f34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f38:	461a      	mov	r2, r3
 8004f3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f3e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	212c      	movs	r1, #44	; 0x2c
 8004f46:	fb01 f303 	mul.w	r3, r1, r3
 8004f4a:	4413      	add	r3, r2
 8004f4c:	3361      	adds	r3, #97	; 0x61
 8004f4e:	2208      	movs	r2, #8
 8004f50:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	68fa      	ldr	r2, [r7, #12]
 8004f58:	b2d2      	uxtb	r2, r2
 8004f5a:	4611      	mov	r1, r2
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f004 fd5a 	bl	8009a16 <USB_HC_Halt>
 8004f62:	e024      	b.n	8004fae <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	015a      	lsls	r2, r3, #5
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	4413      	add	r3, r2
 8004f6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f76:	2b80      	cmp	r3, #128	; 0x80
 8004f78:	d119      	bne.n	8004fae <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	015a      	lsls	r2, r3, #5
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	4413      	add	r3, r2
 8004f82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f86:	461a      	mov	r2, r3
 8004f88:	2380      	movs	r3, #128	; 0x80
 8004f8a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	212c      	movs	r1, #44	; 0x2c
 8004f92:	fb01 f303 	mul.w	r3, r1, r3
 8004f96:	4413      	add	r3, r2
 8004f98:	3361      	adds	r3, #97	; 0x61
 8004f9a:	2206      	movs	r2, #6
 8004f9c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	b2d2      	uxtb	r2, r2
 8004fa6:	4611      	mov	r1, r2
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f004 fd34 	bl	8009a16 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	015a      	lsls	r2, r3, #5
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	4413      	add	r3, r2
 8004fb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fc4:	d112      	bne.n	8004fec <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	68fa      	ldr	r2, [r7, #12]
 8004fcc:	b2d2      	uxtb	r2, r2
 8004fce:	4611      	mov	r1, r2
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f004 fd20 	bl	8009a16 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	015a      	lsls	r2, r3, #5
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	4413      	add	r3, r2
 8004fde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004fe8:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8004fea:	e24e      	b.n	800548a <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	015a      	lsls	r2, r3, #5
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	4413      	add	r3, r2
 8004ff4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	f040 80df 	bne.w	80051c2 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	691b      	ldr	r3, [r3, #16]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d019      	beq.n	8005040 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800500c:	687a      	ldr	r2, [r7, #4]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	212c      	movs	r1, #44	; 0x2c
 8005012:	fb01 f303 	mul.w	r3, r1, r3
 8005016:	4413      	add	r3, r2
 8005018:	3348      	adds	r3, #72	; 0x48
 800501a:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	0159      	lsls	r1, r3, #5
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	440b      	add	r3, r1
 8005024:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005028:	691b      	ldr	r3, [r3, #16]
 800502a:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800502e:	1ad2      	subs	r2, r2, r3
 8005030:	6879      	ldr	r1, [r7, #4]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	202c      	movs	r0, #44	; 0x2c
 8005036:	fb00 f303 	mul.w	r3, r0, r3
 800503a:	440b      	add	r3, r1
 800503c:	3350      	adds	r3, #80	; 0x50
 800503e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	212c      	movs	r1, #44	; 0x2c
 8005046:	fb01 f303 	mul.w	r3, r1, r3
 800504a:	4413      	add	r3, r2
 800504c:	3361      	adds	r3, #97	; 0x61
 800504e:	2201      	movs	r2, #1
 8005050:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	212c      	movs	r1, #44	; 0x2c
 8005058:	fb01 f303 	mul.w	r3, r1, r3
 800505c:	4413      	add	r3, r2
 800505e:	335c      	adds	r3, #92	; 0x5c
 8005060:	2200      	movs	r2, #0
 8005062:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	015a      	lsls	r2, r3, #5
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	4413      	add	r3, r2
 800506c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005070:	461a      	mov	r2, r3
 8005072:	2301      	movs	r3, #1
 8005074:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	212c      	movs	r1, #44	; 0x2c
 800507c:	fb01 f303 	mul.w	r3, r1, r3
 8005080:	4413      	add	r3, r2
 8005082:	333f      	adds	r3, #63	; 0x3f
 8005084:	781b      	ldrb	r3, [r3, #0]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d009      	beq.n	800509e <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	212c      	movs	r1, #44	; 0x2c
 8005090:	fb01 f303 	mul.w	r3, r1, r3
 8005094:	4413      	add	r3, r2
 8005096:	333f      	adds	r3, #63	; 0x3f
 8005098:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800509a:	2b02      	cmp	r3, #2
 800509c:	d111      	bne.n	80050c2 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	68fa      	ldr	r2, [r7, #12]
 80050a4:	b2d2      	uxtb	r2, r2
 80050a6:	4611      	mov	r1, r2
 80050a8:	4618      	mov	r0, r3
 80050aa:	f004 fcb4 	bl	8009a16 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	015a      	lsls	r2, r3, #5
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	4413      	add	r3, r2
 80050b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050ba:	461a      	mov	r2, r3
 80050bc:	2310      	movs	r3, #16
 80050be:	6093      	str	r3, [r2, #8]
 80050c0:	e03a      	b.n	8005138 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	212c      	movs	r1, #44	; 0x2c
 80050c8:	fb01 f303 	mul.w	r3, r1, r3
 80050cc:	4413      	add	r3, r2
 80050ce:	333f      	adds	r3, #63	; 0x3f
 80050d0:	781b      	ldrb	r3, [r3, #0]
 80050d2:	2b03      	cmp	r3, #3
 80050d4:	d009      	beq.n	80050ea <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 80050d6:	687a      	ldr	r2, [r7, #4]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	212c      	movs	r1, #44	; 0x2c
 80050dc:	fb01 f303 	mul.w	r3, r1, r3
 80050e0:	4413      	add	r3, r2
 80050e2:	333f      	adds	r3, #63	; 0x3f
 80050e4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d126      	bne.n	8005138 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	015a      	lsls	r2, r3, #5
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	4413      	add	r3, r2
 80050f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	68fa      	ldr	r2, [r7, #12]
 80050fa:	0151      	lsls	r1, r2, #5
 80050fc:	693a      	ldr	r2, [r7, #16]
 80050fe:	440a      	add	r2, r1
 8005100:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005104:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005108:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	212c      	movs	r1, #44	; 0x2c
 8005110:	fb01 f303 	mul.w	r3, r1, r3
 8005114:	4413      	add	r3, r2
 8005116:	3360      	adds	r3, #96	; 0x60
 8005118:	2201      	movs	r2, #1
 800511a:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	b2d9      	uxtb	r1, r3
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	202c      	movs	r0, #44	; 0x2c
 8005126:	fb00 f303 	mul.w	r3, r0, r3
 800512a:	4413      	add	r3, r2
 800512c:	3360      	adds	r3, #96	; 0x60
 800512e:	781b      	ldrb	r3, [r3, #0]
 8005130:	461a      	mov	r2, r3
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f7ff fe4a 	bl	8004dcc <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	691b      	ldr	r3, [r3, #16]
 800513c:	2b01      	cmp	r3, #1
 800513e:	d12b      	bne.n	8005198 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8005140:	687a      	ldr	r2, [r7, #4]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	212c      	movs	r1, #44	; 0x2c
 8005146:	fb01 f303 	mul.w	r3, r1, r3
 800514a:	4413      	add	r3, r2
 800514c:	3348      	adds	r3, #72	; 0x48
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	6879      	ldr	r1, [r7, #4]
 8005152:	68fa      	ldr	r2, [r7, #12]
 8005154:	202c      	movs	r0, #44	; 0x2c
 8005156:	fb00 f202 	mul.w	r2, r0, r2
 800515a:	440a      	add	r2, r1
 800515c:	3240      	adds	r2, #64	; 0x40
 800515e:	8812      	ldrh	r2, [r2, #0]
 8005160:	fbb3 f3f2 	udiv	r3, r3, r2
 8005164:	f003 0301 	and.w	r3, r3, #1
 8005168:	2b00      	cmp	r3, #0
 800516a:	f000 818e 	beq.w	800548a <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	212c      	movs	r1, #44	; 0x2c
 8005174:	fb01 f303 	mul.w	r3, r1, r3
 8005178:	4413      	add	r3, r2
 800517a:	3354      	adds	r3, #84	; 0x54
 800517c:	781b      	ldrb	r3, [r3, #0]
 800517e:	f083 0301 	eor.w	r3, r3, #1
 8005182:	b2d8      	uxtb	r0, r3
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	212c      	movs	r1, #44	; 0x2c
 800518a:	fb01 f303 	mul.w	r3, r1, r3
 800518e:	4413      	add	r3, r2
 8005190:	3354      	adds	r3, #84	; 0x54
 8005192:	4602      	mov	r2, r0
 8005194:	701a      	strb	r2, [r3, #0]
}
 8005196:	e178      	b.n	800548a <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	212c      	movs	r1, #44	; 0x2c
 800519e:	fb01 f303 	mul.w	r3, r1, r3
 80051a2:	4413      	add	r3, r2
 80051a4:	3354      	adds	r3, #84	; 0x54
 80051a6:	781b      	ldrb	r3, [r3, #0]
 80051a8:	f083 0301 	eor.w	r3, r3, #1
 80051ac:	b2d8      	uxtb	r0, r3
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	212c      	movs	r1, #44	; 0x2c
 80051b4:	fb01 f303 	mul.w	r3, r1, r3
 80051b8:	4413      	add	r3, r2
 80051ba:	3354      	adds	r3, #84	; 0x54
 80051bc:	4602      	mov	r2, r0
 80051be:	701a      	strb	r2, [r3, #0]
}
 80051c0:	e163      	b.n	800548a <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	015a      	lsls	r2, r3, #5
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	4413      	add	r3, r2
 80051ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	f003 0302 	and.w	r3, r3, #2
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	f040 80f6 	bne.w	80053c6 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	212c      	movs	r1, #44	; 0x2c
 80051e0:	fb01 f303 	mul.w	r3, r1, r3
 80051e4:	4413      	add	r3, r2
 80051e6:	3361      	adds	r3, #97	; 0x61
 80051e8:	781b      	ldrb	r3, [r3, #0]
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d109      	bne.n	8005202 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80051ee:	687a      	ldr	r2, [r7, #4]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	212c      	movs	r1, #44	; 0x2c
 80051f4:	fb01 f303 	mul.w	r3, r1, r3
 80051f8:	4413      	add	r3, r2
 80051fa:	3360      	adds	r3, #96	; 0x60
 80051fc:	2201      	movs	r2, #1
 80051fe:	701a      	strb	r2, [r3, #0]
 8005200:	e0c9      	b.n	8005396 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	212c      	movs	r1, #44	; 0x2c
 8005208:	fb01 f303 	mul.w	r3, r1, r3
 800520c:	4413      	add	r3, r2
 800520e:	3361      	adds	r3, #97	; 0x61
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	2b05      	cmp	r3, #5
 8005214:	d109      	bne.n	800522a <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	212c      	movs	r1, #44	; 0x2c
 800521c:	fb01 f303 	mul.w	r3, r1, r3
 8005220:	4413      	add	r3, r2
 8005222:	3360      	adds	r3, #96	; 0x60
 8005224:	2205      	movs	r2, #5
 8005226:	701a      	strb	r2, [r3, #0]
 8005228:	e0b5      	b.n	8005396 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	212c      	movs	r1, #44	; 0x2c
 8005230:	fb01 f303 	mul.w	r3, r1, r3
 8005234:	4413      	add	r3, r2
 8005236:	3361      	adds	r3, #97	; 0x61
 8005238:	781b      	ldrb	r3, [r3, #0]
 800523a:	2b06      	cmp	r3, #6
 800523c:	d009      	beq.n	8005252 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	212c      	movs	r1, #44	; 0x2c
 8005244:	fb01 f303 	mul.w	r3, r1, r3
 8005248:	4413      	add	r3, r2
 800524a:	3361      	adds	r3, #97	; 0x61
 800524c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800524e:	2b08      	cmp	r3, #8
 8005250:	d150      	bne.n	80052f4 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8005252:	687a      	ldr	r2, [r7, #4]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	212c      	movs	r1, #44	; 0x2c
 8005258:	fb01 f303 	mul.w	r3, r1, r3
 800525c:	4413      	add	r3, r2
 800525e:	335c      	adds	r3, #92	; 0x5c
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	1c5a      	adds	r2, r3, #1
 8005264:	6879      	ldr	r1, [r7, #4]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	202c      	movs	r0, #44	; 0x2c
 800526a:	fb00 f303 	mul.w	r3, r0, r3
 800526e:	440b      	add	r3, r1
 8005270:	335c      	adds	r3, #92	; 0x5c
 8005272:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	212c      	movs	r1, #44	; 0x2c
 800527a:	fb01 f303 	mul.w	r3, r1, r3
 800527e:	4413      	add	r3, r2
 8005280:	335c      	adds	r3, #92	; 0x5c
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2b02      	cmp	r3, #2
 8005286:	d912      	bls.n	80052ae <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	212c      	movs	r1, #44	; 0x2c
 800528e:	fb01 f303 	mul.w	r3, r1, r3
 8005292:	4413      	add	r3, r2
 8005294:	335c      	adds	r3, #92	; 0x5c
 8005296:	2200      	movs	r2, #0
 8005298:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	212c      	movs	r1, #44	; 0x2c
 80052a0:	fb01 f303 	mul.w	r3, r1, r3
 80052a4:	4413      	add	r3, r2
 80052a6:	3360      	adds	r3, #96	; 0x60
 80052a8:	2204      	movs	r2, #4
 80052aa:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80052ac:	e073      	b.n	8005396 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	212c      	movs	r1, #44	; 0x2c
 80052b4:	fb01 f303 	mul.w	r3, r1, r3
 80052b8:	4413      	add	r3, r2
 80052ba:	3360      	adds	r3, #96	; 0x60
 80052bc:	2202      	movs	r2, #2
 80052be:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	015a      	lsls	r2, r3, #5
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	4413      	add	r3, r2
 80052c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80052d6:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80052de:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	015a      	lsls	r2, r3, #5
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	4413      	add	r3, r2
 80052e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052ec:	461a      	mov	r2, r3
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80052f2:	e050      	b.n	8005396 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80052f4:	687a      	ldr	r2, [r7, #4]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	212c      	movs	r1, #44	; 0x2c
 80052fa:	fb01 f303 	mul.w	r3, r1, r3
 80052fe:	4413      	add	r3, r2
 8005300:	3361      	adds	r3, #97	; 0x61
 8005302:	781b      	ldrb	r3, [r3, #0]
 8005304:	2b03      	cmp	r3, #3
 8005306:	d122      	bne.n	800534e <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	212c      	movs	r1, #44	; 0x2c
 800530e:	fb01 f303 	mul.w	r3, r1, r3
 8005312:	4413      	add	r3, r2
 8005314:	3360      	adds	r3, #96	; 0x60
 8005316:	2202      	movs	r2, #2
 8005318:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	015a      	lsls	r2, r3, #5
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	4413      	add	r3, r2
 8005322:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005330:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005338:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	015a      	lsls	r2, r3, #5
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	4413      	add	r3, r2
 8005342:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005346:	461a      	mov	r2, r3
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	6013      	str	r3, [r2, #0]
 800534c:	e023      	b.n	8005396 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	212c      	movs	r1, #44	; 0x2c
 8005354:	fb01 f303 	mul.w	r3, r1, r3
 8005358:	4413      	add	r3, r2
 800535a:	3361      	adds	r3, #97	; 0x61
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	2b07      	cmp	r3, #7
 8005360:	d119      	bne.n	8005396 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	212c      	movs	r1, #44	; 0x2c
 8005368:	fb01 f303 	mul.w	r3, r1, r3
 800536c:	4413      	add	r3, r2
 800536e:	335c      	adds	r3, #92	; 0x5c
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	1c5a      	adds	r2, r3, #1
 8005374:	6879      	ldr	r1, [r7, #4]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	202c      	movs	r0, #44	; 0x2c
 800537a:	fb00 f303 	mul.w	r3, r0, r3
 800537e:	440b      	add	r3, r1
 8005380:	335c      	adds	r3, #92	; 0x5c
 8005382:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	212c      	movs	r1, #44	; 0x2c
 800538a:	fb01 f303 	mul.w	r3, r1, r3
 800538e:	4413      	add	r3, r2
 8005390:	3360      	adds	r3, #96	; 0x60
 8005392:	2204      	movs	r2, #4
 8005394:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	015a      	lsls	r2, r3, #5
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	4413      	add	r3, r2
 800539e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053a2:	461a      	mov	r2, r3
 80053a4:	2302      	movs	r3, #2
 80053a6:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	b2d9      	uxtb	r1, r3
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	202c      	movs	r0, #44	; 0x2c
 80053b2:	fb00 f303 	mul.w	r3, r0, r3
 80053b6:	4413      	add	r3, r2
 80053b8:	3360      	adds	r3, #96	; 0x60
 80053ba:	781b      	ldrb	r3, [r3, #0]
 80053bc:	461a      	mov	r2, r3
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f7ff fd04 	bl	8004dcc <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80053c4:	e061      	b.n	800548a <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	015a      	lsls	r2, r3, #5
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	4413      	add	r3, r2
 80053ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	f003 0310 	and.w	r3, r3, #16
 80053d8:	2b10      	cmp	r3, #16
 80053da:	d156      	bne.n	800548a <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80053dc:	687a      	ldr	r2, [r7, #4]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	212c      	movs	r1, #44	; 0x2c
 80053e2:	fb01 f303 	mul.w	r3, r1, r3
 80053e6:	4413      	add	r3, r2
 80053e8:	333f      	adds	r3, #63	; 0x3f
 80053ea:	781b      	ldrb	r3, [r3, #0]
 80053ec:	2b03      	cmp	r3, #3
 80053ee:	d111      	bne.n	8005414 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	212c      	movs	r1, #44	; 0x2c
 80053f6:	fb01 f303 	mul.w	r3, r1, r3
 80053fa:	4413      	add	r3, r2
 80053fc:	335c      	adds	r3, #92	; 0x5c
 80053fe:	2200      	movs	r2, #0
 8005400:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	b2d2      	uxtb	r2, r2
 800540a:	4611      	mov	r1, r2
 800540c:	4618      	mov	r0, r3
 800540e:	f004 fb02 	bl	8009a16 <USB_HC_Halt>
 8005412:	e031      	b.n	8005478 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005414:	687a      	ldr	r2, [r7, #4]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	212c      	movs	r1, #44	; 0x2c
 800541a:	fb01 f303 	mul.w	r3, r1, r3
 800541e:	4413      	add	r3, r2
 8005420:	333f      	adds	r3, #63	; 0x3f
 8005422:	781b      	ldrb	r3, [r3, #0]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d009      	beq.n	800543c <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	212c      	movs	r1, #44	; 0x2c
 800542e:	fb01 f303 	mul.w	r3, r1, r3
 8005432:	4413      	add	r3, r2
 8005434:	333f      	adds	r3, #63	; 0x3f
 8005436:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005438:	2b02      	cmp	r3, #2
 800543a:	d11d      	bne.n	8005478 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	212c      	movs	r1, #44	; 0x2c
 8005442:	fb01 f303 	mul.w	r3, r1, r3
 8005446:	4413      	add	r3, r2
 8005448:	335c      	adds	r3, #92	; 0x5c
 800544a:	2200      	movs	r2, #0
 800544c:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	691b      	ldr	r3, [r3, #16]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d110      	bne.n	8005478 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8005456:	687a      	ldr	r2, [r7, #4]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	212c      	movs	r1, #44	; 0x2c
 800545c:	fb01 f303 	mul.w	r3, r1, r3
 8005460:	4413      	add	r3, r2
 8005462:	3361      	adds	r3, #97	; 0x61
 8005464:	2203      	movs	r2, #3
 8005466:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	68fa      	ldr	r2, [r7, #12]
 800546e:	b2d2      	uxtb	r2, r2
 8005470:	4611      	mov	r1, r2
 8005472:	4618      	mov	r0, r3
 8005474:	f004 facf 	bl	8009a16 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	015a      	lsls	r2, r3, #5
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	4413      	add	r3, r2
 8005480:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005484:	461a      	mov	r2, r3
 8005486:	2310      	movs	r3, #16
 8005488:	6093      	str	r3, [r2, #8]
}
 800548a:	bf00      	nop
 800548c:	3718      	adds	r7, #24
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}

08005492 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005492:	b580      	push	{r7, lr}
 8005494:	b088      	sub	sp, #32
 8005496:	af00      	add	r7, sp, #0
 8005498:	6078      	str	r0, [r7, #4]
 800549a:	460b      	mov	r3, r1
 800549c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80054a8:	78fb      	ldrb	r3, [r7, #3]
 80054aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	015a      	lsls	r2, r3, #5
 80054b0:	69bb      	ldr	r3, [r7, #24]
 80054b2:	4413      	add	r3, r2
 80054b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	f003 0304 	and.w	r3, r3, #4
 80054be:	2b04      	cmp	r3, #4
 80054c0:	d11a      	bne.n	80054f8 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	015a      	lsls	r2, r3, #5
 80054c6:	69bb      	ldr	r3, [r7, #24]
 80054c8:	4413      	add	r3, r2
 80054ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054ce:	461a      	mov	r2, r3
 80054d0:	2304      	movs	r3, #4
 80054d2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	212c      	movs	r1, #44	; 0x2c
 80054da:	fb01 f303 	mul.w	r3, r1, r3
 80054de:	4413      	add	r3, r2
 80054e0:	3361      	adds	r3, #97	; 0x61
 80054e2:	2206      	movs	r2, #6
 80054e4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	697a      	ldr	r2, [r7, #20]
 80054ec:	b2d2      	uxtb	r2, r2
 80054ee:	4611      	mov	r1, r2
 80054f0:	4618      	mov	r0, r3
 80054f2:	f004 fa90 	bl	8009a16 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 80054f6:	e331      	b.n	8005b5c <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	015a      	lsls	r2, r3, #5
 80054fc:	69bb      	ldr	r3, [r7, #24]
 80054fe:	4413      	add	r3, r2
 8005500:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	f003 0320 	and.w	r3, r3, #32
 800550a:	2b20      	cmp	r3, #32
 800550c:	d12e      	bne.n	800556c <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	015a      	lsls	r2, r3, #5
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	4413      	add	r3, r2
 8005516:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800551a:	461a      	mov	r2, r3
 800551c:	2320      	movs	r3, #32
 800551e:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8005520:	687a      	ldr	r2, [r7, #4]
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	212c      	movs	r1, #44	; 0x2c
 8005526:	fb01 f303 	mul.w	r3, r1, r3
 800552a:	4413      	add	r3, r2
 800552c:	333d      	adds	r3, #61	; 0x3d
 800552e:	781b      	ldrb	r3, [r3, #0]
 8005530:	2b01      	cmp	r3, #1
 8005532:	f040 8313 	bne.w	8005b5c <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	212c      	movs	r1, #44	; 0x2c
 800553c:	fb01 f303 	mul.w	r3, r1, r3
 8005540:	4413      	add	r3, r2
 8005542:	333d      	adds	r3, #61	; 0x3d
 8005544:	2200      	movs	r2, #0
 8005546:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005548:	687a      	ldr	r2, [r7, #4]
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	212c      	movs	r1, #44	; 0x2c
 800554e:	fb01 f303 	mul.w	r3, r1, r3
 8005552:	4413      	add	r3, r2
 8005554:	3360      	adds	r3, #96	; 0x60
 8005556:	2202      	movs	r2, #2
 8005558:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	697a      	ldr	r2, [r7, #20]
 8005560:	b2d2      	uxtb	r2, r2
 8005562:	4611      	mov	r1, r2
 8005564:	4618      	mov	r0, r3
 8005566:	f004 fa56 	bl	8009a16 <USB_HC_Halt>
}
 800556a:	e2f7      	b.n	8005b5c <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	015a      	lsls	r2, r3, #5
 8005570:	69bb      	ldr	r3, [r7, #24]
 8005572:	4413      	add	r3, r2
 8005574:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800557e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005582:	d112      	bne.n	80055aa <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	015a      	lsls	r2, r3, #5
 8005588:	69bb      	ldr	r3, [r7, #24]
 800558a:	4413      	add	r3, r2
 800558c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005590:	461a      	mov	r2, r3
 8005592:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005596:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	697a      	ldr	r2, [r7, #20]
 800559e:	b2d2      	uxtb	r2, r2
 80055a0:	4611      	mov	r1, r2
 80055a2:	4618      	mov	r0, r3
 80055a4:	f004 fa37 	bl	8009a16 <USB_HC_Halt>
}
 80055a8:	e2d8      	b.n	8005b5c <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	015a      	lsls	r2, r3, #5
 80055ae:	69bb      	ldr	r3, [r7, #24]
 80055b0:	4413      	add	r3, r2
 80055b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	f003 0301 	and.w	r3, r3, #1
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d140      	bne.n	8005642 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	212c      	movs	r1, #44	; 0x2c
 80055c6:	fb01 f303 	mul.w	r3, r1, r3
 80055ca:	4413      	add	r3, r2
 80055cc:	335c      	adds	r3, #92	; 0x5c
 80055ce:	2200      	movs	r2, #0
 80055d0:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	015a      	lsls	r2, r3, #5
 80055d6:	69bb      	ldr	r3, [r7, #24]
 80055d8:	4413      	add	r3, r2
 80055da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055e4:	2b40      	cmp	r3, #64	; 0x40
 80055e6:	d111      	bne.n	800560c <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 80055e8:	687a      	ldr	r2, [r7, #4]
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	212c      	movs	r1, #44	; 0x2c
 80055ee:	fb01 f303 	mul.w	r3, r1, r3
 80055f2:	4413      	add	r3, r2
 80055f4:	333d      	adds	r3, #61	; 0x3d
 80055f6:	2201      	movs	r2, #1
 80055f8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	015a      	lsls	r2, r3, #5
 80055fe:	69bb      	ldr	r3, [r7, #24]
 8005600:	4413      	add	r3, r2
 8005602:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005606:	461a      	mov	r2, r3
 8005608:	2340      	movs	r3, #64	; 0x40
 800560a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	015a      	lsls	r2, r3, #5
 8005610:	69bb      	ldr	r3, [r7, #24]
 8005612:	4413      	add	r3, r2
 8005614:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005618:	461a      	mov	r2, r3
 800561a:	2301      	movs	r3, #1
 800561c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	212c      	movs	r1, #44	; 0x2c
 8005624:	fb01 f303 	mul.w	r3, r1, r3
 8005628:	4413      	add	r3, r2
 800562a:	3361      	adds	r3, #97	; 0x61
 800562c:	2201      	movs	r2, #1
 800562e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	697a      	ldr	r2, [r7, #20]
 8005636:	b2d2      	uxtb	r2, r2
 8005638:	4611      	mov	r1, r2
 800563a:	4618      	mov	r0, r3
 800563c:	f004 f9eb 	bl	8009a16 <USB_HC_Halt>
}
 8005640:	e28c      	b.n	8005b5c <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	015a      	lsls	r2, r3, #5
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	4413      	add	r3, r2
 800564a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005654:	2b40      	cmp	r3, #64	; 0x40
 8005656:	d12c      	bne.n	80056b2 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	212c      	movs	r1, #44	; 0x2c
 800565e:	fb01 f303 	mul.w	r3, r1, r3
 8005662:	4413      	add	r3, r2
 8005664:	3361      	adds	r3, #97	; 0x61
 8005666:	2204      	movs	r2, #4
 8005668:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	212c      	movs	r1, #44	; 0x2c
 8005670:	fb01 f303 	mul.w	r3, r1, r3
 8005674:	4413      	add	r3, r2
 8005676:	333d      	adds	r3, #61	; 0x3d
 8005678:	2201      	movs	r2, #1
 800567a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	212c      	movs	r1, #44	; 0x2c
 8005682:	fb01 f303 	mul.w	r3, r1, r3
 8005686:	4413      	add	r3, r2
 8005688:	335c      	adds	r3, #92	; 0x5c
 800568a:	2200      	movs	r2, #0
 800568c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	697a      	ldr	r2, [r7, #20]
 8005694:	b2d2      	uxtb	r2, r2
 8005696:	4611      	mov	r1, r2
 8005698:	4618      	mov	r0, r3
 800569a:	f004 f9bc 	bl	8009a16 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	015a      	lsls	r2, r3, #5
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	4413      	add	r3, r2
 80056a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056aa:	461a      	mov	r2, r3
 80056ac:	2340      	movs	r3, #64	; 0x40
 80056ae:	6093      	str	r3, [r2, #8]
}
 80056b0:	e254      	b.n	8005b5c <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	015a      	lsls	r2, r3, #5
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	4413      	add	r3, r2
 80056ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	f003 0308 	and.w	r3, r3, #8
 80056c4:	2b08      	cmp	r3, #8
 80056c6:	d11a      	bne.n	80056fe <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	015a      	lsls	r2, r3, #5
 80056cc:	69bb      	ldr	r3, [r7, #24]
 80056ce:	4413      	add	r3, r2
 80056d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056d4:	461a      	mov	r2, r3
 80056d6:	2308      	movs	r3, #8
 80056d8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80056da:	687a      	ldr	r2, [r7, #4]
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	212c      	movs	r1, #44	; 0x2c
 80056e0:	fb01 f303 	mul.w	r3, r1, r3
 80056e4:	4413      	add	r3, r2
 80056e6:	3361      	adds	r3, #97	; 0x61
 80056e8:	2205      	movs	r2, #5
 80056ea:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	697a      	ldr	r2, [r7, #20]
 80056f2:	b2d2      	uxtb	r2, r2
 80056f4:	4611      	mov	r1, r2
 80056f6:	4618      	mov	r0, r3
 80056f8:	f004 f98d 	bl	8009a16 <USB_HC_Halt>
}
 80056fc:	e22e      	b.n	8005b5c <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	015a      	lsls	r2, r3, #5
 8005702:	69bb      	ldr	r3, [r7, #24]
 8005704:	4413      	add	r3, r2
 8005706:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	f003 0310 	and.w	r3, r3, #16
 8005710:	2b10      	cmp	r3, #16
 8005712:	d140      	bne.n	8005796 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005714:	687a      	ldr	r2, [r7, #4]
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	212c      	movs	r1, #44	; 0x2c
 800571a:	fb01 f303 	mul.w	r3, r1, r3
 800571e:	4413      	add	r3, r2
 8005720:	335c      	adds	r3, #92	; 0x5c
 8005722:	2200      	movs	r2, #0
 8005724:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	212c      	movs	r1, #44	; 0x2c
 800572c:	fb01 f303 	mul.w	r3, r1, r3
 8005730:	4413      	add	r3, r2
 8005732:	3361      	adds	r3, #97	; 0x61
 8005734:	2203      	movs	r2, #3
 8005736:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8005738:	687a      	ldr	r2, [r7, #4]
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	212c      	movs	r1, #44	; 0x2c
 800573e:	fb01 f303 	mul.w	r3, r1, r3
 8005742:	4413      	add	r3, r2
 8005744:	333d      	adds	r3, #61	; 0x3d
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d112      	bne.n	8005772 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	212c      	movs	r1, #44	; 0x2c
 8005752:	fb01 f303 	mul.w	r3, r1, r3
 8005756:	4413      	add	r3, r2
 8005758:	333c      	adds	r3, #60	; 0x3c
 800575a:	781b      	ldrb	r3, [r3, #0]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d108      	bne.n	8005772 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	212c      	movs	r1, #44	; 0x2c
 8005766:	fb01 f303 	mul.w	r3, r1, r3
 800576a:	4413      	add	r3, r2
 800576c:	333d      	adds	r3, #61	; 0x3d
 800576e:	2201      	movs	r2, #1
 8005770:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	697a      	ldr	r2, [r7, #20]
 8005778:	b2d2      	uxtb	r2, r2
 800577a:	4611      	mov	r1, r2
 800577c:	4618      	mov	r0, r3
 800577e:	f004 f94a 	bl	8009a16 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	015a      	lsls	r2, r3, #5
 8005786:	69bb      	ldr	r3, [r7, #24]
 8005788:	4413      	add	r3, r2
 800578a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800578e:	461a      	mov	r2, r3
 8005790:	2310      	movs	r3, #16
 8005792:	6093      	str	r3, [r2, #8]
}
 8005794:	e1e2      	b.n	8005b5c <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	015a      	lsls	r2, r3, #5
 800579a:	69bb      	ldr	r3, [r7, #24]
 800579c:	4413      	add	r3, r2
 800579e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057a8:	2b80      	cmp	r3, #128	; 0x80
 80057aa:	d164      	bne.n	8005876 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	691b      	ldr	r3, [r3, #16]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d111      	bne.n	80057d8 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	212c      	movs	r1, #44	; 0x2c
 80057ba:	fb01 f303 	mul.w	r3, r1, r3
 80057be:	4413      	add	r3, r2
 80057c0:	3361      	adds	r3, #97	; 0x61
 80057c2:	2206      	movs	r2, #6
 80057c4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	697a      	ldr	r2, [r7, #20]
 80057cc:	b2d2      	uxtb	r2, r2
 80057ce:	4611      	mov	r1, r2
 80057d0:	4618      	mov	r0, r3
 80057d2:	f004 f920 	bl	8009a16 <USB_HC_Halt>
 80057d6:	e044      	b.n	8005862 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	212c      	movs	r1, #44	; 0x2c
 80057de:	fb01 f303 	mul.w	r3, r1, r3
 80057e2:	4413      	add	r3, r2
 80057e4:	335c      	adds	r3, #92	; 0x5c
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	1c5a      	adds	r2, r3, #1
 80057ea:	6879      	ldr	r1, [r7, #4]
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	202c      	movs	r0, #44	; 0x2c
 80057f0:	fb00 f303 	mul.w	r3, r0, r3
 80057f4:	440b      	add	r3, r1
 80057f6:	335c      	adds	r3, #92	; 0x5c
 80057f8:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80057fa:	687a      	ldr	r2, [r7, #4]
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	212c      	movs	r1, #44	; 0x2c
 8005800:	fb01 f303 	mul.w	r3, r1, r3
 8005804:	4413      	add	r3, r2
 8005806:	335c      	adds	r3, #92	; 0x5c
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	2b02      	cmp	r3, #2
 800580c:	d920      	bls.n	8005850 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	212c      	movs	r1, #44	; 0x2c
 8005814:	fb01 f303 	mul.w	r3, r1, r3
 8005818:	4413      	add	r3, r2
 800581a:	335c      	adds	r3, #92	; 0x5c
 800581c:	2200      	movs	r2, #0
 800581e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	212c      	movs	r1, #44	; 0x2c
 8005826:	fb01 f303 	mul.w	r3, r1, r3
 800582a:	4413      	add	r3, r2
 800582c:	3360      	adds	r3, #96	; 0x60
 800582e:	2204      	movs	r2, #4
 8005830:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	b2d9      	uxtb	r1, r3
 8005836:	687a      	ldr	r2, [r7, #4]
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	202c      	movs	r0, #44	; 0x2c
 800583c:	fb00 f303 	mul.w	r3, r0, r3
 8005840:	4413      	add	r3, r2
 8005842:	3360      	adds	r3, #96	; 0x60
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	461a      	mov	r2, r3
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f7ff fabf 	bl	8004dcc <HAL_HCD_HC_NotifyURBChange_Callback>
 800584e:	e008      	b.n	8005862 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	212c      	movs	r1, #44	; 0x2c
 8005856:	fb01 f303 	mul.w	r3, r1, r3
 800585a:	4413      	add	r3, r2
 800585c:	3360      	adds	r3, #96	; 0x60
 800585e:	2202      	movs	r2, #2
 8005860:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	015a      	lsls	r2, r3, #5
 8005866:	69bb      	ldr	r3, [r7, #24]
 8005868:	4413      	add	r3, r2
 800586a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800586e:	461a      	mov	r2, r3
 8005870:	2380      	movs	r3, #128	; 0x80
 8005872:	6093      	str	r3, [r2, #8]
}
 8005874:	e172      	b.n	8005b5c <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	015a      	lsls	r2, r3, #5
 800587a:	69bb      	ldr	r3, [r7, #24]
 800587c:	4413      	add	r3, r2
 800587e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005888:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800588c:	d11b      	bne.n	80058c6 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800588e:	687a      	ldr	r2, [r7, #4]
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	212c      	movs	r1, #44	; 0x2c
 8005894:	fb01 f303 	mul.w	r3, r1, r3
 8005898:	4413      	add	r3, r2
 800589a:	3361      	adds	r3, #97	; 0x61
 800589c:	2208      	movs	r2, #8
 800589e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	697a      	ldr	r2, [r7, #20]
 80058a6:	b2d2      	uxtb	r2, r2
 80058a8:	4611      	mov	r1, r2
 80058aa:	4618      	mov	r0, r3
 80058ac:	f004 f8b3 	bl	8009a16 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	015a      	lsls	r2, r3, #5
 80058b4:	69bb      	ldr	r3, [r7, #24]
 80058b6:	4413      	add	r3, r2
 80058b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058bc:	461a      	mov	r2, r3
 80058be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058c2:	6093      	str	r3, [r2, #8]
}
 80058c4:	e14a      	b.n	8005b5c <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	015a      	lsls	r2, r3, #5
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	4413      	add	r3, r2
 80058ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	f003 0302 	and.w	r3, r3, #2
 80058d8:	2b02      	cmp	r3, #2
 80058da:	f040 813f 	bne.w	8005b5c <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	212c      	movs	r1, #44	; 0x2c
 80058e4:	fb01 f303 	mul.w	r3, r1, r3
 80058e8:	4413      	add	r3, r2
 80058ea:	3361      	adds	r3, #97	; 0x61
 80058ec:	781b      	ldrb	r3, [r3, #0]
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d17d      	bne.n	80059ee <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	212c      	movs	r1, #44	; 0x2c
 80058f8:	fb01 f303 	mul.w	r3, r1, r3
 80058fc:	4413      	add	r3, r2
 80058fe:	3360      	adds	r3, #96	; 0x60
 8005900:	2201      	movs	r2, #1
 8005902:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	212c      	movs	r1, #44	; 0x2c
 800590a:	fb01 f303 	mul.w	r3, r1, r3
 800590e:	4413      	add	r3, r2
 8005910:	333f      	adds	r3, #63	; 0x3f
 8005912:	781b      	ldrb	r3, [r3, #0]
 8005914:	2b02      	cmp	r3, #2
 8005916:	d00a      	beq.n	800592e <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	212c      	movs	r1, #44	; 0x2c
 800591e:	fb01 f303 	mul.w	r3, r1, r3
 8005922:	4413      	add	r3, r2
 8005924:	333f      	adds	r3, #63	; 0x3f
 8005926:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005928:	2b03      	cmp	r3, #3
 800592a:	f040 8100 	bne.w	8005b2e <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d113      	bne.n	800595e <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	212c      	movs	r1, #44	; 0x2c
 800593c:	fb01 f303 	mul.w	r3, r1, r3
 8005940:	4413      	add	r3, r2
 8005942:	3355      	adds	r3, #85	; 0x55
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	f083 0301 	eor.w	r3, r3, #1
 800594a:	b2d8      	uxtb	r0, r3
 800594c:	687a      	ldr	r2, [r7, #4]
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	212c      	movs	r1, #44	; 0x2c
 8005952:	fb01 f303 	mul.w	r3, r1, r3
 8005956:	4413      	add	r3, r2
 8005958:	3355      	adds	r3, #85	; 0x55
 800595a:	4602      	mov	r2, r0
 800595c:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	2b01      	cmp	r3, #1
 8005964:	f040 80e3 	bne.w	8005b2e <HCD_HC_OUT_IRQHandler+0x69c>
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	212c      	movs	r1, #44	; 0x2c
 800596e:	fb01 f303 	mul.w	r3, r1, r3
 8005972:	4413      	add	r3, r2
 8005974:	334c      	adds	r3, #76	; 0x4c
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	2b00      	cmp	r3, #0
 800597a:	f000 80d8 	beq.w	8005b2e <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	212c      	movs	r1, #44	; 0x2c
 8005984:	fb01 f303 	mul.w	r3, r1, r3
 8005988:	4413      	add	r3, r2
 800598a:	334c      	adds	r3, #76	; 0x4c
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	6879      	ldr	r1, [r7, #4]
 8005990:	697a      	ldr	r2, [r7, #20]
 8005992:	202c      	movs	r0, #44	; 0x2c
 8005994:	fb00 f202 	mul.w	r2, r0, r2
 8005998:	440a      	add	r2, r1
 800599a:	3240      	adds	r2, #64	; 0x40
 800599c:	8812      	ldrh	r2, [r2, #0]
 800599e:	4413      	add	r3, r2
 80059a0:	3b01      	subs	r3, #1
 80059a2:	6879      	ldr	r1, [r7, #4]
 80059a4:	697a      	ldr	r2, [r7, #20]
 80059a6:	202c      	movs	r0, #44	; 0x2c
 80059a8:	fb00 f202 	mul.w	r2, r0, r2
 80059ac:	440a      	add	r2, r1
 80059ae:	3240      	adds	r2, #64	; 0x40
 80059b0:	8812      	ldrh	r2, [r2, #0]
 80059b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80059b6:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f003 0301 	and.w	r3, r3, #1
 80059be:	2b00      	cmp	r3, #0
 80059c0:	f000 80b5 	beq.w	8005b2e <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80059c4:	687a      	ldr	r2, [r7, #4]
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	212c      	movs	r1, #44	; 0x2c
 80059ca:	fb01 f303 	mul.w	r3, r1, r3
 80059ce:	4413      	add	r3, r2
 80059d0:	3355      	adds	r3, #85	; 0x55
 80059d2:	781b      	ldrb	r3, [r3, #0]
 80059d4:	f083 0301 	eor.w	r3, r3, #1
 80059d8:	b2d8      	uxtb	r0, r3
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	212c      	movs	r1, #44	; 0x2c
 80059e0:	fb01 f303 	mul.w	r3, r1, r3
 80059e4:	4413      	add	r3, r2
 80059e6:	3355      	adds	r3, #85	; 0x55
 80059e8:	4602      	mov	r2, r0
 80059ea:	701a      	strb	r2, [r3, #0]
 80059ec:	e09f      	b.n	8005b2e <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80059ee:	687a      	ldr	r2, [r7, #4]
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	212c      	movs	r1, #44	; 0x2c
 80059f4:	fb01 f303 	mul.w	r3, r1, r3
 80059f8:	4413      	add	r3, r2
 80059fa:	3361      	adds	r3, #97	; 0x61
 80059fc:	781b      	ldrb	r3, [r3, #0]
 80059fe:	2b03      	cmp	r3, #3
 8005a00:	d109      	bne.n	8005a16 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	212c      	movs	r1, #44	; 0x2c
 8005a08:	fb01 f303 	mul.w	r3, r1, r3
 8005a0c:	4413      	add	r3, r2
 8005a0e:	3360      	adds	r3, #96	; 0x60
 8005a10:	2202      	movs	r2, #2
 8005a12:	701a      	strb	r2, [r3, #0]
 8005a14:	e08b      	b.n	8005b2e <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	212c      	movs	r1, #44	; 0x2c
 8005a1c:	fb01 f303 	mul.w	r3, r1, r3
 8005a20:	4413      	add	r3, r2
 8005a22:	3361      	adds	r3, #97	; 0x61
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	2b04      	cmp	r3, #4
 8005a28:	d109      	bne.n	8005a3e <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005a2a:	687a      	ldr	r2, [r7, #4]
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	212c      	movs	r1, #44	; 0x2c
 8005a30:	fb01 f303 	mul.w	r3, r1, r3
 8005a34:	4413      	add	r3, r2
 8005a36:	3360      	adds	r3, #96	; 0x60
 8005a38:	2202      	movs	r2, #2
 8005a3a:	701a      	strb	r2, [r3, #0]
 8005a3c:	e077      	b.n	8005b2e <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	212c      	movs	r1, #44	; 0x2c
 8005a44:	fb01 f303 	mul.w	r3, r1, r3
 8005a48:	4413      	add	r3, r2
 8005a4a:	3361      	adds	r3, #97	; 0x61
 8005a4c:	781b      	ldrb	r3, [r3, #0]
 8005a4e:	2b05      	cmp	r3, #5
 8005a50:	d109      	bne.n	8005a66 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	212c      	movs	r1, #44	; 0x2c
 8005a58:	fb01 f303 	mul.w	r3, r1, r3
 8005a5c:	4413      	add	r3, r2
 8005a5e:	3360      	adds	r3, #96	; 0x60
 8005a60:	2205      	movs	r2, #5
 8005a62:	701a      	strb	r2, [r3, #0]
 8005a64:	e063      	b.n	8005b2e <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005a66:	687a      	ldr	r2, [r7, #4]
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	212c      	movs	r1, #44	; 0x2c
 8005a6c:	fb01 f303 	mul.w	r3, r1, r3
 8005a70:	4413      	add	r3, r2
 8005a72:	3361      	adds	r3, #97	; 0x61
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	2b06      	cmp	r3, #6
 8005a78:	d009      	beq.n	8005a8e <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	212c      	movs	r1, #44	; 0x2c
 8005a80:	fb01 f303 	mul.w	r3, r1, r3
 8005a84:	4413      	add	r3, r2
 8005a86:	3361      	adds	r3, #97	; 0x61
 8005a88:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005a8a:	2b08      	cmp	r3, #8
 8005a8c:	d14f      	bne.n	8005b2e <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	212c      	movs	r1, #44	; 0x2c
 8005a94:	fb01 f303 	mul.w	r3, r1, r3
 8005a98:	4413      	add	r3, r2
 8005a9a:	335c      	adds	r3, #92	; 0x5c
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	1c5a      	adds	r2, r3, #1
 8005aa0:	6879      	ldr	r1, [r7, #4]
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	202c      	movs	r0, #44	; 0x2c
 8005aa6:	fb00 f303 	mul.w	r3, r0, r3
 8005aaa:	440b      	add	r3, r1
 8005aac:	335c      	adds	r3, #92	; 0x5c
 8005aae:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005ab0:	687a      	ldr	r2, [r7, #4]
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	212c      	movs	r1, #44	; 0x2c
 8005ab6:	fb01 f303 	mul.w	r3, r1, r3
 8005aba:	4413      	add	r3, r2
 8005abc:	335c      	adds	r3, #92	; 0x5c
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2b02      	cmp	r3, #2
 8005ac2:	d912      	bls.n	8005aea <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005ac4:	687a      	ldr	r2, [r7, #4]
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	212c      	movs	r1, #44	; 0x2c
 8005aca:	fb01 f303 	mul.w	r3, r1, r3
 8005ace:	4413      	add	r3, r2
 8005ad0:	335c      	adds	r3, #92	; 0x5c
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	212c      	movs	r1, #44	; 0x2c
 8005adc:	fb01 f303 	mul.w	r3, r1, r3
 8005ae0:	4413      	add	r3, r2
 8005ae2:	3360      	adds	r3, #96	; 0x60
 8005ae4:	2204      	movs	r2, #4
 8005ae6:	701a      	strb	r2, [r3, #0]
 8005ae8:	e021      	b.n	8005b2e <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	212c      	movs	r1, #44	; 0x2c
 8005af0:	fb01 f303 	mul.w	r3, r1, r3
 8005af4:	4413      	add	r3, r2
 8005af6:	3360      	adds	r3, #96	; 0x60
 8005af8:	2202      	movs	r2, #2
 8005afa:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	015a      	lsls	r2, r3, #5
 8005b00:	69bb      	ldr	r3, [r7, #24]
 8005b02:	4413      	add	r3, r2
 8005b04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005b12:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b1a:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	015a      	lsls	r2, r3, #5
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	4413      	add	r3, r2
 8005b24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b28:	461a      	mov	r2, r3
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	015a      	lsls	r2, r3, #5
 8005b32:	69bb      	ldr	r3, [r7, #24]
 8005b34:	4413      	add	r3, r2
 8005b36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	2302      	movs	r3, #2
 8005b3e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	b2d9      	uxtb	r1, r3
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	202c      	movs	r0, #44	; 0x2c
 8005b4a:	fb00 f303 	mul.w	r3, r0, r3
 8005b4e:	4413      	add	r3, r2
 8005b50:	3360      	adds	r3, #96	; 0x60
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	461a      	mov	r2, r3
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f7ff f938 	bl	8004dcc <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005b5c:	bf00      	nop
 8005b5e:	3720      	adds	r7, #32
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b08a      	sub	sp, #40	; 0x28
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b74:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	6a1b      	ldr	r3, [r3, #32]
 8005b7c:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	f003 030f 	and.w	r3, r3, #15
 8005b84:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	0c5b      	lsrs	r3, r3, #17
 8005b8a:	f003 030f 	and.w	r3, r3, #15
 8005b8e:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b90:	69fb      	ldr	r3, [r7, #28]
 8005b92:	091b      	lsrs	r3, r3, #4
 8005b94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b98:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d004      	beq.n	8005baa <HCD_RXQLVL_IRQHandler+0x46>
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	2b05      	cmp	r3, #5
 8005ba4:	f000 80a9 	beq.w	8005cfa <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005ba8:	e0aa      	b.n	8005d00 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	f000 80a6 	beq.w	8005cfe <HCD_RXQLVL_IRQHandler+0x19a>
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	69bb      	ldr	r3, [r7, #24]
 8005bb6:	212c      	movs	r1, #44	; 0x2c
 8005bb8:	fb01 f303 	mul.w	r3, r1, r3
 8005bbc:	4413      	add	r3, r2
 8005bbe:	3344      	adds	r3, #68	; 0x44
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	f000 809b 	beq.w	8005cfe <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	69bb      	ldr	r3, [r7, #24]
 8005bcc:	212c      	movs	r1, #44	; 0x2c
 8005bce:	fb01 f303 	mul.w	r3, r1, r3
 8005bd2:	4413      	add	r3, r2
 8005bd4:	3350      	adds	r3, #80	; 0x50
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	441a      	add	r2, r3
 8005bdc:	6879      	ldr	r1, [r7, #4]
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	202c      	movs	r0, #44	; 0x2c
 8005be2:	fb00 f303 	mul.w	r3, r0, r3
 8005be6:	440b      	add	r3, r1
 8005be8:	334c      	adds	r3, #76	; 0x4c
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d87a      	bhi.n	8005ce6 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6818      	ldr	r0, [r3, #0]
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	212c      	movs	r1, #44	; 0x2c
 8005bfa:	fb01 f303 	mul.w	r3, r1, r3
 8005bfe:	4413      	add	r3, r2
 8005c00:	3344      	adds	r3, #68	; 0x44
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	693a      	ldr	r2, [r7, #16]
 8005c06:	b292      	uxth	r2, r2
 8005c08:	4619      	mov	r1, r3
 8005c0a:	f003 fd4b 	bl	80096a4 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8005c0e:	687a      	ldr	r2, [r7, #4]
 8005c10:	69bb      	ldr	r3, [r7, #24]
 8005c12:	212c      	movs	r1, #44	; 0x2c
 8005c14:	fb01 f303 	mul.w	r3, r1, r3
 8005c18:	4413      	add	r3, r2
 8005c1a:	3344      	adds	r3, #68	; 0x44
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	441a      	add	r2, r3
 8005c22:	6879      	ldr	r1, [r7, #4]
 8005c24:	69bb      	ldr	r3, [r7, #24]
 8005c26:	202c      	movs	r0, #44	; 0x2c
 8005c28:	fb00 f303 	mul.w	r3, r0, r3
 8005c2c:	440b      	add	r3, r1
 8005c2e:	3344      	adds	r3, #68	; 0x44
 8005c30:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	69bb      	ldr	r3, [r7, #24]
 8005c36:	212c      	movs	r1, #44	; 0x2c
 8005c38:	fb01 f303 	mul.w	r3, r1, r3
 8005c3c:	4413      	add	r3, r2
 8005c3e:	3350      	adds	r3, #80	; 0x50
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	441a      	add	r2, r3
 8005c46:	6879      	ldr	r1, [r7, #4]
 8005c48:	69bb      	ldr	r3, [r7, #24]
 8005c4a:	202c      	movs	r0, #44	; 0x2c
 8005c4c:	fb00 f303 	mul.w	r3, r0, r3
 8005c50:	440b      	add	r3, r1
 8005c52:	3350      	adds	r3, #80	; 0x50
 8005c54:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005c56:	69bb      	ldr	r3, [r7, #24]
 8005c58:	015a      	lsls	r2, r3, #5
 8005c5a:	6a3b      	ldr	r3, [r7, #32]
 8005c5c:	4413      	add	r3, r2
 8005c5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c62:	691b      	ldr	r3, [r3, #16]
 8005c64:	0cdb      	lsrs	r3, r3, #19
 8005c66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c6a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	69bb      	ldr	r3, [r7, #24]
 8005c70:	212c      	movs	r1, #44	; 0x2c
 8005c72:	fb01 f303 	mul.w	r3, r1, r3
 8005c76:	4413      	add	r3, r2
 8005c78:	3340      	adds	r3, #64	; 0x40
 8005c7a:	881b      	ldrh	r3, [r3, #0]
 8005c7c:	461a      	mov	r2, r3
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d13c      	bne.n	8005cfe <HCD_RXQLVL_IRQHandler+0x19a>
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d039      	beq.n	8005cfe <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005c8a:	69bb      	ldr	r3, [r7, #24]
 8005c8c:	015a      	lsls	r2, r3, #5
 8005c8e:	6a3b      	ldr	r3, [r7, #32]
 8005c90:	4413      	add	r3, r2
 8005c92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005ca0:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005ca8:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005caa:	69bb      	ldr	r3, [r7, #24]
 8005cac:	015a      	lsls	r2, r3, #5
 8005cae:	6a3b      	ldr	r3, [r7, #32]
 8005cb0:	4413      	add	r3, r2
 8005cb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cb6:	461a      	mov	r2, r3
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8005cbc:	687a      	ldr	r2, [r7, #4]
 8005cbe:	69bb      	ldr	r3, [r7, #24]
 8005cc0:	212c      	movs	r1, #44	; 0x2c
 8005cc2:	fb01 f303 	mul.w	r3, r1, r3
 8005cc6:	4413      	add	r3, r2
 8005cc8:	3354      	adds	r3, #84	; 0x54
 8005cca:	781b      	ldrb	r3, [r3, #0]
 8005ccc:	f083 0301 	eor.w	r3, r3, #1
 8005cd0:	b2d8      	uxtb	r0, r3
 8005cd2:	687a      	ldr	r2, [r7, #4]
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	212c      	movs	r1, #44	; 0x2c
 8005cd8:	fb01 f303 	mul.w	r3, r1, r3
 8005cdc:	4413      	add	r3, r2
 8005cde:	3354      	adds	r3, #84	; 0x54
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	701a      	strb	r2, [r3, #0]
      break;
 8005ce4:	e00b      	b.n	8005cfe <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005ce6:	687a      	ldr	r2, [r7, #4]
 8005ce8:	69bb      	ldr	r3, [r7, #24]
 8005cea:	212c      	movs	r1, #44	; 0x2c
 8005cec:	fb01 f303 	mul.w	r3, r1, r3
 8005cf0:	4413      	add	r3, r2
 8005cf2:	3360      	adds	r3, #96	; 0x60
 8005cf4:	2204      	movs	r2, #4
 8005cf6:	701a      	strb	r2, [r3, #0]
      break;
 8005cf8:	e001      	b.n	8005cfe <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8005cfa:	bf00      	nop
 8005cfc:	e000      	b.n	8005d00 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8005cfe:	bf00      	nop
  }
}
 8005d00:	bf00      	nop
 8005d02:	3728      	adds	r7, #40	; 0x28
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b086      	sub	sp, #24
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005d34:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f003 0302 	and.w	r3, r3, #2
 8005d3c:	2b02      	cmp	r3, #2
 8005d3e:	d10b      	bne.n	8005d58 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f003 0301 	and.w	r3, r3, #1
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d102      	bne.n	8005d50 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f7ff f816 	bl	8004d7c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	f043 0302 	orr.w	r3, r3, #2
 8005d56:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f003 0308 	and.w	r3, r3, #8
 8005d5e:	2b08      	cmp	r3, #8
 8005d60:	d132      	bne.n	8005dc8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	f043 0308 	orr.w	r3, r3, #8
 8005d68:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f003 0304 	and.w	r3, r3, #4
 8005d70:	2b04      	cmp	r3, #4
 8005d72:	d126      	bne.n	8005dc2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	2b02      	cmp	r3, #2
 8005d7a:	d113      	bne.n	8005da4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8005d82:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005d86:	d106      	bne.n	8005d96 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	2102      	movs	r1, #2
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f003 fdf6 	bl	8009980 <USB_InitFSLSPClkSel>
 8005d94:	e011      	b.n	8005dba <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	2101      	movs	r1, #1
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f003 fdef 	bl	8009980 <USB_InitFSLSPClkSel>
 8005da2:	e00a      	b.n	8005dba <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d106      	bne.n	8005dba <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005db2:	461a      	mov	r2, r3
 8005db4:	f64e 2360 	movw	r3, #60000	; 0xea60
 8005db8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f7fe fff2 	bl	8004da4 <HAL_HCD_PortEnabled_Callback>
 8005dc0:	e002      	b.n	8005dc8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f7fe fff8 	bl	8004db8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f003 0320 	and.w	r3, r3, #32
 8005dce:	2b20      	cmp	r3, #32
 8005dd0:	d103      	bne.n	8005dda <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	f043 0320 	orr.w	r3, r3, #32
 8005dd8:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005de0:	461a      	mov	r2, r3
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	6013      	str	r3, [r2, #0]
}
 8005de6:	bf00      	nop
 8005de8:	3718      	adds	r7, #24
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
	...

08005df0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b084      	sub	sp, #16
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d101      	bne.n	8005e02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e12b      	b.n	800605a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d106      	bne.n	8005e1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f7fb fb3a 	bl	8001490 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2224      	movs	r2, #36	; 0x24
 8005e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f022 0201 	bic.w	r2, r2, #1
 8005e32:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005e42:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005e52:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005e54:	f001 f91c 	bl	8007090 <HAL_RCC_GetPCLK1Freq>
 8005e58:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	4a81      	ldr	r2, [pc, #516]	; (8006064 <HAL_I2C_Init+0x274>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d807      	bhi.n	8005e74 <HAL_I2C_Init+0x84>
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	4a80      	ldr	r2, [pc, #512]	; (8006068 <HAL_I2C_Init+0x278>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	bf94      	ite	ls
 8005e6c:	2301      	movls	r3, #1
 8005e6e:	2300      	movhi	r3, #0
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	e006      	b.n	8005e82 <HAL_I2C_Init+0x92>
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	4a7d      	ldr	r2, [pc, #500]	; (800606c <HAL_I2C_Init+0x27c>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	bf94      	ite	ls
 8005e7c:	2301      	movls	r3, #1
 8005e7e:	2300      	movhi	r3, #0
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d001      	beq.n	8005e8a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e0e7      	b.n	800605a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	4a78      	ldr	r2, [pc, #480]	; (8006070 <HAL_I2C_Init+0x280>)
 8005e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e92:	0c9b      	lsrs	r3, r3, #18
 8005e94:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	68ba      	ldr	r2, [r7, #8]
 8005ea6:	430a      	orrs	r2, r1
 8005ea8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	6a1b      	ldr	r3, [r3, #32]
 8005eb0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	4a6a      	ldr	r2, [pc, #424]	; (8006064 <HAL_I2C_Init+0x274>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d802      	bhi.n	8005ec4 <HAL_I2C_Init+0xd4>
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	e009      	b.n	8005ed8 <HAL_I2C_Init+0xe8>
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005eca:	fb02 f303 	mul.w	r3, r2, r3
 8005ece:	4a69      	ldr	r2, [pc, #420]	; (8006074 <HAL_I2C_Init+0x284>)
 8005ed0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ed4:	099b      	lsrs	r3, r3, #6
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	687a      	ldr	r2, [r7, #4]
 8005eda:	6812      	ldr	r2, [r2, #0]
 8005edc:	430b      	orrs	r3, r1
 8005ede:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	69db      	ldr	r3, [r3, #28]
 8005ee6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005eea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	495c      	ldr	r1, [pc, #368]	; (8006064 <HAL_I2C_Init+0x274>)
 8005ef4:	428b      	cmp	r3, r1
 8005ef6:	d819      	bhi.n	8005f2c <HAL_I2C_Init+0x13c>
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	1e59      	subs	r1, r3, #1
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	005b      	lsls	r3, r3, #1
 8005f02:	fbb1 f3f3 	udiv	r3, r1, r3
 8005f06:	1c59      	adds	r1, r3, #1
 8005f08:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005f0c:	400b      	ands	r3, r1
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00a      	beq.n	8005f28 <HAL_I2C_Init+0x138>
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	1e59      	subs	r1, r3, #1
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	005b      	lsls	r3, r3, #1
 8005f1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005f20:	3301      	adds	r3, #1
 8005f22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f26:	e051      	b.n	8005fcc <HAL_I2C_Init+0x1dc>
 8005f28:	2304      	movs	r3, #4
 8005f2a:	e04f      	b.n	8005fcc <HAL_I2C_Init+0x1dc>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d111      	bne.n	8005f58 <HAL_I2C_Init+0x168>
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	1e58      	subs	r0, r3, #1
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6859      	ldr	r1, [r3, #4]
 8005f3c:	460b      	mov	r3, r1
 8005f3e:	005b      	lsls	r3, r3, #1
 8005f40:	440b      	add	r3, r1
 8005f42:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f46:	3301      	adds	r3, #1
 8005f48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	bf0c      	ite	eq
 8005f50:	2301      	moveq	r3, #1
 8005f52:	2300      	movne	r3, #0
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	e012      	b.n	8005f7e <HAL_I2C_Init+0x18e>
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	1e58      	subs	r0, r3, #1
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6859      	ldr	r1, [r3, #4]
 8005f60:	460b      	mov	r3, r1
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	440b      	add	r3, r1
 8005f66:	0099      	lsls	r1, r3, #2
 8005f68:	440b      	add	r3, r1
 8005f6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f6e:	3301      	adds	r3, #1
 8005f70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	bf0c      	ite	eq
 8005f78:	2301      	moveq	r3, #1
 8005f7a:	2300      	movne	r3, #0
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d001      	beq.n	8005f86 <HAL_I2C_Init+0x196>
 8005f82:	2301      	movs	r3, #1
 8005f84:	e022      	b.n	8005fcc <HAL_I2C_Init+0x1dc>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d10e      	bne.n	8005fac <HAL_I2C_Init+0x1bc>
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	1e58      	subs	r0, r3, #1
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6859      	ldr	r1, [r3, #4]
 8005f96:	460b      	mov	r3, r1
 8005f98:	005b      	lsls	r3, r3, #1
 8005f9a:	440b      	add	r3, r1
 8005f9c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005fa0:	3301      	adds	r3, #1
 8005fa2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fa6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005faa:	e00f      	b.n	8005fcc <HAL_I2C_Init+0x1dc>
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	1e58      	subs	r0, r3, #1
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6859      	ldr	r1, [r3, #4]
 8005fb4:	460b      	mov	r3, r1
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	440b      	add	r3, r1
 8005fba:	0099      	lsls	r1, r3, #2
 8005fbc:	440b      	add	r3, r1
 8005fbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fc8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005fcc:	6879      	ldr	r1, [r7, #4]
 8005fce:	6809      	ldr	r1, [r1, #0]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	69da      	ldr	r2, [r3, #28]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6a1b      	ldr	r3, [r3, #32]
 8005fe6:	431a      	orrs	r2, r3
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	430a      	orrs	r2, r1
 8005fee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005ffa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005ffe:	687a      	ldr	r2, [r7, #4]
 8006000:	6911      	ldr	r1, [r2, #16]
 8006002:	687a      	ldr	r2, [r7, #4]
 8006004:	68d2      	ldr	r2, [r2, #12]
 8006006:	4311      	orrs	r1, r2
 8006008:	687a      	ldr	r2, [r7, #4]
 800600a:	6812      	ldr	r2, [r2, #0]
 800600c:	430b      	orrs	r3, r1
 800600e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	68db      	ldr	r3, [r3, #12]
 8006016:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	695a      	ldr	r2, [r3, #20]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	431a      	orrs	r2, r3
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	430a      	orrs	r2, r1
 800602a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	681a      	ldr	r2, [r3, #0]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f042 0201 	orr.w	r2, r2, #1
 800603a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2220      	movs	r2, #32
 8006046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2200      	movs	r2, #0
 800604e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3710      	adds	r7, #16
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}
 8006062:	bf00      	nop
 8006064:	000186a0 	.word	0x000186a0
 8006068:	001e847f 	.word	0x001e847f
 800606c:	003d08ff 	.word	0x003d08ff
 8006070:	431bde83 	.word	0x431bde83
 8006074:	10624dd3 	.word	0x10624dd3

08006078 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
 8006080:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006088:	b2db      	uxtb	r3, r3
 800608a:	2b20      	cmp	r3, #32
 800608c:	d129      	bne.n	80060e2 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2224      	movs	r2, #36	; 0x24
 8006092:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	681a      	ldr	r2, [r3, #0]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f022 0201 	bic.w	r2, r2, #1
 80060a4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f022 0210 	bic.w	r2, r2, #16
 80060b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	683a      	ldr	r2, [r7, #0]
 80060c2:	430a      	orrs	r2, r1
 80060c4:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f042 0201 	orr.w	r2, r2, #1
 80060d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2220      	movs	r2, #32
 80060da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80060de:	2300      	movs	r3, #0
 80060e0:	e000      	b.n	80060e4 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80060e2:	2302      	movs	r3, #2
  }
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b085      	sub	sp, #20
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80060fa:	2300      	movs	r3, #0
 80060fc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006104:	b2db      	uxtb	r3, r3
 8006106:	2b20      	cmp	r3, #32
 8006108:	d12a      	bne.n	8006160 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2224      	movs	r2, #36	; 0x24
 800610e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f022 0201 	bic.w	r2, r2, #1
 8006120:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006128:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800612a:	89fb      	ldrh	r3, [r7, #14]
 800612c:	f023 030f 	bic.w	r3, r3, #15
 8006130:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	b29a      	uxth	r2, r3
 8006136:	89fb      	ldrh	r3, [r7, #14]
 8006138:	4313      	orrs	r3, r2
 800613a:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	89fa      	ldrh	r2, [r7, #14]
 8006142:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f042 0201 	orr.w	r2, r2, #1
 8006152:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2220      	movs	r2, #32
 8006158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800615c:	2300      	movs	r3, #0
 800615e:	e000      	b.n	8006162 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8006160:	2302      	movs	r3, #2
  }
}
 8006162:	4618      	mov	r0, r3
 8006164:	3714      	adds	r7, #20
 8006166:	46bd      	mov	sp, r7
 8006168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616c:	4770      	bx	lr
	...

08006170 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d101      	bne.n	8006182 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e0bf      	b.n	8006302 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8006188:	b2db      	uxtb	r3, r3
 800618a:	2b00      	cmp	r3, #0
 800618c:	d106      	bne.n	800619c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f7fb f9e4 	bl	8001564 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2202      	movs	r2, #2
 80061a0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	699a      	ldr	r2, [r3, #24]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80061b2:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	6999      	ldr	r1, [r3, #24]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	685a      	ldr	r2, [r3, #4]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80061c8:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	430a      	orrs	r2, r1
 80061d6:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	6899      	ldr	r1, [r3, #8]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	4b4a      	ldr	r3, [pc, #296]	; (800630c <HAL_LTDC_Init+0x19c>)
 80061e4:	400b      	ands	r3, r1
 80061e6:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	695b      	ldr	r3, [r3, #20]
 80061ec:	041b      	lsls	r3, r3, #16
 80061ee:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	6899      	ldr	r1, [r3, #8]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	699a      	ldr	r2, [r3, #24]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	431a      	orrs	r2, r3
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	430a      	orrs	r2, r1
 8006204:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	68d9      	ldr	r1, [r3, #12]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	4b3e      	ldr	r3, [pc, #248]	; (800630c <HAL_LTDC_Init+0x19c>)
 8006212:	400b      	ands	r3, r1
 8006214:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	69db      	ldr	r3, [r3, #28]
 800621a:	041b      	lsls	r3, r3, #16
 800621c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68d9      	ldr	r1, [r3, #12]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6a1a      	ldr	r2, [r3, #32]
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	431a      	orrs	r2, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	430a      	orrs	r2, r1
 8006232:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	6919      	ldr	r1, [r3, #16]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	4b33      	ldr	r3, [pc, #204]	; (800630c <HAL_LTDC_Init+0x19c>)
 8006240:	400b      	ands	r3, r1
 8006242:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006248:	041b      	lsls	r3, r3, #16
 800624a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	6919      	ldr	r1, [r3, #16]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	431a      	orrs	r2, r3
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	430a      	orrs	r2, r1
 8006260:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	6959      	ldr	r1, [r3, #20]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	4b27      	ldr	r3, [pc, #156]	; (800630c <HAL_LTDC_Init+0x19c>)
 800626e:	400b      	ands	r3, r1
 8006270:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006276:	041b      	lsls	r3, r3, #16
 8006278:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	6959      	ldr	r1, [r3, #20]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	431a      	orrs	r2, r3
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	430a      	orrs	r2, r1
 800628e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006296:	021b      	lsls	r3, r3, #8
 8006298:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80062a0:	041b      	lsls	r3, r3, #16
 80062a2:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80062b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80062ba:	68ba      	ldr	r2, [r7, #8]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	4313      	orrs	r3, r2
 80062c0:	687a      	ldr	r2, [r7, #4]
 80062c2:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80062c6:	431a      	orrs	r2, r3
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	430a      	orrs	r2, r1
 80062ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f042 0206 	orr.w	r2, r2, #6
 80062de:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	699a      	ldr	r2, [r3, #24]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f042 0201 	orr.w	r2, r2, #1
 80062ee:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8006300:	2300      	movs	r3, #0
}
 8006302:	4618      	mov	r0, r3
 8006304:	3710      	adds	r7, #16
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}
 800630a:	bf00      	nop
 800630c:	f000f800 	.word	0xf000f800

08006310 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006310:	b5b0      	push	{r4, r5, r7, lr}
 8006312:	b084      	sub	sp, #16
 8006314:	af00      	add	r7, sp, #0
 8006316:	60f8      	str	r0, [r7, #12]
 8006318:	60b9      	str	r1, [r7, #8]
 800631a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8006322:	2b01      	cmp	r3, #1
 8006324:	d101      	bne.n	800632a <HAL_LTDC_ConfigLayer+0x1a>
 8006326:	2302      	movs	r3, #2
 8006328:	e02c      	b.n	8006384 <HAL_LTDC_ConfigLayer+0x74>
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2201      	movs	r2, #1
 800632e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2202      	movs	r2, #2
 8006336:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800633a:	68fa      	ldr	r2, [r7, #12]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2134      	movs	r1, #52	; 0x34
 8006340:	fb01 f303 	mul.w	r3, r1, r3
 8006344:	4413      	add	r3, r2
 8006346:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	4614      	mov	r4, r2
 800634e:	461d      	mov	r5, r3
 8006350:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006352:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006354:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006356:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006358:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800635a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800635c:	682b      	ldr	r3, [r5, #0]
 800635e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006360:	687a      	ldr	r2, [r7, #4]
 8006362:	68b9      	ldr	r1, [r7, #8]
 8006364:	68f8      	ldr	r0, [r7, #12]
 8006366:	f000 f83b 	bl	80063e0 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2201      	movs	r2, #1
 8006370:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2201      	movs	r2, #1
 8006376:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2200      	movs	r2, #0
 800637e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8006382:	2300      	movs	r3, #0
}
 8006384:	4618      	mov	r0, r3
 8006386:	3710      	adds	r7, #16
 8006388:	46bd      	mov	sp, r7
 800638a:	bdb0      	pop	{r4, r5, r7, pc}

0800638c <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 800638c:	b480      	push	{r7}
 800638e:	b083      	sub	sp, #12
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800639a:	2b01      	cmp	r3, #1
 800639c:	d101      	bne.n	80063a2 <HAL_LTDC_EnableDither+0x16>
 800639e:	2302      	movs	r3, #2
 80063a0:	e016      	b.n	80063d0 <HAL_LTDC_EnableDither+0x44>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2201      	movs	r2, #1
 80063a6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2202      	movs	r2, #2
 80063ae:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 80063b2:	4b0a      	ldr	r3, [pc, #40]	; (80063dc <HAL_LTDC_EnableDither+0x50>)
 80063b4:	699b      	ldr	r3, [r3, #24]
 80063b6:	4a09      	ldr	r2, [pc, #36]	; (80063dc <HAL_LTDC_EnableDither+0x50>)
 80063b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063bc:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2201      	movs	r2, #1
 80063c2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80063ce:	2300      	movs	r3, #0
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	370c      	adds	r7, #12
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr
 80063dc:	40016800 	.word	0x40016800

080063e0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b089      	sub	sp, #36	; 0x24
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	685a      	ldr	r2, [r3, #4]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	68db      	ldr	r3, [r3, #12]
 80063f6:	0c1b      	lsrs	r3, r3, #16
 80063f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063fc:	4413      	add	r3, r2
 80063fe:	041b      	lsls	r3, r3, #16
 8006400:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	461a      	mov	r2, r3
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	01db      	lsls	r3, r3, #7
 800640c:	4413      	add	r3, r2
 800640e:	3384      	adds	r3, #132	; 0x84
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	68fa      	ldr	r2, [r7, #12]
 8006414:	6812      	ldr	r2, [r2, #0]
 8006416:	4611      	mov	r1, r2
 8006418:	687a      	ldr	r2, [r7, #4]
 800641a:	01d2      	lsls	r2, r2, #7
 800641c:	440a      	add	r2, r1
 800641e:	3284      	adds	r2, #132	; 0x84
 8006420:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006424:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	68db      	ldr	r3, [r3, #12]
 8006430:	0c1b      	lsrs	r3, r3, #16
 8006432:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006436:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006438:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4619      	mov	r1, r3
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	01db      	lsls	r3, r3, #7
 8006444:	440b      	add	r3, r1
 8006446:	3384      	adds	r3, #132	; 0x84
 8006448:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800644a:	69fb      	ldr	r3, [r7, #28]
 800644c:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800644e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	68da      	ldr	r2, [r3, #12]
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800645e:	4413      	add	r3, r2
 8006460:	041b      	lsls	r3, r3, #16
 8006462:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	461a      	mov	r2, r3
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	01db      	lsls	r3, r3, #7
 800646e:	4413      	add	r3, r2
 8006470:	3384      	adds	r3, #132	; 0x84
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	68fa      	ldr	r2, [r7, #12]
 8006476:	6812      	ldr	r2, [r2, #0]
 8006478:	4611      	mov	r1, r2
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	01d2      	lsls	r2, r2, #7
 800647e:	440a      	add	r2, r1
 8006480:	3284      	adds	r2, #132	; 0x84
 8006482:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006486:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	689a      	ldr	r2, [r3, #8]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006496:	4413      	add	r3, r2
 8006498:	1c5a      	adds	r2, r3, #1
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4619      	mov	r1, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	01db      	lsls	r3, r3, #7
 80064a4:	440b      	add	r3, r1
 80064a6:	3384      	adds	r3, #132	; 0x84
 80064a8:	4619      	mov	r1, r3
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	4313      	orrs	r3, r2
 80064ae:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	461a      	mov	r2, r3
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	01db      	lsls	r3, r3, #7
 80064ba:	4413      	add	r3, r2
 80064bc:	3384      	adds	r3, #132	; 0x84
 80064be:	691b      	ldr	r3, [r3, #16]
 80064c0:	68fa      	ldr	r2, [r7, #12]
 80064c2:	6812      	ldr	r2, [r2, #0]
 80064c4:	4611      	mov	r1, r2
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	01d2      	lsls	r2, r2, #7
 80064ca:	440a      	add	r2, r1
 80064cc:	3284      	adds	r2, #132	; 0x84
 80064ce:	f023 0307 	bic.w	r3, r3, #7
 80064d2:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	461a      	mov	r2, r3
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	01db      	lsls	r3, r3, #7
 80064de:	4413      	add	r3, r2
 80064e0:	3384      	adds	r3, #132	; 0x84
 80064e2:	461a      	mov	r2, r3
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	691b      	ldr	r3, [r3, #16]
 80064e8:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80064f0:	021b      	lsls	r3, r3, #8
 80064f2:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80064fa:	041b      	lsls	r3, r3, #16
 80064fc:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	699b      	ldr	r3, [r3, #24]
 8006502:	061b      	lsls	r3, r3, #24
 8006504:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	461a      	mov	r2, r3
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	01db      	lsls	r3, r3, #7
 8006510:	4413      	add	r3, r2
 8006512:	3384      	adds	r3, #132	; 0x84
 8006514:	699b      	ldr	r3, [r3, #24]
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	461a      	mov	r2, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	01db      	lsls	r3, r3, #7
 8006520:	4413      	add	r3, r2
 8006522:	3384      	adds	r3, #132	; 0x84
 8006524:	461a      	mov	r2, r3
 8006526:	2300      	movs	r3, #0
 8006528:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006530:	461a      	mov	r2, r3
 8006532:	69fb      	ldr	r3, [r7, #28]
 8006534:	431a      	orrs	r2, r3
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	431a      	orrs	r2, r3
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4619      	mov	r1, r3
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	01db      	lsls	r3, r3, #7
 8006544:	440b      	add	r3, r1
 8006546:	3384      	adds	r3, #132	; 0x84
 8006548:	4619      	mov	r1, r3
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	4313      	orrs	r3, r2
 800654e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	461a      	mov	r2, r3
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	01db      	lsls	r3, r3, #7
 800655a:	4413      	add	r3, r2
 800655c:	3384      	adds	r3, #132	; 0x84
 800655e:	695b      	ldr	r3, [r3, #20]
 8006560:	68fa      	ldr	r2, [r7, #12]
 8006562:	6812      	ldr	r2, [r2, #0]
 8006564:	4611      	mov	r1, r2
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	01d2      	lsls	r2, r2, #7
 800656a:	440a      	add	r2, r1
 800656c:	3284      	adds	r2, #132	; 0x84
 800656e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006572:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	461a      	mov	r2, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	01db      	lsls	r3, r3, #7
 800657e:	4413      	add	r3, r2
 8006580:	3384      	adds	r3, #132	; 0x84
 8006582:	461a      	mov	r2, r3
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	695b      	ldr	r3, [r3, #20]
 8006588:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	461a      	mov	r2, r3
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	01db      	lsls	r3, r3, #7
 8006594:	4413      	add	r3, r2
 8006596:	3384      	adds	r3, #132	; 0x84
 8006598:	69db      	ldr	r3, [r3, #28]
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	6812      	ldr	r2, [r2, #0]
 800659e:	4611      	mov	r1, r2
 80065a0:	687a      	ldr	r2, [r7, #4]
 80065a2:	01d2      	lsls	r2, r2, #7
 80065a4:	440a      	add	r2, r1
 80065a6:	3284      	adds	r2, #132	; 0x84
 80065a8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80065ac:	f023 0307 	bic.w	r3, r3, #7
 80065b0:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	69da      	ldr	r2, [r3, #28]
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	6a1b      	ldr	r3, [r3, #32]
 80065ba:	68f9      	ldr	r1, [r7, #12]
 80065bc:	6809      	ldr	r1, [r1, #0]
 80065be:	4608      	mov	r0, r1
 80065c0:	6879      	ldr	r1, [r7, #4]
 80065c2:	01c9      	lsls	r1, r1, #7
 80065c4:	4401      	add	r1, r0
 80065c6:	3184      	adds	r1, #132	; 0x84
 80065c8:	4313      	orrs	r3, r2
 80065ca:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	461a      	mov	r2, r3
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	01db      	lsls	r3, r3, #7
 80065d6:	4413      	add	r3, r2
 80065d8:	3384      	adds	r3, #132	; 0x84
 80065da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	461a      	mov	r2, r3
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	01db      	lsls	r3, r3, #7
 80065e6:	4413      	add	r3, r2
 80065e8:	3384      	adds	r3, #132	; 0x84
 80065ea:	461a      	mov	r2, r3
 80065ec:	2300      	movs	r3, #0
 80065ee:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	461a      	mov	r2, r3
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	01db      	lsls	r3, r3, #7
 80065fa:	4413      	add	r3, r2
 80065fc:	3384      	adds	r3, #132	; 0x84
 80065fe:	461a      	mov	r2, r3
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006604:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	691b      	ldr	r3, [r3, #16]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d102      	bne.n	8006614 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800660e:	2304      	movs	r3, #4
 8006610:	61fb      	str	r3, [r7, #28]
 8006612:	e01b      	b.n	800664c <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	691b      	ldr	r3, [r3, #16]
 8006618:	2b01      	cmp	r3, #1
 800661a:	d102      	bne.n	8006622 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 800661c:	2303      	movs	r3, #3
 800661e:	61fb      	str	r3, [r7, #28]
 8006620:	e014      	b.n	800664c <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	2b04      	cmp	r3, #4
 8006628:	d00b      	beq.n	8006642 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800662e:	2b02      	cmp	r3, #2
 8006630:	d007      	beq.n	8006642 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006636:	2b03      	cmp	r3, #3
 8006638:	d003      	beq.n	8006642 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800663e:	2b07      	cmp	r3, #7
 8006640:	d102      	bne.n	8006648 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8006642:	2302      	movs	r3, #2
 8006644:	61fb      	str	r3, [r7, #28]
 8006646:	e001      	b.n	800664c <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8006648:	2301      	movs	r3, #1
 800664a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	461a      	mov	r2, r3
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	01db      	lsls	r3, r3, #7
 8006656:	4413      	add	r3, r2
 8006658:	3384      	adds	r3, #132	; 0x84
 800665a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800665c:	68fa      	ldr	r2, [r7, #12]
 800665e:	6812      	ldr	r2, [r2, #0]
 8006660:	4611      	mov	r1, r2
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	01d2      	lsls	r2, r2, #7
 8006666:	440a      	add	r2, r1
 8006668:	3284      	adds	r2, #132	; 0x84
 800666a:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800666e:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006674:	69fa      	ldr	r2, [r7, #28]
 8006676:	fb02 f303 	mul.w	r3, r2, r3
 800667a:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	6859      	ldr	r1, [r3, #4]
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	1acb      	subs	r3, r1, r3
 8006686:	69f9      	ldr	r1, [r7, #28]
 8006688:	fb01 f303 	mul.w	r3, r1, r3
 800668c:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800668e:	68f9      	ldr	r1, [r7, #12]
 8006690:	6809      	ldr	r1, [r1, #0]
 8006692:	4608      	mov	r0, r1
 8006694:	6879      	ldr	r1, [r7, #4]
 8006696:	01c9      	lsls	r1, r1, #7
 8006698:	4401      	add	r1, r0
 800669a:	3184      	adds	r1, #132	; 0x84
 800669c:	4313      	orrs	r3, r2
 800669e:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	461a      	mov	r2, r3
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	01db      	lsls	r3, r3, #7
 80066aa:	4413      	add	r3, r2
 80066ac:	3384      	adds	r3, #132	; 0x84
 80066ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	6812      	ldr	r2, [r2, #0]
 80066b4:	4611      	mov	r1, r2
 80066b6:	687a      	ldr	r2, [r7, #4]
 80066b8:	01d2      	lsls	r2, r2, #7
 80066ba:	440a      	add	r2, r1
 80066bc:	3284      	adds	r2, #132	; 0x84
 80066be:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80066c2:	f023 0307 	bic.w	r3, r3, #7
 80066c6:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	461a      	mov	r2, r3
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	01db      	lsls	r3, r3, #7
 80066d2:	4413      	add	r3, r2
 80066d4:	3384      	adds	r3, #132	; 0x84
 80066d6:	461a      	mov	r2, r3
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066dc:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	461a      	mov	r2, r3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	01db      	lsls	r3, r3, #7
 80066e8:	4413      	add	r3, r2
 80066ea:	3384      	adds	r3, #132	; 0x84
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	6812      	ldr	r2, [r2, #0]
 80066f2:	4611      	mov	r1, r2
 80066f4:	687a      	ldr	r2, [r7, #4]
 80066f6:	01d2      	lsls	r2, r2, #7
 80066f8:	440a      	add	r2, r1
 80066fa:	3284      	adds	r2, #132	; 0x84
 80066fc:	f043 0301 	orr.w	r3, r3, #1
 8006700:	6013      	str	r3, [r2, #0]
}
 8006702:	bf00      	nop
 8006704:	3724      	adds	r7, #36	; 0x24
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr
	...

08006710 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b082      	sub	sp, #8
 8006714:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8006716:	2300      	movs	r3, #0
 8006718:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800671a:	2300      	movs	r3, #0
 800671c:	603b      	str	r3, [r7, #0]
 800671e:	4b20      	ldr	r3, [pc, #128]	; (80067a0 <HAL_PWREx_EnableOverDrive+0x90>)
 8006720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006722:	4a1f      	ldr	r2, [pc, #124]	; (80067a0 <HAL_PWREx_EnableOverDrive+0x90>)
 8006724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006728:	6413      	str	r3, [r2, #64]	; 0x40
 800672a:	4b1d      	ldr	r3, [pc, #116]	; (80067a0 <HAL_PWREx_EnableOverDrive+0x90>)
 800672c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800672e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006732:	603b      	str	r3, [r7, #0]
 8006734:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006736:	4b1b      	ldr	r3, [pc, #108]	; (80067a4 <HAL_PWREx_EnableOverDrive+0x94>)
 8006738:	2201      	movs	r2, #1
 800673a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800673c:	f7fd f944 	bl	80039c8 <HAL_GetTick>
 8006740:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006742:	e009      	b.n	8006758 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006744:	f7fd f940 	bl	80039c8 <HAL_GetTick>
 8006748:	4602      	mov	r2, r0
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	1ad3      	subs	r3, r2, r3
 800674e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006752:	d901      	bls.n	8006758 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006754:	2303      	movs	r3, #3
 8006756:	e01f      	b.n	8006798 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006758:	4b13      	ldr	r3, [pc, #76]	; (80067a8 <HAL_PWREx_EnableOverDrive+0x98>)
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006760:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006764:	d1ee      	bne.n	8006744 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006766:	4b11      	ldr	r3, [pc, #68]	; (80067ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8006768:	2201      	movs	r2, #1
 800676a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800676c:	f7fd f92c 	bl	80039c8 <HAL_GetTick>
 8006770:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006772:	e009      	b.n	8006788 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006774:	f7fd f928 	bl	80039c8 <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006782:	d901      	bls.n	8006788 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8006784:	2303      	movs	r3, #3
 8006786:	e007      	b.n	8006798 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006788:	4b07      	ldr	r3, [pc, #28]	; (80067a8 <HAL_PWREx_EnableOverDrive+0x98>)
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006790:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006794:	d1ee      	bne.n	8006774 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8006796:	2300      	movs	r3, #0
}
 8006798:	4618      	mov	r0, r3
 800679a:	3708      	adds	r7, #8
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}
 80067a0:	40023800 	.word	0x40023800
 80067a4:	420e0040 	.word	0x420e0040
 80067a8:	40007000 	.word	0x40007000
 80067ac:	420e0044 	.word	0x420e0044

080067b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b086      	sub	sp, #24
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d101      	bne.n	80067c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e267      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f003 0301 	and.w	r3, r3, #1
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d075      	beq.n	80068ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80067ce:	4b88      	ldr	r3, [pc, #544]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	f003 030c 	and.w	r3, r3, #12
 80067d6:	2b04      	cmp	r3, #4
 80067d8:	d00c      	beq.n	80067f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067da:	4b85      	ldr	r3, [pc, #532]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80067e2:	2b08      	cmp	r3, #8
 80067e4:	d112      	bne.n	800680c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067e6:	4b82      	ldr	r3, [pc, #520]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80067f2:	d10b      	bne.n	800680c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067f4:	4b7e      	ldr	r3, [pc, #504]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d05b      	beq.n	80068b8 <HAL_RCC_OscConfig+0x108>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d157      	bne.n	80068b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006808:	2301      	movs	r3, #1
 800680a:	e242      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006814:	d106      	bne.n	8006824 <HAL_RCC_OscConfig+0x74>
 8006816:	4b76      	ldr	r3, [pc, #472]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a75      	ldr	r2, [pc, #468]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 800681c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006820:	6013      	str	r3, [r2, #0]
 8006822:	e01d      	b.n	8006860 <HAL_RCC_OscConfig+0xb0>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800682c:	d10c      	bne.n	8006848 <HAL_RCC_OscConfig+0x98>
 800682e:	4b70      	ldr	r3, [pc, #448]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a6f      	ldr	r2, [pc, #444]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 8006834:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006838:	6013      	str	r3, [r2, #0]
 800683a:	4b6d      	ldr	r3, [pc, #436]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a6c      	ldr	r2, [pc, #432]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 8006840:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006844:	6013      	str	r3, [r2, #0]
 8006846:	e00b      	b.n	8006860 <HAL_RCC_OscConfig+0xb0>
 8006848:	4b69      	ldr	r3, [pc, #420]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a68      	ldr	r2, [pc, #416]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 800684e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006852:	6013      	str	r3, [r2, #0]
 8006854:	4b66      	ldr	r3, [pc, #408]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a65      	ldr	r2, [pc, #404]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 800685a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800685e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d013      	beq.n	8006890 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006868:	f7fd f8ae 	bl	80039c8 <HAL_GetTick>
 800686c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800686e:	e008      	b.n	8006882 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006870:	f7fd f8aa 	bl	80039c8 <HAL_GetTick>
 8006874:	4602      	mov	r2, r0
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	1ad3      	subs	r3, r2, r3
 800687a:	2b64      	cmp	r3, #100	; 0x64
 800687c:	d901      	bls.n	8006882 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800687e:	2303      	movs	r3, #3
 8006880:	e207      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006882:	4b5b      	ldr	r3, [pc, #364]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800688a:	2b00      	cmp	r3, #0
 800688c:	d0f0      	beq.n	8006870 <HAL_RCC_OscConfig+0xc0>
 800688e:	e014      	b.n	80068ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006890:	f7fd f89a 	bl	80039c8 <HAL_GetTick>
 8006894:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006896:	e008      	b.n	80068aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006898:	f7fd f896 	bl	80039c8 <HAL_GetTick>
 800689c:	4602      	mov	r2, r0
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	1ad3      	subs	r3, r2, r3
 80068a2:	2b64      	cmp	r3, #100	; 0x64
 80068a4:	d901      	bls.n	80068aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80068a6:	2303      	movs	r3, #3
 80068a8:	e1f3      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068aa:	4b51      	ldr	r3, [pc, #324]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1f0      	bne.n	8006898 <HAL_RCC_OscConfig+0xe8>
 80068b6:	e000      	b.n	80068ba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f003 0302 	and.w	r3, r3, #2
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d063      	beq.n	800698e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80068c6:	4b4a      	ldr	r3, [pc, #296]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 80068c8:	689b      	ldr	r3, [r3, #8]
 80068ca:	f003 030c 	and.w	r3, r3, #12
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d00b      	beq.n	80068ea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068d2:	4b47      	ldr	r3, [pc, #284]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80068da:	2b08      	cmp	r3, #8
 80068dc:	d11c      	bne.n	8006918 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068de:	4b44      	ldr	r3, [pc, #272]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d116      	bne.n	8006918 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068ea:	4b41      	ldr	r3, [pc, #260]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 0302 	and.w	r3, r3, #2
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d005      	beq.n	8006902 <HAL_RCC_OscConfig+0x152>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	68db      	ldr	r3, [r3, #12]
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d001      	beq.n	8006902 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	e1c7      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006902:	4b3b      	ldr	r3, [pc, #236]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	691b      	ldr	r3, [r3, #16]
 800690e:	00db      	lsls	r3, r3, #3
 8006910:	4937      	ldr	r1, [pc, #220]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 8006912:	4313      	orrs	r3, r2
 8006914:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006916:	e03a      	b.n	800698e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	68db      	ldr	r3, [r3, #12]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d020      	beq.n	8006962 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006920:	4b34      	ldr	r3, [pc, #208]	; (80069f4 <HAL_RCC_OscConfig+0x244>)
 8006922:	2201      	movs	r2, #1
 8006924:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006926:	f7fd f84f 	bl	80039c8 <HAL_GetTick>
 800692a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800692c:	e008      	b.n	8006940 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800692e:	f7fd f84b 	bl	80039c8 <HAL_GetTick>
 8006932:	4602      	mov	r2, r0
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	1ad3      	subs	r3, r2, r3
 8006938:	2b02      	cmp	r3, #2
 800693a:	d901      	bls.n	8006940 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800693c:	2303      	movs	r3, #3
 800693e:	e1a8      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006940:	4b2b      	ldr	r3, [pc, #172]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f003 0302 	and.w	r3, r3, #2
 8006948:	2b00      	cmp	r3, #0
 800694a:	d0f0      	beq.n	800692e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800694c:	4b28      	ldr	r3, [pc, #160]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	691b      	ldr	r3, [r3, #16]
 8006958:	00db      	lsls	r3, r3, #3
 800695a:	4925      	ldr	r1, [pc, #148]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 800695c:	4313      	orrs	r3, r2
 800695e:	600b      	str	r3, [r1, #0]
 8006960:	e015      	b.n	800698e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006962:	4b24      	ldr	r3, [pc, #144]	; (80069f4 <HAL_RCC_OscConfig+0x244>)
 8006964:	2200      	movs	r2, #0
 8006966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006968:	f7fd f82e 	bl	80039c8 <HAL_GetTick>
 800696c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800696e:	e008      	b.n	8006982 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006970:	f7fd f82a 	bl	80039c8 <HAL_GetTick>
 8006974:	4602      	mov	r2, r0
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	2b02      	cmp	r3, #2
 800697c:	d901      	bls.n	8006982 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800697e:	2303      	movs	r3, #3
 8006980:	e187      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006982:	4b1b      	ldr	r3, [pc, #108]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f003 0302 	and.w	r3, r3, #2
 800698a:	2b00      	cmp	r3, #0
 800698c:	d1f0      	bne.n	8006970 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 0308 	and.w	r3, r3, #8
 8006996:	2b00      	cmp	r3, #0
 8006998:	d036      	beq.n	8006a08 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	695b      	ldr	r3, [r3, #20]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d016      	beq.n	80069d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069a2:	4b15      	ldr	r3, [pc, #84]	; (80069f8 <HAL_RCC_OscConfig+0x248>)
 80069a4:	2201      	movs	r2, #1
 80069a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069a8:	f7fd f80e 	bl	80039c8 <HAL_GetTick>
 80069ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069ae:	e008      	b.n	80069c2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069b0:	f7fd f80a 	bl	80039c8 <HAL_GetTick>
 80069b4:	4602      	mov	r2, r0
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	1ad3      	subs	r3, r2, r3
 80069ba:	2b02      	cmp	r3, #2
 80069bc:	d901      	bls.n	80069c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80069be:	2303      	movs	r3, #3
 80069c0:	e167      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069c2:	4b0b      	ldr	r3, [pc, #44]	; (80069f0 <HAL_RCC_OscConfig+0x240>)
 80069c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069c6:	f003 0302 	and.w	r3, r3, #2
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d0f0      	beq.n	80069b0 <HAL_RCC_OscConfig+0x200>
 80069ce:	e01b      	b.n	8006a08 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80069d0:	4b09      	ldr	r3, [pc, #36]	; (80069f8 <HAL_RCC_OscConfig+0x248>)
 80069d2:	2200      	movs	r2, #0
 80069d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069d6:	f7fc fff7 	bl	80039c8 <HAL_GetTick>
 80069da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069dc:	e00e      	b.n	80069fc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069de:	f7fc fff3 	bl	80039c8 <HAL_GetTick>
 80069e2:	4602      	mov	r2, r0
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	1ad3      	subs	r3, r2, r3
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	d907      	bls.n	80069fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80069ec:	2303      	movs	r3, #3
 80069ee:	e150      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
 80069f0:	40023800 	.word	0x40023800
 80069f4:	42470000 	.word	0x42470000
 80069f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069fc:	4b88      	ldr	r3, [pc, #544]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 80069fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a00:	f003 0302 	and.w	r3, r3, #2
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d1ea      	bne.n	80069de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f003 0304 	and.w	r3, r3, #4
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	f000 8097 	beq.w	8006b44 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a16:	2300      	movs	r3, #0
 8006a18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a1a:	4b81      	ldr	r3, [pc, #516]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d10f      	bne.n	8006a46 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a26:	2300      	movs	r3, #0
 8006a28:	60bb      	str	r3, [r7, #8]
 8006a2a:	4b7d      	ldr	r3, [pc, #500]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a2e:	4a7c      	ldr	r2, [pc, #496]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006a30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a34:	6413      	str	r3, [r2, #64]	; 0x40
 8006a36:	4b7a      	ldr	r3, [pc, #488]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a3e:	60bb      	str	r3, [r7, #8]
 8006a40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a42:	2301      	movs	r3, #1
 8006a44:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a46:	4b77      	ldr	r3, [pc, #476]	; (8006c24 <HAL_RCC_OscConfig+0x474>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d118      	bne.n	8006a84 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a52:	4b74      	ldr	r3, [pc, #464]	; (8006c24 <HAL_RCC_OscConfig+0x474>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	4a73      	ldr	r2, [pc, #460]	; (8006c24 <HAL_RCC_OscConfig+0x474>)
 8006a58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a5e:	f7fc ffb3 	bl	80039c8 <HAL_GetTick>
 8006a62:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a64:	e008      	b.n	8006a78 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a66:	f7fc ffaf 	bl	80039c8 <HAL_GetTick>
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	1ad3      	subs	r3, r2, r3
 8006a70:	2b02      	cmp	r3, #2
 8006a72:	d901      	bls.n	8006a78 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006a74:	2303      	movs	r3, #3
 8006a76:	e10c      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a78:	4b6a      	ldr	r3, [pc, #424]	; (8006c24 <HAL_RCC_OscConfig+0x474>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d0f0      	beq.n	8006a66 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d106      	bne.n	8006a9a <HAL_RCC_OscConfig+0x2ea>
 8006a8c:	4b64      	ldr	r3, [pc, #400]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006a8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a90:	4a63      	ldr	r2, [pc, #396]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006a92:	f043 0301 	orr.w	r3, r3, #1
 8006a96:	6713      	str	r3, [r2, #112]	; 0x70
 8006a98:	e01c      	b.n	8006ad4 <HAL_RCC_OscConfig+0x324>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	689b      	ldr	r3, [r3, #8]
 8006a9e:	2b05      	cmp	r3, #5
 8006aa0:	d10c      	bne.n	8006abc <HAL_RCC_OscConfig+0x30c>
 8006aa2:	4b5f      	ldr	r3, [pc, #380]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006aa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aa6:	4a5e      	ldr	r2, [pc, #376]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006aa8:	f043 0304 	orr.w	r3, r3, #4
 8006aac:	6713      	str	r3, [r2, #112]	; 0x70
 8006aae:	4b5c      	ldr	r3, [pc, #368]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ab2:	4a5b      	ldr	r2, [pc, #364]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006ab4:	f043 0301 	orr.w	r3, r3, #1
 8006ab8:	6713      	str	r3, [r2, #112]	; 0x70
 8006aba:	e00b      	b.n	8006ad4 <HAL_RCC_OscConfig+0x324>
 8006abc:	4b58      	ldr	r3, [pc, #352]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006abe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ac0:	4a57      	ldr	r2, [pc, #348]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006ac2:	f023 0301 	bic.w	r3, r3, #1
 8006ac6:	6713      	str	r3, [r2, #112]	; 0x70
 8006ac8:	4b55      	ldr	r3, [pc, #340]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006acc:	4a54      	ldr	r2, [pc, #336]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006ace:	f023 0304 	bic.w	r3, r3, #4
 8006ad2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d015      	beq.n	8006b08 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006adc:	f7fc ff74 	bl	80039c8 <HAL_GetTick>
 8006ae0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ae2:	e00a      	b.n	8006afa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ae4:	f7fc ff70 	bl	80039c8 <HAL_GetTick>
 8006ae8:	4602      	mov	r2, r0
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	1ad3      	subs	r3, r2, r3
 8006aee:	f241 3288 	movw	r2, #5000	; 0x1388
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d901      	bls.n	8006afa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006af6:	2303      	movs	r3, #3
 8006af8:	e0cb      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006afa:	4b49      	ldr	r3, [pc, #292]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006afc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006afe:	f003 0302 	and.w	r3, r3, #2
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d0ee      	beq.n	8006ae4 <HAL_RCC_OscConfig+0x334>
 8006b06:	e014      	b.n	8006b32 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b08:	f7fc ff5e 	bl	80039c8 <HAL_GetTick>
 8006b0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b0e:	e00a      	b.n	8006b26 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b10:	f7fc ff5a 	bl	80039c8 <HAL_GetTick>
 8006b14:	4602      	mov	r2, r0
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	1ad3      	subs	r3, r2, r3
 8006b1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d901      	bls.n	8006b26 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006b22:	2303      	movs	r3, #3
 8006b24:	e0b5      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b26:	4b3e      	ldr	r3, [pc, #248]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b2a:	f003 0302 	and.w	r3, r3, #2
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d1ee      	bne.n	8006b10 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006b32:	7dfb      	ldrb	r3, [r7, #23]
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d105      	bne.n	8006b44 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b38:	4b39      	ldr	r3, [pc, #228]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b3c:	4a38      	ldr	r2, [pc, #224]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006b3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b42:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	699b      	ldr	r3, [r3, #24]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	f000 80a1 	beq.w	8006c90 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b4e:	4b34      	ldr	r3, [pc, #208]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	f003 030c 	and.w	r3, r3, #12
 8006b56:	2b08      	cmp	r3, #8
 8006b58:	d05c      	beq.n	8006c14 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	699b      	ldr	r3, [r3, #24]
 8006b5e:	2b02      	cmp	r3, #2
 8006b60:	d141      	bne.n	8006be6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b62:	4b31      	ldr	r3, [pc, #196]	; (8006c28 <HAL_RCC_OscConfig+0x478>)
 8006b64:	2200      	movs	r2, #0
 8006b66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b68:	f7fc ff2e 	bl	80039c8 <HAL_GetTick>
 8006b6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b6e:	e008      	b.n	8006b82 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b70:	f7fc ff2a 	bl	80039c8 <HAL_GetTick>
 8006b74:	4602      	mov	r2, r0
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	1ad3      	subs	r3, r2, r3
 8006b7a:	2b02      	cmp	r3, #2
 8006b7c:	d901      	bls.n	8006b82 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006b7e:	2303      	movs	r3, #3
 8006b80:	e087      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b82:	4b27      	ldr	r3, [pc, #156]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d1f0      	bne.n	8006b70 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	69da      	ldr	r2, [r3, #28]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6a1b      	ldr	r3, [r3, #32]
 8006b96:	431a      	orrs	r2, r3
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b9c:	019b      	lsls	r3, r3, #6
 8006b9e:	431a      	orrs	r2, r3
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ba4:	085b      	lsrs	r3, r3, #1
 8006ba6:	3b01      	subs	r3, #1
 8006ba8:	041b      	lsls	r3, r3, #16
 8006baa:	431a      	orrs	r2, r3
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bb0:	061b      	lsls	r3, r3, #24
 8006bb2:	491b      	ldr	r1, [pc, #108]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006bb8:	4b1b      	ldr	r3, [pc, #108]	; (8006c28 <HAL_RCC_OscConfig+0x478>)
 8006bba:	2201      	movs	r2, #1
 8006bbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bbe:	f7fc ff03 	bl	80039c8 <HAL_GetTick>
 8006bc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bc4:	e008      	b.n	8006bd8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bc6:	f7fc feff 	bl	80039c8 <HAL_GetTick>
 8006bca:	4602      	mov	r2, r0
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	1ad3      	subs	r3, r2, r3
 8006bd0:	2b02      	cmp	r3, #2
 8006bd2:	d901      	bls.n	8006bd8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006bd4:	2303      	movs	r3, #3
 8006bd6:	e05c      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bd8:	4b11      	ldr	r3, [pc, #68]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d0f0      	beq.n	8006bc6 <HAL_RCC_OscConfig+0x416>
 8006be4:	e054      	b.n	8006c90 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006be6:	4b10      	ldr	r3, [pc, #64]	; (8006c28 <HAL_RCC_OscConfig+0x478>)
 8006be8:	2200      	movs	r2, #0
 8006bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bec:	f7fc feec 	bl	80039c8 <HAL_GetTick>
 8006bf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bf2:	e008      	b.n	8006c06 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bf4:	f7fc fee8 	bl	80039c8 <HAL_GetTick>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	1ad3      	subs	r3, r2, r3
 8006bfe:	2b02      	cmp	r3, #2
 8006c00:	d901      	bls.n	8006c06 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006c02:	2303      	movs	r3, #3
 8006c04:	e045      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c06:	4b06      	ldr	r3, [pc, #24]	; (8006c20 <HAL_RCC_OscConfig+0x470>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d1f0      	bne.n	8006bf4 <HAL_RCC_OscConfig+0x444>
 8006c12:	e03d      	b.n	8006c90 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	699b      	ldr	r3, [r3, #24]
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	d107      	bne.n	8006c2c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	e038      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
 8006c20:	40023800 	.word	0x40023800
 8006c24:	40007000 	.word	0x40007000
 8006c28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006c2c:	4b1b      	ldr	r3, [pc, #108]	; (8006c9c <HAL_RCC_OscConfig+0x4ec>)
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	699b      	ldr	r3, [r3, #24]
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d028      	beq.n	8006c8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d121      	bne.n	8006c8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d11a      	bne.n	8006c8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006c5c:	4013      	ands	r3, r2
 8006c5e:	687a      	ldr	r2, [r7, #4]
 8006c60:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006c62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d111      	bne.n	8006c8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c72:	085b      	lsrs	r3, r3, #1
 8006c74:	3b01      	subs	r3, #1
 8006c76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d107      	bne.n	8006c8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d001      	beq.n	8006c90 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e000      	b.n	8006c92 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006c90:	2300      	movs	r3, #0
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3718      	adds	r7, #24
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}
 8006c9a:	bf00      	nop
 8006c9c:	40023800 	.word	0x40023800

08006ca0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b084      	sub	sp, #16
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d101      	bne.n	8006cb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	e0cc      	b.n	8006e4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006cb4:	4b68      	ldr	r3, [pc, #416]	; (8006e58 <HAL_RCC_ClockConfig+0x1b8>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f003 030f 	and.w	r3, r3, #15
 8006cbc:	683a      	ldr	r2, [r7, #0]
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d90c      	bls.n	8006cdc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cc2:	4b65      	ldr	r3, [pc, #404]	; (8006e58 <HAL_RCC_ClockConfig+0x1b8>)
 8006cc4:	683a      	ldr	r2, [r7, #0]
 8006cc6:	b2d2      	uxtb	r2, r2
 8006cc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cca:	4b63      	ldr	r3, [pc, #396]	; (8006e58 <HAL_RCC_ClockConfig+0x1b8>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f003 030f 	and.w	r3, r3, #15
 8006cd2:	683a      	ldr	r2, [r7, #0]
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d001      	beq.n	8006cdc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e0b8      	b.n	8006e4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f003 0302 	and.w	r3, r3, #2
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d020      	beq.n	8006d2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 0304 	and.w	r3, r3, #4
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d005      	beq.n	8006d00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006cf4:	4b59      	ldr	r3, [pc, #356]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	4a58      	ldr	r2, [pc, #352]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006cfa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006cfe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f003 0308 	and.w	r3, r3, #8
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d005      	beq.n	8006d18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d0c:	4b53      	ldr	r3, [pc, #332]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	4a52      	ldr	r2, [pc, #328]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006d12:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006d16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d18:	4b50      	ldr	r3, [pc, #320]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	494d      	ldr	r1, [pc, #308]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006d26:	4313      	orrs	r3, r2
 8006d28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f003 0301 	and.w	r3, r3, #1
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d044      	beq.n	8006dc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d107      	bne.n	8006d4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d3e:	4b47      	ldr	r3, [pc, #284]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d119      	bne.n	8006d7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e07f      	b.n	8006e4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	2b02      	cmp	r3, #2
 8006d54:	d003      	beq.n	8006d5e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d5a:	2b03      	cmp	r3, #3
 8006d5c:	d107      	bne.n	8006d6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d5e:	4b3f      	ldr	r3, [pc, #252]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d109      	bne.n	8006d7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e06f      	b.n	8006e4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d6e:	4b3b      	ldr	r3, [pc, #236]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 0302 	and.w	r3, r3, #2
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d101      	bne.n	8006d7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e067      	b.n	8006e4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d7e:	4b37      	ldr	r3, [pc, #220]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	f023 0203 	bic.w	r2, r3, #3
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	4934      	ldr	r1, [pc, #208]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d90:	f7fc fe1a 	bl	80039c8 <HAL_GetTick>
 8006d94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d96:	e00a      	b.n	8006dae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d98:	f7fc fe16 	bl	80039c8 <HAL_GetTick>
 8006d9c:	4602      	mov	r2, r0
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	1ad3      	subs	r3, r2, r3
 8006da2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d901      	bls.n	8006dae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006daa:	2303      	movs	r3, #3
 8006dac:	e04f      	b.n	8006e4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dae:	4b2b      	ldr	r3, [pc, #172]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	f003 020c 	and.w	r2, r3, #12
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	685b      	ldr	r3, [r3, #4]
 8006dba:	009b      	lsls	r3, r3, #2
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d1eb      	bne.n	8006d98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006dc0:	4b25      	ldr	r3, [pc, #148]	; (8006e58 <HAL_RCC_ClockConfig+0x1b8>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f003 030f 	and.w	r3, r3, #15
 8006dc8:	683a      	ldr	r2, [r7, #0]
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	d20c      	bcs.n	8006de8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006dce:	4b22      	ldr	r3, [pc, #136]	; (8006e58 <HAL_RCC_ClockConfig+0x1b8>)
 8006dd0:	683a      	ldr	r2, [r7, #0]
 8006dd2:	b2d2      	uxtb	r2, r2
 8006dd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dd6:	4b20      	ldr	r3, [pc, #128]	; (8006e58 <HAL_RCC_ClockConfig+0x1b8>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f003 030f 	and.w	r3, r3, #15
 8006dde:	683a      	ldr	r2, [r7, #0]
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d001      	beq.n	8006de8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	e032      	b.n	8006e4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 0304 	and.w	r3, r3, #4
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d008      	beq.n	8006e06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006df4:	4b19      	ldr	r3, [pc, #100]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	4916      	ldr	r1, [pc, #88]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006e02:	4313      	orrs	r3, r2
 8006e04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f003 0308 	and.w	r3, r3, #8
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d009      	beq.n	8006e26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e12:	4b12      	ldr	r3, [pc, #72]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	691b      	ldr	r3, [r3, #16]
 8006e1e:	00db      	lsls	r3, r3, #3
 8006e20:	490e      	ldr	r1, [pc, #56]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006e22:	4313      	orrs	r3, r2
 8006e24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006e26:	f000 f821 	bl	8006e6c <HAL_RCC_GetSysClockFreq>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	4b0b      	ldr	r3, [pc, #44]	; (8006e5c <HAL_RCC_ClockConfig+0x1bc>)
 8006e2e:	689b      	ldr	r3, [r3, #8]
 8006e30:	091b      	lsrs	r3, r3, #4
 8006e32:	f003 030f 	and.w	r3, r3, #15
 8006e36:	490a      	ldr	r1, [pc, #40]	; (8006e60 <HAL_RCC_ClockConfig+0x1c0>)
 8006e38:	5ccb      	ldrb	r3, [r1, r3]
 8006e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8006e3e:	4a09      	ldr	r2, [pc, #36]	; (8006e64 <HAL_RCC_ClockConfig+0x1c4>)
 8006e40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006e42:	4b09      	ldr	r3, [pc, #36]	; (8006e68 <HAL_RCC_ClockConfig+0x1c8>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4618      	mov	r0, r3
 8006e48:	f7fa fef2 	bl	8001c30 <HAL_InitTick>

  return HAL_OK;
 8006e4c:	2300      	movs	r3, #0
}
 8006e4e:	4618      	mov	r0, r3
 8006e50:	3710      	adds	r7, #16
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd80      	pop	{r7, pc}
 8006e56:	bf00      	nop
 8006e58:	40023c00 	.word	0x40023c00
 8006e5c:	40023800 	.word	0x40023800
 8006e60:	08009d60 	.word	0x08009d60
 8006e64:	20000000 	.word	0x20000000
 8006e68:	2000005c 	.word	0x2000005c

08006e6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e70:	b094      	sub	sp, #80	; 0x50
 8006e72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006e74:	2300      	movs	r3, #0
 8006e76:	647b      	str	r3, [r7, #68]	; 0x44
 8006e78:	2300      	movs	r3, #0
 8006e7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006e80:	2300      	movs	r3, #0
 8006e82:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e84:	4b79      	ldr	r3, [pc, #484]	; (800706c <HAL_RCC_GetSysClockFreq+0x200>)
 8006e86:	689b      	ldr	r3, [r3, #8]
 8006e88:	f003 030c 	and.w	r3, r3, #12
 8006e8c:	2b08      	cmp	r3, #8
 8006e8e:	d00d      	beq.n	8006eac <HAL_RCC_GetSysClockFreq+0x40>
 8006e90:	2b08      	cmp	r3, #8
 8006e92:	f200 80e1 	bhi.w	8007058 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d002      	beq.n	8006ea0 <HAL_RCC_GetSysClockFreq+0x34>
 8006e9a:	2b04      	cmp	r3, #4
 8006e9c:	d003      	beq.n	8006ea6 <HAL_RCC_GetSysClockFreq+0x3a>
 8006e9e:	e0db      	b.n	8007058 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ea0:	4b73      	ldr	r3, [pc, #460]	; (8007070 <HAL_RCC_GetSysClockFreq+0x204>)
 8006ea2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006ea4:	e0db      	b.n	800705e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006ea6:	4b73      	ldr	r3, [pc, #460]	; (8007074 <HAL_RCC_GetSysClockFreq+0x208>)
 8006ea8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006eaa:	e0d8      	b.n	800705e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006eac:	4b6f      	ldr	r3, [pc, #444]	; (800706c <HAL_RCC_GetSysClockFreq+0x200>)
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006eb4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006eb6:	4b6d      	ldr	r3, [pc, #436]	; (800706c <HAL_RCC_GetSysClockFreq+0x200>)
 8006eb8:	685b      	ldr	r3, [r3, #4]
 8006eba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d063      	beq.n	8006f8a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ec2:	4b6a      	ldr	r3, [pc, #424]	; (800706c <HAL_RCC_GetSysClockFreq+0x200>)
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	099b      	lsrs	r3, r3, #6
 8006ec8:	2200      	movs	r2, #0
 8006eca:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ecc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ed0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ed4:	633b      	str	r3, [r7, #48]	; 0x30
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	637b      	str	r3, [r7, #52]	; 0x34
 8006eda:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006ede:	4622      	mov	r2, r4
 8006ee0:	462b      	mov	r3, r5
 8006ee2:	f04f 0000 	mov.w	r0, #0
 8006ee6:	f04f 0100 	mov.w	r1, #0
 8006eea:	0159      	lsls	r1, r3, #5
 8006eec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ef0:	0150      	lsls	r0, r2, #5
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	4621      	mov	r1, r4
 8006ef8:	1a51      	subs	r1, r2, r1
 8006efa:	6139      	str	r1, [r7, #16]
 8006efc:	4629      	mov	r1, r5
 8006efe:	eb63 0301 	sbc.w	r3, r3, r1
 8006f02:	617b      	str	r3, [r7, #20]
 8006f04:	f04f 0200 	mov.w	r2, #0
 8006f08:	f04f 0300 	mov.w	r3, #0
 8006f0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f10:	4659      	mov	r1, fp
 8006f12:	018b      	lsls	r3, r1, #6
 8006f14:	4651      	mov	r1, sl
 8006f16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006f1a:	4651      	mov	r1, sl
 8006f1c:	018a      	lsls	r2, r1, #6
 8006f1e:	4651      	mov	r1, sl
 8006f20:	ebb2 0801 	subs.w	r8, r2, r1
 8006f24:	4659      	mov	r1, fp
 8006f26:	eb63 0901 	sbc.w	r9, r3, r1
 8006f2a:	f04f 0200 	mov.w	r2, #0
 8006f2e:	f04f 0300 	mov.w	r3, #0
 8006f32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006f3e:	4690      	mov	r8, r2
 8006f40:	4699      	mov	r9, r3
 8006f42:	4623      	mov	r3, r4
 8006f44:	eb18 0303 	adds.w	r3, r8, r3
 8006f48:	60bb      	str	r3, [r7, #8]
 8006f4a:	462b      	mov	r3, r5
 8006f4c:	eb49 0303 	adc.w	r3, r9, r3
 8006f50:	60fb      	str	r3, [r7, #12]
 8006f52:	f04f 0200 	mov.w	r2, #0
 8006f56:	f04f 0300 	mov.w	r3, #0
 8006f5a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006f5e:	4629      	mov	r1, r5
 8006f60:	024b      	lsls	r3, r1, #9
 8006f62:	4621      	mov	r1, r4
 8006f64:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006f68:	4621      	mov	r1, r4
 8006f6a:	024a      	lsls	r2, r1, #9
 8006f6c:	4610      	mov	r0, r2
 8006f6e:	4619      	mov	r1, r3
 8006f70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f72:	2200      	movs	r2, #0
 8006f74:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f76:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f78:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f7c:	f7f9 f93e 	bl	80001fc <__aeabi_uldivmod>
 8006f80:	4602      	mov	r2, r0
 8006f82:	460b      	mov	r3, r1
 8006f84:	4613      	mov	r3, r2
 8006f86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f88:	e058      	b.n	800703c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f8a:	4b38      	ldr	r3, [pc, #224]	; (800706c <HAL_RCC_GetSysClockFreq+0x200>)
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	099b      	lsrs	r3, r3, #6
 8006f90:	2200      	movs	r2, #0
 8006f92:	4618      	mov	r0, r3
 8006f94:	4611      	mov	r1, r2
 8006f96:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006f9a:	623b      	str	r3, [r7, #32]
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	627b      	str	r3, [r7, #36]	; 0x24
 8006fa0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006fa4:	4642      	mov	r2, r8
 8006fa6:	464b      	mov	r3, r9
 8006fa8:	f04f 0000 	mov.w	r0, #0
 8006fac:	f04f 0100 	mov.w	r1, #0
 8006fb0:	0159      	lsls	r1, r3, #5
 8006fb2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006fb6:	0150      	lsls	r0, r2, #5
 8006fb8:	4602      	mov	r2, r0
 8006fba:	460b      	mov	r3, r1
 8006fbc:	4641      	mov	r1, r8
 8006fbe:	ebb2 0a01 	subs.w	sl, r2, r1
 8006fc2:	4649      	mov	r1, r9
 8006fc4:	eb63 0b01 	sbc.w	fp, r3, r1
 8006fc8:	f04f 0200 	mov.w	r2, #0
 8006fcc:	f04f 0300 	mov.w	r3, #0
 8006fd0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006fd4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006fd8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006fdc:	ebb2 040a 	subs.w	r4, r2, sl
 8006fe0:	eb63 050b 	sbc.w	r5, r3, fp
 8006fe4:	f04f 0200 	mov.w	r2, #0
 8006fe8:	f04f 0300 	mov.w	r3, #0
 8006fec:	00eb      	lsls	r3, r5, #3
 8006fee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ff2:	00e2      	lsls	r2, r4, #3
 8006ff4:	4614      	mov	r4, r2
 8006ff6:	461d      	mov	r5, r3
 8006ff8:	4643      	mov	r3, r8
 8006ffa:	18e3      	adds	r3, r4, r3
 8006ffc:	603b      	str	r3, [r7, #0]
 8006ffe:	464b      	mov	r3, r9
 8007000:	eb45 0303 	adc.w	r3, r5, r3
 8007004:	607b      	str	r3, [r7, #4]
 8007006:	f04f 0200 	mov.w	r2, #0
 800700a:	f04f 0300 	mov.w	r3, #0
 800700e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007012:	4629      	mov	r1, r5
 8007014:	028b      	lsls	r3, r1, #10
 8007016:	4621      	mov	r1, r4
 8007018:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800701c:	4621      	mov	r1, r4
 800701e:	028a      	lsls	r2, r1, #10
 8007020:	4610      	mov	r0, r2
 8007022:	4619      	mov	r1, r3
 8007024:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007026:	2200      	movs	r2, #0
 8007028:	61bb      	str	r3, [r7, #24]
 800702a:	61fa      	str	r2, [r7, #28]
 800702c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007030:	f7f9 f8e4 	bl	80001fc <__aeabi_uldivmod>
 8007034:	4602      	mov	r2, r0
 8007036:	460b      	mov	r3, r1
 8007038:	4613      	mov	r3, r2
 800703a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800703c:	4b0b      	ldr	r3, [pc, #44]	; (800706c <HAL_RCC_GetSysClockFreq+0x200>)
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	0c1b      	lsrs	r3, r3, #16
 8007042:	f003 0303 	and.w	r3, r3, #3
 8007046:	3301      	adds	r3, #1
 8007048:	005b      	lsls	r3, r3, #1
 800704a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800704c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800704e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007050:	fbb2 f3f3 	udiv	r3, r2, r3
 8007054:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007056:	e002      	b.n	800705e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007058:	4b05      	ldr	r3, [pc, #20]	; (8007070 <HAL_RCC_GetSysClockFreq+0x204>)
 800705a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800705c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800705e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007060:	4618      	mov	r0, r3
 8007062:	3750      	adds	r7, #80	; 0x50
 8007064:	46bd      	mov	sp, r7
 8007066:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800706a:	bf00      	nop
 800706c:	40023800 	.word	0x40023800
 8007070:	00f42400 	.word	0x00f42400
 8007074:	007a1200 	.word	0x007a1200

08007078 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007078:	b480      	push	{r7}
 800707a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800707c:	4b03      	ldr	r3, [pc, #12]	; (800708c <HAL_RCC_GetHCLKFreq+0x14>)
 800707e:	681b      	ldr	r3, [r3, #0]
}
 8007080:	4618      	mov	r0, r3
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr
 800708a:	bf00      	nop
 800708c:	20000000 	.word	0x20000000

08007090 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007094:	f7ff fff0 	bl	8007078 <HAL_RCC_GetHCLKFreq>
 8007098:	4602      	mov	r2, r0
 800709a:	4b05      	ldr	r3, [pc, #20]	; (80070b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	0a9b      	lsrs	r3, r3, #10
 80070a0:	f003 0307 	and.w	r3, r3, #7
 80070a4:	4903      	ldr	r1, [pc, #12]	; (80070b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80070a6:	5ccb      	ldrb	r3, [r1, r3]
 80070a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	bd80      	pop	{r7, pc}
 80070b0:	40023800 	.word	0x40023800
 80070b4:	08009d70 	.word	0x08009d70

080070b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80070bc:	f7ff ffdc 	bl	8007078 <HAL_RCC_GetHCLKFreq>
 80070c0:	4602      	mov	r2, r0
 80070c2:	4b05      	ldr	r3, [pc, #20]	; (80070d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	0b5b      	lsrs	r3, r3, #13
 80070c8:	f003 0307 	and.w	r3, r3, #7
 80070cc:	4903      	ldr	r1, [pc, #12]	; (80070dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80070ce:	5ccb      	ldrb	r3, [r1, r3]
 80070d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	bd80      	pop	{r7, pc}
 80070d8:	40023800 	.word	0x40023800
 80070dc:	08009d70 	.word	0x08009d70

080070e0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b083      	sub	sp, #12
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
 80070e8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	220f      	movs	r2, #15
 80070ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80070f0:	4b12      	ldr	r3, [pc, #72]	; (800713c <HAL_RCC_GetClockConfig+0x5c>)
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	f003 0203 	and.w	r2, r3, #3
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80070fc:	4b0f      	ldr	r3, [pc, #60]	; (800713c <HAL_RCC_GetClockConfig+0x5c>)
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007108:	4b0c      	ldr	r3, [pc, #48]	; (800713c <HAL_RCC_GetClockConfig+0x5c>)
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007114:	4b09      	ldr	r3, [pc, #36]	; (800713c <HAL_RCC_GetClockConfig+0x5c>)
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	08db      	lsrs	r3, r3, #3
 800711a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007122:	4b07      	ldr	r3, [pc, #28]	; (8007140 <HAL_RCC_GetClockConfig+0x60>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f003 020f 	and.w	r2, r3, #15
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	601a      	str	r2, [r3, #0]
}
 800712e:	bf00      	nop
 8007130:	370c      	adds	r7, #12
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr
 800713a:	bf00      	nop
 800713c:	40023800 	.word	0x40023800
 8007140:	40023c00 	.word	0x40023c00

08007144 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b086      	sub	sp, #24
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800714c:	2300      	movs	r3, #0
 800714e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007150:	2300      	movs	r3, #0
 8007152:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f003 0301 	and.w	r3, r3, #1
 800715c:	2b00      	cmp	r3, #0
 800715e:	d10b      	bne.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007168:	2b00      	cmp	r3, #0
 800716a:	d105      	bne.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007174:	2b00      	cmp	r3, #0
 8007176:	d075      	beq.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007178:	4b91      	ldr	r3, [pc, #580]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800717a:	2200      	movs	r2, #0
 800717c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800717e:	f7fc fc23 	bl	80039c8 <HAL_GetTick>
 8007182:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007184:	e008      	b.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007186:	f7fc fc1f 	bl	80039c8 <HAL_GetTick>
 800718a:	4602      	mov	r2, r0
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	1ad3      	subs	r3, r2, r3
 8007190:	2b02      	cmp	r3, #2
 8007192:	d901      	bls.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007194:	2303      	movs	r3, #3
 8007196:	e189      	b.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007198:	4b8a      	ldr	r3, [pc, #552]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d1f0      	bne.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f003 0301 	and.w	r3, r3, #1
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d009      	beq.n	80071c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	019a      	lsls	r2, r3, #6
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	071b      	lsls	r3, r3, #28
 80071bc:	4981      	ldr	r1, [pc, #516]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071be:	4313      	orrs	r3, r2
 80071c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f003 0302 	and.w	r3, r3, #2
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d01f      	beq.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80071d0:	4b7c      	ldr	r3, [pc, #496]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80071d6:	0f1b      	lsrs	r3, r3, #28
 80071d8:	f003 0307 	and.w	r3, r3, #7
 80071dc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	019a      	lsls	r2, r3, #6
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	68db      	ldr	r3, [r3, #12]
 80071e8:	061b      	lsls	r3, r3, #24
 80071ea:	431a      	orrs	r2, r3
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	071b      	lsls	r3, r3, #28
 80071f0:	4974      	ldr	r1, [pc, #464]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071f2:	4313      	orrs	r3, r2
 80071f4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80071f8:	4b72      	ldr	r3, [pc, #456]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80071fe:	f023 021f 	bic.w	r2, r3, #31
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	69db      	ldr	r3, [r3, #28]
 8007206:	3b01      	subs	r3, #1
 8007208:	496e      	ldr	r1, [pc, #440]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800720a:	4313      	orrs	r3, r2
 800720c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007218:	2b00      	cmp	r3, #0
 800721a:	d00d      	beq.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	019a      	lsls	r2, r3, #6
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	68db      	ldr	r3, [r3, #12]
 8007226:	061b      	lsls	r3, r3, #24
 8007228:	431a      	orrs	r2, r3
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	071b      	lsls	r3, r3, #28
 8007230:	4964      	ldr	r1, [pc, #400]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007232:	4313      	orrs	r3, r2
 8007234:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007238:	4b61      	ldr	r3, [pc, #388]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800723a:	2201      	movs	r2, #1
 800723c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800723e:	f7fc fbc3 	bl	80039c8 <HAL_GetTick>
 8007242:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007244:	e008      	b.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007246:	f7fc fbbf 	bl	80039c8 <HAL_GetTick>
 800724a:	4602      	mov	r2, r0
 800724c:	697b      	ldr	r3, [r7, #20]
 800724e:	1ad3      	subs	r3, r2, r3
 8007250:	2b02      	cmp	r3, #2
 8007252:	d901      	bls.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007254:	2303      	movs	r3, #3
 8007256:	e129      	b.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007258:	4b5a      	ldr	r3, [pc, #360]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007260:	2b00      	cmp	r3, #0
 8007262:	d0f0      	beq.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f003 0304 	and.w	r3, r3, #4
 800726c:	2b00      	cmp	r3, #0
 800726e:	d105      	bne.n	800727c <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007278:	2b00      	cmp	r3, #0
 800727a:	d079      	beq.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800727c:	4b52      	ldr	r3, [pc, #328]	; (80073c8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800727e:	2200      	movs	r2, #0
 8007280:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007282:	f7fc fba1 	bl	80039c8 <HAL_GetTick>
 8007286:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007288:	e008      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800728a:	f7fc fb9d 	bl	80039c8 <HAL_GetTick>
 800728e:	4602      	mov	r2, r0
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	1ad3      	subs	r3, r2, r3
 8007294:	2b02      	cmp	r3, #2
 8007296:	d901      	bls.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007298:	2303      	movs	r3, #3
 800729a:	e107      	b.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800729c:	4b49      	ldr	r3, [pc, #292]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80072a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80072a8:	d0ef      	beq.n	800728a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f003 0304 	and.w	r3, r3, #4
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d020      	beq.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80072b6:	4b43      	ldr	r3, [pc, #268]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80072b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072bc:	0f1b      	lsrs	r3, r3, #28
 80072be:	f003 0307 	and.w	r3, r3, #7
 80072c2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	691b      	ldr	r3, [r3, #16]
 80072c8:	019a      	lsls	r2, r3, #6
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	695b      	ldr	r3, [r3, #20]
 80072ce:	061b      	lsls	r3, r3, #24
 80072d0:	431a      	orrs	r2, r3
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	071b      	lsls	r3, r3, #28
 80072d6:	493b      	ldr	r1, [pc, #236]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80072d8:	4313      	orrs	r3, r2
 80072da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80072de:	4b39      	ldr	r3, [pc, #228]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80072e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80072e4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6a1b      	ldr	r3, [r3, #32]
 80072ec:	3b01      	subs	r3, #1
 80072ee:	021b      	lsls	r3, r3, #8
 80072f0:	4934      	ldr	r1, [pc, #208]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80072f2:	4313      	orrs	r3, r2
 80072f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f003 0308 	and.w	r3, r3, #8
 8007300:	2b00      	cmp	r3, #0
 8007302:	d01e      	beq.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007304:	4b2f      	ldr	r3, [pc, #188]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007306:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800730a:	0e1b      	lsrs	r3, r3, #24
 800730c:	f003 030f 	and.w	r3, r3, #15
 8007310:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	691b      	ldr	r3, [r3, #16]
 8007316:	019a      	lsls	r2, r3, #6
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	061b      	lsls	r3, r3, #24
 800731c:	431a      	orrs	r2, r3
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	699b      	ldr	r3, [r3, #24]
 8007322:	071b      	lsls	r3, r3, #28
 8007324:	4927      	ldr	r1, [pc, #156]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007326:	4313      	orrs	r3, r2
 8007328:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800732c:	4b25      	ldr	r3, [pc, #148]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800732e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007332:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800733a:	4922      	ldr	r1, [pc, #136]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800733c:	4313      	orrs	r3, r2
 800733e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007342:	4b21      	ldr	r3, [pc, #132]	; (80073c8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007344:	2201      	movs	r2, #1
 8007346:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007348:	f7fc fb3e 	bl	80039c8 <HAL_GetTick>
 800734c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800734e:	e008      	b.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007350:	f7fc fb3a 	bl	80039c8 <HAL_GetTick>
 8007354:	4602      	mov	r2, r0
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	1ad3      	subs	r3, r2, r3
 800735a:	2b02      	cmp	r3, #2
 800735c:	d901      	bls.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800735e:	2303      	movs	r3, #3
 8007360:	e0a4      	b.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007362:	4b18      	ldr	r3, [pc, #96]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800736a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800736e:	d1ef      	bne.n	8007350 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f003 0320 	and.w	r3, r3, #32
 8007378:	2b00      	cmp	r3, #0
 800737a:	f000 808b 	beq.w	8007494 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800737e:	2300      	movs	r3, #0
 8007380:	60fb      	str	r3, [r7, #12]
 8007382:	4b10      	ldr	r3, [pc, #64]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007386:	4a0f      	ldr	r2, [pc, #60]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007388:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800738c:	6413      	str	r3, [r2, #64]	; 0x40
 800738e:	4b0d      	ldr	r3, [pc, #52]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007392:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007396:	60fb      	str	r3, [r7, #12]
 8007398:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800739a:	4b0c      	ldr	r3, [pc, #48]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a0b      	ldr	r2, [pc, #44]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80073a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073a4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80073a6:	f7fc fb0f 	bl	80039c8 <HAL_GetTick>
 80073aa:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80073ac:	e010      	b.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80073ae:	f7fc fb0b 	bl	80039c8 <HAL_GetTick>
 80073b2:	4602      	mov	r2, r0
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	1ad3      	subs	r3, r2, r3
 80073b8:	2b02      	cmp	r3, #2
 80073ba:	d909      	bls.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80073bc:	2303      	movs	r3, #3
 80073be:	e075      	b.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x368>
 80073c0:	42470068 	.word	0x42470068
 80073c4:	40023800 	.word	0x40023800
 80073c8:	42470070 	.word	0x42470070
 80073cc:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80073d0:	4b38      	ldr	r3, [pc, #224]	; (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d0e8      	beq.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80073dc:	4b36      	ldr	r3, [pc, #216]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80073de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073e4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d02f      	beq.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x308>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073f4:	693a      	ldr	r2, [r7, #16]
 80073f6:	429a      	cmp	r2, r3
 80073f8:	d028      	beq.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80073fa:	4b2f      	ldr	r3, [pc, #188]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80073fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007402:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007404:	4b2d      	ldr	r3, [pc, #180]	; (80074bc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007406:	2201      	movs	r2, #1
 8007408:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800740a:	4b2c      	ldr	r3, [pc, #176]	; (80074bc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800740c:	2200      	movs	r2, #0
 800740e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007410:	4a29      	ldr	r2, [pc, #164]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007412:	693b      	ldr	r3, [r7, #16]
 8007414:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007416:	4b28      	ldr	r3, [pc, #160]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800741a:	f003 0301 	and.w	r3, r3, #1
 800741e:	2b01      	cmp	r3, #1
 8007420:	d114      	bne.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007422:	f7fc fad1 	bl	80039c8 <HAL_GetTick>
 8007426:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007428:	e00a      	b.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800742a:	f7fc facd 	bl	80039c8 <HAL_GetTick>
 800742e:	4602      	mov	r2, r0
 8007430:	697b      	ldr	r3, [r7, #20]
 8007432:	1ad3      	subs	r3, r2, r3
 8007434:	f241 3288 	movw	r2, #5000	; 0x1388
 8007438:	4293      	cmp	r3, r2
 800743a:	d901      	bls.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800743c:	2303      	movs	r3, #3
 800743e:	e035      	b.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007440:	4b1d      	ldr	r3, [pc, #116]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007442:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007444:	f003 0302 	and.w	r3, r3, #2
 8007448:	2b00      	cmp	r3, #0
 800744a:	d0ee      	beq.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007450:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007454:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007458:	d10d      	bne.n	8007476 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800745a:	4b17      	ldr	r3, [pc, #92]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800745c:	689b      	ldr	r3, [r3, #8]
 800745e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007466:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800746a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800746e:	4912      	ldr	r1, [pc, #72]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007470:	4313      	orrs	r3, r2
 8007472:	608b      	str	r3, [r1, #8]
 8007474:	e005      	b.n	8007482 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8007476:	4b10      	ldr	r3, [pc, #64]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	4a0f      	ldr	r2, [pc, #60]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800747c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007480:	6093      	str	r3, [r2, #8]
 8007482:	4b0d      	ldr	r3, [pc, #52]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007484:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800748a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800748e:	490a      	ldr	r1, [pc, #40]	; (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007490:	4313      	orrs	r3, r2
 8007492:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f003 0310 	and.w	r3, r3, #16
 800749c:	2b00      	cmp	r3, #0
 800749e:	d004      	beq.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80074a6:	4b06      	ldr	r3, [pc, #24]	; (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80074a8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80074aa:	2300      	movs	r3, #0
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	3718      	adds	r7, #24
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}
 80074b4:	40007000 	.word	0x40007000
 80074b8:	40023800 	.word	0x40023800
 80074bc:	42470e40 	.word	0x42470e40
 80074c0:	424711e0 	.word	0x424711e0

080074c4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b082      	sub	sp, #8
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d101      	bne.n	80074d8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	e025      	b.n	8007524 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80074de:	b2db      	uxtb	r3, r3
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d106      	bne.n	80074f2 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2200      	movs	r2, #0
 80074e8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f7fa fb95 	bl	8001c1c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2202      	movs	r2, #2
 80074f6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	3304      	adds	r3, #4
 8007502:	4619      	mov	r1, r3
 8007504:	4610      	mov	r0, r2
 8007506:	f001 fe91 	bl	800922c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6818      	ldr	r0, [r3, #0]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	685b      	ldr	r3, [r3, #4]
 8007512:	461a      	mov	r2, r3
 8007514:	6839      	ldr	r1, [r7, #0]
 8007516:	f001 fee6 	bl	80092e6 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2201      	movs	r2, #1
 800751e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007522:	2300      	movs	r3, #0
}
 8007524:	4618      	mov	r0, r3
 8007526:	3708      	adds	r7, #8
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b086      	sub	sp, #24
 8007530:	af00      	add	r7, sp, #0
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	60b9      	str	r1, [r7, #8]
 8007536:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800753e:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8007540:	7dfb      	ldrb	r3, [r7, #23]
 8007542:	2b02      	cmp	r3, #2
 8007544:	d101      	bne.n	800754a <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8007546:	2302      	movs	r3, #2
 8007548:	e021      	b.n	800758e <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800754a:	7dfb      	ldrb	r3, [r7, #23]
 800754c:	2b01      	cmp	r3, #1
 800754e:	d002      	beq.n	8007556 <HAL_SDRAM_SendCommand+0x2a>
 8007550:	7dfb      	ldrb	r3, [r7, #23]
 8007552:	2b05      	cmp	r3, #5
 8007554:	d118      	bne.n	8007588 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2202      	movs	r2, #2
 800755a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	687a      	ldr	r2, [r7, #4]
 8007564:	68b9      	ldr	r1, [r7, #8]
 8007566:	4618      	mov	r0, r3
 8007568:	f001 ff26 	bl	80093b8 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	2b02      	cmp	r3, #2
 8007572:	d104      	bne.n	800757e <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	2205      	movs	r2, #5
 8007578:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800757c:	e006      	b.n	800758c <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	2201      	movs	r2, #1
 8007582:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007586:	e001      	b.n	800758c <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8007588:	2301      	movs	r3, #1
 800758a:	e000      	b.n	800758e <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800758c:	2300      	movs	r3, #0
}
 800758e:	4618      	mov	r0, r3
 8007590:	3718      	adds	r7, #24
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}

08007596 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8007596:	b580      	push	{r7, lr}
 8007598:	b082      	sub	sp, #8
 800759a:	af00      	add	r7, sp, #0
 800759c:	6078      	str	r0, [r7, #4]
 800759e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	2b02      	cmp	r3, #2
 80075aa:	d101      	bne.n	80075b0 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80075ac:	2302      	movs	r3, #2
 80075ae:	e016      	b.n	80075de <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80075b6:	b2db      	uxtb	r3, r3
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d10f      	bne.n	80075dc <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2202      	movs	r2, #2
 80075c0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	6839      	ldr	r1, [r7, #0]
 80075ca:	4618      	mov	r0, r3
 80075cc:	f001 ff31 	bl	8009432 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80075d8:	2300      	movs	r3, #0
 80075da:	e000      	b.n	80075de <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 80075dc:	2301      	movs	r3, #1
}
 80075de:	4618      	mov	r0, r3
 80075e0:	3708      	adds	r7, #8
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}

080075e6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80075e6:	b580      	push	{r7, lr}
 80075e8:	b082      	sub	sp, #8
 80075ea:	af00      	add	r7, sp, #0
 80075ec:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d101      	bne.n	80075f8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	e07b      	b.n	80076f0 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d108      	bne.n	8007612 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	685b      	ldr	r3, [r3, #4]
 8007604:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007608:	d009      	beq.n	800761e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2200      	movs	r2, #0
 800760e:	61da      	str	r2, [r3, #28]
 8007610:	e005      	b.n	800761e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2200      	movs	r2, #0
 8007616:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2200      	movs	r2, #0
 800761c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2200      	movs	r2, #0
 8007622:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800762a:	b2db      	uxtb	r3, r3
 800762c:	2b00      	cmp	r3, #0
 800762e:	d106      	bne.n	800763e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2200      	movs	r2, #0
 8007634:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f7fa f8bb 	bl	80017b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2202      	movs	r2, #2
 8007642:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	681a      	ldr	r2, [r3, #0]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007654:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007666:	431a      	orrs	r2, r3
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	68db      	ldr	r3, [r3, #12]
 800766c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007670:	431a      	orrs	r2, r3
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	691b      	ldr	r3, [r3, #16]
 8007676:	f003 0302 	and.w	r3, r3, #2
 800767a:	431a      	orrs	r2, r3
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	695b      	ldr	r3, [r3, #20]
 8007680:	f003 0301 	and.w	r3, r3, #1
 8007684:	431a      	orrs	r2, r3
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	699b      	ldr	r3, [r3, #24]
 800768a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800768e:	431a      	orrs	r2, r3
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	69db      	ldr	r3, [r3, #28]
 8007694:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007698:	431a      	orrs	r2, r3
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6a1b      	ldr	r3, [r3, #32]
 800769e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076a2:	ea42 0103 	orr.w	r1, r2, r3
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076aa:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	430a      	orrs	r2, r1
 80076b4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	699b      	ldr	r3, [r3, #24]
 80076ba:	0c1b      	lsrs	r3, r3, #16
 80076bc:	f003 0104 	and.w	r1, r3, #4
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076c4:	f003 0210 	and.w	r2, r3, #16
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	430a      	orrs	r2, r1
 80076ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	69da      	ldr	r2, [r3, #28]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80076de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2201      	movs	r2, #1
 80076ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80076ee:	2300      	movs	r3, #0
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3708      	adds	r7, #8
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}

080076f8 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b082      	sub	sp, #8
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d101      	bne.n	800770a <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8007706:	2301      	movs	r3, #1
 8007708:	e01a      	b.n	8007740 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2202      	movs	r2, #2
 800770e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	681a      	ldr	r2, [r3, #0]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007720:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f7fa f8e6 	bl	80018f4 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2200      	movs	r2, #0
 8007732:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2200      	movs	r2, #0
 800773a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800773e:	2300      	movs	r3, #0
}
 8007740:	4618      	mov	r0, r3
 8007742:	3708      	adds	r7, #8
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}

08007748 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b088      	sub	sp, #32
 800774c:	af00      	add	r7, sp, #0
 800774e:	60f8      	str	r0, [r7, #12]
 8007750:	60b9      	str	r1, [r7, #8]
 8007752:	603b      	str	r3, [r7, #0]
 8007754:	4613      	mov	r3, r2
 8007756:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007758:	2300      	movs	r3, #0
 800775a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007762:	2b01      	cmp	r3, #1
 8007764:	d101      	bne.n	800776a <HAL_SPI_Transmit+0x22>
 8007766:	2302      	movs	r3, #2
 8007768:	e126      	b.n	80079b8 <HAL_SPI_Transmit+0x270>
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2201      	movs	r2, #1
 800776e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007772:	f7fc f929 	bl	80039c8 <HAL_GetTick>
 8007776:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007778:	88fb      	ldrh	r3, [r7, #6]
 800777a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007782:	b2db      	uxtb	r3, r3
 8007784:	2b01      	cmp	r3, #1
 8007786:	d002      	beq.n	800778e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007788:	2302      	movs	r3, #2
 800778a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800778c:	e10b      	b.n	80079a6 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d002      	beq.n	800779a <HAL_SPI_Transmit+0x52>
 8007794:	88fb      	ldrh	r3, [r7, #6]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d102      	bne.n	80077a0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800779a:	2301      	movs	r3, #1
 800779c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800779e:	e102      	b.n	80079a6 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2203      	movs	r2, #3
 80077a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2200      	movs	r2, #0
 80077ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	68ba      	ldr	r2, [r7, #8]
 80077b2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	88fa      	ldrh	r2, [r7, #6]
 80077b8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	88fa      	ldrh	r2, [r7, #6]
 80077be:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	2200      	movs	r2, #0
 80077c4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2200      	movs	r2, #0
 80077ca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2200      	movs	r2, #0
 80077d0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2200      	movs	r2, #0
 80077d6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2200      	movs	r2, #0
 80077dc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077e6:	d10f      	bne.n	8007808 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	681a      	ldr	r2, [r3, #0]
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077f6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	681a      	ldr	r2, [r3, #0]
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007806:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007812:	2b40      	cmp	r3, #64	; 0x40
 8007814:	d007      	beq.n	8007826 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	681a      	ldr	r2, [r3, #0]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007824:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	68db      	ldr	r3, [r3, #12]
 800782a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800782e:	d14b      	bne.n	80078c8 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d002      	beq.n	800783e <HAL_SPI_Transmit+0xf6>
 8007838:	8afb      	ldrh	r3, [r7, #22]
 800783a:	2b01      	cmp	r3, #1
 800783c:	d13e      	bne.n	80078bc <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007842:	881a      	ldrh	r2, [r3, #0]
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800784e:	1c9a      	adds	r2, r3, #2
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007858:	b29b      	uxth	r3, r3
 800785a:	3b01      	subs	r3, #1
 800785c:	b29a      	uxth	r2, r3
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007862:	e02b      	b.n	80078bc <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	689b      	ldr	r3, [r3, #8]
 800786a:	f003 0302 	and.w	r3, r3, #2
 800786e:	2b02      	cmp	r3, #2
 8007870:	d112      	bne.n	8007898 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007876:	881a      	ldrh	r2, [r3, #0]
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007882:	1c9a      	adds	r2, r3, #2
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800788c:	b29b      	uxth	r3, r3
 800788e:	3b01      	subs	r3, #1
 8007890:	b29a      	uxth	r2, r3
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	86da      	strh	r2, [r3, #54]	; 0x36
 8007896:	e011      	b.n	80078bc <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007898:	f7fc f896 	bl	80039c8 <HAL_GetTick>
 800789c:	4602      	mov	r2, r0
 800789e:	69bb      	ldr	r3, [r7, #24]
 80078a0:	1ad3      	subs	r3, r2, r3
 80078a2:	683a      	ldr	r2, [r7, #0]
 80078a4:	429a      	cmp	r2, r3
 80078a6:	d803      	bhi.n	80078b0 <HAL_SPI_Transmit+0x168>
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078ae:	d102      	bne.n	80078b6 <HAL_SPI_Transmit+0x16e>
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d102      	bne.n	80078bc <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80078b6:	2303      	movs	r3, #3
 80078b8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80078ba:	e074      	b.n	80079a6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d1ce      	bne.n	8007864 <HAL_SPI_Transmit+0x11c>
 80078c6:	e04c      	b.n	8007962 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d002      	beq.n	80078d6 <HAL_SPI_Transmit+0x18e>
 80078d0:	8afb      	ldrh	r3, [r7, #22]
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d140      	bne.n	8007958 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	330c      	adds	r3, #12
 80078e0:	7812      	ldrb	r2, [r2, #0]
 80078e2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078e8:	1c5a      	adds	r2, r3, #1
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078f2:	b29b      	uxth	r3, r3
 80078f4:	3b01      	subs	r3, #1
 80078f6:	b29a      	uxth	r2, r3
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80078fc:	e02c      	b.n	8007958 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	f003 0302 	and.w	r3, r3, #2
 8007908:	2b02      	cmp	r3, #2
 800790a:	d113      	bne.n	8007934 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	330c      	adds	r3, #12
 8007916:	7812      	ldrb	r2, [r2, #0]
 8007918:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800791e:	1c5a      	adds	r2, r3, #1
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007928:	b29b      	uxth	r3, r3
 800792a:	3b01      	subs	r3, #1
 800792c:	b29a      	uxth	r2, r3
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	86da      	strh	r2, [r3, #54]	; 0x36
 8007932:	e011      	b.n	8007958 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007934:	f7fc f848 	bl	80039c8 <HAL_GetTick>
 8007938:	4602      	mov	r2, r0
 800793a:	69bb      	ldr	r3, [r7, #24]
 800793c:	1ad3      	subs	r3, r2, r3
 800793e:	683a      	ldr	r2, [r7, #0]
 8007940:	429a      	cmp	r2, r3
 8007942:	d803      	bhi.n	800794c <HAL_SPI_Transmit+0x204>
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800794a:	d102      	bne.n	8007952 <HAL_SPI_Transmit+0x20a>
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d102      	bne.n	8007958 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007952:	2303      	movs	r3, #3
 8007954:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007956:	e026      	b.n	80079a6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800795c:	b29b      	uxth	r3, r3
 800795e:	2b00      	cmp	r3, #0
 8007960:	d1cd      	bne.n	80078fe <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007962:	69ba      	ldr	r2, [r7, #24]
 8007964:	6839      	ldr	r1, [r7, #0]
 8007966:	68f8      	ldr	r0, [r7, #12]
 8007968:	f000 fbda 	bl	8008120 <SPI_EndRxTxTransaction>
 800796c:	4603      	mov	r3, r0
 800796e:	2b00      	cmp	r3, #0
 8007970:	d002      	beq.n	8007978 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2220      	movs	r2, #32
 8007976:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d10a      	bne.n	8007996 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007980:	2300      	movs	r3, #0
 8007982:	613b      	str	r3, [r7, #16]
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	68db      	ldr	r3, [r3, #12]
 800798a:	613b      	str	r3, [r7, #16]
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	689b      	ldr	r3, [r3, #8]
 8007992:	613b      	str	r3, [r7, #16]
 8007994:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800799a:	2b00      	cmp	r3, #0
 800799c:	d002      	beq.n	80079a4 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	77fb      	strb	r3, [r7, #31]
 80079a2:	e000      	b.n	80079a6 <HAL_SPI_Transmit+0x25e>
  }

error:
 80079a4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2201      	movs	r2, #1
 80079aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	2200      	movs	r2, #0
 80079b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80079b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3720      	adds	r7, #32
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}

080079c0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b088      	sub	sp, #32
 80079c4:	af02      	add	r7, sp, #8
 80079c6:	60f8      	str	r0, [r7, #12]
 80079c8:	60b9      	str	r1, [r7, #8]
 80079ca:	603b      	str	r3, [r7, #0]
 80079cc:	4613      	mov	r3, r2
 80079ce:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80079d0:	2300      	movs	r3, #0
 80079d2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079dc:	d112      	bne.n	8007a04 <HAL_SPI_Receive+0x44>
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	689b      	ldr	r3, [r3, #8]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d10e      	bne.n	8007a04 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2204      	movs	r2, #4
 80079ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80079ee:	88fa      	ldrh	r2, [r7, #6]
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	9300      	str	r3, [sp, #0]
 80079f4:	4613      	mov	r3, r2
 80079f6:	68ba      	ldr	r2, [r7, #8]
 80079f8:	68b9      	ldr	r1, [r7, #8]
 80079fa:	68f8      	ldr	r0, [r7, #12]
 80079fc:	f000 f8f1 	bl	8007be2 <HAL_SPI_TransmitReceive>
 8007a00:	4603      	mov	r3, r0
 8007a02:	e0ea      	b.n	8007bda <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d101      	bne.n	8007a12 <HAL_SPI_Receive+0x52>
 8007a0e:	2302      	movs	r3, #2
 8007a10:	e0e3      	b.n	8007bda <HAL_SPI_Receive+0x21a>
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2201      	movs	r2, #1
 8007a16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a1a:	f7fb ffd5 	bl	80039c8 <HAL_GetTick>
 8007a1e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d002      	beq.n	8007a32 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007a2c:	2302      	movs	r3, #2
 8007a2e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007a30:	e0ca      	b.n	8007bc8 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d002      	beq.n	8007a3e <HAL_SPI_Receive+0x7e>
 8007a38:	88fb      	ldrh	r3, [r7, #6]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d102      	bne.n	8007a44 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007a42:	e0c1      	b.n	8007bc8 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2204      	movs	r2, #4
 8007a48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	68ba      	ldr	r2, [r7, #8]
 8007a56:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	88fa      	ldrh	r2, [r7, #6]
 8007a5c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	88fa      	ldrh	r2, [r7, #6]
 8007a62:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2200      	movs	r2, #0
 8007a68:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2200      	movs	r2, #0
 8007a74:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	689b      	ldr	r3, [r3, #8]
 8007a86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a8a:	d10f      	bne.n	8007aac <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	681a      	ldr	r2, [r3, #0]
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a9a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007aaa:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ab6:	2b40      	cmp	r3, #64	; 0x40
 8007ab8:	d007      	beq.n	8007aca <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ac8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	68db      	ldr	r3, [r3, #12]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d162      	bne.n	8007b98 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007ad2:	e02e      	b.n	8007b32 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	689b      	ldr	r3, [r3, #8]
 8007ada:	f003 0301 	and.w	r3, r3, #1
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d115      	bne.n	8007b0e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f103 020c 	add.w	r2, r3, #12
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aee:	7812      	ldrb	r2, [r2, #0]
 8007af0:	b2d2      	uxtb	r2, r2
 8007af2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007af8:	1c5a      	adds	r2, r3, #1
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b02:	b29b      	uxth	r3, r3
 8007b04:	3b01      	subs	r3, #1
 8007b06:	b29a      	uxth	r2, r3
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b0c:	e011      	b.n	8007b32 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b0e:	f7fb ff5b 	bl	80039c8 <HAL_GetTick>
 8007b12:	4602      	mov	r2, r0
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	1ad3      	subs	r3, r2, r3
 8007b18:	683a      	ldr	r2, [r7, #0]
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d803      	bhi.n	8007b26 <HAL_SPI_Receive+0x166>
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b24:	d102      	bne.n	8007b2c <HAL_SPI_Receive+0x16c>
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d102      	bne.n	8007b32 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8007b2c:	2303      	movs	r3, #3
 8007b2e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007b30:	e04a      	b.n	8007bc8 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d1cb      	bne.n	8007ad4 <HAL_SPI_Receive+0x114>
 8007b3c:	e031      	b.n	8007ba2 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	689b      	ldr	r3, [r3, #8]
 8007b44:	f003 0301 	and.w	r3, r3, #1
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d113      	bne.n	8007b74 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	68da      	ldr	r2, [r3, #12]
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b56:	b292      	uxth	r2, r2
 8007b58:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b5e:	1c9a      	adds	r2, r3, #2
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	3b01      	subs	r3, #1
 8007b6c:	b29a      	uxth	r2, r3
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b72:	e011      	b.n	8007b98 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b74:	f7fb ff28 	bl	80039c8 <HAL_GetTick>
 8007b78:	4602      	mov	r2, r0
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	1ad3      	subs	r3, r2, r3
 8007b7e:	683a      	ldr	r2, [r7, #0]
 8007b80:	429a      	cmp	r2, r3
 8007b82:	d803      	bhi.n	8007b8c <HAL_SPI_Receive+0x1cc>
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b8a:	d102      	bne.n	8007b92 <HAL_SPI_Receive+0x1d2>
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d102      	bne.n	8007b98 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8007b92:	2303      	movs	r3, #3
 8007b94:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007b96:	e017      	b.n	8007bc8 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d1cd      	bne.n	8007b3e <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ba2:	693a      	ldr	r2, [r7, #16]
 8007ba4:	6839      	ldr	r1, [r7, #0]
 8007ba6:	68f8      	ldr	r0, [r7, #12]
 8007ba8:	f000 fa54 	bl	8008054 <SPI_EndRxTransaction>
 8007bac:	4603      	mov	r3, r0
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d002      	beq.n	8007bb8 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	2220      	movs	r2, #32
 8007bb6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d002      	beq.n	8007bc6 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	75fb      	strb	r3, [r7, #23]
 8007bc4:	e000      	b.n	8007bc8 <HAL_SPI_Receive+0x208>
  }

error :
 8007bc6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007bd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3718      	adds	r7, #24
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}

08007be2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007be2:	b580      	push	{r7, lr}
 8007be4:	b08c      	sub	sp, #48	; 0x30
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	60f8      	str	r0, [r7, #12]
 8007bea:	60b9      	str	r1, [r7, #8]
 8007bec:	607a      	str	r2, [r7, #4]
 8007bee:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	d101      	bne.n	8007c08 <HAL_SPI_TransmitReceive+0x26>
 8007c04:	2302      	movs	r3, #2
 8007c06:	e18a      	b.n	8007f1e <HAL_SPI_TransmitReceive+0x33c>
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c10:	f7fb feda 	bl	80039c8 <HAL_GetTick>
 8007c14:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c1c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007c26:	887b      	ldrh	r3, [r7, #2]
 8007c28:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007c2a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d00f      	beq.n	8007c52 <HAL_SPI_TransmitReceive+0x70>
 8007c32:	69fb      	ldr	r3, [r7, #28]
 8007c34:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c38:	d107      	bne.n	8007c4a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	689b      	ldr	r3, [r3, #8]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d103      	bne.n	8007c4a <HAL_SPI_TransmitReceive+0x68>
 8007c42:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c46:	2b04      	cmp	r3, #4
 8007c48:	d003      	beq.n	8007c52 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007c4a:	2302      	movs	r3, #2
 8007c4c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007c50:	e15b      	b.n	8007f0a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d005      	beq.n	8007c64 <HAL_SPI_TransmitReceive+0x82>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d002      	beq.n	8007c64 <HAL_SPI_TransmitReceive+0x82>
 8007c5e:	887b      	ldrh	r3, [r7, #2]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d103      	bne.n	8007c6c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007c64:	2301      	movs	r3, #1
 8007c66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007c6a:	e14e      	b.n	8007f0a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c72:	b2db      	uxtb	r3, r3
 8007c74:	2b04      	cmp	r3, #4
 8007c76:	d003      	beq.n	8007c80 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2205      	movs	r2, #5
 8007c7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2200      	movs	r2, #0
 8007c84:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	687a      	ldr	r2, [r7, #4]
 8007c8a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	887a      	ldrh	r2, [r7, #2]
 8007c90:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	887a      	ldrh	r2, [r7, #2]
 8007c96:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	68ba      	ldr	r2, [r7, #8]
 8007c9c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	887a      	ldrh	r2, [r7, #2]
 8007ca2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	887a      	ldrh	r2, [r7, #2]
 8007ca8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2200      	movs	r2, #0
 8007cae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cc0:	2b40      	cmp	r3, #64	; 0x40
 8007cc2:	d007      	beq.n	8007cd4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007cd2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007cdc:	d178      	bne.n	8007dd0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d002      	beq.n	8007cec <HAL_SPI_TransmitReceive+0x10a>
 8007ce6:	8b7b      	ldrh	r3, [r7, #26]
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d166      	bne.n	8007dba <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cf0:	881a      	ldrh	r2, [r3, #0]
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cfc:	1c9a      	adds	r2, r3, #2
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	3b01      	subs	r3, #1
 8007d0a:	b29a      	uxth	r2, r3
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d10:	e053      	b.n	8007dba <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	689b      	ldr	r3, [r3, #8]
 8007d18:	f003 0302 	and.w	r3, r3, #2
 8007d1c:	2b02      	cmp	r3, #2
 8007d1e:	d11b      	bne.n	8007d58 <HAL_SPI_TransmitReceive+0x176>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d24:	b29b      	uxth	r3, r3
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d016      	beq.n	8007d58 <HAL_SPI_TransmitReceive+0x176>
 8007d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d113      	bne.n	8007d58 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d34:	881a      	ldrh	r2, [r3, #0]
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d40:	1c9a      	adds	r2, r3, #2
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d4a:	b29b      	uxth	r3, r3
 8007d4c:	3b01      	subs	r3, #1
 8007d4e:	b29a      	uxth	r2, r3
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d54:	2300      	movs	r3, #0
 8007d56:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	689b      	ldr	r3, [r3, #8]
 8007d5e:	f003 0301 	and.w	r3, r3, #1
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	d119      	bne.n	8007d9a <HAL_SPI_TransmitReceive+0x1b8>
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d6a:	b29b      	uxth	r3, r3
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d014      	beq.n	8007d9a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68da      	ldr	r2, [r3, #12]
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d7a:	b292      	uxth	r2, r2
 8007d7c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d82:	1c9a      	adds	r2, r3, #2
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	3b01      	subs	r3, #1
 8007d90:	b29a      	uxth	r2, r3
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d96:	2301      	movs	r3, #1
 8007d98:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007d9a:	f7fb fe15 	bl	80039c8 <HAL_GetTick>
 8007d9e:	4602      	mov	r2, r0
 8007da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007da2:	1ad3      	subs	r3, r2, r3
 8007da4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007da6:	429a      	cmp	r2, r3
 8007da8:	d807      	bhi.n	8007dba <HAL_SPI_TransmitReceive+0x1d8>
 8007daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db0:	d003      	beq.n	8007dba <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007db2:	2303      	movs	r3, #3
 8007db4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007db8:	e0a7      	b.n	8007f0a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d1a6      	bne.n	8007d12 <HAL_SPI_TransmitReceive+0x130>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dc8:	b29b      	uxth	r3, r3
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d1a1      	bne.n	8007d12 <HAL_SPI_TransmitReceive+0x130>
 8007dce:	e07c      	b.n	8007eca <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d002      	beq.n	8007dde <HAL_SPI_TransmitReceive+0x1fc>
 8007dd8:	8b7b      	ldrh	r3, [r7, #26]
 8007dda:	2b01      	cmp	r3, #1
 8007ddc:	d16b      	bne.n	8007eb6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	330c      	adds	r3, #12
 8007de8:	7812      	ldrb	r2, [r2, #0]
 8007dea:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007df0:	1c5a      	adds	r2, r3, #1
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	3b01      	subs	r3, #1
 8007dfe:	b29a      	uxth	r2, r3
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e04:	e057      	b.n	8007eb6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	689b      	ldr	r3, [r3, #8]
 8007e0c:	f003 0302 	and.w	r3, r3, #2
 8007e10:	2b02      	cmp	r3, #2
 8007e12:	d11c      	bne.n	8007e4e <HAL_SPI_TransmitReceive+0x26c>
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e18:	b29b      	uxth	r3, r3
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d017      	beq.n	8007e4e <HAL_SPI_TransmitReceive+0x26c>
 8007e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d114      	bne.n	8007e4e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	330c      	adds	r3, #12
 8007e2e:	7812      	ldrb	r2, [r2, #0]
 8007e30:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e36:	1c5a      	adds	r2, r3, #1
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e40:	b29b      	uxth	r3, r3
 8007e42:	3b01      	subs	r3, #1
 8007e44:	b29a      	uxth	r2, r3
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	689b      	ldr	r3, [r3, #8]
 8007e54:	f003 0301 	and.w	r3, r3, #1
 8007e58:	2b01      	cmp	r3, #1
 8007e5a:	d119      	bne.n	8007e90 <HAL_SPI_TransmitReceive+0x2ae>
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e60:	b29b      	uxth	r3, r3
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d014      	beq.n	8007e90 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	68da      	ldr	r2, [r3, #12]
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e70:	b2d2      	uxtb	r2, r2
 8007e72:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e78:	1c5a      	adds	r2, r3, #1
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	3b01      	subs	r3, #1
 8007e86:	b29a      	uxth	r2, r3
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007e90:	f7fb fd9a 	bl	80039c8 <HAL_GetTick>
 8007e94:	4602      	mov	r2, r0
 8007e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e98:	1ad3      	subs	r3, r2, r3
 8007e9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e9c:	429a      	cmp	r2, r3
 8007e9e:	d803      	bhi.n	8007ea8 <HAL_SPI_TransmitReceive+0x2c6>
 8007ea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ea6:	d102      	bne.n	8007eae <HAL_SPI_TransmitReceive+0x2cc>
 8007ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d103      	bne.n	8007eb6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007eae:	2303      	movs	r3, #3
 8007eb0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007eb4:	e029      	b.n	8007f0a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007eba:	b29b      	uxth	r3, r3
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d1a2      	bne.n	8007e06 <HAL_SPI_TransmitReceive+0x224>
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d19d      	bne.n	8007e06 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007eca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ecc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007ece:	68f8      	ldr	r0, [r7, #12]
 8007ed0:	f000 f926 	bl	8008120 <SPI_EndRxTxTransaction>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d006      	beq.n	8007ee8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007eda:	2301      	movs	r3, #1
 8007edc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2220      	movs	r2, #32
 8007ee4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007ee6:	e010      	b.n	8007f0a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	689b      	ldr	r3, [r3, #8]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d10b      	bne.n	8007f08 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	617b      	str	r3, [r7, #20]
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	68db      	ldr	r3, [r3, #12]
 8007efa:	617b      	str	r3, [r7, #20]
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	617b      	str	r3, [r7, #20]
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	e000      	b.n	8007f0a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007f08:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2201      	movs	r2, #1
 8007f0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	2200      	movs	r2, #0
 8007f16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007f1a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	3730      	adds	r7, #48	; 0x30
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}

08007f26 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007f26:	b480      	push	{r7}
 8007f28:	b083      	sub	sp, #12
 8007f2a:	af00      	add	r7, sp, #0
 8007f2c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007f34:	b2db      	uxtb	r3, r3
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	370c      	adds	r7, #12
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f40:	4770      	bx	lr
	...

08007f44 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b088      	sub	sp, #32
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	60f8      	str	r0, [r7, #12]
 8007f4c:	60b9      	str	r1, [r7, #8]
 8007f4e:	603b      	str	r3, [r7, #0]
 8007f50:	4613      	mov	r3, r2
 8007f52:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007f54:	f7fb fd38 	bl	80039c8 <HAL_GetTick>
 8007f58:	4602      	mov	r2, r0
 8007f5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f5c:	1a9b      	subs	r3, r3, r2
 8007f5e:	683a      	ldr	r2, [r7, #0]
 8007f60:	4413      	add	r3, r2
 8007f62:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007f64:	f7fb fd30 	bl	80039c8 <HAL_GetTick>
 8007f68:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007f6a:	4b39      	ldr	r3, [pc, #228]	; (8008050 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	015b      	lsls	r3, r3, #5
 8007f70:	0d1b      	lsrs	r3, r3, #20
 8007f72:	69fa      	ldr	r2, [r7, #28]
 8007f74:	fb02 f303 	mul.w	r3, r2, r3
 8007f78:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f7a:	e054      	b.n	8008026 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f82:	d050      	beq.n	8008026 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007f84:	f7fb fd20 	bl	80039c8 <HAL_GetTick>
 8007f88:	4602      	mov	r2, r0
 8007f8a:	69bb      	ldr	r3, [r7, #24]
 8007f8c:	1ad3      	subs	r3, r2, r3
 8007f8e:	69fa      	ldr	r2, [r7, #28]
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d902      	bls.n	8007f9a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007f94:	69fb      	ldr	r3, [r7, #28]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d13d      	bne.n	8008016 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	685a      	ldr	r2, [r3, #4]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007fa8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	685b      	ldr	r3, [r3, #4]
 8007fae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007fb2:	d111      	bne.n	8007fd8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	689b      	ldr	r3, [r3, #8]
 8007fb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fbc:	d004      	beq.n	8007fc8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	689b      	ldr	r3, [r3, #8]
 8007fc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007fc6:	d107      	bne.n	8007fd8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007fd6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fdc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fe0:	d10f      	bne.n	8008002 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	681a      	ldr	r2, [r3, #0]
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ff0:	601a      	str	r2, [r3, #0]
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	681a      	ldr	r2, [r3, #0]
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008000:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2201      	movs	r2, #1
 8008006:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2200      	movs	r2, #0
 800800e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008012:	2303      	movs	r3, #3
 8008014:	e017      	b.n	8008046 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d101      	bne.n	8008020 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800801c:	2300      	movs	r3, #0
 800801e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	3b01      	subs	r3, #1
 8008024:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	689a      	ldr	r2, [r3, #8]
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	4013      	ands	r3, r2
 8008030:	68ba      	ldr	r2, [r7, #8]
 8008032:	429a      	cmp	r2, r3
 8008034:	bf0c      	ite	eq
 8008036:	2301      	moveq	r3, #1
 8008038:	2300      	movne	r3, #0
 800803a:	b2db      	uxtb	r3, r3
 800803c:	461a      	mov	r2, r3
 800803e:	79fb      	ldrb	r3, [r7, #7]
 8008040:	429a      	cmp	r2, r3
 8008042:	d19b      	bne.n	8007f7c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008044:	2300      	movs	r3, #0
}
 8008046:	4618      	mov	r0, r3
 8008048:	3720      	adds	r7, #32
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}
 800804e:	bf00      	nop
 8008050:	20000000 	.word	0x20000000

08008054 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b086      	sub	sp, #24
 8008058:	af02      	add	r7, sp, #8
 800805a:	60f8      	str	r0, [r7, #12]
 800805c:	60b9      	str	r1, [r7, #8]
 800805e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	685b      	ldr	r3, [r3, #4]
 8008064:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008068:	d111      	bne.n	800808e <SPI_EndRxTransaction+0x3a>
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	689b      	ldr	r3, [r3, #8]
 800806e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008072:	d004      	beq.n	800807e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	689b      	ldr	r3, [r3, #8]
 8008078:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800807c:	d107      	bne.n	800808e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	681a      	ldr	r2, [r3, #0]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800808c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008096:	d12a      	bne.n	80080ee <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	689b      	ldr	r3, [r3, #8]
 800809c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080a0:	d012      	beq.n	80080c8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	9300      	str	r3, [sp, #0]
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	2200      	movs	r2, #0
 80080aa:	2180      	movs	r1, #128	; 0x80
 80080ac:	68f8      	ldr	r0, [r7, #12]
 80080ae:	f7ff ff49 	bl	8007f44 <SPI_WaitFlagStateUntilTimeout>
 80080b2:	4603      	mov	r3, r0
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d02d      	beq.n	8008114 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080bc:	f043 0220 	orr.w	r2, r3, #32
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80080c4:	2303      	movs	r3, #3
 80080c6:	e026      	b.n	8008116 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	9300      	str	r3, [sp, #0]
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	2200      	movs	r2, #0
 80080d0:	2101      	movs	r1, #1
 80080d2:	68f8      	ldr	r0, [r7, #12]
 80080d4:	f7ff ff36 	bl	8007f44 <SPI_WaitFlagStateUntilTimeout>
 80080d8:	4603      	mov	r3, r0
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d01a      	beq.n	8008114 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080e2:	f043 0220 	orr.w	r2, r3, #32
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80080ea:	2303      	movs	r3, #3
 80080ec:	e013      	b.n	8008116 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	9300      	str	r3, [sp, #0]
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	2200      	movs	r2, #0
 80080f6:	2101      	movs	r1, #1
 80080f8:	68f8      	ldr	r0, [r7, #12]
 80080fa:	f7ff ff23 	bl	8007f44 <SPI_WaitFlagStateUntilTimeout>
 80080fe:	4603      	mov	r3, r0
 8008100:	2b00      	cmp	r3, #0
 8008102:	d007      	beq.n	8008114 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008108:	f043 0220 	orr.w	r2, r3, #32
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008110:	2303      	movs	r3, #3
 8008112:	e000      	b.n	8008116 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008114:	2300      	movs	r3, #0
}
 8008116:	4618      	mov	r0, r3
 8008118:	3710      	adds	r7, #16
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}
	...

08008120 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b088      	sub	sp, #32
 8008124:	af02      	add	r7, sp, #8
 8008126:	60f8      	str	r0, [r7, #12]
 8008128:	60b9      	str	r1, [r7, #8]
 800812a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800812c:	4b1b      	ldr	r3, [pc, #108]	; (800819c <SPI_EndRxTxTransaction+0x7c>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a1b      	ldr	r2, [pc, #108]	; (80081a0 <SPI_EndRxTxTransaction+0x80>)
 8008132:	fba2 2303 	umull	r2, r3, r2, r3
 8008136:	0d5b      	lsrs	r3, r3, #21
 8008138:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800813c:	fb02 f303 	mul.w	r3, r2, r3
 8008140:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	685b      	ldr	r3, [r3, #4]
 8008146:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800814a:	d112      	bne.n	8008172 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	9300      	str	r3, [sp, #0]
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	2200      	movs	r2, #0
 8008154:	2180      	movs	r1, #128	; 0x80
 8008156:	68f8      	ldr	r0, [r7, #12]
 8008158:	f7ff fef4 	bl	8007f44 <SPI_WaitFlagStateUntilTimeout>
 800815c:	4603      	mov	r3, r0
 800815e:	2b00      	cmp	r3, #0
 8008160:	d016      	beq.n	8008190 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008166:	f043 0220 	orr.w	r2, r3, #32
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800816e:	2303      	movs	r3, #3
 8008170:	e00f      	b.n	8008192 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d00a      	beq.n	800818e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	3b01      	subs	r3, #1
 800817c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	689b      	ldr	r3, [r3, #8]
 8008184:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008188:	2b80      	cmp	r3, #128	; 0x80
 800818a:	d0f2      	beq.n	8008172 <SPI_EndRxTxTransaction+0x52>
 800818c:	e000      	b.n	8008190 <SPI_EndRxTxTransaction+0x70>
        break;
 800818e:	bf00      	nop
  }

  return HAL_OK;
 8008190:	2300      	movs	r3, #0
}
 8008192:	4618      	mov	r0, r3
 8008194:	3718      	adds	r7, #24
 8008196:	46bd      	mov	sp, r7
 8008198:	bd80      	pop	{r7, pc}
 800819a:	bf00      	nop
 800819c:	20000000 	.word	0x20000000
 80081a0:	165e9f81 	.word	0x165e9f81

080081a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b082      	sub	sp, #8
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d101      	bne.n	80081b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80081b2:	2301      	movs	r3, #1
 80081b4:	e041      	b.n	800823a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081bc:	b2db      	uxtb	r3, r3
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d106      	bne.n	80081d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2200      	movs	r2, #0
 80081c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f7f9 fbcc 	bl	8001968 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2202      	movs	r2, #2
 80081d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681a      	ldr	r2, [r3, #0]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	3304      	adds	r3, #4
 80081e0:	4619      	mov	r1, r3
 80081e2:	4610      	mov	r0, r2
 80081e4:	f000 fa96 	bl	8008714 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2201      	movs	r2, #1
 80081ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2201      	movs	r2, #1
 80081fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2201      	movs	r2, #1
 8008204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2201      	movs	r2, #1
 800820c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2201      	movs	r2, #1
 8008214:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2201      	movs	r2, #1
 800821c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2201      	movs	r2, #1
 8008224:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2201      	movs	r2, #1
 800822c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2201      	movs	r2, #1
 8008234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008238:	2300      	movs	r3, #0
}
 800823a:	4618      	mov	r0, r3
 800823c:	3708      	adds	r7, #8
 800823e:	46bd      	mov	sp, r7
 8008240:	bd80      	pop	{r7, pc}
	...

08008244 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008244:	b480      	push	{r7}
 8008246:	b085      	sub	sp, #20
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008252:	b2db      	uxtb	r3, r3
 8008254:	2b01      	cmp	r3, #1
 8008256:	d001      	beq.n	800825c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008258:	2301      	movs	r3, #1
 800825a:	e04e      	b.n	80082fa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2202      	movs	r2, #2
 8008260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	68da      	ldr	r2, [r3, #12]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f042 0201 	orr.w	r2, r2, #1
 8008272:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a23      	ldr	r2, [pc, #140]	; (8008308 <HAL_TIM_Base_Start_IT+0xc4>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d022      	beq.n	80082c4 <HAL_TIM_Base_Start_IT+0x80>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008286:	d01d      	beq.n	80082c4 <HAL_TIM_Base_Start_IT+0x80>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a1f      	ldr	r2, [pc, #124]	; (800830c <HAL_TIM_Base_Start_IT+0xc8>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d018      	beq.n	80082c4 <HAL_TIM_Base_Start_IT+0x80>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4a1e      	ldr	r2, [pc, #120]	; (8008310 <HAL_TIM_Base_Start_IT+0xcc>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d013      	beq.n	80082c4 <HAL_TIM_Base_Start_IT+0x80>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4a1c      	ldr	r2, [pc, #112]	; (8008314 <HAL_TIM_Base_Start_IT+0xd0>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d00e      	beq.n	80082c4 <HAL_TIM_Base_Start_IT+0x80>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	4a1b      	ldr	r2, [pc, #108]	; (8008318 <HAL_TIM_Base_Start_IT+0xd4>)
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d009      	beq.n	80082c4 <HAL_TIM_Base_Start_IT+0x80>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a19      	ldr	r2, [pc, #100]	; (800831c <HAL_TIM_Base_Start_IT+0xd8>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d004      	beq.n	80082c4 <HAL_TIM_Base_Start_IT+0x80>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4a18      	ldr	r2, [pc, #96]	; (8008320 <HAL_TIM_Base_Start_IT+0xdc>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d111      	bne.n	80082e8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	689b      	ldr	r3, [r3, #8]
 80082ca:	f003 0307 	and.w	r3, r3, #7
 80082ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2b06      	cmp	r3, #6
 80082d4:	d010      	beq.n	80082f8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	681a      	ldr	r2, [r3, #0]
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f042 0201 	orr.w	r2, r2, #1
 80082e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082e6:	e007      	b.n	80082f8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	681a      	ldr	r2, [r3, #0]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f042 0201 	orr.w	r2, r2, #1
 80082f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082f8:	2300      	movs	r3, #0
}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3714      	adds	r7, #20
 80082fe:	46bd      	mov	sp, r7
 8008300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008304:	4770      	bx	lr
 8008306:	bf00      	nop
 8008308:	40010000 	.word	0x40010000
 800830c:	40000400 	.word	0x40000400
 8008310:	40000800 	.word	0x40000800
 8008314:	40000c00 	.word	0x40000c00
 8008318:	40010400 	.word	0x40010400
 800831c:	40014000 	.word	0x40014000
 8008320:	40001800 	.word	0x40001800

08008324 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b082      	sub	sp, #8
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	691b      	ldr	r3, [r3, #16]
 8008332:	f003 0302 	and.w	r3, r3, #2
 8008336:	2b02      	cmp	r3, #2
 8008338:	d122      	bne.n	8008380 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	68db      	ldr	r3, [r3, #12]
 8008340:	f003 0302 	and.w	r3, r3, #2
 8008344:	2b02      	cmp	r3, #2
 8008346:	d11b      	bne.n	8008380 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f06f 0202 	mvn.w	r2, #2
 8008350:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2201      	movs	r2, #1
 8008356:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	699b      	ldr	r3, [r3, #24]
 800835e:	f003 0303 	and.w	r3, r3, #3
 8008362:	2b00      	cmp	r3, #0
 8008364:	d003      	beq.n	800836e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f000 f9b5 	bl	80086d6 <HAL_TIM_IC_CaptureCallback>
 800836c:	e005      	b.n	800837a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f000 f9a7 	bl	80086c2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f000 f9b8 	bl	80086ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2200      	movs	r2, #0
 800837e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	691b      	ldr	r3, [r3, #16]
 8008386:	f003 0304 	and.w	r3, r3, #4
 800838a:	2b04      	cmp	r3, #4
 800838c:	d122      	bne.n	80083d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	68db      	ldr	r3, [r3, #12]
 8008394:	f003 0304 	and.w	r3, r3, #4
 8008398:	2b04      	cmp	r3, #4
 800839a:	d11b      	bne.n	80083d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f06f 0204 	mvn.w	r2, #4
 80083a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2202      	movs	r2, #2
 80083aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	699b      	ldr	r3, [r3, #24]
 80083b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d003      	beq.n	80083c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	f000 f98b 	bl	80086d6 <HAL_TIM_IC_CaptureCallback>
 80083c0:	e005      	b.n	80083ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f000 f97d 	bl	80086c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f000 f98e 	bl	80086ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2200      	movs	r2, #0
 80083d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	691b      	ldr	r3, [r3, #16]
 80083da:	f003 0308 	and.w	r3, r3, #8
 80083de:	2b08      	cmp	r3, #8
 80083e0:	d122      	bne.n	8008428 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	68db      	ldr	r3, [r3, #12]
 80083e8:	f003 0308 	and.w	r3, r3, #8
 80083ec:	2b08      	cmp	r3, #8
 80083ee:	d11b      	bne.n	8008428 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f06f 0208 	mvn.w	r2, #8
 80083f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2204      	movs	r2, #4
 80083fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	69db      	ldr	r3, [r3, #28]
 8008406:	f003 0303 	and.w	r3, r3, #3
 800840a:	2b00      	cmp	r3, #0
 800840c:	d003      	beq.n	8008416 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f000 f961 	bl	80086d6 <HAL_TIM_IC_CaptureCallback>
 8008414:	e005      	b.n	8008422 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f000 f953 	bl	80086c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f000 f964 	bl	80086ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2200      	movs	r2, #0
 8008426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	691b      	ldr	r3, [r3, #16]
 800842e:	f003 0310 	and.w	r3, r3, #16
 8008432:	2b10      	cmp	r3, #16
 8008434:	d122      	bne.n	800847c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	68db      	ldr	r3, [r3, #12]
 800843c:	f003 0310 	and.w	r3, r3, #16
 8008440:	2b10      	cmp	r3, #16
 8008442:	d11b      	bne.n	800847c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f06f 0210 	mvn.w	r2, #16
 800844c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2208      	movs	r2, #8
 8008452:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	69db      	ldr	r3, [r3, #28]
 800845a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800845e:	2b00      	cmp	r3, #0
 8008460:	d003      	beq.n	800846a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 f937 	bl	80086d6 <HAL_TIM_IC_CaptureCallback>
 8008468:	e005      	b.n	8008476 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 f929 	bl	80086c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f000 f93a 	bl	80086ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2200      	movs	r2, #0
 800847a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	691b      	ldr	r3, [r3, #16]
 8008482:	f003 0301 	and.w	r3, r3, #1
 8008486:	2b01      	cmp	r3, #1
 8008488:	d10e      	bne.n	80084a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	68db      	ldr	r3, [r3, #12]
 8008490:	f003 0301 	and.w	r3, r3, #1
 8008494:	2b01      	cmp	r3, #1
 8008496:	d107      	bne.n	80084a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f06f 0201 	mvn.w	r2, #1
 80084a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f7f8 fca4 	bl	8000df0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	691b      	ldr	r3, [r3, #16]
 80084ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084b2:	2b80      	cmp	r3, #128	; 0x80
 80084b4:	d10e      	bne.n	80084d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	68db      	ldr	r3, [r3, #12]
 80084bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084c0:	2b80      	cmp	r3, #128	; 0x80
 80084c2:	d107      	bne.n	80084d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80084cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f000 fae0 	bl	8008a94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	691b      	ldr	r3, [r3, #16]
 80084da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084de:	2b40      	cmp	r3, #64	; 0x40
 80084e0:	d10e      	bne.n	8008500 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	68db      	ldr	r3, [r3, #12]
 80084e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084ec:	2b40      	cmp	r3, #64	; 0x40
 80084ee:	d107      	bne.n	8008500 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80084f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f000 f8ff 	bl	80086fe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	691b      	ldr	r3, [r3, #16]
 8008506:	f003 0320 	and.w	r3, r3, #32
 800850a:	2b20      	cmp	r3, #32
 800850c:	d10e      	bne.n	800852c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	68db      	ldr	r3, [r3, #12]
 8008514:	f003 0320 	and.w	r3, r3, #32
 8008518:	2b20      	cmp	r3, #32
 800851a:	d107      	bne.n	800852c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f06f 0220 	mvn.w	r2, #32
 8008524:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 faaa 	bl	8008a80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800852c:	bf00      	nop
 800852e:	3708      	adds	r7, #8
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}

08008534 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b084      	sub	sp, #16
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
 800853c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800853e:	2300      	movs	r3, #0
 8008540:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008548:	2b01      	cmp	r3, #1
 800854a:	d101      	bne.n	8008550 <HAL_TIM_ConfigClockSource+0x1c>
 800854c:	2302      	movs	r3, #2
 800854e:	e0b4      	b.n	80086ba <HAL_TIM_ConfigClockSource+0x186>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2201      	movs	r2, #1
 8008554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2202      	movs	r2, #2
 800855c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800856e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008576:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	68ba      	ldr	r2, [r7, #8]
 800857e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008588:	d03e      	beq.n	8008608 <HAL_TIM_ConfigClockSource+0xd4>
 800858a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800858e:	f200 8087 	bhi.w	80086a0 <HAL_TIM_ConfigClockSource+0x16c>
 8008592:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008596:	f000 8086 	beq.w	80086a6 <HAL_TIM_ConfigClockSource+0x172>
 800859a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800859e:	d87f      	bhi.n	80086a0 <HAL_TIM_ConfigClockSource+0x16c>
 80085a0:	2b70      	cmp	r3, #112	; 0x70
 80085a2:	d01a      	beq.n	80085da <HAL_TIM_ConfigClockSource+0xa6>
 80085a4:	2b70      	cmp	r3, #112	; 0x70
 80085a6:	d87b      	bhi.n	80086a0 <HAL_TIM_ConfigClockSource+0x16c>
 80085a8:	2b60      	cmp	r3, #96	; 0x60
 80085aa:	d050      	beq.n	800864e <HAL_TIM_ConfigClockSource+0x11a>
 80085ac:	2b60      	cmp	r3, #96	; 0x60
 80085ae:	d877      	bhi.n	80086a0 <HAL_TIM_ConfigClockSource+0x16c>
 80085b0:	2b50      	cmp	r3, #80	; 0x50
 80085b2:	d03c      	beq.n	800862e <HAL_TIM_ConfigClockSource+0xfa>
 80085b4:	2b50      	cmp	r3, #80	; 0x50
 80085b6:	d873      	bhi.n	80086a0 <HAL_TIM_ConfigClockSource+0x16c>
 80085b8:	2b40      	cmp	r3, #64	; 0x40
 80085ba:	d058      	beq.n	800866e <HAL_TIM_ConfigClockSource+0x13a>
 80085bc:	2b40      	cmp	r3, #64	; 0x40
 80085be:	d86f      	bhi.n	80086a0 <HAL_TIM_ConfigClockSource+0x16c>
 80085c0:	2b30      	cmp	r3, #48	; 0x30
 80085c2:	d064      	beq.n	800868e <HAL_TIM_ConfigClockSource+0x15a>
 80085c4:	2b30      	cmp	r3, #48	; 0x30
 80085c6:	d86b      	bhi.n	80086a0 <HAL_TIM_ConfigClockSource+0x16c>
 80085c8:	2b20      	cmp	r3, #32
 80085ca:	d060      	beq.n	800868e <HAL_TIM_ConfigClockSource+0x15a>
 80085cc:	2b20      	cmp	r3, #32
 80085ce:	d867      	bhi.n	80086a0 <HAL_TIM_ConfigClockSource+0x16c>
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d05c      	beq.n	800868e <HAL_TIM_ConfigClockSource+0x15a>
 80085d4:	2b10      	cmp	r3, #16
 80085d6:	d05a      	beq.n	800868e <HAL_TIM_ConfigClockSource+0x15a>
 80085d8:	e062      	b.n	80086a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6818      	ldr	r0, [r3, #0]
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	6899      	ldr	r1, [r3, #8]
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	685a      	ldr	r2, [r3, #4]
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	68db      	ldr	r3, [r3, #12]
 80085ea:	f000 f9ad 	bl	8008948 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	689b      	ldr	r3, [r3, #8]
 80085f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80085fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	68ba      	ldr	r2, [r7, #8]
 8008604:	609a      	str	r2, [r3, #8]
      break;
 8008606:	e04f      	b.n	80086a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6818      	ldr	r0, [r3, #0]
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	6899      	ldr	r1, [r3, #8]
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	685a      	ldr	r2, [r3, #4]
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	68db      	ldr	r3, [r3, #12]
 8008618:	f000 f996 	bl	8008948 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	689a      	ldr	r2, [r3, #8]
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800862a:	609a      	str	r2, [r3, #8]
      break;
 800862c:	e03c      	b.n	80086a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6818      	ldr	r0, [r3, #0]
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	6859      	ldr	r1, [r3, #4]
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	68db      	ldr	r3, [r3, #12]
 800863a:	461a      	mov	r2, r3
 800863c:	f000 f90a 	bl	8008854 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	2150      	movs	r1, #80	; 0x50
 8008646:	4618      	mov	r0, r3
 8008648:	f000 f963 	bl	8008912 <TIM_ITRx_SetConfig>
      break;
 800864c:	e02c      	b.n	80086a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6818      	ldr	r0, [r3, #0]
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	6859      	ldr	r1, [r3, #4]
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	68db      	ldr	r3, [r3, #12]
 800865a:	461a      	mov	r2, r3
 800865c:	f000 f929 	bl	80088b2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	2160      	movs	r1, #96	; 0x60
 8008666:	4618      	mov	r0, r3
 8008668:	f000 f953 	bl	8008912 <TIM_ITRx_SetConfig>
      break;
 800866c:	e01c      	b.n	80086a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6818      	ldr	r0, [r3, #0]
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	6859      	ldr	r1, [r3, #4]
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	68db      	ldr	r3, [r3, #12]
 800867a:	461a      	mov	r2, r3
 800867c:	f000 f8ea 	bl	8008854 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	2140      	movs	r1, #64	; 0x40
 8008686:	4618      	mov	r0, r3
 8008688:	f000 f943 	bl	8008912 <TIM_ITRx_SetConfig>
      break;
 800868c:	e00c      	b.n	80086a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4619      	mov	r1, r3
 8008698:	4610      	mov	r0, r2
 800869a:	f000 f93a 	bl	8008912 <TIM_ITRx_SetConfig>
      break;
 800869e:	e003      	b.n	80086a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80086a0:	2301      	movs	r3, #1
 80086a2:	73fb      	strb	r3, [r7, #15]
      break;
 80086a4:	e000      	b.n	80086a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80086a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2201      	movs	r2, #1
 80086ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2200      	movs	r2, #0
 80086b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80086b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3710      	adds	r7, #16
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}

080086c2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80086c2:	b480      	push	{r7}
 80086c4:	b083      	sub	sp, #12
 80086c6:	af00      	add	r7, sp, #0
 80086c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80086ca:	bf00      	nop
 80086cc:	370c      	adds	r7, #12
 80086ce:	46bd      	mov	sp, r7
 80086d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d4:	4770      	bx	lr

080086d6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80086d6:	b480      	push	{r7}
 80086d8:	b083      	sub	sp, #12
 80086da:	af00      	add	r7, sp, #0
 80086dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80086de:	bf00      	nop
 80086e0:	370c      	adds	r7, #12
 80086e2:	46bd      	mov	sp, r7
 80086e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e8:	4770      	bx	lr

080086ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80086ea:	b480      	push	{r7}
 80086ec:	b083      	sub	sp, #12
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80086f2:	bf00      	nop
 80086f4:	370c      	adds	r7, #12
 80086f6:	46bd      	mov	sp, r7
 80086f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fc:	4770      	bx	lr

080086fe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80086fe:	b480      	push	{r7}
 8008700:	b083      	sub	sp, #12
 8008702:	af00      	add	r7, sp, #0
 8008704:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008706:	bf00      	nop
 8008708:	370c      	adds	r7, #12
 800870a:	46bd      	mov	sp, r7
 800870c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008710:	4770      	bx	lr
	...

08008714 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008714:	b480      	push	{r7}
 8008716:	b085      	sub	sp, #20
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	4a40      	ldr	r2, [pc, #256]	; (8008828 <TIM_Base_SetConfig+0x114>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d013      	beq.n	8008754 <TIM_Base_SetConfig+0x40>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008732:	d00f      	beq.n	8008754 <TIM_Base_SetConfig+0x40>
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	4a3d      	ldr	r2, [pc, #244]	; (800882c <TIM_Base_SetConfig+0x118>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d00b      	beq.n	8008754 <TIM_Base_SetConfig+0x40>
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	4a3c      	ldr	r2, [pc, #240]	; (8008830 <TIM_Base_SetConfig+0x11c>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d007      	beq.n	8008754 <TIM_Base_SetConfig+0x40>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	4a3b      	ldr	r2, [pc, #236]	; (8008834 <TIM_Base_SetConfig+0x120>)
 8008748:	4293      	cmp	r3, r2
 800874a:	d003      	beq.n	8008754 <TIM_Base_SetConfig+0x40>
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	4a3a      	ldr	r2, [pc, #232]	; (8008838 <TIM_Base_SetConfig+0x124>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d108      	bne.n	8008766 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800875a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	68fa      	ldr	r2, [r7, #12]
 8008762:	4313      	orrs	r3, r2
 8008764:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	4a2f      	ldr	r2, [pc, #188]	; (8008828 <TIM_Base_SetConfig+0x114>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d02b      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008774:	d027      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	4a2c      	ldr	r2, [pc, #176]	; (800882c <TIM_Base_SetConfig+0x118>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d023      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	4a2b      	ldr	r2, [pc, #172]	; (8008830 <TIM_Base_SetConfig+0x11c>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d01f      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	4a2a      	ldr	r2, [pc, #168]	; (8008834 <TIM_Base_SetConfig+0x120>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d01b      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	4a29      	ldr	r2, [pc, #164]	; (8008838 <TIM_Base_SetConfig+0x124>)
 8008792:	4293      	cmp	r3, r2
 8008794:	d017      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	4a28      	ldr	r2, [pc, #160]	; (800883c <TIM_Base_SetConfig+0x128>)
 800879a:	4293      	cmp	r3, r2
 800879c:	d013      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	4a27      	ldr	r2, [pc, #156]	; (8008840 <TIM_Base_SetConfig+0x12c>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d00f      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	4a26      	ldr	r2, [pc, #152]	; (8008844 <TIM_Base_SetConfig+0x130>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d00b      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	4a25      	ldr	r2, [pc, #148]	; (8008848 <TIM_Base_SetConfig+0x134>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d007      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	4a24      	ldr	r2, [pc, #144]	; (800884c <TIM_Base_SetConfig+0x138>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d003      	beq.n	80087c6 <TIM_Base_SetConfig+0xb2>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	4a23      	ldr	r2, [pc, #140]	; (8008850 <TIM_Base_SetConfig+0x13c>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d108      	bne.n	80087d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	68db      	ldr	r3, [r3, #12]
 80087d2:	68fa      	ldr	r2, [r7, #12]
 80087d4:	4313      	orrs	r3, r2
 80087d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	695b      	ldr	r3, [r3, #20]
 80087e2:	4313      	orrs	r3, r2
 80087e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	68fa      	ldr	r2, [r7, #12]
 80087ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	689a      	ldr	r2, [r3, #8]
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	4a0a      	ldr	r2, [pc, #40]	; (8008828 <TIM_Base_SetConfig+0x114>)
 8008800:	4293      	cmp	r3, r2
 8008802:	d003      	beq.n	800880c <TIM_Base_SetConfig+0xf8>
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	4a0c      	ldr	r2, [pc, #48]	; (8008838 <TIM_Base_SetConfig+0x124>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d103      	bne.n	8008814 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	691a      	ldr	r2, [r3, #16]
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2201      	movs	r2, #1
 8008818:	615a      	str	r2, [r3, #20]
}
 800881a:	bf00      	nop
 800881c:	3714      	adds	r7, #20
 800881e:	46bd      	mov	sp, r7
 8008820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008824:	4770      	bx	lr
 8008826:	bf00      	nop
 8008828:	40010000 	.word	0x40010000
 800882c:	40000400 	.word	0x40000400
 8008830:	40000800 	.word	0x40000800
 8008834:	40000c00 	.word	0x40000c00
 8008838:	40010400 	.word	0x40010400
 800883c:	40014000 	.word	0x40014000
 8008840:	40014400 	.word	0x40014400
 8008844:	40014800 	.word	0x40014800
 8008848:	40001800 	.word	0x40001800
 800884c:	40001c00 	.word	0x40001c00
 8008850:	40002000 	.word	0x40002000

08008854 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008854:	b480      	push	{r7}
 8008856:	b087      	sub	sp, #28
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	6a1b      	ldr	r3, [r3, #32]
 8008864:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	6a1b      	ldr	r3, [r3, #32]
 800886a:	f023 0201 	bic.w	r2, r3, #1
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	699b      	ldr	r3, [r3, #24]
 8008876:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008878:	693b      	ldr	r3, [r7, #16]
 800887a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800887e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	011b      	lsls	r3, r3, #4
 8008884:	693a      	ldr	r2, [r7, #16]
 8008886:	4313      	orrs	r3, r2
 8008888:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800888a:	697b      	ldr	r3, [r7, #20]
 800888c:	f023 030a 	bic.w	r3, r3, #10
 8008890:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008892:	697a      	ldr	r2, [r7, #20]
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	4313      	orrs	r3, r2
 8008898:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	693a      	ldr	r2, [r7, #16]
 800889e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	697a      	ldr	r2, [r7, #20]
 80088a4:	621a      	str	r2, [r3, #32]
}
 80088a6:	bf00      	nop
 80088a8:	371c      	adds	r7, #28
 80088aa:	46bd      	mov	sp, r7
 80088ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b0:	4770      	bx	lr

080088b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80088b2:	b480      	push	{r7}
 80088b4:	b087      	sub	sp, #28
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	60f8      	str	r0, [r7, #12]
 80088ba:	60b9      	str	r1, [r7, #8]
 80088bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	6a1b      	ldr	r3, [r3, #32]
 80088c2:	f023 0210 	bic.w	r2, r3, #16
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	699b      	ldr	r3, [r3, #24]
 80088ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	6a1b      	ldr	r3, [r3, #32]
 80088d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80088d6:	697b      	ldr	r3, [r7, #20]
 80088d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80088dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	031b      	lsls	r3, r3, #12
 80088e2:	697a      	ldr	r2, [r7, #20]
 80088e4:	4313      	orrs	r3, r2
 80088e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80088e8:	693b      	ldr	r3, [r7, #16]
 80088ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80088ee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	011b      	lsls	r3, r3, #4
 80088f4:	693a      	ldr	r2, [r7, #16]
 80088f6:	4313      	orrs	r3, r2
 80088f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	697a      	ldr	r2, [r7, #20]
 80088fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	693a      	ldr	r2, [r7, #16]
 8008904:	621a      	str	r2, [r3, #32]
}
 8008906:	bf00      	nop
 8008908:	371c      	adds	r7, #28
 800890a:	46bd      	mov	sp, r7
 800890c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008910:	4770      	bx	lr

08008912 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008912:	b480      	push	{r7}
 8008914:	b085      	sub	sp, #20
 8008916:	af00      	add	r7, sp, #0
 8008918:	6078      	str	r0, [r7, #4]
 800891a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	689b      	ldr	r3, [r3, #8]
 8008920:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008928:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800892a:	683a      	ldr	r2, [r7, #0]
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	4313      	orrs	r3, r2
 8008930:	f043 0307 	orr.w	r3, r3, #7
 8008934:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	68fa      	ldr	r2, [r7, #12]
 800893a:	609a      	str	r2, [r3, #8]
}
 800893c:	bf00      	nop
 800893e:	3714      	adds	r7, #20
 8008940:	46bd      	mov	sp, r7
 8008942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008946:	4770      	bx	lr

08008948 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008948:	b480      	push	{r7}
 800894a:	b087      	sub	sp, #28
 800894c:	af00      	add	r7, sp, #0
 800894e:	60f8      	str	r0, [r7, #12]
 8008950:	60b9      	str	r1, [r7, #8]
 8008952:	607a      	str	r2, [r7, #4]
 8008954:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	689b      	ldr	r3, [r3, #8]
 800895a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008962:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	021a      	lsls	r2, r3, #8
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	431a      	orrs	r2, r3
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	4313      	orrs	r3, r2
 8008970:	697a      	ldr	r2, [r7, #20]
 8008972:	4313      	orrs	r3, r2
 8008974:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	697a      	ldr	r2, [r7, #20]
 800897a:	609a      	str	r2, [r3, #8]
}
 800897c:	bf00      	nop
 800897e:	371c      	adds	r7, #28
 8008980:	46bd      	mov	sp, r7
 8008982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008986:	4770      	bx	lr

08008988 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008988:	b480      	push	{r7}
 800898a:	b085      	sub	sp, #20
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
 8008990:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008998:	2b01      	cmp	r3, #1
 800899a:	d101      	bne.n	80089a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800899c:	2302      	movs	r3, #2
 800899e:	e05a      	b.n	8008a56 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2201      	movs	r2, #1
 80089a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2202      	movs	r2, #2
 80089ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	685b      	ldr	r3, [r3, #4]
 80089b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	689b      	ldr	r3, [r3, #8]
 80089be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	68fa      	ldr	r2, [r7, #12]
 80089ce:	4313      	orrs	r3, r2
 80089d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	68fa      	ldr	r2, [r7, #12]
 80089d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4a21      	ldr	r2, [pc, #132]	; (8008a64 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d022      	beq.n	8008a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089ec:	d01d      	beq.n	8008a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4a1d      	ldr	r2, [pc, #116]	; (8008a68 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d018      	beq.n	8008a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a1b      	ldr	r2, [pc, #108]	; (8008a6c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d013      	beq.n	8008a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a1a      	ldr	r2, [pc, #104]	; (8008a70 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d00e      	beq.n	8008a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a18      	ldr	r2, [pc, #96]	; (8008a74 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d009      	beq.n	8008a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4a17      	ldr	r2, [pc, #92]	; (8008a78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d004      	beq.n	8008a2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a15      	ldr	r2, [pc, #84]	; (8008a7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d10c      	bne.n	8008a44 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	685b      	ldr	r3, [r3, #4]
 8008a36:	68ba      	ldr	r2, [r7, #8]
 8008a38:	4313      	orrs	r3, r2
 8008a3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	68ba      	ldr	r2, [r7, #8]
 8008a42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2201      	movs	r2, #1
 8008a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008a54:	2300      	movs	r3, #0
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3714      	adds	r7, #20
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a60:	4770      	bx	lr
 8008a62:	bf00      	nop
 8008a64:	40010000 	.word	0x40010000
 8008a68:	40000400 	.word	0x40000400
 8008a6c:	40000800 	.word	0x40000800
 8008a70:	40000c00 	.word	0x40000c00
 8008a74:	40010400 	.word	0x40010400
 8008a78:	40014000 	.word	0x40014000
 8008a7c:	40001800 	.word	0x40001800

08008a80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b083      	sub	sp, #12
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008a88:	bf00      	nop
 8008a8a:	370c      	adds	r7, #12
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr

08008a94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008a94:	b480      	push	{r7}
 8008a96:	b083      	sub	sp, #12
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008a9c:	bf00      	nop
 8008a9e:	370c      	adds	r7, #12
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr

08008aa8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b082      	sub	sp, #8
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d101      	bne.n	8008aba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	e03f      	b.n	8008b3a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ac0:	b2db      	uxtb	r3, r3
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d106      	bne.n	8008ad4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f7f8 ff6c 	bl	80019ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2224      	movs	r2, #36	; 0x24
 8008ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	68da      	ldr	r2, [r3, #12]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008aea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f000 f929 	bl	8008d44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	691a      	ldr	r2, [r3, #16]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008b00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	695a      	ldr	r2, [r3, #20]
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008b10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	68da      	ldr	r2, [r3, #12]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008b20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2200      	movs	r2, #0
 8008b26:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2220      	movs	r2, #32
 8008b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2220      	movs	r2, #32
 8008b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008b38:	2300      	movs	r3, #0
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3708      	adds	r7, #8
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}

08008b42 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b42:	b580      	push	{r7, lr}
 8008b44:	b08a      	sub	sp, #40	; 0x28
 8008b46:	af02      	add	r7, sp, #8
 8008b48:	60f8      	str	r0, [r7, #12]
 8008b4a:	60b9      	str	r1, [r7, #8]
 8008b4c:	603b      	str	r3, [r7, #0]
 8008b4e:	4613      	mov	r3, r2
 8008b50:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008b52:	2300      	movs	r3, #0
 8008b54:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	2b20      	cmp	r3, #32
 8008b60:	d17c      	bne.n	8008c5c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d002      	beq.n	8008b6e <HAL_UART_Transmit+0x2c>
 8008b68:	88fb      	ldrh	r3, [r7, #6]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d101      	bne.n	8008b72 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008b6e:	2301      	movs	r3, #1
 8008b70:	e075      	b.n	8008c5e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d101      	bne.n	8008b80 <HAL_UART_Transmit+0x3e>
 8008b7c:	2302      	movs	r3, #2
 8008b7e:	e06e      	b.n	8008c5e <HAL_UART_Transmit+0x11c>
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2201      	movs	r2, #1
 8008b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	2221      	movs	r2, #33	; 0x21
 8008b92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008b96:	f7fa ff17 	bl	80039c8 <HAL_GetTick>
 8008b9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	88fa      	ldrh	r2, [r7, #6]
 8008ba0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	88fa      	ldrh	r2, [r7, #6]
 8008ba6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	689b      	ldr	r3, [r3, #8]
 8008bac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bb0:	d108      	bne.n	8008bc4 <HAL_UART_Transmit+0x82>
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	691b      	ldr	r3, [r3, #16]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d104      	bne.n	8008bc4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	61bb      	str	r3, [r7, #24]
 8008bc2:	e003      	b.n	8008bcc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008bd4:	e02a      	b.n	8008c2c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	9300      	str	r3, [sp, #0]
 8008bda:	697b      	ldr	r3, [r7, #20]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	2180      	movs	r1, #128	; 0x80
 8008be0:	68f8      	ldr	r0, [r7, #12]
 8008be2:	f000 f840 	bl	8008c66 <UART_WaitOnFlagUntilTimeout>
 8008be6:	4603      	mov	r3, r0
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d001      	beq.n	8008bf0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008bec:	2303      	movs	r3, #3
 8008bee:	e036      	b.n	8008c5e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008bf0:	69fb      	ldr	r3, [r7, #28]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d10b      	bne.n	8008c0e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008bf6:	69bb      	ldr	r3, [r7, #24]
 8008bf8:	881b      	ldrh	r3, [r3, #0]
 8008bfa:	461a      	mov	r2, r3
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c04:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008c06:	69bb      	ldr	r3, [r7, #24]
 8008c08:	3302      	adds	r3, #2
 8008c0a:	61bb      	str	r3, [r7, #24]
 8008c0c:	e007      	b.n	8008c1e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008c0e:	69fb      	ldr	r3, [r7, #28]
 8008c10:	781a      	ldrb	r2, [r3, #0]
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008c18:	69fb      	ldr	r3, [r7, #28]
 8008c1a:	3301      	adds	r3, #1
 8008c1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008c22:	b29b      	uxth	r3, r3
 8008c24:	3b01      	subs	r3, #1
 8008c26:	b29a      	uxth	r2, r3
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008c30:	b29b      	uxth	r3, r3
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d1cf      	bne.n	8008bd6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	9300      	str	r3, [sp, #0]
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	2140      	movs	r1, #64	; 0x40
 8008c40:	68f8      	ldr	r0, [r7, #12]
 8008c42:	f000 f810 	bl	8008c66 <UART_WaitOnFlagUntilTimeout>
 8008c46:	4603      	mov	r3, r0
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d001      	beq.n	8008c50 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008c4c:	2303      	movs	r3, #3
 8008c4e:	e006      	b.n	8008c5e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	2220      	movs	r2, #32
 8008c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008c58:	2300      	movs	r3, #0
 8008c5a:	e000      	b.n	8008c5e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008c5c:	2302      	movs	r3, #2
  }
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3720      	adds	r7, #32
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}

08008c66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008c66:	b580      	push	{r7, lr}
 8008c68:	b090      	sub	sp, #64	; 0x40
 8008c6a:	af00      	add	r7, sp, #0
 8008c6c:	60f8      	str	r0, [r7, #12]
 8008c6e:	60b9      	str	r1, [r7, #8]
 8008c70:	603b      	str	r3, [r7, #0]
 8008c72:	4613      	mov	r3, r2
 8008c74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c76:	e050      	b.n	8008d1a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c7e:	d04c      	beq.n	8008d1a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008c80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d007      	beq.n	8008c96 <UART_WaitOnFlagUntilTimeout+0x30>
 8008c86:	f7fa fe9f 	bl	80039c8 <HAL_GetTick>
 8008c8a:	4602      	mov	r2, r0
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	1ad3      	subs	r3, r2, r3
 8008c90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c92:	429a      	cmp	r2, r3
 8008c94:	d241      	bcs.n	8008d1a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	330c      	adds	r3, #12
 8008c9c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ca0:	e853 3f00 	ldrex	r3, [r3]
 8008ca4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ca8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008cac:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	330c      	adds	r3, #12
 8008cb4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008cb6:	637a      	str	r2, [r7, #52]	; 0x34
 8008cb8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008cbc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008cbe:	e841 2300 	strex	r3, r2, [r1]
 8008cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008cc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d1e5      	bne.n	8008c96 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	3314      	adds	r3, #20
 8008cd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	e853 3f00 	ldrex	r3, [r3]
 8008cd8:	613b      	str	r3, [r7, #16]
   return(result);
 8008cda:	693b      	ldr	r3, [r7, #16]
 8008cdc:	f023 0301 	bic.w	r3, r3, #1
 8008ce0:	63bb      	str	r3, [r7, #56]	; 0x38
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	3314      	adds	r3, #20
 8008ce8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008cea:	623a      	str	r2, [r7, #32]
 8008cec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cee:	69f9      	ldr	r1, [r7, #28]
 8008cf0:	6a3a      	ldr	r2, [r7, #32]
 8008cf2:	e841 2300 	strex	r3, r2, [r1]
 8008cf6:	61bb      	str	r3, [r7, #24]
   return(result);
 8008cf8:	69bb      	ldr	r3, [r7, #24]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d1e5      	bne.n	8008cca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	2220      	movs	r2, #32
 8008d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	2220      	movs	r2, #32
 8008d0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	2200      	movs	r2, #0
 8008d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008d16:	2303      	movs	r3, #3
 8008d18:	e00f      	b.n	8008d3a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	681a      	ldr	r2, [r3, #0]
 8008d20:	68bb      	ldr	r3, [r7, #8]
 8008d22:	4013      	ands	r3, r2
 8008d24:	68ba      	ldr	r2, [r7, #8]
 8008d26:	429a      	cmp	r2, r3
 8008d28:	bf0c      	ite	eq
 8008d2a:	2301      	moveq	r3, #1
 8008d2c:	2300      	movne	r3, #0
 8008d2e:	b2db      	uxtb	r3, r3
 8008d30:	461a      	mov	r2, r3
 8008d32:	79fb      	ldrb	r3, [r7, #7]
 8008d34:	429a      	cmp	r2, r3
 8008d36:	d09f      	beq.n	8008c78 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008d38:	2300      	movs	r3, #0
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3740      	adds	r7, #64	; 0x40
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	bd80      	pop	{r7, pc}
	...

08008d44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008d44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d48:	b0c0      	sub	sp, #256	; 0x100
 8008d4a:	af00      	add	r7, sp, #0
 8008d4c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	691b      	ldr	r3, [r3, #16]
 8008d58:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d60:	68d9      	ldr	r1, [r3, #12]
 8008d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d66:	681a      	ldr	r2, [r3, #0]
 8008d68:	ea40 0301 	orr.w	r3, r0, r1
 8008d6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008d6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d72:	689a      	ldr	r2, [r3, #8]
 8008d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d78:	691b      	ldr	r3, [r3, #16]
 8008d7a:	431a      	orrs	r2, r3
 8008d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d80:	695b      	ldr	r3, [r3, #20]
 8008d82:	431a      	orrs	r2, r3
 8008d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d88:	69db      	ldr	r3, [r3, #28]
 8008d8a:	4313      	orrs	r3, r2
 8008d8c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	68db      	ldr	r3, [r3, #12]
 8008d98:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008d9c:	f021 010c 	bic.w	r1, r1, #12
 8008da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008daa:	430b      	orrs	r3, r1
 8008dac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	695b      	ldr	r3, [r3, #20]
 8008db6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dbe:	6999      	ldr	r1, [r3, #24]
 8008dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dc4:	681a      	ldr	r2, [r3, #0]
 8008dc6:	ea40 0301 	orr.w	r3, r0, r1
 8008dca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dd0:	681a      	ldr	r2, [r3, #0]
 8008dd2:	4b8f      	ldr	r3, [pc, #572]	; (8009010 <UART_SetConfig+0x2cc>)
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	d005      	beq.n	8008de4 <UART_SetConfig+0xa0>
 8008dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ddc:	681a      	ldr	r2, [r3, #0]
 8008dde:	4b8d      	ldr	r3, [pc, #564]	; (8009014 <UART_SetConfig+0x2d0>)
 8008de0:	429a      	cmp	r2, r3
 8008de2:	d104      	bne.n	8008dee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008de4:	f7fe f968 	bl	80070b8 <HAL_RCC_GetPCLK2Freq>
 8008de8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008dec:	e003      	b.n	8008df6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008dee:	f7fe f94f 	bl	8007090 <HAL_RCC_GetPCLK1Freq>
 8008df2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dfa:	69db      	ldr	r3, [r3, #28]
 8008dfc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e00:	f040 810c 	bne.w	800901c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008e04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e08:	2200      	movs	r2, #0
 8008e0a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008e0e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008e12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008e16:	4622      	mov	r2, r4
 8008e18:	462b      	mov	r3, r5
 8008e1a:	1891      	adds	r1, r2, r2
 8008e1c:	65b9      	str	r1, [r7, #88]	; 0x58
 8008e1e:	415b      	adcs	r3, r3
 8008e20:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008e22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008e26:	4621      	mov	r1, r4
 8008e28:	eb12 0801 	adds.w	r8, r2, r1
 8008e2c:	4629      	mov	r1, r5
 8008e2e:	eb43 0901 	adc.w	r9, r3, r1
 8008e32:	f04f 0200 	mov.w	r2, #0
 8008e36:	f04f 0300 	mov.w	r3, #0
 8008e3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008e3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008e42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008e46:	4690      	mov	r8, r2
 8008e48:	4699      	mov	r9, r3
 8008e4a:	4623      	mov	r3, r4
 8008e4c:	eb18 0303 	adds.w	r3, r8, r3
 8008e50:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008e54:	462b      	mov	r3, r5
 8008e56:	eb49 0303 	adc.w	r3, r9, r3
 8008e5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e62:	685b      	ldr	r3, [r3, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008e6a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008e6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008e72:	460b      	mov	r3, r1
 8008e74:	18db      	adds	r3, r3, r3
 8008e76:	653b      	str	r3, [r7, #80]	; 0x50
 8008e78:	4613      	mov	r3, r2
 8008e7a:	eb42 0303 	adc.w	r3, r2, r3
 8008e7e:	657b      	str	r3, [r7, #84]	; 0x54
 8008e80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008e84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008e88:	f7f7 f9b8 	bl	80001fc <__aeabi_uldivmod>
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	460b      	mov	r3, r1
 8008e90:	4b61      	ldr	r3, [pc, #388]	; (8009018 <UART_SetConfig+0x2d4>)
 8008e92:	fba3 2302 	umull	r2, r3, r3, r2
 8008e96:	095b      	lsrs	r3, r3, #5
 8008e98:	011c      	lsls	r4, r3, #4
 8008e9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008ea4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008ea8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008eac:	4642      	mov	r2, r8
 8008eae:	464b      	mov	r3, r9
 8008eb0:	1891      	adds	r1, r2, r2
 8008eb2:	64b9      	str	r1, [r7, #72]	; 0x48
 8008eb4:	415b      	adcs	r3, r3
 8008eb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008eb8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008ebc:	4641      	mov	r1, r8
 8008ebe:	eb12 0a01 	adds.w	sl, r2, r1
 8008ec2:	4649      	mov	r1, r9
 8008ec4:	eb43 0b01 	adc.w	fp, r3, r1
 8008ec8:	f04f 0200 	mov.w	r2, #0
 8008ecc:	f04f 0300 	mov.w	r3, #0
 8008ed0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008ed4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008ed8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008edc:	4692      	mov	sl, r2
 8008ede:	469b      	mov	fp, r3
 8008ee0:	4643      	mov	r3, r8
 8008ee2:	eb1a 0303 	adds.w	r3, sl, r3
 8008ee6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008eea:	464b      	mov	r3, r9
 8008eec:	eb4b 0303 	adc.w	r3, fp, r3
 8008ef0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ef8:	685b      	ldr	r3, [r3, #4]
 8008efa:	2200      	movs	r2, #0
 8008efc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008f00:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008f04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008f08:	460b      	mov	r3, r1
 8008f0a:	18db      	adds	r3, r3, r3
 8008f0c:	643b      	str	r3, [r7, #64]	; 0x40
 8008f0e:	4613      	mov	r3, r2
 8008f10:	eb42 0303 	adc.w	r3, r2, r3
 8008f14:	647b      	str	r3, [r7, #68]	; 0x44
 8008f16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008f1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008f1e:	f7f7 f96d 	bl	80001fc <__aeabi_uldivmod>
 8008f22:	4602      	mov	r2, r0
 8008f24:	460b      	mov	r3, r1
 8008f26:	4611      	mov	r1, r2
 8008f28:	4b3b      	ldr	r3, [pc, #236]	; (8009018 <UART_SetConfig+0x2d4>)
 8008f2a:	fba3 2301 	umull	r2, r3, r3, r1
 8008f2e:	095b      	lsrs	r3, r3, #5
 8008f30:	2264      	movs	r2, #100	; 0x64
 8008f32:	fb02 f303 	mul.w	r3, r2, r3
 8008f36:	1acb      	subs	r3, r1, r3
 8008f38:	00db      	lsls	r3, r3, #3
 8008f3a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008f3e:	4b36      	ldr	r3, [pc, #216]	; (8009018 <UART_SetConfig+0x2d4>)
 8008f40:	fba3 2302 	umull	r2, r3, r3, r2
 8008f44:	095b      	lsrs	r3, r3, #5
 8008f46:	005b      	lsls	r3, r3, #1
 8008f48:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008f4c:	441c      	add	r4, r3
 8008f4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008f52:	2200      	movs	r2, #0
 8008f54:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008f58:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008f5c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008f60:	4642      	mov	r2, r8
 8008f62:	464b      	mov	r3, r9
 8008f64:	1891      	adds	r1, r2, r2
 8008f66:	63b9      	str	r1, [r7, #56]	; 0x38
 8008f68:	415b      	adcs	r3, r3
 8008f6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008f70:	4641      	mov	r1, r8
 8008f72:	1851      	adds	r1, r2, r1
 8008f74:	6339      	str	r1, [r7, #48]	; 0x30
 8008f76:	4649      	mov	r1, r9
 8008f78:	414b      	adcs	r3, r1
 8008f7a:	637b      	str	r3, [r7, #52]	; 0x34
 8008f7c:	f04f 0200 	mov.w	r2, #0
 8008f80:	f04f 0300 	mov.w	r3, #0
 8008f84:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008f88:	4659      	mov	r1, fp
 8008f8a:	00cb      	lsls	r3, r1, #3
 8008f8c:	4651      	mov	r1, sl
 8008f8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f92:	4651      	mov	r1, sl
 8008f94:	00ca      	lsls	r2, r1, #3
 8008f96:	4610      	mov	r0, r2
 8008f98:	4619      	mov	r1, r3
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	4642      	mov	r2, r8
 8008f9e:	189b      	adds	r3, r3, r2
 8008fa0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008fa4:	464b      	mov	r3, r9
 8008fa6:	460a      	mov	r2, r1
 8008fa8:	eb42 0303 	adc.w	r3, r2, r3
 8008fac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008fbc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008fc0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008fc4:	460b      	mov	r3, r1
 8008fc6:	18db      	adds	r3, r3, r3
 8008fc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8008fca:	4613      	mov	r3, r2
 8008fcc:	eb42 0303 	adc.w	r3, r2, r3
 8008fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008fd2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008fd6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008fda:	f7f7 f90f 	bl	80001fc <__aeabi_uldivmod>
 8008fde:	4602      	mov	r2, r0
 8008fe0:	460b      	mov	r3, r1
 8008fe2:	4b0d      	ldr	r3, [pc, #52]	; (8009018 <UART_SetConfig+0x2d4>)
 8008fe4:	fba3 1302 	umull	r1, r3, r3, r2
 8008fe8:	095b      	lsrs	r3, r3, #5
 8008fea:	2164      	movs	r1, #100	; 0x64
 8008fec:	fb01 f303 	mul.w	r3, r1, r3
 8008ff0:	1ad3      	subs	r3, r2, r3
 8008ff2:	00db      	lsls	r3, r3, #3
 8008ff4:	3332      	adds	r3, #50	; 0x32
 8008ff6:	4a08      	ldr	r2, [pc, #32]	; (8009018 <UART_SetConfig+0x2d4>)
 8008ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8008ffc:	095b      	lsrs	r3, r3, #5
 8008ffe:	f003 0207 	and.w	r2, r3, #7
 8009002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4422      	add	r2, r4
 800900a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800900c:	e105      	b.n	800921a <UART_SetConfig+0x4d6>
 800900e:	bf00      	nop
 8009010:	40011000 	.word	0x40011000
 8009014:	40011400 	.word	0x40011400
 8009018:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800901c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009020:	2200      	movs	r2, #0
 8009022:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009026:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800902a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800902e:	4642      	mov	r2, r8
 8009030:	464b      	mov	r3, r9
 8009032:	1891      	adds	r1, r2, r2
 8009034:	6239      	str	r1, [r7, #32]
 8009036:	415b      	adcs	r3, r3
 8009038:	627b      	str	r3, [r7, #36]	; 0x24
 800903a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800903e:	4641      	mov	r1, r8
 8009040:	1854      	adds	r4, r2, r1
 8009042:	4649      	mov	r1, r9
 8009044:	eb43 0501 	adc.w	r5, r3, r1
 8009048:	f04f 0200 	mov.w	r2, #0
 800904c:	f04f 0300 	mov.w	r3, #0
 8009050:	00eb      	lsls	r3, r5, #3
 8009052:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009056:	00e2      	lsls	r2, r4, #3
 8009058:	4614      	mov	r4, r2
 800905a:	461d      	mov	r5, r3
 800905c:	4643      	mov	r3, r8
 800905e:	18e3      	adds	r3, r4, r3
 8009060:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009064:	464b      	mov	r3, r9
 8009066:	eb45 0303 	adc.w	r3, r5, r3
 800906a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800906e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009072:	685b      	ldr	r3, [r3, #4]
 8009074:	2200      	movs	r2, #0
 8009076:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800907a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800907e:	f04f 0200 	mov.w	r2, #0
 8009082:	f04f 0300 	mov.w	r3, #0
 8009086:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800908a:	4629      	mov	r1, r5
 800908c:	008b      	lsls	r3, r1, #2
 800908e:	4621      	mov	r1, r4
 8009090:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009094:	4621      	mov	r1, r4
 8009096:	008a      	lsls	r2, r1, #2
 8009098:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800909c:	f7f7 f8ae 	bl	80001fc <__aeabi_uldivmod>
 80090a0:	4602      	mov	r2, r0
 80090a2:	460b      	mov	r3, r1
 80090a4:	4b60      	ldr	r3, [pc, #384]	; (8009228 <UART_SetConfig+0x4e4>)
 80090a6:	fba3 2302 	umull	r2, r3, r3, r2
 80090aa:	095b      	lsrs	r3, r3, #5
 80090ac:	011c      	lsls	r4, r3, #4
 80090ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80090b2:	2200      	movs	r2, #0
 80090b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80090b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80090bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80090c0:	4642      	mov	r2, r8
 80090c2:	464b      	mov	r3, r9
 80090c4:	1891      	adds	r1, r2, r2
 80090c6:	61b9      	str	r1, [r7, #24]
 80090c8:	415b      	adcs	r3, r3
 80090ca:	61fb      	str	r3, [r7, #28]
 80090cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80090d0:	4641      	mov	r1, r8
 80090d2:	1851      	adds	r1, r2, r1
 80090d4:	6139      	str	r1, [r7, #16]
 80090d6:	4649      	mov	r1, r9
 80090d8:	414b      	adcs	r3, r1
 80090da:	617b      	str	r3, [r7, #20]
 80090dc:	f04f 0200 	mov.w	r2, #0
 80090e0:	f04f 0300 	mov.w	r3, #0
 80090e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80090e8:	4659      	mov	r1, fp
 80090ea:	00cb      	lsls	r3, r1, #3
 80090ec:	4651      	mov	r1, sl
 80090ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80090f2:	4651      	mov	r1, sl
 80090f4:	00ca      	lsls	r2, r1, #3
 80090f6:	4610      	mov	r0, r2
 80090f8:	4619      	mov	r1, r3
 80090fa:	4603      	mov	r3, r0
 80090fc:	4642      	mov	r2, r8
 80090fe:	189b      	adds	r3, r3, r2
 8009100:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009104:	464b      	mov	r3, r9
 8009106:	460a      	mov	r2, r1
 8009108:	eb42 0303 	adc.w	r3, r2, r3
 800910c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009114:	685b      	ldr	r3, [r3, #4]
 8009116:	2200      	movs	r2, #0
 8009118:	67bb      	str	r3, [r7, #120]	; 0x78
 800911a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800911c:	f04f 0200 	mov.w	r2, #0
 8009120:	f04f 0300 	mov.w	r3, #0
 8009124:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009128:	4649      	mov	r1, r9
 800912a:	008b      	lsls	r3, r1, #2
 800912c:	4641      	mov	r1, r8
 800912e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009132:	4641      	mov	r1, r8
 8009134:	008a      	lsls	r2, r1, #2
 8009136:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800913a:	f7f7 f85f 	bl	80001fc <__aeabi_uldivmod>
 800913e:	4602      	mov	r2, r0
 8009140:	460b      	mov	r3, r1
 8009142:	4b39      	ldr	r3, [pc, #228]	; (8009228 <UART_SetConfig+0x4e4>)
 8009144:	fba3 1302 	umull	r1, r3, r3, r2
 8009148:	095b      	lsrs	r3, r3, #5
 800914a:	2164      	movs	r1, #100	; 0x64
 800914c:	fb01 f303 	mul.w	r3, r1, r3
 8009150:	1ad3      	subs	r3, r2, r3
 8009152:	011b      	lsls	r3, r3, #4
 8009154:	3332      	adds	r3, #50	; 0x32
 8009156:	4a34      	ldr	r2, [pc, #208]	; (8009228 <UART_SetConfig+0x4e4>)
 8009158:	fba2 2303 	umull	r2, r3, r2, r3
 800915c:	095b      	lsrs	r3, r3, #5
 800915e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009162:	441c      	add	r4, r3
 8009164:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009168:	2200      	movs	r2, #0
 800916a:	673b      	str	r3, [r7, #112]	; 0x70
 800916c:	677a      	str	r2, [r7, #116]	; 0x74
 800916e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009172:	4642      	mov	r2, r8
 8009174:	464b      	mov	r3, r9
 8009176:	1891      	adds	r1, r2, r2
 8009178:	60b9      	str	r1, [r7, #8]
 800917a:	415b      	adcs	r3, r3
 800917c:	60fb      	str	r3, [r7, #12]
 800917e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009182:	4641      	mov	r1, r8
 8009184:	1851      	adds	r1, r2, r1
 8009186:	6039      	str	r1, [r7, #0]
 8009188:	4649      	mov	r1, r9
 800918a:	414b      	adcs	r3, r1
 800918c:	607b      	str	r3, [r7, #4]
 800918e:	f04f 0200 	mov.w	r2, #0
 8009192:	f04f 0300 	mov.w	r3, #0
 8009196:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800919a:	4659      	mov	r1, fp
 800919c:	00cb      	lsls	r3, r1, #3
 800919e:	4651      	mov	r1, sl
 80091a0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80091a4:	4651      	mov	r1, sl
 80091a6:	00ca      	lsls	r2, r1, #3
 80091a8:	4610      	mov	r0, r2
 80091aa:	4619      	mov	r1, r3
 80091ac:	4603      	mov	r3, r0
 80091ae:	4642      	mov	r2, r8
 80091b0:	189b      	adds	r3, r3, r2
 80091b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80091b4:	464b      	mov	r3, r9
 80091b6:	460a      	mov	r2, r1
 80091b8:	eb42 0303 	adc.w	r3, r2, r3
 80091bc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80091be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091c2:	685b      	ldr	r3, [r3, #4]
 80091c4:	2200      	movs	r2, #0
 80091c6:	663b      	str	r3, [r7, #96]	; 0x60
 80091c8:	667a      	str	r2, [r7, #100]	; 0x64
 80091ca:	f04f 0200 	mov.w	r2, #0
 80091ce:	f04f 0300 	mov.w	r3, #0
 80091d2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80091d6:	4649      	mov	r1, r9
 80091d8:	008b      	lsls	r3, r1, #2
 80091da:	4641      	mov	r1, r8
 80091dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80091e0:	4641      	mov	r1, r8
 80091e2:	008a      	lsls	r2, r1, #2
 80091e4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80091e8:	f7f7 f808 	bl	80001fc <__aeabi_uldivmod>
 80091ec:	4602      	mov	r2, r0
 80091ee:	460b      	mov	r3, r1
 80091f0:	4b0d      	ldr	r3, [pc, #52]	; (8009228 <UART_SetConfig+0x4e4>)
 80091f2:	fba3 1302 	umull	r1, r3, r3, r2
 80091f6:	095b      	lsrs	r3, r3, #5
 80091f8:	2164      	movs	r1, #100	; 0x64
 80091fa:	fb01 f303 	mul.w	r3, r1, r3
 80091fe:	1ad3      	subs	r3, r2, r3
 8009200:	011b      	lsls	r3, r3, #4
 8009202:	3332      	adds	r3, #50	; 0x32
 8009204:	4a08      	ldr	r2, [pc, #32]	; (8009228 <UART_SetConfig+0x4e4>)
 8009206:	fba2 2303 	umull	r2, r3, r2, r3
 800920a:	095b      	lsrs	r3, r3, #5
 800920c:	f003 020f 	and.w	r2, r3, #15
 8009210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	4422      	add	r2, r4
 8009218:	609a      	str	r2, [r3, #8]
}
 800921a:	bf00      	nop
 800921c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009220:	46bd      	mov	sp, r7
 8009222:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009226:	bf00      	nop
 8009228:	51eb851f 	.word	0x51eb851f

0800922c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800922c:	b480      	push	{r7}
 800922e:	b083      	sub	sp, #12
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
 8009234:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d123      	bne.n	8009286 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8009246:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800924a:	683a      	ldr	r2, [r7, #0]
 800924c:	6851      	ldr	r1, [r2, #4]
 800924e:	683a      	ldr	r2, [r7, #0]
 8009250:	6892      	ldr	r2, [r2, #8]
 8009252:	4311      	orrs	r1, r2
 8009254:	683a      	ldr	r2, [r7, #0]
 8009256:	68d2      	ldr	r2, [r2, #12]
 8009258:	4311      	orrs	r1, r2
 800925a:	683a      	ldr	r2, [r7, #0]
 800925c:	6912      	ldr	r2, [r2, #16]
 800925e:	4311      	orrs	r1, r2
 8009260:	683a      	ldr	r2, [r7, #0]
 8009262:	6952      	ldr	r2, [r2, #20]
 8009264:	4311      	orrs	r1, r2
 8009266:	683a      	ldr	r2, [r7, #0]
 8009268:	6992      	ldr	r2, [r2, #24]
 800926a:	4311      	orrs	r1, r2
 800926c:	683a      	ldr	r2, [r7, #0]
 800926e:	69d2      	ldr	r2, [r2, #28]
 8009270:	4311      	orrs	r1, r2
 8009272:	683a      	ldr	r2, [r7, #0]
 8009274:	6a12      	ldr	r2, [r2, #32]
 8009276:	4311      	orrs	r1, r2
 8009278:	683a      	ldr	r2, [r7, #0]
 800927a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800927c:	430a      	orrs	r2, r1
 800927e:	431a      	orrs	r2, r3
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	601a      	str	r2, [r3, #0]
 8009284:	e028      	b.n	80092d8 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	69d9      	ldr	r1, [r3, #28]
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	6a1b      	ldr	r3, [r3, #32]
 8009296:	4319      	orrs	r1, r3
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800929c:	430b      	orrs	r3, r1
 800929e:	431a      	orrs	r2, r3
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	685b      	ldr	r3, [r3, #4]
 80092a8:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80092ac:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80092b0:	683a      	ldr	r2, [r7, #0]
 80092b2:	6851      	ldr	r1, [r2, #4]
 80092b4:	683a      	ldr	r2, [r7, #0]
 80092b6:	6892      	ldr	r2, [r2, #8]
 80092b8:	4311      	orrs	r1, r2
 80092ba:	683a      	ldr	r2, [r7, #0]
 80092bc:	68d2      	ldr	r2, [r2, #12]
 80092be:	4311      	orrs	r1, r2
 80092c0:	683a      	ldr	r2, [r7, #0]
 80092c2:	6912      	ldr	r2, [r2, #16]
 80092c4:	4311      	orrs	r1, r2
 80092c6:	683a      	ldr	r2, [r7, #0]
 80092c8:	6952      	ldr	r2, [r2, #20]
 80092ca:	4311      	orrs	r1, r2
 80092cc:	683a      	ldr	r2, [r7, #0]
 80092ce:	6992      	ldr	r2, [r2, #24]
 80092d0:	430a      	orrs	r2, r1
 80092d2:	431a      	orrs	r2, r3
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80092d8:	2300      	movs	r3, #0
}
 80092da:	4618      	mov	r0, r3
 80092dc:	370c      	adds	r7, #12
 80092de:	46bd      	mov	sp, r7
 80092e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e4:	4770      	bx	lr

080092e6 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80092e6:	b480      	push	{r7}
 80092e8:	b085      	sub	sp, #20
 80092ea:	af00      	add	r7, sp, #0
 80092ec:	60f8      	str	r0, [r7, #12]
 80092ee:	60b9      	str	r1, [r7, #8]
 80092f0:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d128      	bne.n	800934a <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	689b      	ldr	r3, [r3, #8]
 80092fc:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	1e59      	subs	r1, r3, #1
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	685b      	ldr	r3, [r3, #4]
 800930a:	3b01      	subs	r3, #1
 800930c:	011b      	lsls	r3, r3, #4
 800930e:	4319      	orrs	r1, r3
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	689b      	ldr	r3, [r3, #8]
 8009314:	3b01      	subs	r3, #1
 8009316:	021b      	lsls	r3, r3, #8
 8009318:	4319      	orrs	r1, r3
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	68db      	ldr	r3, [r3, #12]
 800931e:	3b01      	subs	r3, #1
 8009320:	031b      	lsls	r3, r3, #12
 8009322:	4319      	orrs	r1, r3
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	691b      	ldr	r3, [r3, #16]
 8009328:	3b01      	subs	r3, #1
 800932a:	041b      	lsls	r3, r3, #16
 800932c:	4319      	orrs	r1, r3
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	695b      	ldr	r3, [r3, #20]
 8009332:	3b01      	subs	r3, #1
 8009334:	051b      	lsls	r3, r3, #20
 8009336:	4319      	orrs	r1, r3
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	699b      	ldr	r3, [r3, #24]
 800933c:	3b01      	subs	r3, #1
 800933e:	061b      	lsls	r3, r3, #24
 8009340:	430b      	orrs	r3, r1
 8009342:	431a      	orrs	r2, r3
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	609a      	str	r2, [r3, #8]
 8009348:	e02f      	b.n	80093aa <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	689b      	ldr	r3, [r3, #8]
 800934e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009352:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009356:	68ba      	ldr	r2, [r7, #8]
 8009358:	68d2      	ldr	r2, [r2, #12]
 800935a:	3a01      	subs	r2, #1
 800935c:	0311      	lsls	r1, r2, #12
 800935e:	68ba      	ldr	r2, [r7, #8]
 8009360:	6952      	ldr	r2, [r2, #20]
 8009362:	3a01      	subs	r2, #1
 8009364:	0512      	lsls	r2, r2, #20
 8009366:	430a      	orrs	r2, r1
 8009368:	431a      	orrs	r2, r3
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	68db      	ldr	r3, [r3, #12]
 8009372:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	1e59      	subs	r1, r3, #1
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	685b      	ldr	r3, [r3, #4]
 8009380:	3b01      	subs	r3, #1
 8009382:	011b      	lsls	r3, r3, #4
 8009384:	4319      	orrs	r1, r3
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	689b      	ldr	r3, [r3, #8]
 800938a:	3b01      	subs	r3, #1
 800938c:	021b      	lsls	r3, r3, #8
 800938e:	4319      	orrs	r1, r3
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	691b      	ldr	r3, [r3, #16]
 8009394:	3b01      	subs	r3, #1
 8009396:	041b      	lsls	r3, r3, #16
 8009398:	4319      	orrs	r1, r3
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	699b      	ldr	r3, [r3, #24]
 800939e:	3b01      	subs	r3, #1
 80093a0:	061b      	lsls	r3, r3, #24
 80093a2:	430b      	orrs	r3, r1
 80093a4:	431a      	orrs	r2, r3
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80093aa:	2300      	movs	r3, #0
}
 80093ac:	4618      	mov	r0, r3
 80093ae:	3714      	adds	r7, #20
 80093b0:	46bd      	mov	sp, r7
 80093b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b6:	4770      	bx	lr

080093b8 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b086      	sub	sp, #24
 80093bc:	af00      	add	r7, sp, #0
 80093be:	60f8      	str	r0, [r7, #12]
 80093c0:	60b9      	str	r1, [r7, #8]
 80093c2:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 80093c4:	2300      	movs	r3, #0
 80093c6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	691b      	ldr	r3, [r3, #16]
 80093cc:	0d9b      	lsrs	r3, r3, #22
 80093ce:	059b      	lsls	r3, r3, #22
 80093d0:	68ba      	ldr	r2, [r7, #8]
 80093d2:	6811      	ldr	r1, [r2, #0]
 80093d4:	68ba      	ldr	r2, [r7, #8]
 80093d6:	6852      	ldr	r2, [r2, #4]
 80093d8:	4311      	orrs	r1, r2
 80093da:	68ba      	ldr	r2, [r7, #8]
 80093dc:	6892      	ldr	r2, [r2, #8]
 80093de:	3a01      	subs	r2, #1
 80093e0:	0152      	lsls	r2, r2, #5
 80093e2:	4311      	orrs	r1, r2
 80093e4:	68ba      	ldr	r2, [r7, #8]
 80093e6:	68d2      	ldr	r2, [r2, #12]
 80093e8:	0252      	lsls	r2, r2, #9
 80093ea:	430a      	orrs	r2, r1
 80093ec:	431a      	orrs	r2, r3
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 80093f2:	f7fa fae9 	bl	80039c8 <HAL_GetTick>
 80093f6:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 80093f8:	e010      	b.n	800941c <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009400:	d00c      	beq.n	800941c <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d007      	beq.n	8009418 <FMC_SDRAM_SendCommand+0x60>
 8009408:	f7fa fade 	bl	80039c8 <HAL_GetTick>
 800940c:	4602      	mov	r2, r0
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	1ad3      	subs	r3, r2, r3
 8009412:	687a      	ldr	r2, [r7, #4]
 8009414:	429a      	cmp	r2, r3
 8009416:	d201      	bcs.n	800941c <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 8009418:	2303      	movs	r3, #3
 800941a:	e006      	b.n	800942a <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	699b      	ldr	r3, [r3, #24]
 8009420:	f003 0320 	and.w	r3, r3, #32
 8009424:	2b20      	cmp	r3, #32
 8009426:	d0e8      	beq.n	80093fa <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 8009428:	2300      	movs	r3, #0
}
 800942a:	4618      	mov	r0, r3
 800942c:	3718      	adds	r7, #24
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}

08009432 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8009432:	b480      	push	{r7}
 8009434:	b083      	sub	sp, #12
 8009436:	af00      	add	r7, sp, #0
 8009438:	6078      	str	r0, [r7, #4]
 800943a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	695b      	ldr	r3, [r3, #20]
 8009440:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8009444:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 8009448:	683a      	ldr	r2, [r7, #0]
 800944a:	0052      	lsls	r2, r2, #1
 800944c:	431a      	orrs	r2, r3
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8009452:	2300      	movs	r3, #0
}
 8009454:	4618      	mov	r0, r3
 8009456:	370c      	adds	r7, #12
 8009458:	46bd      	mov	sp, r7
 800945a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945e:	4770      	bx	lr

08009460 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009460:	b084      	sub	sp, #16
 8009462:	b580      	push	{r7, lr}
 8009464:	b084      	sub	sp, #16
 8009466:	af00      	add	r7, sp, #0
 8009468:	6078      	str	r0, [r7, #4]
 800946a:	f107 001c 	add.w	r0, r7, #28
 800946e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009474:	2b01      	cmp	r3, #1
 8009476:	d122      	bne.n	80094be <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800947c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	68db      	ldr	r3, [r3, #12]
 8009488:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800948c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009490:	687a      	ldr	r2, [r7, #4]
 8009492:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	68db      	ldr	r3, [r3, #12]
 8009498:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80094a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094a2:	2b01      	cmp	r3, #1
 80094a4:	d105      	bne.n	80094b2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	68db      	ldr	r3, [r3, #12]
 80094aa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f000 f970 	bl	8009798 <USB_CoreReset>
 80094b8:	4603      	mov	r3, r0
 80094ba:	73fb      	strb	r3, [r7, #15]
 80094bc:	e01a      	b.n	80094f4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	68db      	ldr	r3, [r3, #12]
 80094c2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f000 f964 	bl	8009798 <USB_CoreReset>
 80094d0:	4603      	mov	r3, r0
 80094d2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80094d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d106      	bne.n	80094e8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094de:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	639a      	str	r2, [r3, #56]	; 0x38
 80094e6:	e005      	b.n	80094f4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094ec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80094f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094f6:	2b01      	cmp	r3, #1
 80094f8:	d10b      	bne.n	8009512 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	689b      	ldr	r3, [r3, #8]
 80094fe:	f043 0206 	orr.w	r2, r3, #6
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	689b      	ldr	r3, [r3, #8]
 800950a:	f043 0220 	orr.w	r2, r3, #32
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009512:	7bfb      	ldrb	r3, [r7, #15]
}
 8009514:	4618      	mov	r0, r3
 8009516:	3710      	adds	r7, #16
 8009518:	46bd      	mov	sp, r7
 800951a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800951e:	b004      	add	sp, #16
 8009520:	4770      	bx	lr

08009522 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009522:	b480      	push	{r7}
 8009524:	b083      	sub	sp, #12
 8009526:	af00      	add	r7, sp, #0
 8009528:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	689b      	ldr	r3, [r3, #8]
 800952e:	f023 0201 	bic.w	r2, r3, #1
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009536:	2300      	movs	r3, #0
}
 8009538:	4618      	mov	r0, r3
 800953a:	370c      	adds	r7, #12
 800953c:	46bd      	mov	sp, r7
 800953e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009542:	4770      	bx	lr

08009544 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b084      	sub	sp, #16
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
 800954c:	460b      	mov	r3, r1
 800954e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009550:	2300      	movs	r3, #0
 8009552:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009560:	78fb      	ldrb	r3, [r7, #3]
 8009562:	2b01      	cmp	r3, #1
 8009564:	d115      	bne.n	8009592 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	68db      	ldr	r3, [r3, #12]
 800956a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009572:	2001      	movs	r0, #1
 8009574:	f7fa fa34 	bl	80039e0 <HAL_Delay>
      ms++;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	3301      	adds	r3, #1
 800957c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f000 f8fb 	bl	800977a <USB_GetMode>
 8009584:	4603      	mov	r3, r0
 8009586:	2b01      	cmp	r3, #1
 8009588:	d01e      	beq.n	80095c8 <USB_SetCurrentMode+0x84>
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	2b31      	cmp	r3, #49	; 0x31
 800958e:	d9f0      	bls.n	8009572 <USB_SetCurrentMode+0x2e>
 8009590:	e01a      	b.n	80095c8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009592:	78fb      	ldrb	r3, [r7, #3]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d115      	bne.n	80095c4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	68db      	ldr	r3, [r3, #12]
 800959c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80095a4:	2001      	movs	r0, #1
 80095a6:	f7fa fa1b 	bl	80039e0 <HAL_Delay>
      ms++;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	3301      	adds	r3, #1
 80095ae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80095b0:	6878      	ldr	r0, [r7, #4]
 80095b2:	f000 f8e2 	bl	800977a <USB_GetMode>
 80095b6:	4603      	mov	r3, r0
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d005      	beq.n	80095c8 <USB_SetCurrentMode+0x84>
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2b31      	cmp	r3, #49	; 0x31
 80095c0:	d9f0      	bls.n	80095a4 <USB_SetCurrentMode+0x60>
 80095c2:	e001      	b.n	80095c8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80095c4:	2301      	movs	r3, #1
 80095c6:	e005      	b.n	80095d4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2b32      	cmp	r3, #50	; 0x32
 80095cc:	d101      	bne.n	80095d2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80095ce:	2301      	movs	r3, #1
 80095d0:	e000      	b.n	80095d4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80095d2:	2300      	movs	r3, #0
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3710      	adds	r7, #16
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}

080095dc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80095dc:	b480      	push	{r7}
 80095de:	b085      	sub	sp, #20
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
 80095e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80095e6:	2300      	movs	r3, #0
 80095e8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	3301      	adds	r3, #1
 80095ee:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	4a13      	ldr	r2, [pc, #76]	; (8009640 <USB_FlushTxFifo+0x64>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d901      	bls.n	80095fc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80095f8:	2303      	movs	r3, #3
 80095fa:	e01b      	b.n	8009634 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	691b      	ldr	r3, [r3, #16]
 8009600:	2b00      	cmp	r3, #0
 8009602:	daf2      	bge.n	80095ea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009604:	2300      	movs	r3, #0
 8009606:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	019b      	lsls	r3, r3, #6
 800960c:	f043 0220 	orr.w	r2, r3, #32
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	3301      	adds	r3, #1
 8009618:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	4a08      	ldr	r2, [pc, #32]	; (8009640 <USB_FlushTxFifo+0x64>)
 800961e:	4293      	cmp	r3, r2
 8009620:	d901      	bls.n	8009626 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009622:	2303      	movs	r3, #3
 8009624:	e006      	b.n	8009634 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	691b      	ldr	r3, [r3, #16]
 800962a:	f003 0320 	and.w	r3, r3, #32
 800962e:	2b20      	cmp	r3, #32
 8009630:	d0f0      	beq.n	8009614 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009632:	2300      	movs	r3, #0
}
 8009634:	4618      	mov	r0, r3
 8009636:	3714      	adds	r7, #20
 8009638:	46bd      	mov	sp, r7
 800963a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963e:	4770      	bx	lr
 8009640:	00030d40 	.word	0x00030d40

08009644 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009644:	b480      	push	{r7}
 8009646:	b085      	sub	sp, #20
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800964c:	2300      	movs	r3, #0
 800964e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	3301      	adds	r3, #1
 8009654:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	4a11      	ldr	r2, [pc, #68]	; (80096a0 <USB_FlushRxFifo+0x5c>)
 800965a:	4293      	cmp	r3, r2
 800965c:	d901      	bls.n	8009662 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800965e:	2303      	movs	r3, #3
 8009660:	e018      	b.n	8009694 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	691b      	ldr	r3, [r3, #16]
 8009666:	2b00      	cmp	r3, #0
 8009668:	daf2      	bge.n	8009650 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800966a:	2300      	movs	r3, #0
 800966c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2210      	movs	r2, #16
 8009672:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	3301      	adds	r3, #1
 8009678:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	4a08      	ldr	r2, [pc, #32]	; (80096a0 <USB_FlushRxFifo+0x5c>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d901      	bls.n	8009686 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009682:	2303      	movs	r3, #3
 8009684:	e006      	b.n	8009694 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	691b      	ldr	r3, [r3, #16]
 800968a:	f003 0310 	and.w	r3, r3, #16
 800968e:	2b10      	cmp	r3, #16
 8009690:	d0f0      	beq.n	8009674 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009692:	2300      	movs	r3, #0
}
 8009694:	4618      	mov	r0, r3
 8009696:	3714      	adds	r7, #20
 8009698:	46bd      	mov	sp, r7
 800969a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969e:	4770      	bx	lr
 80096a0:	00030d40 	.word	0x00030d40

080096a4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b08b      	sub	sp, #44	; 0x2c
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	60f8      	str	r0, [r7, #12]
 80096ac:	60b9      	str	r1, [r7, #8]
 80096ae:	4613      	mov	r3, r2
 80096b0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80096ba:	88fb      	ldrh	r3, [r7, #6]
 80096bc:	089b      	lsrs	r3, r3, #2
 80096be:	b29b      	uxth	r3, r3
 80096c0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80096c2:	88fb      	ldrh	r3, [r7, #6]
 80096c4:	f003 0303 	and.w	r3, r3, #3
 80096c8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80096ca:	2300      	movs	r3, #0
 80096cc:	623b      	str	r3, [r7, #32]
 80096ce:	e014      	b.n	80096fa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80096d0:	69bb      	ldr	r3, [r7, #24]
 80096d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80096d6:	681a      	ldr	r2, [r3, #0]
 80096d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096da:	601a      	str	r2, [r3, #0]
    pDest++;
 80096dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096de:	3301      	adds	r3, #1
 80096e0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80096e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096e4:	3301      	adds	r3, #1
 80096e6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80096e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ea:	3301      	adds	r3, #1
 80096ec:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80096ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096f0:	3301      	adds	r3, #1
 80096f2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80096f4:	6a3b      	ldr	r3, [r7, #32]
 80096f6:	3301      	adds	r3, #1
 80096f8:	623b      	str	r3, [r7, #32]
 80096fa:	6a3a      	ldr	r2, [r7, #32]
 80096fc:	697b      	ldr	r3, [r7, #20]
 80096fe:	429a      	cmp	r2, r3
 8009700:	d3e6      	bcc.n	80096d0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009702:	8bfb      	ldrh	r3, [r7, #30]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d01e      	beq.n	8009746 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009708:	2300      	movs	r3, #0
 800970a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800970c:	69bb      	ldr	r3, [r7, #24]
 800970e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009712:	461a      	mov	r2, r3
 8009714:	f107 0310 	add.w	r3, r7, #16
 8009718:	6812      	ldr	r2, [r2, #0]
 800971a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800971c:	693a      	ldr	r2, [r7, #16]
 800971e:	6a3b      	ldr	r3, [r7, #32]
 8009720:	b2db      	uxtb	r3, r3
 8009722:	00db      	lsls	r3, r3, #3
 8009724:	fa22 f303 	lsr.w	r3, r2, r3
 8009728:	b2da      	uxtb	r2, r3
 800972a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800972c:	701a      	strb	r2, [r3, #0]
      i++;
 800972e:	6a3b      	ldr	r3, [r7, #32]
 8009730:	3301      	adds	r3, #1
 8009732:	623b      	str	r3, [r7, #32]
      pDest++;
 8009734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009736:	3301      	adds	r3, #1
 8009738:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800973a:	8bfb      	ldrh	r3, [r7, #30]
 800973c:	3b01      	subs	r3, #1
 800973e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009740:	8bfb      	ldrh	r3, [r7, #30]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d1ea      	bne.n	800971c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009748:	4618      	mov	r0, r3
 800974a:	372c      	adds	r7, #44	; 0x2c
 800974c:	46bd      	mov	sp, r7
 800974e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009752:	4770      	bx	lr

08009754 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009754:	b480      	push	{r7}
 8009756:	b085      	sub	sp, #20
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	695b      	ldr	r3, [r3, #20]
 8009760:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	699b      	ldr	r3, [r3, #24]
 8009766:	68fa      	ldr	r2, [r7, #12]
 8009768:	4013      	ands	r3, r2
 800976a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800976c:	68fb      	ldr	r3, [r7, #12]
}
 800976e:	4618      	mov	r0, r3
 8009770:	3714      	adds	r7, #20
 8009772:	46bd      	mov	sp, r7
 8009774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009778:	4770      	bx	lr

0800977a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800977a:	b480      	push	{r7}
 800977c:	b083      	sub	sp, #12
 800977e:	af00      	add	r7, sp, #0
 8009780:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	695b      	ldr	r3, [r3, #20]
 8009786:	f003 0301 	and.w	r3, r3, #1
}
 800978a:	4618      	mov	r0, r3
 800978c:	370c      	adds	r7, #12
 800978e:	46bd      	mov	sp, r7
 8009790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009794:	4770      	bx	lr
	...

08009798 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009798:	b480      	push	{r7}
 800979a:	b085      	sub	sp, #20
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80097a0:	2300      	movs	r3, #0
 80097a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	3301      	adds	r3, #1
 80097a8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	4a13      	ldr	r2, [pc, #76]	; (80097fc <USB_CoreReset+0x64>)
 80097ae:	4293      	cmp	r3, r2
 80097b0:	d901      	bls.n	80097b6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80097b2:	2303      	movs	r3, #3
 80097b4:	e01b      	b.n	80097ee <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	691b      	ldr	r3, [r3, #16]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	daf2      	bge.n	80097a4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80097be:	2300      	movs	r3, #0
 80097c0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	691b      	ldr	r3, [r3, #16]
 80097c6:	f043 0201 	orr.w	r2, r3, #1
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	3301      	adds	r3, #1
 80097d2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	4a09      	ldr	r2, [pc, #36]	; (80097fc <USB_CoreReset+0x64>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d901      	bls.n	80097e0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80097dc:	2303      	movs	r3, #3
 80097de:	e006      	b.n	80097ee <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	691b      	ldr	r3, [r3, #16]
 80097e4:	f003 0301 	and.w	r3, r3, #1
 80097e8:	2b01      	cmp	r3, #1
 80097ea:	d0f0      	beq.n	80097ce <USB_CoreReset+0x36>

  return HAL_OK;
 80097ec:	2300      	movs	r3, #0
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	3714      	adds	r7, #20
 80097f2:	46bd      	mov	sp, r7
 80097f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f8:	4770      	bx	lr
 80097fa:	bf00      	nop
 80097fc:	00030d40 	.word	0x00030d40

08009800 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009800:	b084      	sub	sp, #16
 8009802:	b580      	push	{r7, lr}
 8009804:	b086      	sub	sp, #24
 8009806:	af00      	add	r7, sp, #0
 8009808:	6078      	str	r0, [r7, #4]
 800980a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800980e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009812:	2300      	movs	r3, #0
 8009814:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009820:	461a      	mov	r2, r3
 8009822:	2300      	movs	r3, #0
 8009824:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800982a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009836:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009842:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800984e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009852:	2b00      	cmp	r3, #0
 8009854:	d018      	beq.n	8009888 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8009856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009858:	2b01      	cmp	r3, #1
 800985a:	d10a      	bne.n	8009872 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	68fa      	ldr	r2, [r7, #12]
 8009866:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800986a:	f043 0304 	orr.w	r3, r3, #4
 800986e:	6013      	str	r3, [r2, #0]
 8009870:	e014      	b.n	800989c <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	68fa      	ldr	r2, [r7, #12]
 800987c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009880:	f023 0304 	bic.w	r3, r3, #4
 8009884:	6013      	str	r3, [r2, #0]
 8009886:	e009      	b.n	800989c <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	68fa      	ldr	r2, [r7, #12]
 8009892:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009896:	f023 0304 	bic.w	r3, r3, #4
 800989a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800989c:	2110      	movs	r1, #16
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f7ff fe9c 	bl	80095dc <USB_FlushTxFifo>
 80098a4:	4603      	mov	r3, r0
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d001      	beq.n	80098ae <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 80098aa:	2301      	movs	r3, #1
 80098ac:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	f7ff fec8 	bl	8009644 <USB_FlushRxFifo>
 80098b4:	4603      	mov	r3, r0
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d001      	beq.n	80098be <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 80098ba:	2301      	movs	r3, #1
 80098bc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80098be:	2300      	movs	r3, #0
 80098c0:	613b      	str	r3, [r7, #16]
 80098c2:	e015      	b.n	80098f0 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80098c4:	693b      	ldr	r3, [r7, #16]
 80098c6:	015a      	lsls	r2, r3, #5
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	4413      	add	r3, r2
 80098cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80098d0:	461a      	mov	r2, r3
 80098d2:	f04f 33ff 	mov.w	r3, #4294967295
 80098d6:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80098d8:	693b      	ldr	r3, [r7, #16]
 80098da:	015a      	lsls	r2, r3, #5
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	4413      	add	r3, r2
 80098e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80098e4:	461a      	mov	r2, r3
 80098e6:	2300      	movs	r3, #0
 80098e8:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	3301      	adds	r3, #1
 80098ee:	613b      	str	r3, [r7, #16]
 80098f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098f2:	693a      	ldr	r2, [r7, #16]
 80098f4:	429a      	cmp	r2, r3
 80098f6:	d3e5      	bcc.n	80098c4 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2200      	movs	r2, #0
 80098fc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	f04f 32ff 	mov.w	r2, #4294967295
 8009904:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800990a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800990e:	2b00      	cmp	r3, #0
 8009910:	d00b      	beq.n	800992a <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009918:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	4a13      	ldr	r2, [pc, #76]	; (800996c <USB_HostInit+0x16c>)
 800991e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	4a13      	ldr	r2, [pc, #76]	; (8009970 <USB_HostInit+0x170>)
 8009924:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8009928:	e009      	b.n	800993e <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2280      	movs	r2, #128	; 0x80
 800992e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	4a10      	ldr	r2, [pc, #64]	; (8009974 <USB_HostInit+0x174>)
 8009934:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	4a0f      	ldr	r2, [pc, #60]	; (8009978 <USB_HostInit+0x178>)
 800993a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800993e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009940:	2b00      	cmp	r3, #0
 8009942:	d105      	bne.n	8009950 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	699b      	ldr	r3, [r3, #24]
 8009948:	f043 0210 	orr.w	r2, r3, #16
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	699a      	ldr	r2, [r3, #24]
 8009954:	4b09      	ldr	r3, [pc, #36]	; (800997c <USB_HostInit+0x17c>)
 8009956:	4313      	orrs	r3, r2
 8009958:	687a      	ldr	r2, [r7, #4]
 800995a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800995c:	7dfb      	ldrb	r3, [r7, #23]
}
 800995e:	4618      	mov	r0, r3
 8009960:	3718      	adds	r7, #24
 8009962:	46bd      	mov	sp, r7
 8009964:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009968:	b004      	add	sp, #16
 800996a:	4770      	bx	lr
 800996c:	01000200 	.word	0x01000200
 8009970:	00e00300 	.word	0x00e00300
 8009974:	00600080 	.word	0x00600080
 8009978:	004000e0 	.word	0x004000e0
 800997c:	a3200008 	.word	0xa3200008

08009980 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009980:	b480      	push	{r7}
 8009982:	b085      	sub	sp, #20
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
 8009988:	460b      	mov	r3, r1
 800998a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	68fa      	ldr	r2, [r7, #12]
 800999a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800999e:	f023 0303 	bic.w	r3, r3, #3
 80099a2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80099aa:	681a      	ldr	r2, [r3, #0]
 80099ac:	78fb      	ldrb	r3, [r7, #3]
 80099ae:	f003 0303 	and.w	r3, r3, #3
 80099b2:	68f9      	ldr	r1, [r7, #12]
 80099b4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80099b8:	4313      	orrs	r3, r2
 80099ba:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80099bc:	78fb      	ldrb	r3, [r7, #3]
 80099be:	2b01      	cmp	r3, #1
 80099c0:	d107      	bne.n	80099d2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80099c8:	461a      	mov	r2, r3
 80099ca:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80099ce:	6053      	str	r3, [r2, #4]
 80099d0:	e009      	b.n	80099e6 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80099d2:	78fb      	ldrb	r3, [r7, #3]
 80099d4:	2b02      	cmp	r3, #2
 80099d6:	d106      	bne.n	80099e6 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80099de:	461a      	mov	r2, r3
 80099e0:	f241 7370 	movw	r3, #6000	; 0x1770
 80099e4:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80099e6:	2300      	movs	r3, #0
}
 80099e8:	4618      	mov	r0, r3
 80099ea:	3714      	adds	r7, #20
 80099ec:	46bd      	mov	sp, r7
 80099ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f2:	4770      	bx	lr

080099f4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80099f4:	b480      	push	{r7}
 80099f6:	b085      	sub	sp, #20
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009a06:	695b      	ldr	r3, [r3, #20]
 8009a08:	b29b      	uxth	r3, r3
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3714      	adds	r7, #20
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a14:	4770      	bx	lr

08009a16 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8009a16:	b480      	push	{r7}
 8009a18:	b089      	sub	sp, #36	; 0x24
 8009a1a:	af00      	add	r7, sp, #0
 8009a1c:	6078      	str	r0, [r7, #4]
 8009a1e:	460b      	mov	r3, r1
 8009a20:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8009a26:	78fb      	ldrb	r3, [r7, #3]
 8009a28:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8009a2e:	69bb      	ldr	r3, [r7, #24]
 8009a30:	015a      	lsls	r2, r3, #5
 8009a32:	69fb      	ldr	r3, [r7, #28]
 8009a34:	4413      	add	r3, r2
 8009a36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	0c9b      	lsrs	r3, r3, #18
 8009a3e:	f003 0303 	and.w	r3, r3, #3
 8009a42:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8009a44:	69bb      	ldr	r3, [r7, #24]
 8009a46:	015a      	lsls	r2, r3, #5
 8009a48:	69fb      	ldr	r3, [r7, #28]
 8009a4a:	4413      	add	r3, r2
 8009a4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	0fdb      	lsrs	r3, r3, #31
 8009a54:	f003 0301 	and.w	r3, r3, #1
 8009a58:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	689b      	ldr	r3, [r3, #8]
 8009a5e:	f003 0320 	and.w	r3, r3, #32
 8009a62:	2b20      	cmp	r3, #32
 8009a64:	d104      	bne.n	8009a70 <USB_HC_Halt+0x5a>
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d101      	bne.n	8009a70 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	e0c8      	b.n	8009c02 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8009a70:	697b      	ldr	r3, [r7, #20]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d002      	beq.n	8009a7c <USB_HC_Halt+0x66>
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	2b02      	cmp	r3, #2
 8009a7a:	d163      	bne.n	8009b44 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009a7c:	69bb      	ldr	r3, [r7, #24]
 8009a7e:	015a      	lsls	r2, r3, #5
 8009a80:	69fb      	ldr	r3, [r7, #28]
 8009a82:	4413      	add	r3, r2
 8009a84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	69ba      	ldr	r2, [r7, #24]
 8009a8c:	0151      	lsls	r1, r2, #5
 8009a8e:	69fa      	ldr	r2, [r7, #28]
 8009a90:	440a      	add	r2, r1
 8009a92:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009a96:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009a9a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	689b      	ldr	r3, [r3, #8]
 8009aa0:	f003 0320 	and.w	r3, r3, #32
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	f040 80ab 	bne.w	8009c00 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aae:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d133      	bne.n	8009b1e <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009ab6:	69bb      	ldr	r3, [r7, #24]
 8009ab8:	015a      	lsls	r2, r3, #5
 8009aba:	69fb      	ldr	r3, [r7, #28]
 8009abc:	4413      	add	r3, r2
 8009abe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	69ba      	ldr	r2, [r7, #24]
 8009ac6:	0151      	lsls	r1, r2, #5
 8009ac8:	69fa      	ldr	r2, [r7, #28]
 8009aca:	440a      	add	r2, r1
 8009acc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009ad0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009ad4:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009ad6:	69bb      	ldr	r3, [r7, #24]
 8009ad8:	015a      	lsls	r2, r3, #5
 8009ada:	69fb      	ldr	r3, [r7, #28]
 8009adc:	4413      	add	r3, r2
 8009ade:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	69ba      	ldr	r2, [r7, #24]
 8009ae6:	0151      	lsls	r1, r2, #5
 8009ae8:	69fa      	ldr	r2, [r7, #28]
 8009aea:	440a      	add	r2, r1
 8009aec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009af0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009af4:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	3301      	adds	r3, #1
 8009afa:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009b02:	d81d      	bhi.n	8009b40 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009b04:	69bb      	ldr	r3, [r7, #24]
 8009b06:	015a      	lsls	r2, r3, #5
 8009b08:	69fb      	ldr	r3, [r7, #28]
 8009b0a:	4413      	add	r3, r2
 8009b0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009b16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009b1a:	d0ec      	beq.n	8009af6 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009b1c:	e070      	b.n	8009c00 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009b1e:	69bb      	ldr	r3, [r7, #24]
 8009b20:	015a      	lsls	r2, r3, #5
 8009b22:	69fb      	ldr	r3, [r7, #28]
 8009b24:	4413      	add	r3, r2
 8009b26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	69ba      	ldr	r2, [r7, #24]
 8009b2e:	0151      	lsls	r1, r2, #5
 8009b30:	69fa      	ldr	r2, [r7, #28]
 8009b32:	440a      	add	r2, r1
 8009b34:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009b38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009b3c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009b3e:	e05f      	b.n	8009c00 <USB_HC_Halt+0x1ea>
            break;
 8009b40:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009b42:	e05d      	b.n	8009c00 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009b44:	69bb      	ldr	r3, [r7, #24]
 8009b46:	015a      	lsls	r2, r3, #5
 8009b48:	69fb      	ldr	r3, [r7, #28]
 8009b4a:	4413      	add	r3, r2
 8009b4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	69ba      	ldr	r2, [r7, #24]
 8009b54:	0151      	lsls	r1, r2, #5
 8009b56:	69fa      	ldr	r2, [r7, #28]
 8009b58:	440a      	add	r2, r1
 8009b5a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009b5e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009b62:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8009b64:	69fb      	ldr	r3, [r7, #28]
 8009b66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b6a:	691b      	ldr	r3, [r3, #16]
 8009b6c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d133      	bne.n	8009bdc <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009b74:	69bb      	ldr	r3, [r7, #24]
 8009b76:	015a      	lsls	r2, r3, #5
 8009b78:	69fb      	ldr	r3, [r7, #28]
 8009b7a:	4413      	add	r3, r2
 8009b7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	69ba      	ldr	r2, [r7, #24]
 8009b84:	0151      	lsls	r1, r2, #5
 8009b86:	69fa      	ldr	r2, [r7, #28]
 8009b88:	440a      	add	r2, r1
 8009b8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009b8e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009b92:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009b94:	69bb      	ldr	r3, [r7, #24]
 8009b96:	015a      	lsls	r2, r3, #5
 8009b98:	69fb      	ldr	r3, [r7, #28]
 8009b9a:	4413      	add	r3, r2
 8009b9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	69ba      	ldr	r2, [r7, #24]
 8009ba4:	0151      	lsls	r1, r2, #5
 8009ba6:	69fa      	ldr	r2, [r7, #28]
 8009ba8:	440a      	add	r2, r1
 8009baa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009bae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009bb2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	3301      	adds	r3, #1
 8009bb8:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009bc0:	d81d      	bhi.n	8009bfe <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009bc2:	69bb      	ldr	r3, [r7, #24]
 8009bc4:	015a      	lsls	r2, r3, #5
 8009bc6:	69fb      	ldr	r3, [r7, #28]
 8009bc8:	4413      	add	r3, r2
 8009bca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009bd4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009bd8:	d0ec      	beq.n	8009bb4 <USB_HC_Halt+0x19e>
 8009bda:	e011      	b.n	8009c00 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009bdc:	69bb      	ldr	r3, [r7, #24]
 8009bde:	015a      	lsls	r2, r3, #5
 8009be0:	69fb      	ldr	r3, [r7, #28]
 8009be2:	4413      	add	r3, r2
 8009be4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	69ba      	ldr	r2, [r7, #24]
 8009bec:	0151      	lsls	r1, r2, #5
 8009bee:	69fa      	ldr	r2, [r7, #28]
 8009bf0:	440a      	add	r2, r1
 8009bf2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009bf6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009bfa:	6013      	str	r3, [r2, #0]
 8009bfc:	e000      	b.n	8009c00 <USB_HC_Halt+0x1ea>
          break;
 8009bfe:	bf00      	nop
    }
  }

  return HAL_OK;
 8009c00:	2300      	movs	r3, #0
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	3724      	adds	r7, #36	; 0x24
 8009c06:	46bd      	mov	sp, r7
 8009c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0c:	4770      	bx	lr
	...

08009c10 <__libc_init_array>:
 8009c10:	b570      	push	{r4, r5, r6, lr}
 8009c12:	4d0d      	ldr	r5, [pc, #52]	; (8009c48 <__libc_init_array+0x38>)
 8009c14:	4c0d      	ldr	r4, [pc, #52]	; (8009c4c <__libc_init_array+0x3c>)
 8009c16:	1b64      	subs	r4, r4, r5
 8009c18:	10a4      	asrs	r4, r4, #2
 8009c1a:	2600      	movs	r6, #0
 8009c1c:	42a6      	cmp	r6, r4
 8009c1e:	d109      	bne.n	8009c34 <__libc_init_array+0x24>
 8009c20:	4d0b      	ldr	r5, [pc, #44]	; (8009c50 <__libc_init_array+0x40>)
 8009c22:	4c0c      	ldr	r4, [pc, #48]	; (8009c54 <__libc_init_array+0x44>)
 8009c24:	f000 f820 	bl	8009c68 <_init>
 8009c28:	1b64      	subs	r4, r4, r5
 8009c2a:	10a4      	asrs	r4, r4, #2
 8009c2c:	2600      	movs	r6, #0
 8009c2e:	42a6      	cmp	r6, r4
 8009c30:	d105      	bne.n	8009c3e <__libc_init_array+0x2e>
 8009c32:	bd70      	pop	{r4, r5, r6, pc}
 8009c34:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c38:	4798      	blx	r3
 8009c3a:	3601      	adds	r6, #1
 8009c3c:	e7ee      	b.n	8009c1c <__libc_init_array+0xc>
 8009c3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c42:	4798      	blx	r3
 8009c44:	3601      	adds	r6, #1
 8009c46:	e7f2      	b.n	8009c2e <__libc_init_array+0x1e>
 8009c48:	0800c434 	.word	0x0800c434
 8009c4c:	0800c434 	.word	0x0800c434
 8009c50:	0800c434 	.word	0x0800c434
 8009c54:	0800c438 	.word	0x0800c438

08009c58 <memset>:
 8009c58:	4402      	add	r2, r0
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d100      	bne.n	8009c62 <memset+0xa>
 8009c60:	4770      	bx	lr
 8009c62:	f803 1b01 	strb.w	r1, [r3], #1
 8009c66:	e7f9      	b.n	8009c5c <memset+0x4>

08009c68 <_init>:
 8009c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c6a:	bf00      	nop
 8009c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c6e:	bc08      	pop	{r3}
 8009c70:	469e      	mov	lr, r3
 8009c72:	4770      	bx	lr

08009c74 <_fini>:
 8009c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c76:	bf00      	nop
 8009c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c7a:	bc08      	pop	{r3}
 8009c7c:	469e      	mov	lr, r3
 8009c7e:	4770      	bx	lr
