module module_0 (
    id_1
);
  always @(posedge 1 or posedge id_1) begin
    id_1[id_1] <= id_1;
  end
endmodule
module module_2;
  logic [1 : id_3] id_4 (
      .id_3(id_3),
      .id_5(id_5),
      .id_3(1)
  );
endmodule
