	component qsyscpu is
		port (
			clk_clk                        : in  std_logic                    := 'X';             -- clk
			led_external_connection_export : out std_logic_vector(9 downto 0);                    -- export
			quad_hex_decode_0_hex0_export  : out std_logic_vector(6 downto 0);                    -- export
			quad_hex_decode_0_hex1_export  : out std_logic_vector(6 downto 0);                    -- export
			quad_hex_decode_0_hex2_export  : out std_logic_vector(6 downto 0);                    -- export
			quad_hex_decode_0_hex3_export  : out std_logic_vector(6 downto 0);                    -- export
			reset_reset_n                  : in  std_logic                    := 'X';             -- reset_n
			sw_external_connection_export  : in  std_logic_vector(9 downto 0) := (others => 'X')  -- export
		);
	end component qsyscpu;

