1. The Zp.u./Zp.d. ratio for nMOS inverter is
a) 4:1
b) 3:1
c) 1:4
d) 1:3
a
2. The impedance ratio for pseudo-nMOS is
a) 4:1
b) 3:1
c) 1:4
d) 1:3
b
3. What is the value for peripheral capacitance for 5 micron technology?
a) 4 x 10(-4) pf/µm2
b) 5 x 10(-4) pf/µm2
c) 8 x 10(-4) pf/µm2
d) 12 x 10(-4) pf/µm2
c
4. 1 square Cg is ___________ of MOS transistor.
a) gate to source capacitance
b) gate to drain capacitance
c) source to drain capacitance
d) gate to channel capacitance
d
5. What is the delay value Ʈ for 1.2 micron technology?
a) 0.1 nsec
b) 0.12 nsec
c) 0.046 nsec
d) 0.064 nsec
c
6. Which is used to increase Ʈ?
a) parasitic capacitance
b) peripheral capacitance
c) area capacitance
d) load capacitance
a
7. The inverter pair delay is given by
a) (Zp.u./Zp.d.)Ʈ
b) (1+ Zp.u./Zp.d.)Ʈ
c) (1+ Zp.u./Zp.d.)Ʈ
d) (1+ Ʈ)Zp.u./Zp.d.
b
8. The number of stages N is given by
a) ln(y)/ln(f)
b) ln(f)/ln(y)
c) ln(2y)/ln(f)
d) ln(y)/ln(2f)
a
9. If f assumes the value e then delay is
a) maximized
b) minimized
c) does not change
d) doubled
b
10. Propogation delay is given by
a) nrcƮ
b) n2rcƮ
c) nr2cƮ
d) n2cƮ
b
11. Using _____ long wires are possible.
a) silicide
b) metal
c) polysilicon
d) diffusion
a
12. One pass transistor can be driven through output of another.
a) true
b) false
b
13. Pass transistors are allowed to be constructed under
a) diffusion layer
b) polysilicon layer
c) metal layer
d) silicon layer
c
14. Maximum allowable current density in aluminium is
a) 0.1 mA/µm2
b) 0.5 mA/µm2
c) 2 mA/µm2
d) 1 mA/µm2
d
Sanfoundry Global Education & Learning Series – VLSI.
To practice all areas of VLSI, here is complete set of 1000+ Multiple Choice Questions and Answers.
Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!
Telegram | Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
« Prev - VLSI Questions and Answers – System Delays» Next - VLSI Questions and Answers – Design Styles 
