$date
	Fri Oct 31 18:15:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tff_behv_tb $end
$var wire 1 ! Q $end
$var reg 1 " T $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " T $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
0!
$end
#5000
1#
#10000
0#
0$
#15000
1#
#20000
0#
#25000
1#
#30000
0#
1"
#35000
1!
1#
#40000
0#
0"
#45000
1#
