PASS 0
PASS 1 - name gt_ini gt_fni: input list
 IB1					link count = 0
 IB5					link count = 1
 IW2					link count = 2
 IW4					link count = 3
 IX0					link count = 4
 IX0.0					link count = 4
 IX1					link count = 6
 IX1.1					link count = 6
 IX2					link count = 8
 IX2.0					link count = 8
 IX3					link count = 10
 IX3.0					link count = 10
 QB1					link count = 12
 QB1_0      ARN   OUTW:	IB1,		link count = 13
 QB6        ARN  ARITH:	IW4,		link count = 14
 QB6_0      ARN   OUTW:	QB6,		link count = 16
 QB9        ARN  ARITH:	IB5,	IW2,		link count = 18
 QB9_0      ARN   OUTW:	QB9,		link count = 20
 QW2        AND  ARITH:	 QX2.0,	 QX1.0,		link count = 22
 QW2_0      ARN   OUTW:	QW2,		link count = 24
 QW4        ARN  ARITH:	QW4_1,		link count = 25
 QW4_0      ARN   OUTW:	QW4,		link count = 27
 QW4_1       OR  ARITH:	 QX5.7,		link count = 28
 QW6					link count = 29
 QW6_0      ARN   OUTW:	QB6,		link count = 30
 QW8					link count = 30
 QW8_0      ARN   OUTW:	QB9,		link count = 31
 QW11					link count = 31
 QW11_0     ARN   OUTW:	IB1,		link count = 32
 QX0					link count = 32
 QX0.0					link count = 32
 QX0.0_0     OR   OUTX:	 IX0.0,		link count = 33
 QX0.1					link count = 33
 QX0.1_0     OR   OUTX:	 IX1.1,		link count = 34
 QX1					link count = 34
 QX1.0       OR   GATE:	 IX3.0,	 IX2.0,		link count = 36
 QX1.0_0     OR   OUTX:	 QX1.0,		link count = 39
 QX2					link count = 39
 QX2.0      AND   GATE:	 IX3.0,	 IX2.0,		link count = 41
 QX2.0_0     OR   OUTX:	 QX2.0,		link count = 44
 QX5					link count = 44
 QX5.7      XOR   GATE:	 IX3.0,	 IX2.0,		link count = 46
 QX5.7_0     OR   OUTX:	 QX5.7,		link count = 49
 bit2					link count = 49
 bit3					link count = 49
 byte5					link count = 49
 iClock					link count = 49
 iConst					link count = 49
 word2					link count = 50
 word4					link count = 50
 link count = 50
PASS 2 - symbol table: name inputs outputs delay-references
 IB1       -1   2
 IB5       -1   1
 IW2       -1   1
 IW4       -1   1
 IX0        0   1
 IX0.0      0   1
 IX1        0   2
 IX1.1      0   1
 IX2        0   1
 IX2.0      0   3
 IX3        0   1
 IX3.0      0   3
 QB1@	 IB1
 QB1_0      1   0
 QB6        1   2
 QB6_0      1   0
 QB9        2   2
 QB9_0      1   0
 QW2        2   1
 QW2_0      1   0
 QW4        1   1
 QW4_0      1   0
 QW4_1      1   1
 QW6@	 QB6
 QW6_0      1   0
 QW8@	 QB9
 QW8_0      1   0
 QW11@	 IB1
 QW11_0     1   0
 QX0        0   3
 QX0.0@	 IX0.0
 QX0.0_0    1   1
 QX0.1@	 IX1.1
 QX0.1_0    1   2
 QX1        0   1
 QX1.0      2   2
 QX1.0_0    1   1
 QX2        0   1
 QX2.0      2   2
 QX2.0_0    1   1
 QX5        0 128
 QX5.7      2   2
 QX5.7_0    1 128
 bit2@	 IX2.0
 bit3@	 IX3.0
 byte5@	 IB5
 iClock    -1   0
 iConst     1   0 - DELETED
 word2@	 IW2
 word4@	 IW4
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 IB1       INPW  ARITH:	QB1_0,	QW11_0,
 IB5       INPW  ARITH:	QB9,
 IW2       INPW  ARITH:	QB9,
 IW4       INPW  ARITH:	QB6,
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	QX0.0_0,
 IX1       INPW   TRAB:
 IX1.1     INPX   GATE:	QX0.1_0,
 IX2       INPW   TRAB:
 IX2.0     INPX  GATEX:	QX1.0,	QX2.0,	QX5.7,
 IX3       INPW   TRAB:
 IX3.0     INPX  GATEX:	QX1.0,	QX2.0,	QX5.7,
 QB1      ALIAS  ARITH:	IB1
 QB1_0      ARN   OUTW:	0x0()	0x101
 QB6        ARN  ARITH:	0x0()	QB6_0,	QW6_0,
 QB6_0      ARN   OUTW:	0x0()	0x101
 QB9        ARN  ARITH:	0x0()	QB9_0,	QW8_0,
 QB9_0      ARN   OUTW:	0x0()	0x101
 QW2        AND  ARITH:	QW2_0,
 QW2_0      ARN   OUTW:	0x0()	0x102
 QW4        ARN  ARITH:	0x0()	QW4_0,
 QW4_0      ARN   OUTW:	0x0()	0x102
 QW4_1       OR  ARITH:	QW4,
 QW6      ALIAS  ARITH:	QB6
 QW6_0      ARN   OUTW:	0x0()	0x102
 QW8      ALIAS  ARITH:	QB9
 QW8_0      ARN   OUTW:	0x0()	0x102
 QW11     ALIAS  ARITH:	IB1
 QW11_0     ARN   OUTW:	0x0()	0x102
 QX0       INPB   OUTW:	0x03
 QX0.0    ALIAS   GATE:	IX0.0
 QX0.0_0     OR   OUTX:	QX0	0x01
 QX0.1    ALIAS   GATE:	IX1.1
 QX0.1_0     OR   OUTX:	QX0	0x02
 QX1       INPB   OUTW:	0x01
 QX1.0       OR   GATE:	QW2,	QX1.0_0,
 QX1.0_0     OR   OUTX:	QX1	0x01
 QX2       INPB   OUTW:	0x01
 QX2.0      AND   GATE:	QW2,	QX2.0_0,
 QX2.0_0     OR   OUTX:	QX2	0x01
 QX5       INPB   OUTW:	0x80
 QX5.7      XOR   GATE:	QW4_1,	QX5.7_0,
 QX5.7_0     OR   OUTX:	QX5	0x80
 bit2     ALIAS   GATE:	IX2.0
 bit3     ALIAS   GATE:	IX3.0
 byte5    ALIAS  ARITH:	IB5
 iClock     CLK  CLCKL:
 word2    ALIAS  ARITH:	IW2
 word4    ALIAS  ARITH:	IW4

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    [	IB1:	0000 inputs
	    [	IB5:	0000 inputs
	    [	IW2:	0000 inputs
	    [	IW4:	0000 inputs
	    [	IX0:	0000 inputs
	    <	IX0.0:	0000 inputs
	    [	IX1:	0000 inputs
	    <	IX1.1:	0000 inputs
	    [	IX2:	0000 inputs
	    <	IX2.0:	0000 inputs
	    [	IX3:	0000 inputs
	    <	IX3.0:	0000 inputs
	    +	QB1_0:	1 inputs
	    +	QB6:	1 inputs
	    +	QB6_0:	1 inputs
	    +	QB9:	2 inputs
	    +	QB9_0:	1 inputs
	    &	QW2:	2 inputs
	    +	QW2_0:	1 inputs
	    +	QW4:	1 inputs
	    +	QW4_0:	1 inputs
	    |	QW4_1:	1 inputs
	    +	QW6_0:	1 inputs
	    +	QW8_0:	1 inputs
	    +	QW11_0:	1 inputs
	    ]	QX0:	0000 inputs
	    |	QX0.0_0:	1 inputs
	    |	QX0.1_0:	1 inputs
	    ]	QX1:	0000 inputs
	    |	QX1.0:	2 inputs
	    |	QX1.0_0:	1 inputs
	    ]	QX2:	0000 inputs
	    &	QX2.0:	2 inputs
	    |	QX2.0_0:	1 inputs
	    ]	QX5:	0000 inputs
	    ^	QX5.7:	2 inputs
	    |	QX5.7_0:	1 inputs
== Pass 4:
IB1:	0	QB1_0 0 ==> 0	QW11_0 0 ==> 0
IB5:	0	QB9 0 ==> 0
IW2:	0	QB9 0 ==> 0
IW4:	0	QB6 0 ==> 0
IX0.0:	+1
IX1.1:	+1
IX2.0:	+1
IX3.0:	+1
QB6:	0	QB6_0 0 ==> 0	QW6_0 0 ==> 0
QB9:	0	QB9_0 0 ==> 0	QW8_0 0 ==> 0
QW2:	0	QW2_0 0 ==> 0
QW4:	0	QW4_0 0 ==> 0
QW4_1:	0	QW4 0 ==> 0
QX1.0:	+1
QX2.0:	+2
QX5.7:	+1
== Init complete =======
