--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml FX3_SLAVE_TOP.twx FX3_SLAVE_TOP.ncd -o
FX3_SLAVE_TOP.twr FX3_SLAVE_TOP.pcf -ucf constraints.ucf

Design file:              FX3_SLAVE_TOP.ncd
Physical constraint file: FX3_SLAVE_TOP.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+---------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                     | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)    | Phase  |
------------+------------+------------+------------+------------+---------------------+--------+
GPIFII_FLAGA|    2.458(R)|      SLOW  |   -1.284(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_FLAGB|    1.717(R)|      SLOW  |   -0.803(R)|      SLOW  |GPIFII_PCLK_OBUF_BUFG|   0.000|
RESET       |    6.155(R)|      SLOW  |   -0.989(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
------------+------------+------------+------------+------------+---------------------+--------+

Clock CLOCK to Pad
--------------+-----------------+------------+-----------------+------------+---------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                     | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)    | Phase  |
--------------+-----------------+------------+-----------------+------------+---------------------+--------+
GPIFII_ADDR<0>|        11.691(R)|      SLOW  |         6.837(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_ADDR<1>|        11.688(R)|      SLOW  |         6.820(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<0>   |        16.844(R)|      SLOW  |         8.351(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<1>   |        14.953(R)|      SLOW  |         7.993(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<2>   |        14.954(R)|      SLOW  |         7.976(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<3>   |        15.409(R)|      SLOW  |         8.911(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<4>   |        15.533(R)|      SLOW  |         8.986(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<5>   |        17.088(R)|      SLOW  |         9.744(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<6>   |        17.089(R)|      SLOW  |         9.774(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<7>   |        15.459(R)|      SLOW  |         8.927(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<8>   |        17.303(R)|      SLOW  |         8.637(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<9>   |        17.248(R)|      SLOW  |         8.620(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<10>  |        15.036(R)|      SLOW  |         7.177(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<11>  |        14.488(R)|      SLOW  |         7.226(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<12>  |        14.488(R)|      SLOW  |         7.322(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<13>  |        12.094(R)|      SLOW  |         6.820(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<14>  |        12.403(R)|      SLOW  |         6.658(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<15>  |        13.773(R)|      SLOW  |         7.147(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<16>  |        13.622(R)|      SLOW  |         6.650(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<17>  |        15.845(R)|      SLOW  |         9.005(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<18>  |        14.005(R)|      SLOW  |         6.822(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<19>  |        14.086(R)|      SLOW  |         6.840(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<20>  |        16.110(R)|      SLOW  |         7.323(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<21>  |        14.743(R)|      SLOW  |         6.990(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<22>  |        16.028(R)|      SLOW  |         7.462(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<23>  |        14.369(R)|      SLOW  |         7.668(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<24>  |        15.274(R)|      SLOW  |         6.406(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<25>  |        14.197(R)|      SLOW  |         6.638(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<26>  |        13.530(R)|      SLOW  |         7.251(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<27>  |        15.767(R)|      SLOW  |         6.611(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<28>  |        15.355(R)|      SLOW  |         6.699(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<29>  |        15.767(R)|      SLOW  |         7.137(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<30>  |        16.480(R)|      SLOW  |         7.236(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<31>  |        16.480(R)|      SLOW  |         7.277(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_SLCS_N |         8.215(R)|      SLOW  |         4.435(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_SLOE_N |        11.895(R)|      SLOW  |         7.026(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_SLRD_N |        10.645(R)|      SLOW  |         6.222(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_SLWR_N |        16.574(R)|      SLOW  |         9.776(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
--------------+-----------------+------------+-----------------+------------+---------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    6.639|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIFII_PCLK    |    9.561|
RESET          |LED            |   23.511|
---------------+---------------+---------+


Analysis completed Wed Oct  5 12:25:51 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 558 MB



