xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../ipstatic/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../ipstatic/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
lib_pkg_v1_0_rfs.vhd,vhdl,lib_pkg_v1_0_2,../../../ipstatic/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
lib_srl_fifo_v1_0_rfs.vhd,vhdl,lib_srl_fifo_v1_0_2,../../../ipstatic/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
axi_uart16550_v2_0_vh_rfs.vhd,vhdl,axi_uart16550_v2_0_22,../../../ipstatic/ipshared/7d1b/hdl/axi_uart16550_v2_0_vh_rfs.vhd,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
PmodBLE_axi_uart16550_0_0.vhd,vhdl,xil_defaultlib,../../../../project_final.srcs/sources_1/ip/PmodBLE_0/src/PmodBLE_axi_uart16550_0_0/sim/PmodBLE_axi_uart16550_0_0.vhd,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
pmod_concat.v,verilog,xil_defaultlib,../../../ipstatic/ipshared/ff0e/src/pmod_concat.v,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
PmodBLE_pmod_bridge_0_0.v,verilog,xil_defaultlib,../../../../project_final.srcs/sources_1/ip/PmodBLE_0/src/PmodBLE_pmod_bridge_0_0/sim/PmodBLE_pmod_bridge_0_0.v,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
interrupt_control_v3_1_vh_rfs.vhd,vhdl,interrupt_control_v3_1_4,../../../ipstatic/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
axi_gpio_v2_0_vh_rfs.vhd,vhdl,axi_gpio_v2_0_22,../../../ipstatic/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
PmodBLE_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../../project_final.srcs/sources_1/ip/PmodBLE_0/src/PmodBLE_axi_gpio_0_0/sim/PmodBLE_axi_gpio_0_0.vhd,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
PmodBLE.v,verilog,xil_defaultlib,../../../../project_final.srcs/sources_1/ip/PmodBLE_0/src/PmodBLE.v,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
PmodBLE_0.v,verilog,xil_defaultlib,../../../../project_final.srcs/sources_1/ip/PmodBLE_0/sim/PmodBLE_0.v,incdir="../../../../project_final.srcs/sources_1/ip/PmodBLE_0/drivers/PmodBLE_v1_0/src"
glbl.v,Verilog,xil_defaultlib,glbl.v
