/*******************************************************************************
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2021 Broadcom Inc. All rights reserved.
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * Symbol table file for the BCMI_TSCD_XGXS.
 * This symbol table is used by the Broadcom debug shell.
 *
 ******************************************************************************/


#include <phymod/chip/bcmi_tscd_xgxs_defs.h>
#include <phymod/phymod_symbols.h>

/* No symbols will be compiled unless this is defined. */
#if PHYMOD_CONFIG_INCLUDE_CHIP_SYMBOLS == 1
/*******************************************************************************
 *
 * If PHYMOD_CONFIG_INCLUDE_FIELD_INFO is 1, then symbol information
 * necessary to encode and decode the individual fields of a register or memory
 * will be available.
 *
 * Without it, only the register and memory names will be symbolically available
 * and their values will be displayed as raw data only. 
 *
 * Field information can be compiled out in the interest of saving code space.
 *
 ******************************************************************************/
#if PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS

static uint32_t BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI0r_fields[] =
{
    /* AN_PRIORITY_100G_CR4:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(75, 1, 0),
    /* AN_PRIORITY_100G_HG2_CR4:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(76, 3, 2),
    /* AN_PRIORITY_100G_KR4:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(78, 5, 4),
    /* AN_PRIORITY_100G_HG2_KR4:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(77, 7, 6),
    /* AN_PRIORITY_40G_CR4:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(100, 9, 8),
    /* AN_PRIORITY_40G_HG2_CR4:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(102, 11, 10),
    /* AN_PRIORITY_40G_KR4:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(106, 13, 12),
    /* AN_PRIORITY_40G_HG2_KR4:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(104, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI1r_fields[] =
{
    /* AN_PRIORITY_50G_CR4:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(108, 1, 0),
    /* AN_PRIORITY_50G_HG2_CR4:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(110, 3, 2),
    /* AN_PRIORITY_50G_KR4:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(114, 5, 4),
    /* AN_PRIORITY_50G_HG2_KR4:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(112, 7, 6),
    /* AN_PRIORITY_50G_CR2:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(107, 9, 8),
    /* AN_PRIORITY_50G_HG2_CR2:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(109, 11, 10),
    /* AN_PRIORITY_50G_KR2:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(113, 13, 12),
    /* AN_PRIORITY_50G_HG2_KR2:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(111, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI2r_fields[] =
{
    /* AN_PRIORITY_40G_CR2:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(99, 1, 0),
    /* AN_PRIORITY_40G_HG2_CR2:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(101, 3, 2),
    /* AN_PRIORITY_40G_KR2:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(105, 5, 4),
    /* AN_PRIORITY_40G_HG2_KR2:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(103, 7, 6),
    /* AN_PRIORITY_25G_CR1:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(90, 9, 8),
    /* AN_PRIORITY_25G_HG2_CR1:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(93, 11, 10),
    /* AN_PRIORITY_25G_KR1:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(95, 13, 12),
    /* AN_PRIORITY_25G_HG2_KR1:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(94, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI3r_fields[] =
{
    /* AN_PRIORITY_20G_CR1:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(82, 1, 0),
    /* AN_PRIORITY_20G_HG2_CR1:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(84, 3, 2),
    /* AN_PRIORITY_20G_KR1:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(88, 5, 4),
    /* AN_PRIORITY_20G_HG2_KR1:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(86, 7, 6),
    /* AN_PRIORITY_20G_CR2:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(83, 9, 8),
    /* AN_PRIORITY_20G_HG2_CR2:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(85, 11, 10),
    /* AN_PRIORITY_20G_KR2:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(89, 13, 12),
    /* AN_PRIORITY_20G_HG2_KR2:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(87, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI4r_fields[] =
{
    /* AN_PRIORITY_10G_KR1:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(80, 1, 0),
    /* AN_PRIORITY_10G_HG2_KR1:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(79, 3, 2),
    /* AN_PRIORITY_1G_KX1:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(81, 5, 4),
    /* AN_PRIORITY_2P5G_KX1:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(98, 7, 6),
    /* AN_PRIORITY_5G_KR1:8:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(115, 9, 8)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_CL73_BRK_LNKr_fields[] =
{
    /* CL73_BREAK_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(272, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_CL73_DME_LOCKr_fields[] =
{
    /* PD_DME_LOCK_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(732, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_CL73_ERRr_fields[] =
{
    /* CL73_ERROR_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(274, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_DME_PAGE_TMR_TYPEr_fields[] =
{
    /* CL73_PAGE_TEST_MIN_TIMER:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(280, 6, 0),
    /* CL73_PAGE_TEST_MAX_TIMER:7:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(279, 13, 7)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_GLB_INTr_fields[] =
{
    /* INT_PORT0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(605, 0, 0),
    /* INT_PORT1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(607, 1, 1),
    /* INT_PORT2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(609, 2, 2),
    /* INT_PORT3:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(611, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_GLB_MASKr_fields[] =
{
    /* INT_PORT0_MASK:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(606, 0, 0),
    /* INT_PORT1_MASK:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(608, 1, 1),
    /* INT_PORT2_MASK:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(610, 2, 2),
    /* INT_PORT3_MASK:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(612, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_IEEE_SPD_PRI1r_fields[] =
{
    /* AN_PRIORITY_25G_CR1_IEEE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(91, 1, 0),
    /* AN_PRIORITY_25G_CRS1_IEEE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(92, 3, 2),
    /* AN_PRIORITY_25G_KR1_IEEE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(96, 5, 4),
    /* AN_PRIORITY_25G_KRS1_IEEE:6:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(97, 7, 6)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_IGNORE_LNK_TMRr_fields[] =
{
    /* IGNORE_LINK_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(603, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_CL72r_fields[] =
{
    /* LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(638, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72r_fields[] =
{
    /* LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(639, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_OUI_LWRr_fields[] =
{
    /* OUI_LOWER_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(724, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_OUI_UPRr_fields[] =
{
    /* OUI_UPPER_DATA:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(725, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X1_PD_SD_TMRr_fields[] =
{
    /* PD_SD_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(735, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_AN_ABIL_RESOLUTION_STSr_fields[] =
{
    /* AN_HCD_CL72:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(65, 0, 0),
    /* AN_HCD_FEC:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(67, 1, 1),
    /* AN_HCD_SPEED:2:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(70, 9, 2),
    /* AN_HCD_PAUSE:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(68, 11, 10),
    /* AN_HCD_DUPLEX:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(66, 12, 12),
    /* HCD_CL91_EN:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(581, 13, 13),
    /* HCD_DBG_CL74_UP_EN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(583, 14, 14),
    /* HCD_DBG_CL74_BASE_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(582, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_AN_MISC_STSr_fields[] =
{
    /* PD_SPEED_STATUS_0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(736, 0, 0),
    /* PD_IN_PROGRESS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(733, 1, 1),
    /* AN_FAIL_COUNT:2:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(57, 5, 2),
    /* AN_ACTIVE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(51, 6, 6),
    /* PD_COMPLETED:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(731, 7, 7),
    /* SPEED_FORCE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(948, 8, 8),
    /* AN_RETRY_COUNT:9:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(116, 14, 9),
    /* AN_COMPLETE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(52, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_CL73_CFGr_fields[] =
{
    /* CL73_AN_RESTART:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(268, 0, 0),
    /* AD_TO_CL73_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2, 2, 2),
    /* BAM_TO_HPAM_AD_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(132, 3, 3),
    /* CL73_NONCE_MATCH_VAL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(278, 5, 5),
    /* CL73_NONCE_MATCH_OVER:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(277, 6, 6),
    /* CL73_ENABLE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(273, 8, 8),
    /* CL73_HPAM_ENABLE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(276, 9, 9),
    /* CL73_BAM_ENABLE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(270, 10, 10),
    /* NUM_ADVERTISED_LANES:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(700, 12, 11),
    /* DISABLE_REMOTE_FAULT:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(477, 13, 13)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_CL73_CTLSr_fields[] =
{
    /* PD_2P5G_KX_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(729, 0, 0),
    /* PD_KX_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(734, 1, 1),
    /* AN_GOOD_TRAP:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(64, 2, 2),
    /* AN_GOOD_CHECK_TRAP:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(61, 3, 3),
    /* LINKFAILTIMER_DIS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(637, 4, 4),
    /* LINKFAILTIMERQUAL_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(636, 5, 5),
    /* AN_FAIL_COUNT_LIMIT:6:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(58, 9, 6),
    /* AN_OUI_OVERRIDE_HPAM_DET:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(74, 12, 12),
    /* AN_OUI_OVERRIDE_HPAM_ADV:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(73, 13, 13),
    /* AN_OUI_OVERRIDE_BAM73_DET:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(72, 14, 14),
    /* AN_OUI_OVERRIDE_BAM73_ADV:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(71, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_INTr_fields[] =
{
    /* LP_PAGE_RDY_INT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(677, 0, 0),
    /* LD_PAGE_REQ_INT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(634, 1, 1),
    /* AN_COMPLETED_SW_INT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(55, 2, 2),
    /* AN_GOOD_CHK_INT:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(63, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_INT_ENr_fields[] =
{
    /* LP_PAGE_RDY_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(676, 0, 0),
    /* LD_PAGE_REQ_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(633, 1, 1),
    /* AN_COMPLETED_SW_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(54, 2, 2),
    /* AN_GOOD_CHK_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(62, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_BAM_ABILr_fields[] =
{
    /* CL73_BAM_CODE:0:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(269, 8, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL0r_fields[] =
{
    /* CL73_BASE_SELECTOR:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(271, 4, 0),
    /* TX_NONCE:5:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1074, 9, 5)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL1r_fields[] =
{
    /* BASE_10G_KR1:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(135, 0, 0),
    /* BASE_40G_KR4:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(148, 1, 1),
    /* BASE_40G_CR4:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(147, 2, 2),
    /* BASE_100G_KR4:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(134, 3, 3),
    /* BASE_100G_CR4:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(133, 4, 4),
    /* BASE_1G_KX1:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(136, 5, 5),
    /* CL73_PAUSE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(281, 7, 6),
    /* FEC_REQ:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(544, 9, 8),
    /* NEXT_PAGE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(698, 10, 10),
    /* CL73_REMOTE_FAULT:11:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(282, 11, 11)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL2r_fields[] =
{
    /* BASE_50G_CR2_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(149, 0, 0),
    /* BASE_50G_CR2_SEL:1:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(150, 5, 1),
    /* BASE_50G_KR2_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(151, 6, 6),
    /* BASE_50G_KR2_SEL:7:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(152, 11, 7)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL3r_fields[] =
{
    /* BASE_25G_CR1_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(137, 0, 0),
    /* BASE_25G_CR1_SEL:1:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(138, 5, 1),
    /* BASE_25G_KR1_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(141, 6, 6),
    /* BASE_25G_KR1_SEL:7:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(142, 11, 7)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL4r_fields[] =
{
    /* BASE_25G_CRS1_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(139, 0, 0),
    /* BASE_25G_CRS1_SEL:1:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(140, 5, 1),
    /* BASE_25G_KRS1_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(143, 6, 6),
    /* BASE_25G_KRS1_SEL:7:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(144, 11, 7)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL5r_fields[] =
{
    /* BASE_2P5G_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(145, 0, 0),
    /* BASE_2P5G_SEL:1:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(146, 5, 1),
    /* BASE_5P0G_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(153, 6, 6),
    /* BASE_5P0G_SEL:7:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(154, 11, 7)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_CTLr_fields[] =
{
    /* AN_HCD_RES_DISABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(69, 0, 0),
    /* AN_TYPE_SW:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(117, 1, 1)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_FEC_BASEPAGE_ABILr_fields[] =
{
    /* RS_FEC_REQ_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(794, 0, 0),
    /* RS_FEC_REQ_SEL:1:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(795, 5, 1),
    /* BASE_R_FEC_REQ_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(155, 6, 6),
    /* BASE_R_FEC_REQ_SEL:7:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(156, 11, 7)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_PAGE0r_fields[] =
{
    /* LD_PAGE_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(629, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_PAGE1r_fields[] =
{
    /* LD_PAGE_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(630, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_PAGE2r_fields[] =
{
    /* LD_PAGE_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(631, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_UP1_ABIL0r_fields[] =
{
    /* BAM_20G_KR2:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(122, 0, 0),
    /* BAM_20G_CR2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(120, 1, 1),
    /* BAM_40G_KR2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(126, 2, 2),
    /* BAM_40G_CR2:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(125, 3, 3),
    /* BAM_50G_KR2:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(129, 6, 6),
    /* BAM_50G_CR2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(127, 7, 7),
    /* BAM_50G_KR4:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(130, 8, 8),
    /* BAM_50G_CR4:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(128, 9, 9),
    /* BAM_HG2:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(131, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LD_UP1_ABIL1r_fields[] =
{
    /* BAM_20G_KR1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(121, 1, 1),
    /* BAM_20G_CR1:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(119, 2, 2),
    /* BAM_25G_KR1:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(124, 3, 3),
    /* BAM_25G_CR1:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(123, 4, 4),
    /* CL91_REQ:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(372, 13, 12),
    /* CL74_REQ:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(289, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_BASE1r_fields[] =
{
    /* LP_BASE1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(664, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_BASE2r_fields[] =
{
    /* LP_BASE2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(665, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_BASE3r_fields[] =
{
    /* LP_BASE3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(666, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP1r_fields[] =
{
    /* LP_OUI_UP1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(667, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP2r_fields[] =
{
    /* LP_OUI_UP2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(668, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP3r_fields[] =
{
    /* LP_OUI_UP3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(669, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP4r_fields[] =
{
    /* LP_OUI_UP4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(670, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP5r_fields[] =
{
    /* LP_OUI_UP5:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(671, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_PAGE0r_fields[] =
{
    /* LP_PAGE_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(672, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_PAGE1r_fields[] =
{
    /* LP_PAGE_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(673, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_LP_PAGE2r_fields[] =
{
    /* LP_PAGE_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(674, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_PSEQ_RFr_fields[] =
{
    /* REMOTE_FAULT_SET:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(781, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_PSEQ_STSr_fields[] =
{
    /* HP_MODE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(594, 0, 0),
    /* RX_BP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(801, 1, 1),
    /* RX_NP:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(820, 2, 2),
    /* RX_MP_NULL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(818, 3, 3),
    /* RX_MP_OUI:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(819, 4, 4),
    /* RX_MP_MISMATCH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(817, 5, 5),
    /* RX_UP_OUI_MISMATCH:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(828, 6, 6),
    /* RX_UP_OUI_MATCH:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(827, 7, 7),
    /* RX_INVALID_SEQ:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(808, 8, 8),
    /* RX_NP_TOGGLE_ERR:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(821, 9, 9),
    /* CL73_AN_COMPLETE:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(267, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_PXNG_STSr_fields[] =
{
    /* CONSISTENCY_MISMATCH:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(380, 0, 0),
    /* COMPLETE_ACK:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(379, 1, 1),
    /* ACK_DETECT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1, 2, 2),
    /* ABILITY_DETECT:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(0, 3, 3),
    /* AN_ENABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(56, 4, 4),
    /* ERROR_STATE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(500, 5, 5),
    /* TRANSMIT_DISABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1026, 6, 6),
    /* NEXT_PAGE_WAIT:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(699, 7, 7),
    /* AN_GOOD_CHECK:8:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(60, 8, 8)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_RES_ERRr_fields[] =
{
    /* RESOLUTION_ERROR:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(783, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_R_CL73_STSr_fields[] =
{
    /* DME_STATE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(483, 1, 0),
    /* DME_PAGE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(482, 2, 2),
    /* DME_MV_PAIR:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(481, 3, 3),
    /* CLK_TRANS_MISS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(374, 4, 4),
    /* PAGE_TOO_LONG:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(726, 5, 5),
    /* PAGE_TOO_SHORT:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(727, 6, 6),
    /* PULSE_TOO_LONG:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(769, 7, 7),
    /* PULSE_TOO_MODERATE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(770, 8, 8),
    /* PULSE_TOO_SHORT:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(771, 9, 9),
    /* DME_LOCKED:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(480, 10, 10),
    /* CL73_FIFO_FULL:11:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(275, 11, 11)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE0r_fields[] =
{
    /* SW_AN_BP_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(985, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE1r_fields[] =
{
    /* SW_AN_BP_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(986, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE2r_fields[] =
{
    /* SW_AN_BP_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(987, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_SW_CTL_STSr_fields[] =
{
    /* TLA_LN_SEQUENCER_FSM_STATUS1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1022, 7, 0),
    /* PD_CL37_COMPLETED:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(730, 8, 8),
    /* PD_SPEED_STATUS_1:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(737, 9, 9),
    /* LD_SEQ_RESTART:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(635, 11, 11),
    /* LP_PAGE_RDY:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(675, 12, 12),
    /* LD_PAGE_REQ:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(632, 13, 13),
    /* LD_CONTROL_VALID:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(628, 14, 14),
    /* AN_COMPLETED:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(53, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_TLA_SEQUENCER_STSr_fields[] =
{
    /* TLA_SEQ_FSM_STATUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1023, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_UNEXP_PAGEr_fields[] =
{
    /* RX_UNEXPECTED_PAGE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(826, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_AN_X4_WAIT_ACK_COMPLETEr_fields[] =
{
    /* WAIT_FOR_ACK_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1123, 0, 0),
    /* SEND_ACK:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(861, 1, 1)
};
static uint32_t BCMI_TSCD_XGXS_CL82_AM_TMRr_fields[] =
{
    /* AM_TIMER_INIT_VAL:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(44, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_CL82_BER_HOr_fields[] =
{
    /* BER_HO:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(176, 13, 0)
};
static uint32_t BCMI_TSCD_XGXS_CL82_BER_LOr_fields[] =
{
    /* BER_LO:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(177, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_CL82_ERRED_BLKS_HOr_fields[] =
{
    /* ERRORED_BLOCKS_HO:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(491, 13, 0),
    /* ERRORED_BLOCKS_HO_PRESENT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(492, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_CL82_LANES_1_0_AM_BYTE2r_fields[] =
{
    /* LANE_0_AM_2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(622, 7, 0),
    /* LANE_1_AM_2:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(624, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_CL82_LN_0_AM_BYTE10r_fields[] =
{
    /* LANE_0_AM_1_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(621, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_CL82_LN_1_AM_BYTE10r_fields[] =
{
    /* LANE_1_AM_1_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(623, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_CL82_RX_LATCH_STSr_fields[] =
{
    /* DESKEW_HIS_STATE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(443, 1, 0),
    /* HISTORY_RXSM_STATE:2:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(587, 8, 2)
};
static uint32_t BCMI_TSCD_XGXS_CL82_RX_LIVE_STSr_fields[] =
{
    /* CURRENT_RXSM_STATE:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(416, 6, 0),
    /* R_TYPE_CODED:7:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(847, 12, 7),
    /* DESKEW_STATE:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(458, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_D5_MISC1_CTLr_fields[] =
{
    /* TX_AMP:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1062, 3, 0),
    /* MISC1_RESERVED:4:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(683, 13, 4),
    /* TX_REFCLK_SELECT:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1077, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_D5_MISC1_STSr_fields[] =
{
    /* D5_SERDES_DEBUG_BUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(417, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_D5_MISC_CTLr_fields[] =
{
    /* BC_TRAIN_STOP:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(172, 0, 0),
    /* FOM_START:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(556, 1, 1),
    /* RX_LOSVREF:2:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(815, 6, 2),
    /* C2C_ENA:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(230, 8, 7),
    /* RX_INVERT:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(809, 9, 9),
    /* TX_INVERT:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1069, 10, 10),
    /* TX_50OHM_IDLE:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1061, 11, 11),
    /* TX_IDLE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1068, 12, 12),
    /* TX_SSC_ENA:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1081, 13, 13),
    /* MASTER_PLL:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(681, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_D5_MISC_STSr_fields[] =
{
    /* FOM_QUALITY:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(555, 7, 0),
    /* FOM_DONE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(554, 8, 8),
    /* RX_PHYREADY:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(822, 9, 9),
    /* TX_PHYREADY:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1075, 10, 10),
    /* RX_SYNCDET:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(824, 11, 11),
    /* ALLOW_VDDA_OFF:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3, 12, 12),
    /* ALLOW_VDDH_OFF:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4, 13, 13),
    /* STATUS0_ALT:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(983, 14, 14),
    /* STATUS1_ALT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(984, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_ILKN_CTL0r_fields[] =
{
    /* WM:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1125, 3, 0),
    /* ILKN_SEL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(604, 4, 4),
    /* INV_TX_ORDER:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(615, 6, 6),
    /* INV_RX_ORDER:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(614, 7, 7),
    /* SOFT_RST_TX:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(936, 8, 8),
    /* SOFT_RST_RX:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(935, 9, 9),
    /* CREDIT_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(415, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_ILKN_STS0r_fields[] =
{
    /* RXFIFO_EMPTY:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(796, 0, 0),
    /* RXFIFO_FULL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(797, 1, 1),
    /* RXFIFO_OVERRUN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(798, 2, 2),
    /* RXFIFO_UNDERRUN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(799, 3, 3),
    /* TXFIFO_EMPTY:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1055, 4, 4),
    /* TXFIFO_FULL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1056, 5, 5),
    /* TXFIFO_OVERRUN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1057, 6, 6),
    /* TXFIFO_UNDERRUN:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1058, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0ACC_TMOUTr_fields[] =
{
    /* TIMEOUT_COUNT:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1020, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0ACC_TMOUT_STSr_fields[] =
{
    /* TIMEOUT_ERROR:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1021, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_DEVINPKG5r_fields[] =
{
    /* CLAUSE22:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(373, 0, 0),
    /* PMA_PMD:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(753, 1, 1),
    /* WIS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1124, 2, 2),
    /* PCS_XS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(728, 3, 3),
    /* PHY_XS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(738, 4, 4),
    /* DTE_XS:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(484, 5, 5),
    /* TC:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1014, 6, 6),
    /* AN:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(50, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_LPBK_CTLr_fields[] =
{
    /* LOCAL_PCS_LOOPBACK_ENABLE:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(652, 3, 0),
    /* REMOTE_PCS_LOOPBACK_ENABLE:4:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(782, 7, 4)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_MDIO_BCSTr_fields[] =
{
    /* MULTIPRTS_EN:7:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(697, 10, 7),
    /* PRTAD_BCST:11:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(760, 15, 11)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_SERDESIDr_fields[] =
{
    /* MODEL_NUMBER:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(684, 5, 0),
    /* TECH_PROC:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1015, 8, 6),
    /* BONDING:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(206, 10, 9),
    /* REV_NUMBER:11:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(790, 13, 11),
    /* REV_LETTER:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(789, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_SETUPr_fields[] =
{
    /* TSC_CLK_CTRL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1027, 0, 0),
    /* CL73_VCO:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(283, 1, 1),
    /* STAND_ALONE_MODE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(982, 2, 2),
    /* SINGLE_PORT_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(934, 3, 3),
    /* PORT_MODE_SEL:4:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(758, 6, 4),
    /* REFCLK_SEL:7:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(774, 9, 7),
    /* CL72_EN:10:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(265, 13, 10),
    /* MASTER_PORT_NUM:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(682, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_SPD_CTLr_fields[] =
{
    /* PLL_RESET_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(752, 8, 8),
    /* TSC_CREDIT_SEL:11:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1028, 11, 11)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_SYNCE_CTLr_fields[] =
{
    /* SYNCE_MODE_PHY_LANE0:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(994, 1, 0),
    /* SYNCE_MODE_PHY_LANE1:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(995, 3, 2),
    /* SYNCE_MODE_PHY_LANE2:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(996, 5, 4),
    /* SYNCE_MODE_PHY_LANE3:6:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(997, 7, 6)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_SYNCE_CTL_STAGE0r_fields[] =
{
    /* SYNCE_STAGE0_MODE_PHY_LANE0:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(998, 1, 0),
    /* SYNCE_STAGE0_MODE_PHY_LANE1:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(999, 3, 2),
    /* SYNCE_STAGE0_MODE_PHY_LANE2:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1000, 5, 4),
    /* SYNCE_STAGE0_MODE_PHY_LANE3:6:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1001, 7, 6)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_TICK_CTL0r_fields[] =
{
    /* TICK_DENOMINATOR:2:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1016, 11, 2),
    /* TICK_NUMERATOR_LOWER:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1017, 15, 12)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_TICK_CTL1r_fields[] =
{
    /* TICK_NUMERATOR_UPPER:0:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1018, 14, 0),
    /* TICK_OVERRIDE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1019, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_TS_1588_CTLr_fields[] =
{
    /* RXTX_1588_TS_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(800, 0, 0),
    /* TX_1588_TS_DBG_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1060, 1, 1),
    /* RX_TS_RECOVERY_FREQ:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(825, 2, 2)
};
static uint32_t BCMI_TSCD_XGXS_MAIN0_TS_TMR_OFFSr_fields[] =
{
    /* U_TS_OFFSET:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1122, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_PHYID2r_fields[] =
{
    /* REGID1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(777, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PHYID3r_fields[] =
{
    /* REGID2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(778, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_CRCERRCNTr_fields[] =
{
    /* CRCERRCNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(412, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_CTL1r_fields[] =
{
    /* PRTP_DATA_PATTERN_SEL:3:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(761, 6, 3)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_ERRMASK0r_fields[] =
{
    /* ERROR_MASK_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(495, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_ERRMASK1r_fields[] =
{
    /* ERROR_MASK_31_16:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(496, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_ERRMASK2r_fields[] =
{
    /* ERROR_MASK_47_32:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(497, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_ERRMASK3r_fields[] =
{
    /* ERROR_MASK_63_48:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(498, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_ERRMASK4r_fields[] =
{
    /* ERROR_MASK_65_64:0:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(499, 1, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_ERR_INJ_EN0r_fields[] =
{
    /* ERRGEN_EN_PH0:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(487, 4, 0),
    /* ERRGEN_EN_PH1:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(488, 9, 5),
    /* ERRGEN_EN_PH2:10:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(489, 14, 10)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_ERR_INJ_EN1r_fields[] =
{
    /* ERRGEN_EN_PH3:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(490, 4, 0),
    /* CL91_40B_ERRGEN_EN_P0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(307, 5, 5),
    /* CL91_40B_ERRGEN_EN_P1:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(308, 6, 6),
    /* CL91_40B_ERRGEN_EN_P2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(309, 7, 7),
    /* CL91_40B_ERRGEN_EN_P3:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(310, 8, 8),
    /* CL91_80B_ERRGEN_EN_P0:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(311, 9, 9),
    /* CL91_80B_ERRGEN_EN_P1:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(312, 10, 10),
    /* CL91_80B_ERRGEN_EN_P2:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(313, 11, 11),
    /* CL91_80B_ERRGEN_EN_P3:12:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(314, 12, 12)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTADJr_fields[] =
{
    /* GLASTEST_ADJ:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(558, 7, 0),
    /* GLASTEST_EXP_51_48:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(567, 11, 8),
    /* GLASTEST_DAT_51_48:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(562, 15, 12)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA0r_fields[] =
{
    /* GLASTEST_DAT_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(559, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA1r_fields[] =
{
    /* GLASTEST_DAT_31_16:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(560, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA2r_fields[] =
{
    /* GLASTEST_DAT_47_32:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(561, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_GLASTEST_CTLr_fields[] =
{
    /* GLASTEST_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(563, 0, 0),
    /* GLASTEST_ONESHOT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(569, 1, 1),
    /* GLASTEST_ID:2:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(568, 6, 2)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP0r_fields[] =
{
    /* GLASTEST_EXP_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(564, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP1r_fields[] =
{
    /* GLASTEST_EXP_31_16:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(565, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP2r_fields[] =
{
    /* GLASTEST_EXP_47_32:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(566, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA0r_fields[] =
{
    /* SEEDA0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(853, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA1r_fields[] =
{
    /* SEEDA1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(854, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA2r_fields[] =
{
    /* SEEDA2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(855, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA3r_fields[] =
{
    /* SEEDA3:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(856, 9, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB0r_fields[] =
{
    /* SEEDB0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(857, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB1r_fields[] =
{
    /* SEEDB1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(858, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB2r_fields[] =
{
    /* SEEDB2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(859, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB3r_fields[] =
{
    /* SEEDB3:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(860, 9, 0)
};
static uint32_t BCMI_TSCD_XGXS_PKTGEN_PRTPCTLr_fields[] =
{
    /* RX_PRTP_EN:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(823, 11, 8),
    /* TX_PRTP_EN:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1076, 15, 12)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X1_CTLr_fields[] =
{
    /* CORE_DP_H_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(391, 0, 0),
    /* POR_H_RSTB:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(759, 1, 1),
    /* REF_CLK_DIV_2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(775, 2, 2),
    /* REF_CLK_HYST_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(776, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X1_FCLK_PERIODr_fields[] =
{
    /* FRAC_NS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(557, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X1_MODEr_fields[] =
{
    /* CORE_MODE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(393, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X1_OVRRr_fields[] =
{
    /* PLL0_LOCK_OVRD:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(740, 0, 0),
    /* PLL1_LOCK_OVRD:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(743, 1, 1),
    /* CORE_MODE_OEN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(394, 2, 2),
    /* CORE_DP_H_RSTB_OEN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(392, 3, 3),
    /* PLL0_VCOCLK4PCS_VLD_OVRD:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(742, 4, 4),
    /* PLL1_VCOCLK4PCS_VLD_OVRD:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(745, 5, 5),
    /* PLL2_LOCK_OVRD:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(746, 6, 6),
    /* PLL3_LOCK_OVRD:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(748, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X1_STSr_fields[] =
{
    /* PLL0_LOCK_STS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(741, 0, 0),
    /* PLL1_LOCK_STS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(744, 1, 1),
    /* PLL2_LOCK_STS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(747, 2, 2),
    /* PLL3_LOCK_STS:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(749, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_CTLr_fields[] =
{
    /* LN_DP_H_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(645, 0, 0),
    /* LN_H_RSTB:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(647, 1, 1),
    /* LN_TX_H_PWRDN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(649, 2, 2),
    /* LN_RX_H_PWRDN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(648, 3, 3),
    /* TX_DISABLE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1066, 8, 8),
    /* OSR_MODE:9:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(719, 12, 9)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_EEE_CTLr_fields[] =
{
    /* TX_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1073, 1, 0),
    /* RX_MODE:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(816, 2, 2)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_EEE_STSr_fields[] =
{
    /* ENERGY_DETECT:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(486, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_LATCH_STSr_fields[] =
{
    /* RX_LOCK_LL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(812, 0, 0),
    /* RX_LOCK_LH:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(810, 1, 1),
    /* SIGNAL_DETECT_LL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(931, 2, 2),
    /* SIGNAL_DETECT_LH:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(929, 3, 3),
    /* RX_CLK_VLD_LL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(805, 4, 4),
    /* RX_CLK_VLD_LH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(803, 5, 5),
    /* RX_LOCK_LIVE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(811, 8, 8),
    /* SIGNAL_DETECT_LIVE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(930, 9, 9),
    /* RX_CLK_VLD_LIVE:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(804, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_MODEr_fields[] =
{
    /* LANE_MODE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(625, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_OVRRr_fields[] =
{
    /* RX_LOCK_OVRD:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(813, 0, 0),
    /* SIGNAL_DETECT_OVRD:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(932, 1, 1),
    /* RX_CLK_VLD_OVRD:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(806, 2, 2),
    /* LANE_MODE_OEN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(626, 3, 3),
    /* OSR_MODE_OEN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(720, 4, 4),
    /* TX_DISABLE_OEN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1067, 5, 5),
    /* LN_DP_H_RSTB_OEN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(646, 6, 6),
    /* TX_CLK_VLD_OVRD:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1063, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_PMD_RX_FIXED_LATENCY_FRACr_fields[] =
{
    /* TAB_DP_FRAC_NS:6:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1002, 15, 6)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_PMD_RX_FIXED_LATENCY_INTr_fields[] =
{
    /* TAB_DP_INT_NS:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1003, 11, 0)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_PMD_TX_FIXED_LATENCYr_fields[] =
{
    /* PMD_TX_LATENCY_FRAC_NS:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(756, 3, 0),
    /* PMD_TX_LATENCY_INT_NS:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(757, 15, 4)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_STSr_fields[] =
{
    /* RX_LOCK_STS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(814, 0, 0),
    /* SIGNAL_DETECT_STS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(933, 1, 1),
    /* RX_CLK_VLD_STS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(807, 2, 2),
    /* TX_CLK_VLD_STS:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1064, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_UI_VALUE_HIr_fields[] =
{
    /* UI_FRAC_M1_TO_M16:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1109, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_PMD_X4_UI_VALUE_LOr_fields[] =
{
    /* UI_FRAC_M17_TO_M25:7:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1108, 15, 7)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_CL91_CFGr_fields[] =
{
    /* SET_SYMB_ERR_WINDOW_128:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(927, 1, 1),
    /* FEC_BYP_CORR_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(521, 2, 2),
    /* FEC_BYP_IND_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(523, 3, 3),
    /* FEC_DBG_BYP_CORR:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(524, 4, 4),
    /* CL91_AM_SPACING_1024:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(318, 5, 5),
    /* CL91_FC_LOCK_CORR_CW:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(339, 6, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_DEC_CTL1r_fields[] =
{
    /* CL49_BER_LIMIT:2:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(248, 7, 2),
    /* CL82_BER_LIMIT:8:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(294, 14, 8),
    /* SET_BER_WINDOW_512:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(926, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_DESKEW_WINS0r_fields[] =
{
    /* CL82_DSWIN:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(296, 5, 0),
    /* CL82_DSWIN_100G:6:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(297, 10, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_DESKEW_WINS1r_fields[] =
{
    /* CL82_DSWIN_CL91:0:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(298, 6, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_CORRUPT0r_fields[] =
{
    /* CORRUPT_ECC_FEC_MEM_0:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(407, 1, 0),
    /* CORRUPT_ECC_FEC_MEM_1:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(408, 3, 2),
    /* CORRUPT_ECC_FEC_MEM_2:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(409, 5, 4),
    /* CORRUPT_ECC_FEC_MEM_3:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(410, 7, 6),
    /* CORRUPT_ECC_CL91_FEC_RAM1_LO:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(401, 9, 8),
    /* CORRUPT_ECC_CL91_FEC_RAM1_HI:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(400, 11, 10),
    /* CORRUPT_ECC_CL91_FEC_RAM2_LO:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(403, 13, 12),
    /* CORRUPT_ECC_CL91_FEC_RAM2_HI:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(402, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_DIS_ECC_MEMr_fields[] =
{
    /* DISABLE_ECC_FEC_MEM_0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(473, 0, 0),
    /* DISABLE_ECC_FEC_MEM_1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(474, 1, 1),
    /* DISABLE_ECC_FEC_MEM_2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(475, 2, 2),
    /* DISABLE_ECC_FEC_MEM_3:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(476, 3, 3),
    /* DISABLE_ECC_CL91_FEC_RAM1_LO:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(467, 4, 4),
    /* DISABLE_ECC_CL91_FEC_RAM1_HI:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(466, 5, 5),
    /* DISABLE_ECC_CL91_FEC_RAM2_LO:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(469, 6, 6),
    /* DISABLE_ECC_CL91_FEC_RAM2_HI:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(468, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_INTR_EN_1BITr_fields[] =
{
    /* FEC_MEM_0_1BIT_INT_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(528, 0, 0),
    /* FEC_MEM_1_1BIT_INT_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(532, 1, 1),
    /* FEC_MEM_2_1BIT_INT_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(536, 2, 2),
    /* FEC_MEM_3_1BIT_INT_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(540, 3, 3),
    /* CL91_FEC_RAM1_LO_1BIT_INT_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(356, 4, 4),
    /* CL91_FEC_RAM1_HI_1BIT_INT_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(352, 5, 5),
    /* CL91_FEC_RAM2_LO_1BIT_INT_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(364, 6, 6),
    /* CL91_FEC_RAM2_HI_1BIT_INT_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(360, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_INTR_EN_2BITr_fields[] =
{
    /* FEC_MEM_0_2BIT_INT_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(530, 0, 0),
    /* FEC_MEM_1_2BIT_INT_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(534, 1, 1),
    /* FEC_MEM_2_2BIT_INT_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(538, 2, 2),
    /* FEC_MEM_3_2BIT_INT_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(542, 3, 3),
    /* CL91_FEC_RAM1_LO_2BIT_INT_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(358, 4, 4),
    /* CL91_FEC_RAM1_HI_2BIT_INT_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(354, 5, 5),
    /* CL91_FEC_RAM2_LO_2BIT_INT_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(366, 6, 6),
    /* CL91_FEC_RAM2_HI_2BIT_INT_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(362, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_INTR_STS_1BITr_fields[] =
{
    /* FEC_MEM_0_1BIT_INT_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(529, 0, 0),
    /* FEC_MEM_1_1BIT_INT_STATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(533, 1, 1),
    /* FEC_MEM_2_1BIT_INT_STATUS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(537, 2, 2),
    /* FEC_MEM_3_1BIT_INT_STATUS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(541, 3, 3),
    /* CL91_FEC_RAM1_LO_1BIT_INT_STATUS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(357, 4, 4),
    /* CL91_FEC_RAM1_HI_1BIT_INT_STATUS:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(353, 5, 5),
    /* CL91_FEC_RAM2_LO_1BIT_INT_STATUS:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(365, 6, 6),
    /* CL91_FEC_RAM2_HI_1BIT_INT_STATUS:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(361, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_INTR_STS_2BITr_fields[] =
{
    /* FEC_MEM_0_2BIT_INT_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(531, 0, 0),
    /* FEC_MEM_1_2BIT_INT_STATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(535, 1, 1),
    /* FEC_MEM_2_2BIT_INT_STATUS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(539, 2, 2),
    /* FEC_MEM_3_2BIT_INT_STATUS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(543, 3, 3),
    /* CL91_FEC_RAM1_LO_2BIT_INT_STATUS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(359, 4, 4),
    /* CL91_FEC_RAM1_HI_2BIT_INT_STATUS:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(355, 5, 5),
    /* CL91_FEC_RAM2_LO_2BIT_INT_STATUS:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(367, 6, 6),
    /* CL91_FEC_RAM2_HI_2BIT_INT_STATUS:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(363, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM0r_fields[] =
{
    /* ERR_EVENT_ADDRESS_FEC_0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(511, 13, 0),
    /* ONE_BIT_ERR_EVENT_FEC_0:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(714, 14, 14),
    /* TWO_BIT_ERR_EVENT_FEC_0:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1049, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM1r_fields[] =
{
    /* ERR_EVENT_ADDRESS_FEC_1:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(512, 13, 0),
    /* ONE_BIT_ERR_EVENT_FEC_1:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(715, 14, 14),
    /* TWO_BIT_ERR_EVENT_FEC_1:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1050, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM2r_fields[] =
{
    /* ERR_EVENT_ADDRESS_FEC_2:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(513, 13, 0),
    /* ONE_BIT_ERR_EVENT_FEC_2:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(716, 14, 14),
    /* TWO_BIT_ERR_EVENT_FEC_2:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1051, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM3r_fields[] =
{
    /* ERR_EVENT_ADDRESS_FEC_3:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(514, 13, 0),
    /* ONE_BIT_ERR_EVENT_FEC_3:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(717, 14, 14),
    /* TWO_BIT_ERR_EVENT_FEC_3:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1052, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_RF_MEM_CTLr_fields[] =
{
    /* RF_MEM_TM:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(791, 9, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_RX_LN_SWPr_fields[] =
{
    /* LOGICAL0_TO_PHY_SEL:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(653, 1, 0),
    /* LOGICAL1_TO_PHY_SEL:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(654, 3, 2),
    /* LOGICAL2_TO_PHY_SEL:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(655, 5, 4),
    /* LOGICAL3_TO_PHY_SEL:6:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(656, 7, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_SRF_MEM_CTLr_fields[] =
{
    /* SRF_MEM_TM:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(981, 11, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM1_HIr_fields[] =
{
    /* ERR_EVENT_ADDRESS_CL91_FEC_RAM1_HI:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(504, 13, 0),
    /* ONE_BIT_ERR_EVENT_CL91_FEC_RAM1_HI:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(707, 14, 14),
    /* TWO_BIT_ERR_EVENT_CL91_FEC_RAM1_HI:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1042, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM1_LOr_fields[] =
{
    /* ERR_EVENT_ADDRESS_CL91_FEC_RAM1_LO:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(505, 13, 0),
    /* ONE_BIT_ERR_EVENT_CL91_FEC_RAM1_LO:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(708, 14, 14),
    /* TWO_BIT_ERR_EVENT_CL91_FEC_RAM1_LO:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1043, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM2_HIr_fields[] =
{
    /* ERR_EVENT_ADDRESS_CL91_FEC_RAM2_HI:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(506, 13, 0),
    /* ONE_BIT_ERR_EVENT_CL91_FEC_RAM2_HI:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(709, 14, 14),
    /* TWO_BIT_ERR_EVENT_CL91_FEC_RAM2_HI:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1044, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM2_LOr_fields[] =
{
    /* ERR_EVENT_ADDRESS_CL91_FEC_RAM2_LO:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(507, 13, 0),
    /* ONE_BIT_ERR_EVENT_CL91_FEC_RAM2_LO:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(710, 14, 14),
    /* TWO_BIT_ERR_EVENT_CL91_FEC_RAM2_LO:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1045, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X2_CL82_SCRIDLE_TEST_ERRr_fields[] =
{
    /* CL82_SCRIDLE_TEST_ERR:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(303, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X2_MISC0r_fields[] =
{
    /* BYPASS_CL82RXSM:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(229, 0, 0),
    /* DIS_CL82_BERMON:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(478, 1, 1)
};
static uint32_t BCMI_TSCD_XGXS_RX_X2_MISC1r_fields[] =
{
    /* CL82_RX_RF_ENABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(302, 0, 0),
    /* CL82_RX_LF_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(300, 1, 1),
    /* CL82_RX_LI_ENABLE:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(301, 9, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_AM_LOCK_LATCH_STSr_fields[] =
{
    /* AM_LOCK_LL_0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(32, 0, 0),
    /* AM_LOCK_LH_0:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(27, 1, 1),
    /* AM_LOCK_LL_1:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(33, 2, 2),
    /* AM_LOCK_LH_1:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(28, 3, 3),
    /* AM_LOCK_LL_2:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(34, 4, 4),
    /* AM_LOCK_LH_2:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(29, 5, 5),
    /* AM_LOCK_LL_3:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(35, 6, 6),
    /* AM_LOCK_LH_3:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(30, 7, 7),
    /* AM_LOCK_LL_4:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(36, 8, 8),
    /* AM_LOCK_LH_4:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(31, 9, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BIPCNT0r_fields[] =
{
    /* BIP_ERROR_COUNT_0:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(179, 7, 0),
    /* BIP_ERROR_COUNT_1:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(180, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BIPCNT1r_fields[] =
{
    /* BIP_ERROR_COUNT_2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(181, 7, 0),
    /* BIP_ERROR_COUNT_3:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(182, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BIPCNT2r_fields[] =
{
    /* BIP_ERROR_COUNT_4:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(183, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BLKSYNC_CFGr_fields[] =
{
    /* BS_BTMX_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(207, 1, 0),
    /* BS_DIST_MODE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(209, 3, 2),
    /* BS_SYNC_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(215, 4, 4),
    /* BS_SM_SYNC_MODE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(212, 5, 5),
    /* BLK_LOCK_ON_CTRL:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(189, 6, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG0r_fields[] =
{
    /* LANE0_DEBUG_INFO:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(616, 7, 0),
    /* LANE1_DEBUG_INFO:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(617, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG1r_fields[] =
{
    /* LANE2_DEBUG_INFO:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(618, 7, 0),
    /* LANE3_DEBUG_INFO:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(619, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG2r_fields[] =
{
    /* LANE4_DEBUG_INFO:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(620, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BLKSYNC_STSr_fields[] =
{
    /* BS_STATUS:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(214, 4, 0),
    /* BS_PMD_LOCK:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(211, 5, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_BLK_LOCK_LATCH_STSr_fields[] =
{
    /* BLOCK_LOCK_LL_0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(200, 0, 0),
    /* BLOCK_LOCK_LH_0:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(195, 1, 1),
    /* BLOCK_LOCK_LL_1:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(201, 2, 2),
    /* BLOCK_LOCK_LH_1:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(196, 3, 3),
    /* BLOCK_LOCK_LL_2:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(202, 4, 4),
    /* BLOCK_LOCK_LH_2:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(197, 5, 5),
    /* BLOCK_LOCK_LL_3:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(203, 6, 6),
    /* BLOCK_LOCK_LH_3:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(198, 7, 7),
    /* BLOCK_LOCK_LL_4:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(204, 8, 8),
    /* BLOCK_LOCK_LH_4:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(199, 9, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL36_BERCNTr_fields[] =
{
    /* CL36RX_BER_COUNT_PER_LN:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(234, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL36_CTLr_fields[] =
{
    /* CL36RX_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(237, 0, 0),
    /* CL36RX_LPI_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(240, 1, 1),
    /* CL36RX_DISABLE_CARRIER_EXTEND:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(236, 2, 2),
    /* CL36RX_FORCE_COMMA_ALIGN_ENABLE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(239, 3, 3),
    /* CL36RX_BER_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(235, 4, 4),
    /* CL36RX_10BIT_PMD_DATA_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(232, 5, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL36_SYNCACQ_STS0r_fields[] =
{
    /* CL36RX_SYNCACQ_STATE_CODED_PER_LN:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(242, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL36_SYNCACQ_STS1r_fields[] =
{
    /* CL36RX_SYNCACQ_HIS_STATE_PER_LN:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(241, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL49_SCRIDLE_TEST_ERRr_fields[] =
{
    /* CL49_SCRIDLE_TEST_ERR:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(257, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL0r_fields[] =
{
    /* AM_LOCK_HIS_STATE_PSLL_0:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(22, 9, 0),
    /* AMRKR_SPACING_ERR_LATCH_MUX_PSLL_0:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(5, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL1r_fields[] =
{
    /* AM_LOCK_HIS_STATE_PSLL_1:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(23, 9, 0),
    /* AMRKR_SPACING_ERR_LATCH_MUX_PSLL_1:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(6, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL2r_fields[] =
{
    /* AM_LOCK_HIS_STATE_PSLL_2:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(24, 9, 0),
    /* AMRKR_SPACING_ERR_LATCH_MUX_PSLL_2:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(7, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL3r_fields[] =
{
    /* AM_LOCK_HIS_STATE_PSLL_3:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(25, 9, 0),
    /* AMRKR_SPACING_ERR_LATCH_MUX_PSLL_3:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(8, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL4r_fields[] =
{
    /* AM_LOCK_HIS_STATE_PSLL_4:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(26, 9, 0),
    /* AMRKR_SPACING_ERR_LATCH_MUX_PSLL_4:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(9, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL0r_fields[] =
{
    /* AM_LOCK_STATE_PSLL_0:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(37, 9, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL1r_fields[] =
{
    /* AM_LOCK_STATE_PSLL_1:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(38, 9, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL2r_fields[] =
{
    /* AM_LOCK_STATE_PSLL_2:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(39, 9, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL3r_fields[] =
{
    /* AM_LOCK_STATE_PSLL_3:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(40, 9, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL4r_fields[] =
{
    /* AM_LOCK_STATE_PSLL_4:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(41, 9, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FC_SLIP_CNTr_fields[] =
{
    /* CL91_FC_SLIP_CNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(340, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FC_STSr_fields[] =
{
    /* CL91_FC_SYNC_LIVE_STATE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(342, 1, 0),
    /* CL91_FC_SYNC_LATCHED_STATE:2:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(341, 5, 2),
    /* CL91_FC_CW_SYNC_LIVE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(337, 6, 6),
    /* CL91_FC_CW_SYNC_LL:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(338, 7, 7),
    /* CL91_FC_CW_SYNC_LH:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(336, 8, 8),
    /* CL91_FC_CW_GOOD_CNT:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(335, 10, 9),
    /* CL91_FC_CW_BAD_CNT:11:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(334, 12, 11)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW0r_fields[] =
{
    /* FEC_SYMBOL_ERROR_COUNTER_LOWER_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(545, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW1r_fields[] =
{
    /* FEC_SYMBOL_ERROR_COUNTER_LOWER_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(546, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW2r_fields[] =
{
    /* FEC_SYMBOL_ERROR_COUNTER_LOWER_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(547, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW3r_fields[] =
{
    /* FEC_SYMBOL_ERROR_COUNTER_LOWER_3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(548, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP0r_fields[] =
{
    /* FEC_SYMBOL_ERROR_COUNTER_UPPER_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(549, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP1r_fields[] =
{
    /* FEC_SYMBOL_ERROR_COUNTER_UPPER_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(550, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP2r_fields[] =
{
    /* FEC_SYMBOL_ERROR_COUNTER_UPPER_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(551, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP3r_fields[] =
{
    /* FEC_SYMBOL_ERROR_COUNTER_UPPER_3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(552, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_RXP_STSr_fields[] =
{
    /* RESTART_LOCK_LIVE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(787, 0, 0),
    /* RESTART_LOCK_LL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(788, 1, 1),
    /* RESTART_LOCK_LH:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(786, 2, 2),
    /* FEC_ALIGN_STATUS_LIVE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(518, 3, 3),
    /* FEC_ALIGN_STATUS_LL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(519, 4, 4),
    /* FEC_ALIGN_STATUS_LH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(517, 5, 5),
    /* HI_SER_LIVE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(592, 6, 6),
    /* HI_SER_LL:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(593, 7, 7),
    /* HI_SER_LH:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(591, 8, 8),
    /* FEC_BYP_CORR_ABILITY:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(520, 9, 9),
    /* FEC_BYP_IND_ABILITY:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(522, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_RX_CTL0r_fields[] =
{
    /* CL91_BLKSYNC_MODE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(319, 2, 0),
    /* R_MERGE_MODE:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(838, 5, 3),
    /* CL91_CW_SCRAMBLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(333, 6, 6),
    /* R_TC_IN_MODE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(840, 7, 7),
    /* R_TC_MODE:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(842, 9, 8),
    /* FIVE_BIT_XOR_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(553, 10, 10),
    /* R_TC_OUT_MODE:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(844, 12, 11),
    /* FEC_BYP_CORR_EN:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(521, 13, 13),
    /* FEC_BYP_IND_EN:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(523, 14, 14)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_SYNC_STSr_fields[] =
{
    /* CL91_AMPS_LOCK_LIVE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(316, 0, 0),
    /* CL91_AMPS_LOCK_LL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(317, 1, 1),
    /* CL91_AMPS_LOCK_LH:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(315, 2, 2),
    /* CL91_FEC_LANE_MAP:3:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(349, 4, 3),
    /* CL91_FEC_LANE_MAP_VALID:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(350, 5, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_THRr_fields[] =
{
    /* SYMBOL_ERR_CNT_THRESHOLD:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(992, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_CL91_TMRr_fields[] =
{
    /* SYMBOL_ERROR_TMR_PERIOD:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(991, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_DEC_CTL0r_fields[] =
{
    /* CL49_RX_RF_ENABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(255, 4, 4),
    /* CL49_RX_LF_ENABLE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(253, 5, 5),
    /* CL49_RX_LI_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(254, 6, 6),
    /* DIS_SCRAMBLER:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(479, 7, 7),
    /* DISABLE_CL49_BERMON:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(462, 8, 8),
    /* HG2_CODEC:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(584, 9, 9),
    /* HG2_ENABLE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(585, 12, 12),
    /* HG2_MESSAGE_INVALID_CODE_ENABLE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(586, 13, 13),
    /* R_TEST_MODE_CFG:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(846, 14, 14),
    /* BYPASS_CL49RXSM:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(228, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_DEC_STS0r_fields[] =
{
    /* BERMON_CURRENT_STATE:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(173, 4, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_DEC_STS1r_fields[] =
{
    /* BERMON_HISTORY_STATE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(174, 4, 0),
    /* CL49_RXSM_HISTORY_STATE:5:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(252, 12, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_DEC_STS2r_fields[] =
{
    /* CL49_RXSM_CURRENT_STATE:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(251, 7, 0),
    /* CL49_R_TYPE_CODED:8:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(256, 11, 8)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_DEC_STS3r_fields[] =
{
    /* IEEE_ERRORED_BLOCKS:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(601, 7, 0),
    /* CL49_BER_COUNT:8:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(247, 13, 8)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_CORRUPTr_fields[] =
{
    /* CORRUPT_ECC_CL91_BUFFER_BLK0:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(397, 1, 0),
    /* CORRUPT_ECC_CL91_BUFFER_BLK1:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(398, 3, 2),
    /* CORRUPT_ECC_CL91_BUFFER_BLK2:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(399, 5, 4),
    /* CORRUPT_ECC_DESKEW_MEM_0:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(404, 7, 6),
    /* CORRUPT_ECC_DESKEW_MEM_1:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(405, 9, 8),
    /* CORRUPT_ECC_DESKEW_MEM_2:10:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(406, 11, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_DIS_ECC_MEMr_fields[] =
{
    /* DISABLE_ECC_CL91_BUFFER_BLK0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(463, 0, 0),
    /* DISABLE_ECC_CL91_BUFFER_BLK1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(464, 1, 1),
    /* DISABLE_ECC_CL91_BUFFER_BLK2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(465, 2, 2),
    /* DISABLE_ECC_DESKEW_MEM_0:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(470, 3, 3),
    /* DISABLE_ECC_DESKEW_MEM_1:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(471, 4, 4),
    /* DISABLE_ECC_DESKEW_MEM_2:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(472, 5, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_INTR_EN_1BITr_fields[] =
{
    /* CL91_BUFFER_BLK0_1BIT_INT_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(321, 0, 0),
    /* CL91_BUFFER_BLK1_1BIT_INT_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(325, 1, 1),
    /* CL91_BUFFER_BLK2_1BIT_INT_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(329, 2, 2),
    /* DESKEW_MEM_0_1BIT_INT_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(444, 3, 3),
    /* DESKEW_MEM_1_1BIT_INT_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(448, 4, 4),
    /* DESKEW_MEM_2_1BIT_INT_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(452, 5, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_INTR_EN_2BITr_fields[] =
{
    /* CL91_BUFFER_BLK0_2BIT_INT_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(323, 0, 0),
    /* CL91_BUFFER_BLK1_2BIT_INT_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(327, 1, 1),
    /* CL91_BUFFER_BLK2_2BIT_INT_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(331, 2, 2),
    /* DESKEW_MEM_0_2BIT_INT_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(446, 3, 3),
    /* DESKEW_MEM_1_2BIT_INT_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(450, 4, 4),
    /* DESKEW_MEM_2_2BIT_INT_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(454, 5, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_INTR_STS_1BITr_fields[] =
{
    /* CL91_BUFFER_BLK0_1BIT_INT_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(322, 0, 0),
    /* CL91_BUFFER_BLK1_1BIT_INT_STATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(326, 1, 1),
    /* CL91_BUFFER_BLK2_1BIT_INT_STATUS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(330, 2, 2),
    /* DESKEW_MEM_0_1BIT_INT_STATUS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(445, 3, 3),
    /* DESKEW_MEM_1_1BIT_INT_STATUS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(449, 4, 4),
    /* DESKEW_MEM_2_1BIT_INT_STATUS:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(453, 5, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_INTR_STS_2BITr_fields[] =
{
    /* CL91_BUFFER_BLK0_2BIT_INT_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(324, 0, 0),
    /* CL91_BUFFER_BLK1_2BIT_INT_STATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(328, 1, 1),
    /* CL91_BUFFER_BLK2_2BIT_INT_STATUS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(332, 2, 2),
    /* DESKEW_MEM_0_2BIT_INT_STATUS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(447, 3, 3),
    /* DESKEW_MEM_1_2BIT_INT_STATUS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(451, 4, 4),
    /* DESKEW_MEM_2_2BIT_INT_STATUS:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(455, 5, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK0r_fields[] =
{
    /* ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(501, 13, 0),
    /* ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_0:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(704, 14, 14),
    /* TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_0:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1039, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK1r_fields[] =
{
    /* ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_1:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(502, 13, 0),
    /* ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_1:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(705, 14, 14),
    /* TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_1:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1040, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK2r_fields[] =
{
    /* ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_2:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(503, 13, 0),
    /* ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_2:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(706, 14, 14),
    /* TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_2:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1041, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM0r_fields[] =
{
    /* ERR_EVENT_ADDRESS_DESKEW_0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(508, 13, 0),
    /* ONE_BIT_ERR_EVENT_DESKEW_0:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(711, 14, 14),
    /* TWO_BIT_ERR_EVENT_DESKEW_0:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1046, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM1r_fields[] =
{
    /* ERR_EVENT_ADDRESS_DESKEW_1:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(509, 13, 0),
    /* ONE_BIT_ERR_EVENT_DESKEW_1:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(712, 14, 14),
    /* TWO_BIT_ERR_EVENT_DESKEW_1:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1047, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM2r_fields[] =
{
    /* ERR_EVENT_ADDRESS_DESKEW_2:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(510, 13, 0),
    /* ONE_BIT_ERR_EVENT_DESKEW_2:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(713, 14, 14),
    /* TWO_BIT_ERR_EVENT_DESKEW_2:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1048, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC0r_fields[] =
{
    /* DBG_ERR_MODE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(430, 0, 0),
    /* BURST_ERR_STATUS_MODE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(227, 1, 1),
    /* DEC_MAX_PM:2:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(437, 7, 2),
    /* INVALID_PARITY_CNT:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(613, 11, 8),
    /* GOOD_PARITY_CNT:12:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(580, 14, 12)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC1r_fields[] =
{
    /* DEC_GAP_COUNT_MODE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(436, 1, 1),
    /* DEC_17B_BURST_GAP_COUNT:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(431, 4, 2),
    /* DEC_18B_BURST_GAP_COUNT:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(432, 7, 5),
    /* DEC_19B_BURST_GAP_COUNT:8:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(433, 10, 8),
    /* DEC_PM_MODE:11:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(438, 15, 11)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC2r_fields[] =
{
    /* FEC_ERROR_CODE_ALL_PER_STREAM:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(526, 4, 0),
    /* DBG_ENABLE_PER_STREAM:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(419, 9, 5),
    /* FEC_ERR_ENABLE_PER_STREAM:10:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(527, 14, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC3r_fields[] =
{
    /* ERROR_EN_OVR_PER_STREAM:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(493, 4, 0),
    /* ERROR_EN_OVR_VAL_PER_STREAM:5:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(494, 9, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_ALGN_FSM_STr_fields[] =
{
    /* CL91_FEC_ALGN_FSM_LIVE_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(344, 2, 0),
    /* CL91_FEC_ALGN_FSM_LATCHED_STATE:3:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(343, 9, 3)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BIT_ERR_CTR0r_fields[] =
{
    /* CL91_FEC_CORR_BIT_CNTR_LOWER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(345, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BIT_ERR_CTR1r_fields[] =
{
    /* CL91_FEC_CORR_BIT_CNTR_UPPER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(346, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH0r_fields[] =
{
    /* BURST_ERR_STATUSH_STREAM0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(217, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH1r_fields[] =
{
    /* BURST_ERR_STATUSH_STREAM1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(218, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH2r_fields[] =
{
    /* BURST_ERR_STATUSH_STREAM2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(219, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH3r_fields[] =
{
    /* BURST_ERR_STATUSH_STREAM3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(220, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH4r_fields[] =
{
    /* BURST_ERR_STATUSH_STREAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(221, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL0r_fields[] =
{
    /* BURST_ERR_STATUSL_STREAM0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(222, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL1r_fields[] =
{
    /* BURST_ERR_STATUSL_STREAM1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(223, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL2r_fields[] =
{
    /* BURST_ERR_STATUSL_STREAM2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(224, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL3r_fields[] =
{
    /* BURST_ERR_STATUSL_STREAM3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(225, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL4r_fields[] =
{
    /* BURST_ERR_STATUSL_STREAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(226, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH0r_fields[] =
{
    /* CORCOUNTH_STREAM0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(381, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH1r_fields[] =
{
    /* CORCOUNTH_STREAM1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(382, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH2r_fields[] =
{
    /* CORCOUNTH_STREAM2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(383, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH3r_fields[] =
{
    /* CORCOUNTH_STREAM3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(384, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH4r_fields[] =
{
    /* CORCOUNTH_STREAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(385, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL0r_fields[] =
{
    /* CORCOUNTL_STREAM0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(386, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL1r_fields[] =
{
    /* CORCOUNTL_STREAM1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(387, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL2r_fields[] =
{
    /* CORCOUNTL_STREAM2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(388, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL3r_fields[] =
{
    /* CORCOUNTL_STREAM3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(389, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL4r_fields[] =
{
    /* CORCOUNTL_STREAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(390, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORR_CTR0r_fields[] =
{
    /* CL91_FEC_CORR_CW_CNTR_LOWER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(347, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_CORR_CTR1r_fields[] =
{
    /* CL91_FEC_CORR_CW_CNTR_UPPER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(348, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH0r_fields[] =
{
    /* DBG_ERRH_STREAM0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(420, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH1r_fields[] =
{
    /* DBG_ERRH_STREAM1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(421, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH2r_fields[] =
{
    /* DBG_ERRH_STREAM2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(422, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH3r_fields[] =
{
    /* DBG_ERRH_STREAM3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(423, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH4r_fields[] =
{
    /* DBG_ERRH_STREAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(424, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL0r_fields[] =
{
    /* DBG_ERRL_STREAM0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(425, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL1r_fields[] =
{
    /* DBG_ERRL_STREAM1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(426, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL2r_fields[] =
{
    /* DBG_ERRL_STREAM2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(427, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL3r_fields[] =
{
    /* DBG_ERRL_STREAM3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(428, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL4r_fields[] =
{
    /* DBG_ERRL_STREAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(429, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_SYNC_FSM_STr_fields[] =
{
    /* CL91_FEC_SYNC_FSM_LIVE_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(369, 2, 0),
    /* CL91_FEC_SYNC_FSM_LATCHED_STATE:3:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(368, 8, 3)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH0r_fields[] =
{
    /* UNCORCOUNTH_STREAM0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1110, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH1r_fields[] =
{
    /* UNCORCOUNTH_STREAM1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1111, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH2r_fields[] =
{
    /* UNCORCOUNTH_STREAM2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1112, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH3r_fields[] =
{
    /* UNCORCOUNTH_STREAM3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1113, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH4r_fields[] =
{
    /* UNCORCOUNTH_STREAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1114, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL0r_fields[] =
{
    /* UNCORCOUNTL_STREAM0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1115, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL1r_fields[] =
{
    /* UNCORCOUNTL_STREAM1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1116, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL2r_fields[] =
{
    /* UNCORCOUNTL_STREAM2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1117, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL3r_fields[] =
{
    /* UNCORCOUNTL_STREAM3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1118, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL4r_fields[] =
{
    /* UNCORCOUNTL_STREAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1119, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORR_CTR0r_fields[] =
{
    /* CL91_FEC_UNCORR_CW_CNTR_LOWER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(370, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_FEC_UNCORR_CTR1r_fields[] =
{
    /* CL91_FEC_UNCORR_CW_CNTR_UPPER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(371, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_IEEE_25G_PARLLEL_DET_CTRr_fields[] =
{
    /* MSA_IEEE_DET_TIMEPERIOD:0:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(695, 12, 0),
    /* MSA_IEEE_DET_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(693, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_IEEE_25G_PARLLEL_DET_STSr_fields[] =
{
    /* MSA_IEEE_DET_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(694, 2, 0),
    /* RESOLVED_25_MODE:3:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(784, 4, 3)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_LNK_CTLr_fields[] =
{
    /* LATCH_LINKDOWN_ENABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(627, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PCS_CTL0r_fields[] =
{
    /* LPI_ENABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(661, 0, 0),
    /* FEC_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(525, 1, 1),
    /* CL91_FEC_MODE:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(351, 4, 2),
    /* BLOCK_NON_FC_BLK_TYPES:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(205, 5, 5),
    /* DEC_FSM_MODE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(434, 7, 6),
    /* DESKEW_MODE:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(456, 11, 8),
    /* DEC_TL_MODE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(439, 13, 12),
    /* DESCR_MODE:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(441, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PCS_LATCH_STS1r_fields[] =
{
    /* DESKEW_STATUS_LL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(461, 0, 0),
    /* DESKEW_STATUS_LH:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(460, 1, 1),
    /* LINK_STATUS_LL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(644, 2, 2),
    /* LINK_STATUS_LH:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(643, 3, 3),
    /* HI_BER_LL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(590, 4, 4),
    /* HI_BER_LH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(589, 5, 5),
    /* LPI_RECEIVED_LH:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(663, 6, 6),
    /* LINK_INTERRUPT_LH:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(641, 7, 7),
    /* REMOTE_FAULT_LH:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(780, 8, 8),
    /* LOCAL_FAULT_LH:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(651, 9, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PCS_LIVE_STS0r_fields[] =
{
    /* AM_LOCK_0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(16, 0, 0),
    /* AM_LOCK_1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(17, 1, 1),
    /* AM_LOCK_2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(18, 2, 2),
    /* AM_LOCK_3:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(19, 3, 3),
    /* AM_LOCK_4:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(20, 4, 4),
    /* BLOCK_LOCK_0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(190, 5, 5),
    /* BLOCK_LOCK_1:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(191, 6, 6),
    /* BLOCK_LOCK_2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(192, 7, 7),
    /* BLOCK_LOCK_3:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(193, 8, 8),
    /* BLOCK_LOCK_4:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(194, 9, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PCS_LIVE_STS1r_fields[] =
{
    /* DESKEW_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(459, 0, 0),
    /* LINK_STATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(642, 1, 1),
    /* HI_BER:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(588, 2, 2),
    /* LPI_RECEIVED:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(662, 3, 3),
    /* LINK_INTERRUPT:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(640, 4, 4),
    /* REMOTE_FAULT:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(779, 5, 5),
    /* LOCAL_FAULT:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(650, 6, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PMA_CTL0r_fields[] =
{
    /* RSTB_LANE:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(792, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PRTPERRCTRr_fields[] =
{
    /* PRTP_ERR_COUNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(762, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PRTPSTSr_fields[] =
{
    /* PRTP_LOCK:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(763, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PSLL_TO_VL_MAP0r_fields[] =
{
    /* PSLL0_TO_VL_MAPPING:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(764, 4, 0),
    /* PSLL1_TO_VL_MAPPING:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(765, 9, 5),
    /* PSLL2_TO_VL_MAPPING:10:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(766, 14, 10)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_PSLL_TO_VL_MAP1r_fields[] =
{
    /* PSLL3_TO_VL_MAPPING:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(767, 4, 0),
    /* PSLL4_TO_VL_MAPPING:5:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(768, 9, 5)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RXP_1588_SFD_TS_CTLr_fields[] =
{
    /* CAPTURE_AM_TS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(231, 0, 0),
    /* RX_CL36_SOP_ADJ_10UI:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(802, 1, 1),
    /* SFD_TS_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(928, 2, 2),
    /* DA_TS_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(418, 3, 3),
    /* REDUCED_PREAMBLE_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(773, 4, 4)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC0r_fields[] =
{
    /* TAB_DS_FRAC_NS_0:6:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1004, 15, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC1r_fields[] =
{
    /* TAB_DS_FRAC_NS_1:6:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1005, 15, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC2r_fields[] =
{
    /* TAB_DS_FRAC_NS_2:6:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1006, 15, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC3r_fields[] =
{
    /* TAB_DS_FRAC_NS_3:6:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1007, 15, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC4r_fields[] =
{
    /* TAB_DS_FRAC_NS_4:6:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1008, 15, 6)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT0r_fields[] =
{
    /* TAB_DS_INT_NS_0:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1009, 11, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT1r_fields[] =
{
    /* TAB_DS_INT_NS_1:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1010, 11, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT2r_fields[] =
{
    /* TAB_DS_INT_NS_2:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1011, 11, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT3r_fields[] =
{
    /* TAB_DS_INT_NS_3:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1012, 11, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT4r_fields[] =
{
    /* TAB_DS_INT_NS_4:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1013, 11, 0)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS0r_fields[] =
{
    /* AM_BLOCK_OFFSET_0:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(10, 5, 0),
    /* CL74_FEC_BLOCK_NUM_0:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(284, 10, 6),
    /* AM_TIMESTAMP_INFO_VALID_0:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(45, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS1r_fields[] =
{
    /* AM_BLOCK_OFFSET_1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(11, 5, 0),
    /* CL74_FEC_BLOCK_NUM_1:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(285, 10, 6),
    /* AM_TIMESTAMP_INFO_VALID_1:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(46, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS2r_fields[] =
{
    /* AM_BLOCK_OFFSET_2:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(12, 5, 0),
    /* CL74_FEC_BLOCK_NUM_2:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(286, 10, 6),
    /* AM_TIMESTAMP_INFO_VALID_2:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(47, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS3r_fields[] =
{
    /* AM_BLOCK_OFFSET_3:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(13, 5, 0),
    /* CL74_FEC_BLOCK_NUM_3:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(287, 10, 6),
    /* AM_TIMESTAMP_INFO_VALID_3:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(48, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS4r_fields[] =
{
    /* AM_BLOCK_OFFSET_4:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(14, 5, 0),
    /* CL74_FEC_BLOCK_NUM_4:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(288, 10, 6),
    /* AM_TIMESTAMP_INFO_VALID_4:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(49, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ0r_fields[] =
{
    /* BIT_POS_ADJ_0:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(184, 8, 0),
    /* BASE_TS_FCLK_ADJ_0:9:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(157, 13, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ1r_fields[] =
{
    /* BIT_POS_ADJ_1:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(185, 8, 0),
    /* BASE_TS_FCLK_ADJ_1:9:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(158, 13, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ2r_fields[] =
{
    /* BIT_POS_ADJ_2:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(186, 8, 0),
    /* BASE_TS_FCLK_ADJ_2:9:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(159, 13, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ3r_fields[] =
{
    /* BIT_POS_ADJ_3:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(187, 8, 0),
    /* BASE_TS_FCLK_ADJ_3:9:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(160, 13, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ4r_fields[] =
{
    /* BIT_POS_ADJ_4:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(188, 8, 0),
    /* BASE_TS_FCLK_ADJ_4:9:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(161, 13, 9)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC0r_fields[] =
{
    /* BASE_TS_SUB_NS_0:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(167, 3, 0),
    /* BASE_TS_NS_0:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(162, 15, 4)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC1r_fields[] =
{
    /* BASE_TS_SUB_NS_1:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(168, 3, 0),
    /* BASE_TS_NS_1:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(163, 15, 4)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC2r_fields[] =
{
    /* BASE_TS_SUB_NS_2:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(169, 3, 0),
    /* BASE_TS_NS_2:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(164, 15, 4)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC3r_fields[] =
{
    /* BASE_TS_SUB_NS_3:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(170, 3, 0),
    /* BASE_TS_NS_3:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(165, 15, 4)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC4r_fields[] =
{
    /* BASE_TS_SUB_NS_4:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(171, 3, 0),
    /* BASE_TS_NS_4:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(166, 15, 4)
};
static uint32_t BCMI_TSCD_XGXS_RX_X4_SYNCE_FRACTIONAL_DIVr_fields[] =
{
    /* SYNCE_FRACTIONAL_DIVSOR_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(993, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_ECC_CORRUPTr_fields[] =
{
    /* CORRUPT_ECC_SPEED_CFG:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(411, 1, 0),
    /* SPEED_CFG_MEM_TM:2:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(947, 13, 2)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_ECC_DISr_fields[] =
{
    /* SPEED_CFG_DISABLE_ECC:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(946, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_1BIT_STSr_fields[] =
{
    /* SPEED_CFG_1BIT_INT_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(943, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_2BIT_STSr_fields[] =
{
    /* SPEED_CFG_2BIT_INT_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(945, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_EN_1BITr_fields[] =
{
    /* SPEED_CFG_1BIT_INT_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(942, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_EN_2BITr_fields[] =
{
    /* SPEED_CFG_2BIT_INT_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(944, 0, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_ECC_ERR_STSr_fields[] =
{
    /* ERR_EVENT_ADDRESS_SPEED_CFG:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(515, 5, 0),
    /* ONE_BIT_ERR_EVENT_SPEED_CFG:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(718, 14, 14),
    /* TWO_BIT_ERR_EVENT_SPEED_CFG:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1053, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_PIPE_RST_CNTr_fields[] =
{
    /* PIPELINE_RESET_COUNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(739, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_PLL_LOCK_TMRr_fields[] =
{
    /* PLL_LOCK_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(751, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_PMD_LOCK_TMRr_fields[] =
{
    /* PMD_LOCK_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(755, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_0r_fields[] =
{
    /* SCR_MODE:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(848, 3, 1),
    /* T_PMA_BTMX_MODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1099, 5, 4),
    /* T_HG2_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1093, 6, 6),
    /* T_ENC_MODE:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1086, 8, 7),
    /* T_FIFO_MODE:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1089, 10, 9),
    /* OS_MODE:11:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(722, 14, 11),
    /* CL72_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(265, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_1r_fields[] =
{
    /* BS_BTMX_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(207, 1, 0),
    /* BS_DIST_MODE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(209, 3, 2),
    /* BS_SYNC_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(215, 4, 4),
    /* BS_SM_SYNC_MODE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(212, 5, 5),
    /* DEC_FSM_MODE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(434, 7, 6),
    /* DESKEW_MODE:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(456, 11, 8),
    /* DEC_TL_MODE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(439, 13, 12),
    /* DESCR_MODE:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(441, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_2r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(375, 13, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_3r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(377, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_4r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(659, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(657, 13, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_5r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(679, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_6r_fields[] =
{
    /* T_CL91_CW_SCRAMBLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1083, 0, 0),
    /* T_FIVE_BIT_XOR_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1091, 1, 1),
    /* T_PMA_CL91_MUX_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1101, 2, 2),
    /* T_PMA_WATERMARK:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1103, 6, 3),
    /* T_PMA_BITMUX_DELAY:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1097, 8, 7),
    /* AM_SPACING_MUL:9:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(42, 10, 9)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_7r_fields[] =
{
    /* CL91_BLKSYNC_MODE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(319, 2, 0),
    /* R_MERGE_MODE:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(838, 5, 3),
    /* R_CL91_CW_SCRAMBLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(830, 6, 6),
    /* R_TC_IN_MODE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(840, 7, 7),
    /* R_TC_MODE:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(842, 9, 8),
    /* R_FIVE_BIT_XOR_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(834, 10, 10),
    /* R_TC_OUT_MODE:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(844, 12, 11),
    /* R_HG2_ENABLE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(836, 13, 13),
    /* R_AM_LOCK_FSM_MODE:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(829, 14, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_8r_fields[] =
{
    /* CORRUPT_2ND_GROUP:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(395, 0, 0),
    /* CORRUPT_6TH_GROUP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(396, 1, 1),
    /* CL74_SHCORRUPT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(290, 2, 2),
    /* BER_COUNT_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(175, 3, 3),
    /* BER_WINDOW_SEL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(178, 4, 4),
    /* USE_100G_AM0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1120, 5, 5),
    /* USE_100G_AM123:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1121, 6, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_SPDr_fields[] =
{
    /* NUM_LANES:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(701, 2, 0),
    /* T_PMA_40B_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1095, 3, 3),
    /* CL36TX_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(244, 4, 4),
    /* CL36RX_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(237, 5, 5),
    /* CL36RX_10BIT_PMD_DATA_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(232, 6, 6),
    /* SPEED:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(940, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_0r_fields[] =
{
    /* SCR_MODE:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(848, 3, 1),
    /* T_PMA_BTMX_MODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1099, 5, 4),
    /* T_HG2_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1093, 6, 6),
    /* T_ENC_MODE:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1086, 8, 7),
    /* T_FIFO_MODE:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1089, 10, 9),
    /* OS_MODE:11:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(722, 14, 11),
    /* CL72_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(265, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_1r_fields[] =
{
    /* BS_BTMX_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(207, 1, 0),
    /* BS_DIST_MODE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(209, 3, 2),
    /* BS_SYNC_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(215, 4, 4),
    /* BS_SM_SYNC_MODE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(212, 5, 5),
    /* DEC_FSM_MODE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(434, 7, 6),
    /* DESKEW_MODE:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(456, 11, 8),
    /* DEC_TL_MODE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(439, 13, 12),
    /* DESCR_MODE:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(441, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_2r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(375, 13, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_3r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(377, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_4r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(659, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(657, 13, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_5r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(679, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_6r_fields[] =
{
    /* T_CL91_CW_SCRAMBLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1083, 0, 0),
    /* T_FIVE_BIT_XOR_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1091, 1, 1),
    /* T_PMA_CL91_MUX_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1101, 2, 2),
    /* T_PMA_WATERMARK:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1103, 6, 3),
    /* T_PMA_BITMUX_DELAY:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1097, 8, 7),
    /* AM_SPACING_MUL:9:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(42, 10, 9)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_7r_fields[] =
{
    /* CL91_BLKSYNC_MODE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(319, 2, 0),
    /* R_MERGE_MODE:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(838, 5, 3),
    /* R_CL91_CW_SCRAMBLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(830, 6, 6),
    /* R_TC_IN_MODE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(840, 7, 7),
    /* R_TC_MODE:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(842, 9, 8),
    /* R_FIVE_BIT_XOR_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(834, 10, 10),
    /* R_TC_OUT_MODE:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(844, 12, 11),
    /* R_HG2_ENABLE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(836, 13, 13),
    /* R_AM_LOCK_FSM_MODE:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(829, 14, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_8r_fields[] =
{
    /* CORRUPT_2ND_GROUP:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(395, 0, 0),
    /* CORRUPT_6TH_GROUP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(396, 1, 1),
    /* CL74_SHCORRUPT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(290, 2, 2),
    /* BER_COUNT_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(175, 3, 3),
    /* BER_WINDOW_SEL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(178, 4, 4),
    /* USE_100G_AM0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1120, 5, 5),
    /* USE_100G_AM123:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1121, 6, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_SPDr_fields[] =
{
    /* NUM_LANES:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(701, 2, 0),
    /* T_PMA_40B_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1095, 3, 3),
    /* CL36TX_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(244, 4, 4),
    /* CL36RX_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(237, 5, 5),
    /* CL36RX_10BIT_PMD_DATA_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(232, 6, 6),
    /* SPEED:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(940, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_0r_fields[] =
{
    /* SCR_MODE:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(848, 3, 1),
    /* T_PMA_BTMX_MODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1099, 5, 4),
    /* T_HG2_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1093, 6, 6),
    /* T_ENC_MODE:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1086, 8, 7),
    /* T_FIFO_MODE:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1089, 10, 9),
    /* OS_MODE:11:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(722, 14, 11),
    /* CL72_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(265, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_1r_fields[] =
{
    /* BS_BTMX_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(207, 1, 0),
    /* BS_DIST_MODE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(209, 3, 2),
    /* BS_SYNC_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(215, 4, 4),
    /* BS_SM_SYNC_MODE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(212, 5, 5),
    /* DEC_FSM_MODE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(434, 7, 6),
    /* DESKEW_MODE:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(456, 11, 8),
    /* DEC_TL_MODE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(439, 13, 12),
    /* DESCR_MODE:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(441, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_2r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(375, 13, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_3r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(377, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_4r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(659, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(657, 13, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_5r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(679, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_6r_fields[] =
{
    /* T_CL91_CW_SCRAMBLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1083, 0, 0),
    /* T_FIVE_BIT_XOR_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1091, 1, 1),
    /* T_PMA_CL91_MUX_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1101, 2, 2),
    /* T_PMA_WATERMARK:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1103, 6, 3),
    /* T_PMA_BITMUX_DELAY:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1097, 8, 7),
    /* AM_SPACING_MUL:9:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(42, 10, 9)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_7r_fields[] =
{
    /* CL91_BLKSYNC_MODE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(319, 2, 0),
    /* R_MERGE_MODE:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(838, 5, 3),
    /* R_CL91_CW_SCRAMBLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(830, 6, 6),
    /* R_TC_IN_MODE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(840, 7, 7),
    /* R_TC_MODE:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(842, 9, 8),
    /* R_FIVE_BIT_XOR_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(834, 10, 10),
    /* R_TC_OUT_MODE:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(844, 12, 11),
    /* R_HG2_ENABLE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(836, 13, 13),
    /* R_AM_LOCK_FSM_MODE:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(829, 14, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_8r_fields[] =
{
    /* CORRUPT_2ND_GROUP:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(395, 0, 0),
    /* CORRUPT_6TH_GROUP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(396, 1, 1),
    /* CL74_SHCORRUPT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(290, 2, 2),
    /* BER_COUNT_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(175, 3, 3),
    /* BER_WINDOW_SEL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(178, 4, 4),
    /* USE_100G_AM0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1120, 5, 5),
    /* USE_100G_AM123:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1121, 6, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_SPDr_fields[] =
{
    /* NUM_LANES:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(701, 2, 0),
    /* T_PMA_40B_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1095, 3, 3),
    /* CL36TX_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(244, 4, 4),
    /* CL36RX_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(237, 5, 5),
    /* CL36RX_10BIT_PMD_DATA_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(232, 6, 6),
    /* SPEED:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(940, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_0r_fields[] =
{
    /* SCR_MODE:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(848, 3, 1),
    /* T_PMA_BTMX_MODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1099, 5, 4),
    /* T_HG2_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1093, 6, 6),
    /* T_ENC_MODE:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1086, 8, 7),
    /* T_FIFO_MODE:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1089, 10, 9),
    /* OS_MODE:11:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(722, 14, 11),
    /* CL72_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(265, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_1r_fields[] =
{
    /* BS_BTMX_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(207, 1, 0),
    /* BS_DIST_MODE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(209, 3, 2),
    /* BS_SYNC_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(215, 4, 4),
    /* BS_SM_SYNC_MODE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(212, 5, 5),
    /* DEC_FSM_MODE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(434, 7, 6),
    /* DESKEW_MODE:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(456, 11, 8),
    /* DEC_TL_MODE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(439, 13, 12),
    /* DESCR_MODE:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(441, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_2r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(375, 13, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_3r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(377, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_4r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(659, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(657, 13, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_5r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(679, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_6r_fields[] =
{
    /* T_CL91_CW_SCRAMBLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1083, 0, 0),
    /* T_FIVE_BIT_XOR_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1091, 1, 1),
    /* T_PMA_CL91_MUX_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1101, 2, 2),
    /* T_PMA_WATERMARK:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1103, 6, 3),
    /* T_PMA_BITMUX_DELAY:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1097, 8, 7),
    /* AM_SPACING_MUL:9:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(42, 10, 9)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_7r_fields[] =
{
    /* CL91_BLKSYNC_MODE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(319, 2, 0),
    /* R_MERGE_MODE:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(838, 5, 3),
    /* R_CL91_CW_SCRAMBLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(830, 6, 6),
    /* R_TC_IN_MODE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(840, 7, 7),
    /* R_TC_MODE:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(842, 9, 8),
    /* R_FIVE_BIT_XOR_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(834, 10, 10),
    /* R_TC_OUT_MODE:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(844, 12, 11),
    /* R_HG2_ENABLE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(836, 13, 13),
    /* R_AM_LOCK_FSM_MODE:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(829, 14, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_8r_fields[] =
{
    /* CORRUPT_2ND_GROUP:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(395, 0, 0),
    /* CORRUPT_6TH_GROUP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(396, 1, 1),
    /* CL74_SHCORRUPT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(290, 2, 2),
    /* BER_COUNT_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(175, 3, 3),
    /* BER_WINDOW_SEL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(178, 4, 4),
    /* USE_100G_AM0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1120, 5, 5),
    /* USE_100G_AM123:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1121, 6, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_SPDr_fields[] =
{
    /* NUM_LANES:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(701, 2, 0),
    /* T_PMA_40B_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1095, 3, 3),
    /* CL36TX_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(244, 4, 4),
    /* CL36RX_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(237, 5, 5),
    /* CL36RX_10BIT_PMD_DATA_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(232, 6, 6),
    /* SPEED:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(940, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_STSr_fields[] =
{
    /* RESOLVED_PORT_MODE:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(785, 2, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X1_TX_RST_CNTr_fields[] =
{
    /* TX_RESET_COUNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1079, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_BYPASSr_fields[] =
{
    /* SC_BYPASS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(850, 0, 0),
    /* SC_IGNORE_TX_DATA_VLD:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(852, 1, 1)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_CTLr_fields[] =
{
    /* SPEED:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(940, 7, 0),
    /* SW_SPEED_CHANGE:8:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(988, 8, 8)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_DBGr_fields[] =
{
    /* SC_FSM_STATUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(851, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_ERRr_fields[] =
{
    /* PLL_LOCK_TIMED_OUT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(750, 0, 0),
    /* PMD_LOCK_TIMED_OUT:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(754, 1, 1)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_FEC_STSr_fields[] =
{
    /* R_FEC_ENABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(833, 0, 0),
    /* T_FEC_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1088, 1, 1),
    /* R_CL91_FEC_MODE:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(832, 4, 2),
    /* T_CL91_FEC_MODE:5:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1085, 7, 5)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN0_TYPEr_fields[] =
{
    /* CL36RX_EN_OEN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(238, 0, 0),
    /* CL36TX_EN_OEN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(245, 1, 1),
    /* T_PMA_40B_MODE_OEN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1096, 2, 2),
    /* DEC_FSM_MODE_OEN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(435, 3, 3),
    /* DESKEW_MODE_OEN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(457, 4, 4),
    /* DEC_TL_MODE_OEN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(440, 5, 5),
    /* DESCR_MODE_OEN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(442, 6, 6),
    /* CL72_EN_OEN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(266, 7, 7),
    /* SCR_MODE_OEN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(849, 8, 8),
    /* T_PMA_BTMX_MODE_OEN:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1100, 9, 9),
    /* T_HG2_ENABLE_OEN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1094, 10, 10),
    /* T_ENC_MODE_OEN:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1087, 11, 11),
    /* T_FIFO_MODE_OEN:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1090, 12, 12),
    /* OS_MODE_OEN:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(723, 13, 13),
    /* NUM_LANES_OEN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(702, 14, 14),
    /* CL36RX_10BIT_PMD_DATA_EN_OEN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(233, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN1_TYPEr_fields[] =
{
    /* T_CL91_CW_SCRAMBLE_OEN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1084, 0, 0),
    /* T_FIVE_BIT_XOR_EN_OEN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1092, 1, 1),
    /* T_PMA_CL91_MUX_SEL_OEN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1102, 2, 2),
    /* T_PMA_WATERMARK_OEN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1104, 3, 3),
    /* T_PMA_BITMUX_DELAY_OEN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1098, 4, 4),
    /* MAC_CREDITGENCNT_OEN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(680, 5, 5),
    /* LOOPCNT1_OEN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(660, 6, 6),
    /* LOOPCNT0_OEN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(658, 7, 7),
    /* CLOCKCNT1_OEN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(378, 8, 8),
    /* CLOCKCNT0_OEN:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(376, 9, 9),
    /* CREDITENABLE_OEN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(414, 10, 10),
    /* BS_BTMX_MODE_OEN:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(208, 11, 11),
    /* BS_DIST_MODE_OEN:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(210, 12, 12),
    /* BS_SYNC_EN_OEN:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(216, 13, 13),
    /* BS_SM_SYNC_MODE_OEN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(213, 14, 14),
    /* R_HG2_ENABLE_OEN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(837, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN2_TYPEr_fields[] =
{
    /* AM_SPACING_MUL_OEN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(43, 0, 0),
    /* CL91_BLKSYNC_MODE_OEN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(320, 1, 1),
    /* R_MERGE_MODE_OEN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(839, 2, 2),
    /* R_CL91_CW_SCRAMBLE_OEN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(831, 3, 3),
    /* R_TC_IN_MODE_OEN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(841, 4, 4),
    /* R_TC_MODE_OEN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(843, 5, 5),
    /* R_FIVE_BIT_XOR_EN_OEN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(835, 6, 6),
    /* R_TC_OUT_MODE_OEN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(845, 7, 7),
    /* CORRUPT_2ND_GROUP:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(395, 8, 8),
    /* CORRUPT_6TH_GROUP:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(396, 9, 9),
    /* CL74_SHCORRUPT:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(290, 10, 10),
    /* BER_COUNT_SEL:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(175, 11, 11),
    /* BER_WINDOW_SEL:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(178, 12, 12),
    /* USE_100G_AM0:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1120, 13, 13),
    /* USE_100G_AM123:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1121, 14, 14),
    /* AM_FSM_LOCK_EXT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(15, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_IEEE_25G_CTLr_fields[] =
{
    /* CL74_SHCORRUPT_25IEEE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(292, 0, 0),
    /* IEEE_COUNT_SEL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(600, 1, 1),
    /* IEEE_WINDOW_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(602, 2, 2),
    /* IEEE_25G_AM123_FORMAT:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(597, 3, 3),
    /* IEEE_25G_AM0_FORMAT:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(596, 4, 4),
    /* IEEE_25G_AM_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(598, 5, 5),
    /* IEEE_25G_5BIT_XOR:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(595, 6, 6),
    /* IEEE_25G_CWSCR_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(599, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_MSA_25G_50G_CTLr_fields[] =
{
    /* CL74_SHCORRUPT_25GMSA:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(291, 0, 0),
    /* CL74_SHCORRUPT_50GMSA:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(293, 1, 1),
    /* MSA_COUNT_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(692, 2, 2),
    /* MSA_WINDOW_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(696, 3, 3),
    /* MSA_25G_AM123_FORMAT:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(687, 4, 4),
    /* MSA_25G_AM0_FORMAT:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(686, 5, 5),
    /* MSA_50G_AM123_FORMAT:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(691, 6, 6),
    /* MSA_50G_AM0_FORMAT:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(690, 7, 7),
    /* MSA_25G_AM_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(688, 8, 8),
    /* MSA_25G_5BIT_XOR:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(685, 9, 9),
    /* MSA_25G_CWSCR_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(689, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD0r_fields[] =
{
    /* SCR_MODE:1:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(848, 3, 1),
    /* T_PMA_BTMX_MODE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1099, 5, 4),
    /* T_HG2_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1093, 6, 6),
    /* T_ENC_MODE:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1086, 8, 7),
    /* T_FIFO_MODE:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1089, 10, 9),
    /* OS_MODE:11:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(722, 14, 11),
    /* CL72_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(265, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD1r_fields[] =
{
    /* BS_BTMX_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(207, 1, 0),
    /* BS_DIST_MODE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(209, 3, 2),
    /* BS_SYNC_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(215, 4, 4),
    /* BS_SM_SYNC_MODE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(212, 5, 5),
    /* DEC_FSM_MODE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(434, 7, 6),
    /* DESKEW_MODE:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(456, 11, 8),
    /* DEC_TL_MODE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(439, 13, 12),
    /* DESCR_MODE:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(441, 15, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD2r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(375, 13, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD3r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(377, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD4r_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(659, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(657, 13, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD5r_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(679, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD6r_fields[] =
{
    /* T_CL91_CW_SCRAMBLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1083, 0, 0),
    /* T_FIVE_BIT_XOR_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1091, 1, 1),
    /* T_PMA_CL91_MUX_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1101, 2, 2),
    /* T_PMA_WATERMARK:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1103, 6, 3),
    /* T_PMA_BITMUX_DELAY:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1097, 8, 7),
    /* AM_SPACING_MUL:9:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(42, 10, 9)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD7r_fields[] =
{
    /* CL91_BLKSYNC_MODE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(319, 2, 0),
    /* R_MERGE_MODE:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(838, 5, 3),
    /* R_CL91_CW_SCRAMBLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(830, 6, 6),
    /* R_TC_IN_MODE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(840, 7, 7),
    /* R_TC_MODE:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(842, 9, 8),
    /* R_FIVE_BIT_XOR_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(834, 10, 10),
    /* R_TC_OUT_MODE:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(844, 12, 11),
    /* R_HG2_ENABLE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(836, 13, 13),
    /* R_AM_LOCK_FSM_MODE:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(829, 14, 14)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD8r_fields[] =
{
    /* CORRUPT_2ND_GROUP:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(395, 0, 0),
    /* CORRUPT_6TH_GROUP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(396, 1, 1),
    /* CL74_SHCORRUPT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(290, 2, 2),
    /* BER_COUNT_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(175, 3, 3),
    /* BER_WINDOW_SEL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(178, 4, 4),
    /* USE_100G_AM0:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1120, 5, 5),
    /* USE_100G_AM123:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1121, 6, 6)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_RSLVD_SPDr_fields[] =
{
    /* NUM_LANES:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(701, 2, 0),
    /* T_PMA_40B_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1095, 3, 3),
    /* CL36TX_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(244, 4, 4),
    /* CL36RX_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(237, 5, 5),
    /* CL36RX_10BIT_PMD_DATA_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(232, 6, 6),
    /* SPEED:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(940, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_SC_X4_OVRRr_fields[] =
{
    /* NUM_LANES_OVERRIDE_VALUE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(703, 2, 0),
    /* AN_FEC_SEL_OVERRIDE:3:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(59, 4, 3),
    /* CORRUPT_2ND_GROUP:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(395, 5, 5),
    /* CORRUPT_6TH_GROUP:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(396, 6, 6),
    /* CL74_SHCORRUPT:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(290, 7, 7),
    /* BER_COUNT_SEL:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(175, 8, 8),
    /* BER_WINDOW_SEL:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(178, 9, 9),
    /* USE_100G_AM0:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1120, 10, 10),
    /* USE_100G_AM123:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1121, 11, 11),
    /* AM_LOCK_FSM_MODE_EXT:12:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(21, 12, 12)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_SPARE0r_fields[] =
{
    /* SPARE0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(938, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_SPARE1r_fields[] =
{
    /* SPARE1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(939, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SC_X4_STSr_fields[] =
{
    /* SW_SPEED_CHANGE_DONE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(989, 0, 0),
    /* SW_SPEED_CONFIG_VLD:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(990, 1, 1)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(516, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(815, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(937, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(118, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(772, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1126, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1024, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1025, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_0_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(516, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(815, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(937, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(118, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(772, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1126, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1024, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1025, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_1_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(516, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(815, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(937, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(118, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(772, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1126, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1024, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1025, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_2_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(516, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(815, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(937, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(118, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(772, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1126, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1024, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1025, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_3_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(516, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(815, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(937, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(118, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(772, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1126, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1024, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1025, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_4_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(516, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(815, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(937, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(118, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(772, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1126, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1024, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1025, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_5_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(516, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(815, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(937, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(118, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(772, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1126, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1024, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1025, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_6_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(516, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(815, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(937, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(118, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(772, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1126, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1024, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1025, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_7_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(516, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(815, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(937, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(118, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(772, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1126, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1024, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1025, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_8_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_0r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_1r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_10r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_11r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_12r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_13r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_14r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_15r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_16r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_17r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_18r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_19r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_2r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_20r_fields[] =
{
    /* SPEED_CFG:0:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 3, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_21r_fields[] =
{
    /* FCLK_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(516, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_22r_fields[] =
{
    /* RX_LOSVREF:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(815, 4, 0),
    /* SPARE:5:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(937, 15, 5)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_23r_fields[] =
{
    /* APPLICATION_MODE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(118, 4, 0),
    /* RATESEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(772, 8, 6),
    /* WORDMODE:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1126, 11, 9),
    /* TRAINING_MODE:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1024, 12, 12),
    /* TRAINING_MODE_LN:13:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1025, 14, 13)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_3r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_4r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_5r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_6r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_7r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_8r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_9_9r_fields[] =
{
    /* SPEED_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(941, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_00r_fields[] =
{
    /* SERDES_CONFIG_ID_00:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(862, 3, 0),
    /* SERDES_CONFIG_O_OR_C_00:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(894, 4, 4),
    /* SPEED_ID_00:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(949, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_01r_fields[] =
{
    /* SERDES_CONFIG_ID_01:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(863, 3, 0),
    /* SERDES_CONFIG_O_OR_C_01:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(895, 4, 4),
    /* SPEED_ID_01:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(950, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_02r_fields[] =
{
    /* SERDES_CONFIG_ID_02:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(864, 3, 0),
    /* SERDES_CONFIG_O_OR_C_02:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(896, 4, 4),
    /* SPEED_ID_02:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(951, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_03r_fields[] =
{
    /* SERDES_CONFIG_ID_03:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(865, 3, 0),
    /* SERDES_CONFIG_O_OR_C_03:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(897, 4, 4),
    /* SPEED_ID_03:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(952, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_04r_fields[] =
{
    /* SERDES_CONFIG_ID_04:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(866, 3, 0),
    /* SERDES_CONFIG_O_OR_C_04:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(898, 4, 4),
    /* SPEED_ID_04:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(953, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_05r_fields[] =
{
    /* SERDES_CONFIG_ID_05:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(867, 3, 0),
    /* SERDES_CONFIG_O_OR_C_05:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(899, 4, 4),
    /* SPEED_ID_05:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(954, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_06r_fields[] =
{
    /* SERDES_CONFIG_ID_06:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(868, 3, 0),
    /* SERDES_CONFIG_O_OR_C_06:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(900, 4, 4),
    /* SPEED_ID_06:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(955, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_07r_fields[] =
{
    /* SERDES_CONFIG_ID_07:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(869, 3, 0),
    /* SERDES_CONFIG_O_OR_C_07:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(901, 4, 4),
    /* SPEED_ID_07:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(956, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_08r_fields[] =
{
    /* SERDES_CONFIG_ID_08:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(870, 3, 0),
    /* SERDES_CONFIG_O_OR_C_08:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(902, 4, 4),
    /* SPEED_ID_08:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(957, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_09r_fields[] =
{
    /* SERDES_CONFIG_ID_09:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(871, 3, 0),
    /* SERDES_CONFIG_O_OR_C_09:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(903, 4, 4),
    /* SPEED_ID_09:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(958, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_10r_fields[] =
{
    /* SERDES_CONFIG_ID_10:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(872, 3, 0),
    /* SERDES_CONFIG_O_OR_C_10:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(904, 4, 4),
    /* SPEED_ID_10:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(959, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_11r_fields[] =
{
    /* SERDES_CONFIG_ID_11:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(873, 3, 0),
    /* SERDES_CONFIG_O_OR_C_11:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(905, 4, 4),
    /* SPEED_ID_11:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(960, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_12r_fields[] =
{
    /* SERDES_CONFIG_ID_12:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(874, 3, 0),
    /* SERDES_CONFIG_O_OR_C_12:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(906, 4, 4),
    /* SPEED_ID_12:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(961, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_13r_fields[] =
{
    /* SERDES_CONFIG_ID_13:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(875, 3, 0),
    /* SERDES_CONFIG_O_OR_C_13:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(907, 4, 4),
    /* SPEED_ID_13:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(962, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_14r_fields[] =
{
    /* SERDES_CONFIG_ID_14:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(876, 3, 0),
    /* SERDES_CONFIG_O_OR_C_14:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(908, 4, 4),
    /* SPEED_ID_14:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(963, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_15r_fields[] =
{
    /* SERDES_CONFIG_ID_15:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(877, 3, 0),
    /* SERDES_CONFIG_O_OR_C_15:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(909, 4, 4),
    /* SPEED_ID_15:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(964, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_16r_fields[] =
{
    /* SERDES_CONFIG_ID_16:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(878, 3, 0),
    /* SERDES_CONFIG_O_OR_C_16:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(910, 4, 4),
    /* SPEED_ID_16:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(965, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_17r_fields[] =
{
    /* SERDES_CONFIG_ID_17:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(879, 3, 0),
    /* SERDES_CONFIG_O_OR_C_17:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(911, 4, 4),
    /* SPEED_ID_17:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(966, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_18r_fields[] =
{
    /* SERDES_CONFIG_ID_18:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(880, 3, 0),
    /* SERDES_CONFIG_O_OR_C_18:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(912, 4, 4),
    /* SPEED_ID_18:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(967, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_19r_fields[] =
{
    /* SERDES_CONFIG_ID_19:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(881, 3, 0),
    /* SERDES_CONFIG_O_OR_C_19:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(913, 4, 4),
    /* SPEED_ID_19:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(968, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_20r_fields[] =
{
    /* SERDES_CONFIG_ID_20:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(882, 3, 0),
    /* SERDES_CONFIG_O_OR_C_20:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(914, 4, 4),
    /* SPEED_ID_20:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(969, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_21r_fields[] =
{
    /* SERDES_CONFIG_ID_21:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(883, 3, 0),
    /* SERDES_CONFIG_O_OR_C_21:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(915, 4, 4),
    /* SPEED_ID_21:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(970, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_22r_fields[] =
{
    /* SERDES_CONFIG_ID_22:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(884, 3, 0),
    /* SERDES_CONFIG_O_OR_C_22:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(916, 4, 4),
    /* SPEED_ID_22:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(971, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_23r_fields[] =
{
    /* SERDES_CONFIG_ID_23:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(885, 3, 0),
    /* SERDES_CONFIG_O_OR_C_23:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(917, 4, 4),
    /* SPEED_ID_23:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(972, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_24r_fields[] =
{
    /* SERDES_CONFIG_ID_24:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(886, 3, 0),
    /* SERDES_CONFIG_O_OR_C_24:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(918, 4, 4),
    /* SPEED_ID_24:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(973, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_25r_fields[] =
{
    /* SERDES_CONFIG_ID_25:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(887, 3, 0),
    /* SERDES_CONFIG_O_OR_C_25:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(919, 4, 4),
    /* SPEED_ID_25:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(974, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_26r_fields[] =
{
    /* SERDES_CONFIG_ID_26:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(888, 3, 0),
    /* SERDES_CONFIG_O_OR_C_26:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(920, 4, 4),
    /* SPEED_ID_26:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(975, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_27r_fields[] =
{
    /* SERDES_CONFIG_ID_27:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(889, 3, 0),
    /* SERDES_CONFIG_O_OR_C_27:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(921, 4, 4),
    /* SPEED_ID_27:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(976, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_28r_fields[] =
{
    /* SERDES_CONFIG_ID_28:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(890, 3, 0),
    /* SERDES_CONFIG_O_OR_C_28:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(922, 4, 4),
    /* SPEED_ID_28:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(977, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_29r_fields[] =
{
    /* SERDES_CONFIG_ID_29:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(891, 3, 0),
    /* SERDES_CONFIG_O_OR_C_29:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(923, 4, 4),
    /* SPEED_ID_29:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(978, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_30r_fields[] =
{
    /* SERDES_CONFIG_ID_30:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(892, 3, 0),
    /* SERDES_CONFIG_O_OR_C_30:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(924, 4, 4),
    /* SPEED_ID_30:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(979, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_SERDES_CFG_MAP_31r_fields[] =
{
    /* SERDES_CONFIG_ID_31:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(893, 3, 0),
    /* SERDES_CONFIG_O_OR_C_31:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(925, 4, 4),
    /* SPEED_ID_31:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(980, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_ADJ_0_1r_fields[] =
{
    /* GLAS_TPMA_CAPTURE_ADJ_0:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(570, 7, 0),
    /* GLAS_TPMA_CAPTURE_ADJ_1:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(571, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_ADJ_2_3r_fields[] =
{
    /* GLAS_TPMA_CAPTURE_ADJ_2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(572, 7, 0),
    /* GLAS_TPMA_CAPTURE_ADJ_3:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(573, 15, 8)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_CTLr_fields[] =
{
    /* GLAS_TPMA_CAPTURE_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(578, 0, 0),
    /* GLAS_TPMA_CAPTURE_MASK:1:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(579, 4, 1)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA0r_fields[] =
{
    /* GLAS_TPMA_CAPTURE_DATA_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(574, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA1r_fields[] =
{
    /* GLAS_TPMA_CAPTURE_DATA_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(575, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA2r_fields[] =
{
    /* GLAS_TPMA_CAPTURE_DATA_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(576, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA3r_fields[] =
{
    /* GLAS_TPMA_CAPTURE_DATA_3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(577, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD0_VALUEr_fields[] =
{
    /* TS_DBG_VAL_WORD0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1029, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD1_VALUEr_fields[] =
{
    /* TS_DBG_VAL_WORD1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1030, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD2_VALUEr_fields[] =
{
    /* TS_DBG_VAL_WORD2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1031, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X1_TX_LN_SWPr_fields[] =
{
    /* LOGICAL0_TO_PHY_SEL:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(653, 1, 0),
    /* LOGICAL1_TO_PHY_SEL:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(654, 3, 2),
    /* LOGICAL2_TO_PHY_SEL:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(655, 5, 4),
    /* LOGICAL3_TO_PHY_SEL:6:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(656, 7, 6)
};
static uint32_t BCMI_TSCD_XGXS_TX_X2_CL82_0r_fields[] =
{
    /* CL82_TX_RF_ENABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(306, 4, 4),
    /* CL82_TX_LF_ENABLE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(304, 5, 5),
    /* CL82_TX_LI_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(305, 6, 6),
    /* CL82_BYPASS_TXSM:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(295, 10, 10)
};
static uint32_t BCMI_TSCD_XGXS_TX_X2_CL82_TX_STS0r_fields[] =
{
    /* TXSM_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1059, 2, 0),
    /* T_TYPE_CODED:3:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1107, 5, 3)
};
static uint32_t BCMI_TSCD_XGXS_TX_X2_CL82_TX_STS1r_fields[] =
{
    /* LTXSM_STATE:0:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(678, 6, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_CL36_CTLr_fields[] =
{
    /* CL36TX_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(244, 0, 0),
    /* CL36TX_LPI_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(246, 1, 1),
    /* CL36TX_CATCH_ALL_8B10B_DIS:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(243, 2, 2)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_CRED0r_fields[] =
{
    /* CLOCKCNT0:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(375, 13, 0),
    /* CREDITENABLE:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(413, 14, 14)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_CRED1r_fields[] =
{
    /* CLOCKCNT1:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(377, 7, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_ENC0r_fields[] =
{
    /* T_ENC_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1086, 1, 0),
    /* T_FIFO_MODE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1089, 3, 2),
    /* AM_SPACING_MUL:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(42, 5, 4),
    /* CL49_TX_TL_MODE:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(263, 8, 7),
    /* CL49_BYPASS_TXSM:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(249, 9, 9),
    /* HG2_ENABLE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(585, 10, 10),
    /* HG2_MESSAGE_INVALID_CODE_ENABLE:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(586, 11, 11),
    /* HG2_CODEC:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(584, 12, 12),
    /* BLOCK_NON_FC_BLK_TYPES:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(205, 13, 13),
    /* DIS_SCRAMBLER:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(479, 14, 14),
    /* TX_TEST_MODE_CFG:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1082, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_ENC_STS0r_fields[] =
{
    /* CL49_TXSM_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(258, 2, 0),
    /* CL49_T_TYPE_CODED:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(264, 6, 3),
    /* CL82_IDLE_DELETION_UNDERFLOW:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(299, 7, 7)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_ENC_STS1r_fields[] =
{
    /* CL49_LTXSM_STATE:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(250, 7, 0),
    /* CL49_TX_FAULT_DET:8:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(259, 8, 8)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_LOOPCNTr_fields[] =
{
    /* LOOPCNT1:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(659, 5, 0),
    /* LOOPCNT0:6:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(657, 13, 6)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_MAC_CREDGENCNTr_fields[] =
{
    /* MAC_CREDITGENCNT:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(679, 12, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_MISCr_fields[] =
{
    /* ENABLE_TX_LANE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(485, 0, 0),
    /* RSTB_TX_LANE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(793, 1, 1),
    /* OS_MODE:2:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(722, 5, 2),
    /* CL49_TX_RF_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(262, 6, 6),
    /* CL49_TX_LF_ENABLE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(260, 7, 7),
    /* CL49_TX_LI_ENABLE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(261, 8, 8),
    /* T_PMA_40B_MODE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1095, 9, 9),
    /* FEC_ENABLE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(525, 10, 10),
    /* T_PMA_BTMX_MODE:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1099, 12, 11),
    /* SCR_MODE:13:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(848, 15, 13)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_PCS_STS_LATCHr_fields[] =
{
    /* LPI_RECEIVED_LH:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(663, 0, 0),
    /* REMOTE_FAULT_LH:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(780, 1, 1),
    /* LOCAL_FAULT_LH:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(651, 2, 2),
    /* LINK_INTERRUPT_LH:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(641, 3, 3),
    /* TWO_STEP_TS_FIFO_OVERFLOW_LH:4:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1054, 4, 4)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_PCS_STS_LIVEr_fields[] =
{
    /* TX_LPI_RECEIVED:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1072, 0, 0),
    /* TX_LINK_INTERRUPT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1070, 1, 1),
    /* TX_REMOTE_FAULT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1078, 2, 2),
    /* TX_LOCAL_FAULT:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1071, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_PMA_STSr_fields[] =
{
    /* T_TC_OUT_OVERFLOW:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1105, 2, 2),
    /* T_TC_OUT_UNDERFLOW:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1106, 3, 3)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_HIr_fields[] =
{
    /* TS_VALUE_HI:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1036, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_LOr_fields[] =
{
    /* TS_VALUE_LO:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1037, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_MIDr_fields[] =
{
    /* TS_VALUE_MID:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1038, 15, 0)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_STSr_fields[] =
{
    /* TS_SUB_NANO_FIELD:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1035, 3, 0),
    /* TS_ENTRY_VALID:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1032, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_TX_CTL0r_fields[] =
{
    /* CL91_CW_SCRAMBLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(333, 0, 0),
    /* FIVE_BIT_XOR_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(553, 1, 1),
    /* T_PMA_CL91_MUX_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1101, 2, 2),
    /* T_PMA_WATERMARK:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1103, 6, 3),
    /* T_PMA_BITMUX_DELAY:7:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1097, 8, 7),
    /* CL91_FEC_MODE:9:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(351, 11, 9)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_TX_TS_POINT_CTLr_fields[] =
{
    /* TX_SFD_TIMESTAMP_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1080, 0, 0),
    /* TX_DA_TIMESTAMP_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1065, 1, 1),
    /* OSTS_CRC_CALC_MODE:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(721, 3, 2),
    /* REDUCED_PREAMBLE_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(773, 4, 4),
    /* TS_INT_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1033, 15, 15)
};
static uint32_t BCMI_TSCD_XGXS_TX_X4_TX_TS_SEQ_IDr_fields[] =
{
    /* TS_SEQUENCE_ID:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1034, 15, 0)
};



/*******************************************************************************
 *
 * The following is the field name table.
 *
 *******************************************************************************/
#if PHYMOD_CONFIG_INCLUDE_FIELD_NAMES == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_NAMES_BCMI_TSCD_XGXS
const char* bcmi_tscd_xgxs_fields[] = 
{
    "ABILITY_DETECT",
    "ACK_DETECT",
    "AD_TO_CL73_EN",
    "ALLOW_VDDA_OFF",
    "ALLOW_VDDH_OFF",
    "AMRKR_SPACING_ERR_LATCH_MUX_PSLL_0",
    "AMRKR_SPACING_ERR_LATCH_MUX_PSLL_1",
    "AMRKR_SPACING_ERR_LATCH_MUX_PSLL_2",
    "AMRKR_SPACING_ERR_LATCH_MUX_PSLL_3",
    "AMRKR_SPACING_ERR_LATCH_MUX_PSLL_4",
    "AM_BLOCK_OFFSET_0",
    "AM_BLOCK_OFFSET_1",
    "AM_BLOCK_OFFSET_2",
    "AM_BLOCK_OFFSET_3",
    "AM_BLOCK_OFFSET_4",
    "AM_FSM_LOCK_EXT",
    "AM_LOCK_0",
    "AM_LOCK_1",
    "AM_LOCK_2",
    "AM_LOCK_3",
    "AM_LOCK_4",
    "AM_LOCK_FSM_MODE_EXT",
    "AM_LOCK_HIS_STATE_PSLL_0",
    "AM_LOCK_HIS_STATE_PSLL_1",
    "AM_LOCK_HIS_STATE_PSLL_2",
    "AM_LOCK_HIS_STATE_PSLL_3",
    "AM_LOCK_HIS_STATE_PSLL_4",
    "AM_LOCK_LH_0",
    "AM_LOCK_LH_1",
    "AM_LOCK_LH_2",
    "AM_LOCK_LH_3",
    "AM_LOCK_LH_4",
    "AM_LOCK_LL_0",
    "AM_LOCK_LL_1",
    "AM_LOCK_LL_2",
    "AM_LOCK_LL_3",
    "AM_LOCK_LL_4",
    "AM_LOCK_STATE_PSLL_0",
    "AM_LOCK_STATE_PSLL_1",
    "AM_LOCK_STATE_PSLL_2",
    "AM_LOCK_STATE_PSLL_3",
    "AM_LOCK_STATE_PSLL_4",
    "AM_SPACING_MUL",
    "AM_SPACING_MUL_OEN",
    "AM_TIMER_INIT_VAL",
    "AM_TIMESTAMP_INFO_VALID_0",
    "AM_TIMESTAMP_INFO_VALID_1",
    "AM_TIMESTAMP_INFO_VALID_2",
    "AM_TIMESTAMP_INFO_VALID_3",
    "AM_TIMESTAMP_INFO_VALID_4",
    "AN",
    "AN_ACTIVE",
    "AN_COMPLETE",
    "AN_COMPLETED",
    "AN_COMPLETED_SW_EN",
    "AN_COMPLETED_SW_INT",
    "AN_ENABLE",
    "AN_FAIL_COUNT",
    "AN_FAIL_COUNT_LIMIT",
    "AN_FEC_SEL_OVERRIDE",
    "AN_GOOD_CHECK",
    "AN_GOOD_CHECK_TRAP",
    "AN_GOOD_CHK_EN",
    "AN_GOOD_CHK_INT",
    "AN_GOOD_TRAP",
    "AN_HCD_CL72",
    "AN_HCD_DUPLEX",
    "AN_HCD_FEC",
    "AN_HCD_PAUSE",
    "AN_HCD_RES_DISABLE",
    "AN_HCD_SPEED",
    "AN_OUI_OVERRIDE_BAM73_ADV",
    "AN_OUI_OVERRIDE_BAM73_DET",
    "AN_OUI_OVERRIDE_HPAM_ADV",
    "AN_OUI_OVERRIDE_HPAM_DET",
    "AN_PRIORITY_100G_CR4",
    "AN_PRIORITY_100G_HG2_CR4",
    "AN_PRIORITY_100G_HG2_KR4",
    "AN_PRIORITY_100G_KR4",
    "AN_PRIORITY_10G_HG2_KR1",
    "AN_PRIORITY_10G_KR1",
    "AN_PRIORITY_1G_KX1",
    "AN_PRIORITY_20G_CR1",
    "AN_PRIORITY_20G_CR2",
    "AN_PRIORITY_20G_HG2_CR1",
    "AN_PRIORITY_20G_HG2_CR2",
    "AN_PRIORITY_20G_HG2_KR1",
    "AN_PRIORITY_20G_HG2_KR2",
    "AN_PRIORITY_20G_KR1",
    "AN_PRIORITY_20G_KR2",
    "AN_PRIORITY_25G_CR1",
    "AN_PRIORITY_25G_CR1_IEEE",
    "AN_PRIORITY_25G_CRS1_IEEE",
    "AN_PRIORITY_25G_HG2_CR1",
    "AN_PRIORITY_25G_HG2_KR1",
    "AN_PRIORITY_25G_KR1",
    "AN_PRIORITY_25G_KR1_IEEE",
    "AN_PRIORITY_25G_KRS1_IEEE",
    "AN_PRIORITY_2P5G_KX1",
    "AN_PRIORITY_40G_CR2",
    "AN_PRIORITY_40G_CR4",
    "AN_PRIORITY_40G_HG2_CR2",
    "AN_PRIORITY_40G_HG2_CR4",
    "AN_PRIORITY_40G_HG2_KR2",
    "AN_PRIORITY_40G_HG2_KR4",
    "AN_PRIORITY_40G_KR2",
    "AN_PRIORITY_40G_KR4",
    "AN_PRIORITY_50G_CR2",
    "AN_PRIORITY_50G_CR4",
    "AN_PRIORITY_50G_HG2_CR2",
    "AN_PRIORITY_50G_HG2_CR4",
    "AN_PRIORITY_50G_HG2_KR2",
    "AN_PRIORITY_50G_HG2_KR4",
    "AN_PRIORITY_50G_KR2",
    "AN_PRIORITY_50G_KR4",
    "AN_PRIORITY_5G_KR1",
    "AN_RETRY_COUNT",
    "AN_TYPE_SW",
    "APPLICATION_MODE",
    "BAM_20G_CR1",
    "BAM_20G_CR2",
    "BAM_20G_KR1",
    "BAM_20G_KR2",
    "BAM_25G_CR1",
    "BAM_25G_KR1",
    "BAM_40G_CR2",
    "BAM_40G_KR2",
    "BAM_50G_CR2",
    "BAM_50G_CR4",
    "BAM_50G_KR2",
    "BAM_50G_KR4",
    "BAM_HG2",
    "BAM_TO_HPAM_AD_EN",
    "BASE_100G_CR4",
    "BASE_100G_KR4",
    "BASE_10G_KR1",
    "BASE_1G_KX1",
    "BASE_25G_CR1_EN",
    "BASE_25G_CR1_SEL",
    "BASE_25G_CRS1_EN",
    "BASE_25G_CRS1_SEL",
    "BASE_25G_KR1_EN",
    "BASE_25G_KR1_SEL",
    "BASE_25G_KRS1_EN",
    "BASE_25G_KRS1_SEL",
    "BASE_2P5G_EN",
    "BASE_2P5G_SEL",
    "BASE_40G_CR4",
    "BASE_40G_KR4",
    "BASE_50G_CR2_EN",
    "BASE_50G_CR2_SEL",
    "BASE_50G_KR2_EN",
    "BASE_50G_KR2_SEL",
    "BASE_5P0G_EN",
    "BASE_5P0G_SEL",
    "BASE_R_FEC_REQ_EN",
    "BASE_R_FEC_REQ_SEL",
    "BASE_TS_FCLK_ADJ_0",
    "BASE_TS_FCLK_ADJ_1",
    "BASE_TS_FCLK_ADJ_2",
    "BASE_TS_FCLK_ADJ_3",
    "BASE_TS_FCLK_ADJ_4",
    "BASE_TS_NS_0",
    "BASE_TS_NS_1",
    "BASE_TS_NS_2",
    "BASE_TS_NS_3",
    "BASE_TS_NS_4",
    "BASE_TS_SUB_NS_0",
    "BASE_TS_SUB_NS_1",
    "BASE_TS_SUB_NS_2",
    "BASE_TS_SUB_NS_3",
    "BASE_TS_SUB_NS_4",
    "BC_TRAIN_STOP",
    "BERMON_CURRENT_STATE",
    "BERMON_HISTORY_STATE",
    "BER_COUNT_SEL",
    "BER_HO",
    "BER_LO",
    "BER_WINDOW_SEL",
    "BIP_ERROR_COUNT_0",
    "BIP_ERROR_COUNT_1",
    "BIP_ERROR_COUNT_2",
    "BIP_ERROR_COUNT_3",
    "BIP_ERROR_COUNT_4",
    "BIT_POS_ADJ_0",
    "BIT_POS_ADJ_1",
    "BIT_POS_ADJ_2",
    "BIT_POS_ADJ_3",
    "BIT_POS_ADJ_4",
    "BLK_LOCK_ON_CTRL",
    "BLOCK_LOCK_0",
    "BLOCK_LOCK_1",
    "BLOCK_LOCK_2",
    "BLOCK_LOCK_3",
    "BLOCK_LOCK_4",
    "BLOCK_LOCK_LH_0",
    "BLOCK_LOCK_LH_1",
    "BLOCK_LOCK_LH_2",
    "BLOCK_LOCK_LH_3",
    "BLOCK_LOCK_LH_4",
    "BLOCK_LOCK_LL_0",
    "BLOCK_LOCK_LL_1",
    "BLOCK_LOCK_LL_2",
    "BLOCK_LOCK_LL_3",
    "BLOCK_LOCK_LL_4",
    "BLOCK_NON_FC_BLK_TYPES",
    "BONDING",
    "BS_BTMX_MODE",
    "BS_BTMX_MODE_OEN",
    "BS_DIST_MODE",
    "BS_DIST_MODE_OEN",
    "BS_PMD_LOCK",
    "BS_SM_SYNC_MODE",
    "BS_SM_SYNC_MODE_OEN",
    "BS_STATUS",
    "BS_SYNC_EN",
    "BS_SYNC_EN_OEN",
    "BURST_ERR_STATUSH_STREAM0",
    "BURST_ERR_STATUSH_STREAM1",
    "BURST_ERR_STATUSH_STREAM2",
    "BURST_ERR_STATUSH_STREAM3",
    "BURST_ERR_STATUSH_STREAM4",
    "BURST_ERR_STATUSL_STREAM0",
    "BURST_ERR_STATUSL_STREAM1",
    "BURST_ERR_STATUSL_STREAM2",
    "BURST_ERR_STATUSL_STREAM3",
    "BURST_ERR_STATUSL_STREAM4",
    "BURST_ERR_STATUS_MODE",
    "BYPASS_CL49RXSM",
    "BYPASS_CL82RXSM",
    "C2C_ENA",
    "CAPTURE_AM_TS",
    "CL36RX_10BIT_PMD_DATA_EN",
    "CL36RX_10BIT_PMD_DATA_EN_OEN",
    "CL36RX_BER_COUNT_PER_LN",
    "CL36RX_BER_EN",
    "CL36RX_DISABLE_CARRIER_EXTEND",
    "CL36RX_EN",
    "CL36RX_EN_OEN",
    "CL36RX_FORCE_COMMA_ALIGN_ENABLE",
    "CL36RX_LPI_EN",
    "CL36RX_SYNCACQ_HIS_STATE_PER_LN",
    "CL36RX_SYNCACQ_STATE_CODED_PER_LN",
    "CL36TX_CATCH_ALL_8B10B_DIS",
    "CL36TX_EN",
    "CL36TX_EN_OEN",
    "CL36TX_LPI_EN",
    "CL49_BER_COUNT",
    "CL49_BER_LIMIT",
    "CL49_BYPASS_TXSM",
    "CL49_LTXSM_STATE",
    "CL49_RXSM_CURRENT_STATE",
    "CL49_RXSM_HISTORY_STATE",
    "CL49_RX_LF_ENABLE",
    "CL49_RX_LI_ENABLE",
    "CL49_RX_RF_ENABLE",
    "CL49_R_TYPE_CODED",
    "CL49_SCRIDLE_TEST_ERR",
    "CL49_TXSM_STATE",
    "CL49_TX_FAULT_DET",
    "CL49_TX_LF_ENABLE",
    "CL49_TX_LI_ENABLE",
    "CL49_TX_RF_ENABLE",
    "CL49_TX_TL_MODE",
    "CL49_T_TYPE_CODED",
    "CL72_EN",
    "CL72_EN_OEN",
    "CL73_AN_COMPLETE",
    "CL73_AN_RESTART",
    "CL73_BAM_CODE",
    "CL73_BAM_ENABLE",
    "CL73_BASE_SELECTOR",
    "CL73_BREAK_TIMER_PERIOD",
    "CL73_ENABLE",
    "CL73_ERROR_TIMER_PERIOD",
    "CL73_FIFO_FULL",
    "CL73_HPAM_ENABLE",
    "CL73_NONCE_MATCH_OVER",
    "CL73_NONCE_MATCH_VAL",
    "CL73_PAGE_TEST_MAX_TIMER",
    "CL73_PAGE_TEST_MIN_TIMER",
    "CL73_PAUSE",
    "CL73_REMOTE_FAULT",
    "CL73_VCO",
    "CL74_FEC_BLOCK_NUM_0",
    "CL74_FEC_BLOCK_NUM_1",
    "CL74_FEC_BLOCK_NUM_2",
    "CL74_FEC_BLOCK_NUM_3",
    "CL74_FEC_BLOCK_NUM_4",
    "CL74_REQ",
    "CL74_SHCORRUPT",
    "CL74_SHCORRUPT_25GMSA",
    "CL74_SHCORRUPT_25IEEE",
    "CL74_SHCORRUPT_50GMSA",
    "CL82_BER_LIMIT",
    "CL82_BYPASS_TXSM",
    "CL82_DSWIN",
    "CL82_DSWIN_100G",
    "CL82_DSWIN_CL91",
    "CL82_IDLE_DELETION_UNDERFLOW",
    "CL82_RX_LF_ENABLE",
    "CL82_RX_LI_ENABLE",
    "CL82_RX_RF_ENABLE",
    "CL82_SCRIDLE_TEST_ERR",
    "CL82_TX_LF_ENABLE",
    "CL82_TX_LI_ENABLE",
    "CL82_TX_RF_ENABLE",
    "CL91_40B_ERRGEN_EN_P0",
    "CL91_40B_ERRGEN_EN_P1",
    "CL91_40B_ERRGEN_EN_P2",
    "CL91_40B_ERRGEN_EN_P3",
    "CL91_80B_ERRGEN_EN_P0",
    "CL91_80B_ERRGEN_EN_P1",
    "CL91_80B_ERRGEN_EN_P2",
    "CL91_80B_ERRGEN_EN_P3",
    "CL91_AMPS_LOCK_LH",
    "CL91_AMPS_LOCK_LIVE",
    "CL91_AMPS_LOCK_LL",
    "CL91_AM_SPACING_1024",
    "CL91_BLKSYNC_MODE",
    "CL91_BLKSYNC_MODE_OEN",
    "CL91_BUFFER_BLK0_1BIT_INT_EN",
    "CL91_BUFFER_BLK0_1BIT_INT_STATUS",
    "CL91_BUFFER_BLK0_2BIT_INT_EN",
    "CL91_BUFFER_BLK0_2BIT_INT_STATUS",
    "CL91_BUFFER_BLK1_1BIT_INT_EN",
    "CL91_BUFFER_BLK1_1BIT_INT_STATUS",
    "CL91_BUFFER_BLK1_2BIT_INT_EN",
    "CL91_BUFFER_BLK1_2BIT_INT_STATUS",
    "CL91_BUFFER_BLK2_1BIT_INT_EN",
    "CL91_BUFFER_BLK2_1BIT_INT_STATUS",
    "CL91_BUFFER_BLK2_2BIT_INT_EN",
    "CL91_BUFFER_BLK2_2BIT_INT_STATUS",
    "CL91_CW_SCRAMBLE",
    "CL91_FC_CW_BAD_CNT",
    "CL91_FC_CW_GOOD_CNT",
    "CL91_FC_CW_SYNC_LH",
    "CL91_FC_CW_SYNC_LIVE",
    "CL91_FC_CW_SYNC_LL",
    "CL91_FC_LOCK_CORR_CW",
    "CL91_FC_SLIP_CNT",
    "CL91_FC_SYNC_LATCHED_STATE",
    "CL91_FC_SYNC_LIVE_STATE",
    "CL91_FEC_ALGN_FSM_LATCHED_STATE",
    "CL91_FEC_ALGN_FSM_LIVE_STATE",
    "CL91_FEC_CORR_BIT_CNTR_LOWER",
    "CL91_FEC_CORR_BIT_CNTR_UPPER",
    "CL91_FEC_CORR_CW_CNTR_LOWER",
    "CL91_FEC_CORR_CW_CNTR_UPPER",
    "CL91_FEC_LANE_MAP",
    "CL91_FEC_LANE_MAP_VALID",
    "CL91_FEC_MODE",
    "CL91_FEC_RAM1_HI_1BIT_INT_EN",
    "CL91_FEC_RAM1_HI_1BIT_INT_STATUS",
    "CL91_FEC_RAM1_HI_2BIT_INT_EN",
    "CL91_FEC_RAM1_HI_2BIT_INT_STATUS",
    "CL91_FEC_RAM1_LO_1BIT_INT_EN",
    "CL91_FEC_RAM1_LO_1BIT_INT_STATUS",
    "CL91_FEC_RAM1_LO_2BIT_INT_EN",
    "CL91_FEC_RAM1_LO_2BIT_INT_STATUS",
    "CL91_FEC_RAM2_HI_1BIT_INT_EN",
    "CL91_FEC_RAM2_HI_1BIT_INT_STATUS",
    "CL91_FEC_RAM2_HI_2BIT_INT_EN",
    "CL91_FEC_RAM2_HI_2BIT_INT_STATUS",
    "CL91_FEC_RAM2_LO_1BIT_INT_EN",
    "CL91_FEC_RAM2_LO_1BIT_INT_STATUS",
    "CL91_FEC_RAM2_LO_2BIT_INT_EN",
    "CL91_FEC_RAM2_LO_2BIT_INT_STATUS",
    "CL91_FEC_SYNC_FSM_LATCHED_STATE",
    "CL91_FEC_SYNC_FSM_LIVE_STATE",
    "CL91_FEC_UNCORR_CW_CNTR_LOWER",
    "CL91_FEC_UNCORR_CW_CNTR_UPPER",
    "CL91_REQ",
    "CLAUSE22",
    "CLK_TRANS_MISS",
    "CLOCKCNT0",
    "CLOCKCNT0_OEN",
    "CLOCKCNT1",
    "CLOCKCNT1_OEN",
    "COMPLETE_ACK",
    "CONSISTENCY_MISMATCH",
    "CORCOUNTH_STREAM0",
    "CORCOUNTH_STREAM1",
    "CORCOUNTH_STREAM2",
    "CORCOUNTH_STREAM3",
    "CORCOUNTH_STREAM4",
    "CORCOUNTL_STREAM0",
    "CORCOUNTL_STREAM1",
    "CORCOUNTL_STREAM2",
    "CORCOUNTL_STREAM3",
    "CORCOUNTL_STREAM4",
    "CORE_DP_H_RSTB",
    "CORE_DP_H_RSTB_OEN",
    "CORE_MODE",
    "CORE_MODE_OEN",
    "CORRUPT_2ND_GROUP",
    "CORRUPT_6TH_GROUP",
    "CORRUPT_ECC_CL91_BUFFER_BLK0",
    "CORRUPT_ECC_CL91_BUFFER_BLK1",
    "CORRUPT_ECC_CL91_BUFFER_BLK2",
    "CORRUPT_ECC_CL91_FEC_RAM1_HI",
    "CORRUPT_ECC_CL91_FEC_RAM1_LO",
    "CORRUPT_ECC_CL91_FEC_RAM2_HI",
    "CORRUPT_ECC_CL91_FEC_RAM2_LO",
    "CORRUPT_ECC_DESKEW_MEM_0",
    "CORRUPT_ECC_DESKEW_MEM_1",
    "CORRUPT_ECC_DESKEW_MEM_2",
    "CORRUPT_ECC_FEC_MEM_0",
    "CORRUPT_ECC_FEC_MEM_1",
    "CORRUPT_ECC_FEC_MEM_2",
    "CORRUPT_ECC_FEC_MEM_3",
    "CORRUPT_ECC_SPEED_CFG",
    "CRCERRCNT",
    "CREDITENABLE",
    "CREDITENABLE_OEN",
    "CREDIT_EN",
    "CURRENT_RXSM_STATE",
    "D5_SERDES_DEBUG_BUS",
    "DA_TS_EN",
    "DBG_ENABLE_PER_STREAM",
    "DBG_ERRH_STREAM0",
    "DBG_ERRH_STREAM1",
    "DBG_ERRH_STREAM2",
    "DBG_ERRH_STREAM3",
    "DBG_ERRH_STREAM4",
    "DBG_ERRL_STREAM0",
    "DBG_ERRL_STREAM1",
    "DBG_ERRL_STREAM2",
    "DBG_ERRL_STREAM3",
    "DBG_ERRL_STREAM4",
    "DBG_ERR_MODE",
    "DEC_17B_BURST_GAP_COUNT",
    "DEC_18B_BURST_GAP_COUNT",
    "DEC_19B_BURST_GAP_COUNT",
    "DEC_FSM_MODE",
    "DEC_FSM_MODE_OEN",
    "DEC_GAP_COUNT_MODE",
    "DEC_MAX_PM",
    "DEC_PM_MODE",
    "DEC_TL_MODE",
    "DEC_TL_MODE_OEN",
    "DESCR_MODE",
    "DESCR_MODE_OEN",
    "DESKEW_HIS_STATE",
    "DESKEW_MEM_0_1BIT_INT_EN",
    "DESKEW_MEM_0_1BIT_INT_STATUS",
    "DESKEW_MEM_0_2BIT_INT_EN",
    "DESKEW_MEM_0_2BIT_INT_STATUS",
    "DESKEW_MEM_1_1BIT_INT_EN",
    "DESKEW_MEM_1_1BIT_INT_STATUS",
    "DESKEW_MEM_1_2BIT_INT_EN",
    "DESKEW_MEM_1_2BIT_INT_STATUS",
    "DESKEW_MEM_2_1BIT_INT_EN",
    "DESKEW_MEM_2_1BIT_INT_STATUS",
    "DESKEW_MEM_2_2BIT_INT_EN",
    "DESKEW_MEM_2_2BIT_INT_STATUS",
    "DESKEW_MODE",
    "DESKEW_MODE_OEN",
    "DESKEW_STATE",
    "DESKEW_STATUS",
    "DESKEW_STATUS_LH",
    "DESKEW_STATUS_LL",
    "DISABLE_CL49_BERMON",
    "DISABLE_ECC_CL91_BUFFER_BLK0",
    "DISABLE_ECC_CL91_BUFFER_BLK1",
    "DISABLE_ECC_CL91_BUFFER_BLK2",
    "DISABLE_ECC_CL91_FEC_RAM1_HI",
    "DISABLE_ECC_CL91_FEC_RAM1_LO",
    "DISABLE_ECC_CL91_FEC_RAM2_HI",
    "DISABLE_ECC_CL91_FEC_RAM2_LO",
    "DISABLE_ECC_DESKEW_MEM_0",
    "DISABLE_ECC_DESKEW_MEM_1",
    "DISABLE_ECC_DESKEW_MEM_2",
    "DISABLE_ECC_FEC_MEM_0",
    "DISABLE_ECC_FEC_MEM_1",
    "DISABLE_ECC_FEC_MEM_2",
    "DISABLE_ECC_FEC_MEM_3",
    "DISABLE_REMOTE_FAULT",
    "DIS_CL82_BERMON",
    "DIS_SCRAMBLER",
    "DME_LOCKED",
    "DME_MV_PAIR",
    "DME_PAGE",
    "DME_STATE",
    "DTE_XS",
    "ENABLE_TX_LANE",
    "ENERGY_DETECT",
    "ERRGEN_EN_PH0",
    "ERRGEN_EN_PH1",
    "ERRGEN_EN_PH2",
    "ERRGEN_EN_PH3",
    "ERRORED_BLOCKS_HO",
    "ERRORED_BLOCKS_HO_PRESENT",
    "ERROR_EN_OVR_PER_STREAM",
    "ERROR_EN_OVR_VAL_PER_STREAM",
    "ERROR_MASK_15_0",
    "ERROR_MASK_31_16",
    "ERROR_MASK_47_32",
    "ERROR_MASK_63_48",
    "ERROR_MASK_65_64",
    "ERROR_STATE",
    "ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_0",
    "ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_1",
    "ERR_EVENT_ADDRESS_CL91_BUFFER_BLK_2",
    "ERR_EVENT_ADDRESS_CL91_FEC_RAM1_HI",
    "ERR_EVENT_ADDRESS_CL91_FEC_RAM1_LO",
    "ERR_EVENT_ADDRESS_CL91_FEC_RAM2_HI",
    "ERR_EVENT_ADDRESS_CL91_FEC_RAM2_LO",
    "ERR_EVENT_ADDRESS_DESKEW_0",
    "ERR_EVENT_ADDRESS_DESKEW_1",
    "ERR_EVENT_ADDRESS_DESKEW_2",
    "ERR_EVENT_ADDRESS_FEC_0",
    "ERR_EVENT_ADDRESS_FEC_1",
    "ERR_EVENT_ADDRESS_FEC_2",
    "ERR_EVENT_ADDRESS_FEC_3",
    "ERR_EVENT_ADDRESS_SPEED_CFG",
    "FCLK_PERIOD",
    "FEC_ALIGN_STATUS_LH",
    "FEC_ALIGN_STATUS_LIVE",
    "FEC_ALIGN_STATUS_LL",
    "FEC_BYP_CORR_ABILITY",
    "FEC_BYP_CORR_EN",
    "FEC_BYP_IND_ABILITY",
    "FEC_BYP_IND_EN",
    "FEC_DBG_BYP_CORR",
    "FEC_ENABLE",
    "FEC_ERROR_CODE_ALL_PER_STREAM",
    "FEC_ERR_ENABLE_PER_STREAM",
    "FEC_MEM_0_1BIT_INT_EN",
    "FEC_MEM_0_1BIT_INT_STATUS",
    "FEC_MEM_0_2BIT_INT_EN",
    "FEC_MEM_0_2BIT_INT_STATUS",
    "FEC_MEM_1_1BIT_INT_EN",
    "FEC_MEM_1_1BIT_INT_STATUS",
    "FEC_MEM_1_2BIT_INT_EN",
    "FEC_MEM_1_2BIT_INT_STATUS",
    "FEC_MEM_2_1BIT_INT_EN",
    "FEC_MEM_2_1BIT_INT_STATUS",
    "FEC_MEM_2_2BIT_INT_EN",
    "FEC_MEM_2_2BIT_INT_STATUS",
    "FEC_MEM_3_1BIT_INT_EN",
    "FEC_MEM_3_1BIT_INT_STATUS",
    "FEC_MEM_3_2BIT_INT_EN",
    "FEC_MEM_3_2BIT_INT_STATUS",
    "FEC_REQ",
    "FEC_SYMBOL_ERROR_COUNTER_LOWER_0",
    "FEC_SYMBOL_ERROR_COUNTER_LOWER_1",
    "FEC_SYMBOL_ERROR_COUNTER_LOWER_2",
    "FEC_SYMBOL_ERROR_COUNTER_LOWER_3",
    "FEC_SYMBOL_ERROR_COUNTER_UPPER_0",
    "FEC_SYMBOL_ERROR_COUNTER_UPPER_1",
    "FEC_SYMBOL_ERROR_COUNTER_UPPER_2",
    "FEC_SYMBOL_ERROR_COUNTER_UPPER_3",
    "FIVE_BIT_XOR_EN",
    "FOM_DONE",
    "FOM_QUALITY",
    "FOM_START",
    "FRAC_NS",
    "GLASTEST_ADJ",
    "GLASTEST_DAT_15_0",
    "GLASTEST_DAT_31_16",
    "GLASTEST_DAT_47_32",
    "GLASTEST_DAT_51_48",
    "GLASTEST_EN",
    "GLASTEST_EXP_15_0",
    "GLASTEST_EXP_31_16",
    "GLASTEST_EXP_47_32",
    "GLASTEST_EXP_51_48",
    "GLASTEST_ID",
    "GLASTEST_ONESHOT",
    "GLAS_TPMA_CAPTURE_ADJ_0",
    "GLAS_TPMA_CAPTURE_ADJ_1",
    "GLAS_TPMA_CAPTURE_ADJ_2",
    "GLAS_TPMA_CAPTURE_ADJ_3",
    "GLAS_TPMA_CAPTURE_DATA_0",
    "GLAS_TPMA_CAPTURE_DATA_1",
    "GLAS_TPMA_CAPTURE_DATA_2",
    "GLAS_TPMA_CAPTURE_DATA_3",
    "GLAS_TPMA_CAPTURE_EN",
    "GLAS_TPMA_CAPTURE_MASK",
    "GOOD_PARITY_CNT",
    "HCD_CL91_EN",
    "HCD_DBG_CL74_BASE_EN",
    "HCD_DBG_CL74_UP_EN",
    "HG2_CODEC",
    "HG2_ENABLE",
    "HG2_MESSAGE_INVALID_CODE_ENABLE",
    "HISTORY_RXSM_STATE",
    "HI_BER",
    "HI_BER_LH",
    "HI_BER_LL",
    "HI_SER_LH",
    "HI_SER_LIVE",
    "HI_SER_LL",
    "HP_MODE",
    "IEEE_25G_5BIT_XOR",
    "IEEE_25G_AM0_FORMAT",
    "IEEE_25G_AM123_FORMAT",
    "IEEE_25G_AM_EN",
    "IEEE_25G_CWSCR_EN",
    "IEEE_COUNT_SEL",
    "IEEE_ERRORED_BLOCKS",
    "IEEE_WINDOW_SEL",
    "IGNORE_LINK_TIMER_PERIOD",
    "ILKN_SEL",
    "INT_PORT0",
    "INT_PORT0_MASK",
    "INT_PORT1",
    "INT_PORT1_MASK",
    "INT_PORT2",
    "INT_PORT2_MASK",
    "INT_PORT3",
    "INT_PORT3_MASK",
    "INVALID_PARITY_CNT",
    "INV_RX_ORDER",
    "INV_TX_ORDER",
    "LANE0_DEBUG_INFO",
    "LANE1_DEBUG_INFO",
    "LANE2_DEBUG_INFO",
    "LANE3_DEBUG_INFO",
    "LANE4_DEBUG_INFO",
    "LANE_0_AM_1_0",
    "LANE_0_AM_2",
    "LANE_1_AM_1_0",
    "LANE_1_AM_2",
    "LANE_MODE",
    "LANE_MODE_OEN",
    "LATCH_LINKDOWN_ENABLE",
    "LD_CONTROL_VALID",
    "LD_PAGE_0",
    "LD_PAGE_1",
    "LD_PAGE_2",
    "LD_PAGE_REQ",
    "LD_PAGE_REQ_EN",
    "LD_PAGE_REQ_INT",
    "LD_SEQ_RESTART",
    "LINKFAILTIMERQUAL_EN",
    "LINKFAILTIMER_DIS",
    "LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD",
    "LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD",
    "LINK_INTERRUPT",
    "LINK_INTERRUPT_LH",
    "LINK_STATUS",
    "LINK_STATUS_LH",
    "LINK_STATUS_LL",
    "LN_DP_H_RSTB",
    "LN_DP_H_RSTB_OEN",
    "LN_H_RSTB",
    "LN_RX_H_PWRDN",
    "LN_TX_H_PWRDN",
    "LOCAL_FAULT",
    "LOCAL_FAULT_LH",
    "LOCAL_PCS_LOOPBACK_ENABLE",
    "LOGICAL0_TO_PHY_SEL",
    "LOGICAL1_TO_PHY_SEL",
    "LOGICAL2_TO_PHY_SEL",
    "LOGICAL3_TO_PHY_SEL",
    "LOOPCNT0",
    "LOOPCNT0_OEN",
    "LOOPCNT1",
    "LOOPCNT1_OEN",
    "LPI_ENABLE",
    "LPI_RECEIVED",
    "LPI_RECEIVED_LH",
    "LP_BASE1",
    "LP_BASE2",
    "LP_BASE3",
    "LP_OUI_UP1",
    "LP_OUI_UP2",
    "LP_OUI_UP3",
    "LP_OUI_UP4",
    "LP_OUI_UP5",
    "LP_PAGE_0",
    "LP_PAGE_1",
    "LP_PAGE_2",
    "LP_PAGE_RDY",
    "LP_PAGE_RDY_EN",
    "LP_PAGE_RDY_INT",
    "LTXSM_STATE",
    "MAC_CREDITGENCNT",
    "MAC_CREDITGENCNT_OEN",
    "MASTER_PLL",
    "MASTER_PORT_NUM",
    "MISC1_RESERVED",
    "MODEL_NUMBER",
    "MSA_25G_5BIT_XOR",
    "MSA_25G_AM0_FORMAT",
    "MSA_25G_AM123_FORMAT",
    "MSA_25G_AM_EN",
    "MSA_25G_CWSCR_EN",
    "MSA_50G_AM0_FORMAT",
    "MSA_50G_AM123_FORMAT",
    "MSA_COUNT_SEL",
    "MSA_IEEE_DET_EN",
    "MSA_IEEE_DET_STATE",
    "MSA_IEEE_DET_TIMEPERIOD",
    "MSA_WINDOW_SEL",
    "MULTIPRTS_EN",
    "NEXT_PAGE",
    "NEXT_PAGE_WAIT",
    "NUM_ADVERTISED_LANES",
    "NUM_LANES",
    "NUM_LANES_OEN",
    "NUM_LANES_OVERRIDE_VALUE",
    "ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_0",
    "ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_1",
    "ONE_BIT_ERR_EVENT_CL91_BUFFER_BLK_2",
    "ONE_BIT_ERR_EVENT_CL91_FEC_RAM1_HI",
    "ONE_BIT_ERR_EVENT_CL91_FEC_RAM1_LO",
    "ONE_BIT_ERR_EVENT_CL91_FEC_RAM2_HI",
    "ONE_BIT_ERR_EVENT_CL91_FEC_RAM2_LO",
    "ONE_BIT_ERR_EVENT_DESKEW_0",
    "ONE_BIT_ERR_EVENT_DESKEW_1",
    "ONE_BIT_ERR_EVENT_DESKEW_2",
    "ONE_BIT_ERR_EVENT_FEC_0",
    "ONE_BIT_ERR_EVENT_FEC_1",
    "ONE_BIT_ERR_EVENT_FEC_2",
    "ONE_BIT_ERR_EVENT_FEC_3",
    "ONE_BIT_ERR_EVENT_SPEED_CFG",
    "OSR_MODE",
    "OSR_MODE_OEN",
    "OSTS_CRC_CALC_MODE",
    "OS_MODE",
    "OS_MODE_OEN",
    "OUI_LOWER_DATA",
    "OUI_UPPER_DATA",
    "PAGE_TOO_LONG",
    "PAGE_TOO_SHORT",
    "PCS_XS",
    "PD_2P5G_KX_EN",
    "PD_CL37_COMPLETED",
    "PD_COMPLETED",
    "PD_DME_LOCK_TIMER_PERIOD",
    "PD_IN_PROGRESS",
    "PD_KX_EN",
    "PD_SD_TIMER_PERIOD",
    "PD_SPEED_STATUS_0",
    "PD_SPEED_STATUS_1",
    "PHY_XS",
    "PIPELINE_RESET_COUNT",
    "PLL0_LOCK_OVRD",
    "PLL0_LOCK_STS",
    "PLL0_VCOCLK4PCS_VLD_OVRD",
    "PLL1_LOCK_OVRD",
    "PLL1_LOCK_STS",
    "PLL1_VCOCLK4PCS_VLD_OVRD",
    "PLL2_LOCK_OVRD",
    "PLL2_LOCK_STS",
    "PLL3_LOCK_OVRD",
    "PLL3_LOCK_STS",
    "PLL_LOCK_TIMED_OUT",
    "PLL_LOCK_TIMER_PERIOD",
    "PLL_RESET_EN",
    "PMA_PMD",
    "PMD_LOCK_TIMED_OUT",
    "PMD_LOCK_TIMER_PERIOD",
    "PMD_TX_LATENCY_FRAC_NS",
    "PMD_TX_LATENCY_INT_NS",
    "PORT_MODE_SEL",
    "POR_H_RSTB",
    "PRTAD_BCST",
    "PRTP_DATA_PATTERN_SEL",
    "PRTP_ERR_COUNT",
    "PRTP_LOCK",
    "PSLL0_TO_VL_MAPPING",
    "PSLL1_TO_VL_MAPPING",
    "PSLL2_TO_VL_MAPPING",
    "PSLL3_TO_VL_MAPPING",
    "PSLL4_TO_VL_MAPPING",
    "PULSE_TOO_LONG",
    "PULSE_TOO_MODERATE",
    "PULSE_TOO_SHORT",
    "RATESEL",
    "REDUCED_PREAMBLE_EN",
    "REFCLK_SEL",
    "REF_CLK_DIV_2",
    "REF_CLK_HYST_EN",
    "REGID1",
    "REGID2",
    "REMOTE_FAULT",
    "REMOTE_FAULT_LH",
    "REMOTE_FAULT_SET",
    "REMOTE_PCS_LOOPBACK_ENABLE",
    "RESOLUTION_ERROR",
    "RESOLVED_25_MODE",
    "RESOLVED_PORT_MODE",
    "RESTART_LOCK_LH",
    "RESTART_LOCK_LIVE",
    "RESTART_LOCK_LL",
    "REV_LETTER",
    "REV_NUMBER",
    "RF_MEM_TM",
    "RSTB_LANE",
    "RSTB_TX_LANE",
    "RS_FEC_REQ_EN",
    "RS_FEC_REQ_SEL",
    "RXFIFO_EMPTY",
    "RXFIFO_FULL",
    "RXFIFO_OVERRUN",
    "RXFIFO_UNDERRUN",
    "RXTX_1588_TS_EN",
    "RX_BP",
    "RX_CL36_SOP_ADJ_10UI",
    "RX_CLK_VLD_LH",
    "RX_CLK_VLD_LIVE",
    "RX_CLK_VLD_LL",
    "RX_CLK_VLD_OVRD",
    "RX_CLK_VLD_STS",
    "RX_INVALID_SEQ",
    "RX_INVERT",
    "RX_LOCK_LH",
    "RX_LOCK_LIVE",
    "RX_LOCK_LL",
    "RX_LOCK_OVRD",
    "RX_LOCK_STS",
    "RX_LOSVREF",
    "RX_MODE",
    "RX_MP_MISMATCH",
    "RX_MP_NULL",
    "RX_MP_OUI",
    "RX_NP",
    "RX_NP_TOGGLE_ERR",
    "RX_PHYREADY",
    "RX_PRTP_EN",
    "RX_SYNCDET",
    "RX_TS_RECOVERY_FREQ",
    "RX_UNEXPECTED_PAGE",
    "RX_UP_OUI_MATCH",
    "RX_UP_OUI_MISMATCH",
    "R_AM_LOCK_FSM_MODE",
    "R_CL91_CW_SCRAMBLE",
    "R_CL91_CW_SCRAMBLE_OEN",
    "R_CL91_FEC_MODE",
    "R_FEC_ENABLE",
    "R_FIVE_BIT_XOR_EN",
    "R_FIVE_BIT_XOR_EN_OEN",
    "R_HG2_ENABLE",
    "R_HG2_ENABLE_OEN",
    "R_MERGE_MODE",
    "R_MERGE_MODE_OEN",
    "R_TC_IN_MODE",
    "R_TC_IN_MODE_OEN",
    "R_TC_MODE",
    "R_TC_MODE_OEN",
    "R_TC_OUT_MODE",
    "R_TC_OUT_MODE_OEN",
    "R_TEST_MODE_CFG",
    "R_TYPE_CODED",
    "SCR_MODE",
    "SCR_MODE_OEN",
    "SC_BYPASS",
    "SC_FSM_STATUS",
    "SC_IGNORE_TX_DATA_VLD",
    "SEEDA0",
    "SEEDA1",
    "SEEDA2",
    "SEEDA3",
    "SEEDB0",
    "SEEDB1",
    "SEEDB2",
    "SEEDB3",
    "SEND_ACK",
    "SERDES_CONFIG_ID_00",
    "SERDES_CONFIG_ID_01",
    "SERDES_CONFIG_ID_02",
    "SERDES_CONFIG_ID_03",
    "SERDES_CONFIG_ID_04",
    "SERDES_CONFIG_ID_05",
    "SERDES_CONFIG_ID_06",
    "SERDES_CONFIG_ID_07",
    "SERDES_CONFIG_ID_08",
    "SERDES_CONFIG_ID_09",
    "SERDES_CONFIG_ID_10",
    "SERDES_CONFIG_ID_11",
    "SERDES_CONFIG_ID_12",
    "SERDES_CONFIG_ID_13",
    "SERDES_CONFIG_ID_14",
    "SERDES_CONFIG_ID_15",
    "SERDES_CONFIG_ID_16",
    "SERDES_CONFIG_ID_17",
    "SERDES_CONFIG_ID_18",
    "SERDES_CONFIG_ID_19",
    "SERDES_CONFIG_ID_20",
    "SERDES_CONFIG_ID_21",
    "SERDES_CONFIG_ID_22",
    "SERDES_CONFIG_ID_23",
    "SERDES_CONFIG_ID_24",
    "SERDES_CONFIG_ID_25",
    "SERDES_CONFIG_ID_26",
    "SERDES_CONFIG_ID_27",
    "SERDES_CONFIG_ID_28",
    "SERDES_CONFIG_ID_29",
    "SERDES_CONFIG_ID_30",
    "SERDES_CONFIG_ID_31",
    "SERDES_CONFIG_O_OR_C_00",
    "SERDES_CONFIG_O_OR_C_01",
    "SERDES_CONFIG_O_OR_C_02",
    "SERDES_CONFIG_O_OR_C_03",
    "SERDES_CONFIG_O_OR_C_04",
    "SERDES_CONFIG_O_OR_C_05",
    "SERDES_CONFIG_O_OR_C_06",
    "SERDES_CONFIG_O_OR_C_07",
    "SERDES_CONFIG_O_OR_C_08",
    "SERDES_CONFIG_O_OR_C_09",
    "SERDES_CONFIG_O_OR_C_10",
    "SERDES_CONFIG_O_OR_C_11",
    "SERDES_CONFIG_O_OR_C_12",
    "SERDES_CONFIG_O_OR_C_13",
    "SERDES_CONFIG_O_OR_C_14",
    "SERDES_CONFIG_O_OR_C_15",
    "SERDES_CONFIG_O_OR_C_16",
    "SERDES_CONFIG_O_OR_C_17",
    "SERDES_CONFIG_O_OR_C_18",
    "SERDES_CONFIG_O_OR_C_19",
    "SERDES_CONFIG_O_OR_C_20",
    "SERDES_CONFIG_O_OR_C_21",
    "SERDES_CONFIG_O_OR_C_22",
    "SERDES_CONFIG_O_OR_C_23",
    "SERDES_CONFIG_O_OR_C_24",
    "SERDES_CONFIG_O_OR_C_25",
    "SERDES_CONFIG_O_OR_C_26",
    "SERDES_CONFIG_O_OR_C_27",
    "SERDES_CONFIG_O_OR_C_28",
    "SERDES_CONFIG_O_OR_C_29",
    "SERDES_CONFIG_O_OR_C_30",
    "SERDES_CONFIG_O_OR_C_31",
    "SET_BER_WINDOW_512",
    "SET_SYMB_ERR_WINDOW_128",
    "SFD_TS_EN",
    "SIGNAL_DETECT_LH",
    "SIGNAL_DETECT_LIVE",
    "SIGNAL_DETECT_LL",
    "SIGNAL_DETECT_OVRD",
    "SIGNAL_DETECT_STS",
    "SINGLE_PORT_MODE",
    "SOFT_RST_RX",
    "SOFT_RST_TX",
    "SPARE",
    "SPARE0",
    "SPARE1",
    "SPEED",
    "SPEED_CFG",
    "SPEED_CFG_1BIT_INT_EN",
    "SPEED_CFG_1BIT_INT_STATUS",
    "SPEED_CFG_2BIT_INT_EN",
    "SPEED_CFG_2BIT_INT_STATUS",
    "SPEED_CFG_DISABLE_ECC",
    "SPEED_CFG_MEM_TM",
    "SPEED_FORCE",
    "SPEED_ID_00",
    "SPEED_ID_01",
    "SPEED_ID_02",
    "SPEED_ID_03",
    "SPEED_ID_04",
    "SPEED_ID_05",
    "SPEED_ID_06",
    "SPEED_ID_07",
    "SPEED_ID_08",
    "SPEED_ID_09",
    "SPEED_ID_10",
    "SPEED_ID_11",
    "SPEED_ID_12",
    "SPEED_ID_13",
    "SPEED_ID_14",
    "SPEED_ID_15",
    "SPEED_ID_16",
    "SPEED_ID_17",
    "SPEED_ID_18",
    "SPEED_ID_19",
    "SPEED_ID_20",
    "SPEED_ID_21",
    "SPEED_ID_22",
    "SPEED_ID_23",
    "SPEED_ID_24",
    "SPEED_ID_25",
    "SPEED_ID_26",
    "SPEED_ID_27",
    "SPEED_ID_28",
    "SPEED_ID_29",
    "SPEED_ID_30",
    "SPEED_ID_31",
    "SRF_MEM_TM",
    "STAND_ALONE_MODE",
    "STATUS0_ALT",
    "STATUS1_ALT",
    "SW_AN_BP_0",
    "SW_AN_BP_1",
    "SW_AN_BP_2",
    "SW_SPEED_CHANGE",
    "SW_SPEED_CHANGE_DONE",
    "SW_SPEED_CONFIG_VLD",
    "SYMBOL_ERROR_TMR_PERIOD",
    "SYMBOL_ERR_CNT_THRESHOLD",
    "SYNCE_FRACTIONAL_DIVSOR_CFG",
    "SYNCE_MODE_PHY_LANE0",
    "SYNCE_MODE_PHY_LANE1",
    "SYNCE_MODE_PHY_LANE2",
    "SYNCE_MODE_PHY_LANE3",
    "SYNCE_STAGE0_MODE_PHY_LANE0",
    "SYNCE_STAGE0_MODE_PHY_LANE1",
    "SYNCE_STAGE0_MODE_PHY_LANE2",
    "SYNCE_STAGE0_MODE_PHY_LANE3",
    "TAB_DP_FRAC_NS",
    "TAB_DP_INT_NS",
    "TAB_DS_FRAC_NS_0",
    "TAB_DS_FRAC_NS_1",
    "TAB_DS_FRAC_NS_2",
    "TAB_DS_FRAC_NS_3",
    "TAB_DS_FRAC_NS_4",
    "TAB_DS_INT_NS_0",
    "TAB_DS_INT_NS_1",
    "TAB_DS_INT_NS_2",
    "TAB_DS_INT_NS_3",
    "TAB_DS_INT_NS_4",
    "TC",
    "TECH_PROC",
    "TICK_DENOMINATOR",
    "TICK_NUMERATOR_LOWER",
    "TICK_NUMERATOR_UPPER",
    "TICK_OVERRIDE",
    "TIMEOUT_COUNT",
    "TIMEOUT_ERROR",
    "TLA_LN_SEQUENCER_FSM_STATUS1",
    "TLA_SEQ_FSM_STATUS",
    "TRAINING_MODE",
    "TRAINING_MODE_LN",
    "TRANSMIT_DISABLE",
    "TSC_CLK_CTRL",
    "TSC_CREDIT_SEL",
    "TS_DBG_VAL_WORD0",
    "TS_DBG_VAL_WORD1",
    "TS_DBG_VAL_WORD2",
    "TS_ENTRY_VALID",
    "TS_INT_EN",
    "TS_SEQUENCE_ID",
    "TS_SUB_NANO_FIELD",
    "TS_VALUE_HI",
    "TS_VALUE_LO",
    "TS_VALUE_MID",
    "TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_0",
    "TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_1",
    "TWO_BIT_ERR_EVENT_CL91_BUFFER_BLK_2",
    "TWO_BIT_ERR_EVENT_CL91_FEC_RAM1_HI",
    "TWO_BIT_ERR_EVENT_CL91_FEC_RAM1_LO",
    "TWO_BIT_ERR_EVENT_CL91_FEC_RAM2_HI",
    "TWO_BIT_ERR_EVENT_CL91_FEC_RAM2_LO",
    "TWO_BIT_ERR_EVENT_DESKEW_0",
    "TWO_BIT_ERR_EVENT_DESKEW_1",
    "TWO_BIT_ERR_EVENT_DESKEW_2",
    "TWO_BIT_ERR_EVENT_FEC_0",
    "TWO_BIT_ERR_EVENT_FEC_1",
    "TWO_BIT_ERR_EVENT_FEC_2",
    "TWO_BIT_ERR_EVENT_FEC_3",
    "TWO_BIT_ERR_EVENT_SPEED_CFG",
    "TWO_STEP_TS_FIFO_OVERFLOW_LH",
    "TXFIFO_EMPTY",
    "TXFIFO_FULL",
    "TXFIFO_OVERRUN",
    "TXFIFO_UNDERRUN",
    "TXSM_STATE",
    "TX_1588_TS_DBG_EN",
    "TX_50OHM_IDLE",
    "TX_AMP",
    "TX_CLK_VLD_OVRD",
    "TX_CLK_VLD_STS",
    "TX_DA_TIMESTAMP_EN",
    "TX_DISABLE",
    "TX_DISABLE_OEN",
    "TX_IDLE",
    "TX_INVERT",
    "TX_LINK_INTERRUPT",
    "TX_LOCAL_FAULT",
    "TX_LPI_RECEIVED",
    "TX_MODE",
    "TX_NONCE",
    "TX_PHYREADY",
    "TX_PRTP_EN",
    "TX_REFCLK_SELECT",
    "TX_REMOTE_FAULT",
    "TX_RESET_COUNT",
    "TX_SFD_TIMESTAMP_EN",
    "TX_SSC_ENA",
    "TX_TEST_MODE_CFG",
    "T_CL91_CW_SCRAMBLE",
    "T_CL91_CW_SCRAMBLE_OEN",
    "T_CL91_FEC_MODE",
    "T_ENC_MODE",
    "T_ENC_MODE_OEN",
    "T_FEC_ENABLE",
    "T_FIFO_MODE",
    "T_FIFO_MODE_OEN",
    "T_FIVE_BIT_XOR_EN",
    "T_FIVE_BIT_XOR_EN_OEN",
    "T_HG2_ENABLE",
    "T_HG2_ENABLE_OEN",
    "T_PMA_40B_MODE",
    "T_PMA_40B_MODE_OEN",
    "T_PMA_BITMUX_DELAY",
    "T_PMA_BITMUX_DELAY_OEN",
    "T_PMA_BTMX_MODE",
    "T_PMA_BTMX_MODE_OEN",
    "T_PMA_CL91_MUX_SEL",
    "T_PMA_CL91_MUX_SEL_OEN",
    "T_PMA_WATERMARK",
    "T_PMA_WATERMARK_OEN",
    "T_TC_OUT_OVERFLOW",
    "T_TC_OUT_UNDERFLOW",
    "T_TYPE_CODED",
    "UI_FRAC_M17_TO_M25",
    "UI_FRAC_M1_TO_M16",
    "UNCORCOUNTH_STREAM0",
    "UNCORCOUNTH_STREAM1",
    "UNCORCOUNTH_STREAM2",
    "UNCORCOUNTH_STREAM3",
    "UNCORCOUNTH_STREAM4",
    "UNCORCOUNTL_STREAM0",
    "UNCORCOUNTL_STREAM1",
    "UNCORCOUNTL_STREAM2",
    "UNCORCOUNTL_STREAM3",
    "UNCORCOUNTL_STREAM4",
    "USE_100G_AM0",
    "USE_100G_AM123",
    "U_TS_OFFSET",
    "WAIT_FOR_ACK_EN",
    "WIS",
    "WM",
    "WORDMODE",
};

#endif
#endif
#endif
#endif /* PHYMOD_CONFIG_INCLUDE_FIELD_INFO */



/*******************************************************************************
 *
 * The following is the symbol table itself. 
 * It defines the entries for all registers and memories.
 * It also incorporates the field information for each register and memory if
 * applicable.
 *
 ******************************************************************************/
static const phymod_symbol_t bcmi_tscd_xgxs_syms[] = {
#ifndef PHYMOD_CONFIG_EXCLUDE_CHIP_SYMBOLS_BCMI_TSCD_XGXS
{
	BCMI_TSCD_XGXS_PHYID2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PHYID2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PHYID2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL22_B0_PHYID2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x600d, /* 24589 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PHYID3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PHYID3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PHYID3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL22_B0_PHYID3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8770, /* 34672 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_SETUPr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_SETUPr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_SETUPr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x180, /* 384 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_SYNCE_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_SYNCE_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_SYNCE_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_SYNCE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xaa, /* 170 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_SYNCE_CTL_STAGE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_SYNCE_CTL_STAGE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_SYNCE_CTL_STAGE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_SYNCE_CONTROL_STAGE0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_SPD_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_SPD_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_SPD_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_SPEED_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_DEVINPKG5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_DEVINPKG5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_DEVINPKG5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_DEVICEINPKG5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x83, /* 131 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_TS_TMR_OFFSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_TS_TMR_OFFSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_TS_TMR_OFFSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_TS_TIMER_OFFSET",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_TICK_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_TICK_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_TICK_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_TICK_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_TICK_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_TICK_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_TICK_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_TICK_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_LPBK_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_LPBK_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_LPBK_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_LOOPBACK_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_MDIO_BCSTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_MDIO_BCSTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_MDIO_BCSTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_MDIO_BROADCAST",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xf800, /* 63488 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0ACC_TMOUTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0ACC_TMOUTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0ACC_TMOUTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_REGACCESS_TIMEOUT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x50, /* 80 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0ACC_TMOUT_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0ACC_TMOUT_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0ACC_TMOUT_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_REGACCESS_TIMEOUT_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_TS_1588_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_TS_1588_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_TS_1588_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_TS_1588_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_MAIN0_SERDESIDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_MAIN0_SERDESIDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_SERDESIDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3ae, /* 942 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X1_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X1_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X1_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X1_MODEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X1_MODEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_MODEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X1_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X1_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X1_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X1_OVRRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X1_OVRRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_OVRRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X1_OVERRIDE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X1_FCLK_PERIODr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X1_FCLK_PERIODr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_FCLK_PERIODr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x634c, /* 25420 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PKTGENCTRL1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PRTPCTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PRTPCTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PRTPCTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PRTPCONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_CRCERRCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_CRCERRCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_CRCERRCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_CRCERRORCOUNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDA0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDA0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDA1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDA1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDA2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDA2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDA3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDA3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDA3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDB0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDB0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDB1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDB1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDB2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDB2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_PCS_SEEDB3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDB3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDB3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERRMASK4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERRORMASK4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERRMASK3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERRORMASK3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERRMASK2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERRORMASK2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERRMASK1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERRORMASK1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_ERRMASK0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERRMASK0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERRORMASK0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_ERR_INJ_EN0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_ERR_INJ_EN0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERR_INJ_EN0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERR_INJ_EN0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_ERR_INJ_EN1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_ERR_INJ_EN1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERR_INJ_EN1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERR_INJ_EN1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7c, /* 124 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_EXP0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_EXP_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_EXP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_EXP_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_EXP2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_EXP2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_EXP_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_ACTDATA0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_ACTDATA_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_ACTDATA1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_ACTDATA_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTDATA2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_ACTDATA2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_ACTDATA_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTADJr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PKTGEN_GLASTEST_ACTADJr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_ACTADJr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_ACTADJ",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_00r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_00r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_00r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_00",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_01r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_01r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_01r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_01",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_02r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_02r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_02r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_02",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_03r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_03r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_03r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_03",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_04r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_04r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_04r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_04",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_05r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_05r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_05r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_05",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_06r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_06r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_06r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_06",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_07r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_07r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_07r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_07",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_08r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_08r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_08r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_08",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_09r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_09r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_09r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_09",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP0_SERDES_CFG_MAP_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_24r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_24r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_24r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_24",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_25r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_25r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_25r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_25",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_26r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_26r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_26r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_26",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_27r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_27r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_27r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_27",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_28r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_28r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_28r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_28",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_29r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_29r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_29r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_29",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_30r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_30r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_30r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_30",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_31r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_MAP_31r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_MAP_31r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFGMAP1_SERDES_CFG_MAP_31",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_AM_TMRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_AM_TMRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_AM_TMRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL82_SHARED_CL82_AM_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4000, /* 16384 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_LN_0_AM_BYTE10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_LN_0_AM_BYTE10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_LN_0_AM_BYTE10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL82_AM_REGS_LANE_0_AM_BYTE10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7690, /* 30352 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_LN_1_AM_BYTE10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_LN_1_AM_BYTE10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_LN_1_AM_BYTE10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL82_AM_REGS_LANE_1_AM_BYTE10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc4f0, /* 50416 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_LANES_1_0_AM_BYTE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_LANES_1_0_AM_BYTE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_LANES_1_0_AM_BYTE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL82_AM_REGS_LANES_1_0_AM_BYTE2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe647, /* 58951 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_TX_LN_SWPr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_TX_LN_SWPr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_TX_LN_SWPr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_TX_LANE_SWAP",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe4, /* 228 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD2_VALUEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD2_VALUEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_TS_DBG_WORD2_VALUEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_TS_DEBUG_WORD2_VALUE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD1_VALUEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD1_VALUEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_TS_DBG_WORD1_VALUEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_TS_DEBUG_WORD1_VALUE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD0_VALUEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_TS_DBG_WORD0_VALUEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_TS_DBG_WORD0_VALUEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_TS_DEBUG_WORD0_VALUE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_DATA0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_DATA_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_DATA1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_DATA_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_DATA2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_DATA_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_DATA3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_DATA3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_DATA_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_ADJ_0_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_ADJ_0_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_ADJ_0_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_ADJ_0_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_ADJ_2_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X1_GLAS_TPMA_ADJ_2_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_ADJ_2_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_ADJ_2_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_DEC_CTL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_DEC_CTL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_DEC_CTL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_CONTROL0_DECODE_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6140, /* 24896 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_DESKEW_WINS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_DESKEW_WINS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_DESKEW_WINS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_CONTROL0_DESKEW_WINDOWS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4a6, /* 1190 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_CL91_CFGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_CL91_CFGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_CL91_CFGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_CONTROL0_CL91_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_DESKEW_WINS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_DESKEW_WINS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_DESKEW_WINS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_CONTROL0_DESKEW_WINDOWS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x54, /* 84 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_RX_LN_SWPr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_RX_LN_SWPr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_RX_LN_SWPr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_CONTROL0_RX_LANE_SWAP",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe4, /* 228 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_SRF_MEM_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_SRF_MEM_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_SRF_MEM_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_CONTROL0_SRF_MEM_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_RF_MEM_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_RF_MEM_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_RF_MEM_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_CONTROL0_RF_MEM_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_STS_FEC_MEM0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_STATUS_FEC_MEM_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_STS_FEC_MEM1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_STATUS_FEC_MEM_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_STS_FEC_MEM2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_STATUS_FEC_MEM_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_STS_FEC_MEM3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_STS_FEC_MEM3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_STATUS_FEC_MEM_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_INTR_STS_1BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_INTR_STS_1BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_INTR_STS_1BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_INTERRUPT_STATUS_1BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_INTR_STS_2BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_INTR_STS_2BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_INTR_STS_2BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_INTERRUPT_STATUS_2BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_INTR_EN_1BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_INTR_EN_1BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_INTR_EN_1BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_INTERRUPT_EN_1BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff, /* 255 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_INTR_EN_2BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_INTR_EN_2BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_INTR_EN_2BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_INTERRUPT_EN_2BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff, /* 255 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_DIS_ECC_MEMr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_DIS_ECC_MEMr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_DIS_ECC_MEMr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_DISABLE_ECC_MEM",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_ECC_CORRUPT0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_ECC_CORRUPT0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_CORRUPT0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_CORRUPT_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_OUI_UPRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_OUI_UPRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_OUI_UPRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_OUI_UPPER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_OUI_LWRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_OUI_LWRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_OUI_LWRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_OUI_LOWER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_BAM_SPD_PRI0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_BAM_SPEED_PRI_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_BAM_SPD_PRI1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_BAM_SPEED_PRI_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_BAM_SPD_PRI2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_BAM_SPEED_PRI_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_BAM_SPD_PRI3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_BAM_SPEED_PRI_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_BAM_SPD_PRI4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_BAM_SPD_PRI4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_BAM_SPEED_PRI_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_IEEE_SPD_PRI1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_IEEE_SPD_PRI1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_IEEE_SPD_PRI1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_IEEE_SPEED_PRI_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_CL73_BRK_LNKr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_CL73_BRK_LNKr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_CL73_BRK_LNKr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_CL73_BREAK_LINK",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_CL73_ERRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_CL73_ERRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_CL73_ERRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_CL73_ERROR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_CL73_DME_LOCKr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_CL73_DME_LOCKr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_CL73_DME_LOCKr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_CL73_DME_LOCK",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_PD_SD_TMRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_PD_SD_TMRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_PD_SD_TMRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_PD_SD_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_IGNORE_LNK_TMRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_IGNORE_LNK_TMRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_IGNORE_LNK_TMRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_IGNORE_LINK_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_CL72r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_CL72r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_LNK_FAIL_INHBT_TMR_CL72r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_DME_PAGE_TMR_TYPEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_DME_PAGE_TMR_TYPEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_DME_PAGE_TMR_TYPEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_DME_PAGE_TIMER_TYPE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3b5f, /* 15199 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_PLL_LOCK_TMRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_PLL_LOCK_TMRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_PLL_LOCK_TMRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_PLL_LOCK_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_PMD_LOCK_TMRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_PMD_LOCK_TMRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_PMD_LOCK_TMRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_PMD_LOCK_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_PIPE_RST_CNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_PIPE_RST_CNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_PIPE_RST_CNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_PIPELINE_RESET_COUNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff, /* 255 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_TX_RST_CNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_TX_RST_CNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_TX_RST_CNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_TX_RESET_COUNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_ECC_ERR_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_ECC_ERR_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_1BIT_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_1BIT_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_ECC_ERR_INT_1BIT_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_ECC_ERR_INT_1BIT_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_2BIT_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_2BIT_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_ECC_ERR_INT_2BIT_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_ECC_ERR_INT_2BIT_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_EN_1BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_EN_1BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_ECC_ERR_INT_EN_1BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_ECC_ERR_INT_EN_1BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_EN_2BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_ECC_ERR_INT_EN_2BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_ECC_ERR_INT_EN_2BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_ECC_ERR_INT_EN_2BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_ECC_DISr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_ECC_DISr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_ECC_DISr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_ECC_DISABLE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_ECC_CORRUPTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_ECC_CORRUPTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_ECC_CORRUPTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_ECC_CORRUPT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR0_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR0_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE0_OVERRIDE_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR1_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR1_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE1_OVERRIDE_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR2_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR2_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE2_OVERRIDE_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X1_SPD_OVRR3_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_SPD_OVRR3_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_SPEED_OVERRIDE3_OVERRIDE_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM1_LOr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM1_LOr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_STS_CL91_FEC_RAM1_LOr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_LO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM1_HIr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM1_HIr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_STS_CL91_FEC_RAM1_HIr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_STATUS0_STATUS_CL91_FEC_RAM1_HI",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM2_LOr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM2_LOr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_STS_CL91_FEC_RAM2_LOr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_LO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM2_HIr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X1_STS_CL91_FEC_RAM2_HIr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_STS_CL91_FEC_RAM2_HIr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_STATUS0_STATUS_CL91_FEC_RAM2_HI",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_GLB_INTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_GLB_INTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_GLB_INTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_SW_MGMT_GLB_INT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X1_GLB_MASKr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X1_GLB_MASKr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_GLB_MASKr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_SW_MGMT_GLB_MASK",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_0_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_0_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_0_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_0_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_1_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_1_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_1_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_1_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_2_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_2_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_2_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_2_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_3_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_3_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_3_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_3_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_4_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_4_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_4_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_4_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_5_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_5_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_5_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_5_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_6_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_6_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_6_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_6_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_7_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_7_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_7_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_7_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_8_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_8_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_8_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_8_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_9r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_9r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_9r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_10r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_10r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_10r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_11r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_11r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_11r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_12r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_12r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_12r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_13r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_13r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_13r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_14r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_14r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_14r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_15r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_15r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_15r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_16r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_16r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_16r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_17r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_17r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_17r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_18r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_18r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_18r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_19r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_19r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_19r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_19",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_20r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_20r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_20r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_20",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_21r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_21r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_21r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_21",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_22r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_22r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_22r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_22",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SERDES_CFG_9_23r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SERDES_CFG_9_23r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SERDES_CFG_9_23r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SERDESCFG_SERDES_CFG_9_23",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X2_CL82_0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X2_CL82_0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X2_CL82_0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X2_CONTROL0_CL82_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x70, /* 112 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X2_CL82_TX_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X2_CL82_TX_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X2_CL82_TX_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X2_STATUS0_CL82_TX_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X2_CL82_TX_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X2_CL82_TX_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X2_CL82_TX_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X2_STATUS0_CL82_TX_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X2_MISC0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X2_MISC0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_MISC0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_CONTROL0_MISC_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X2_MISC1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X2_MISC1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_MISC1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_CONTROL0_MISC_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x203, /* 515 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X2_CL82_SCRIDLE_TEST_ERRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X2_CL82_SCRIDLE_TEST_ERRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_CL82_SCRIDLE_TEST_ERRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_STATUS0_CL82_SCRIDLE_TEST_ERR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_RX_LIVE_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_RX_LIVE_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_RX_LIVE_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL82_RX_LIVE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2000, /* 8192 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_RX_LATCH_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_RX_LATCH_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_RX_LATCH_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL82_RX_LATCHED_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_BER_LOr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_BER_LOr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_BER_LOr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_BER_HOr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_BER_HOr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_BER_HOr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_CL82_ERRED_BLKS_HOr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_CL82_ERRED_BLKS_HOr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CL82_ERRED_BLKS_HOr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL82_ERRORED_BLOCKS_HO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000, /* 32768 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_MODEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_MODEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_MODEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_LATCH_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_LATCH_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_LATCH_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_LATCH_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_OVRRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_OVRRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_OVRRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_OVERRIDE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_EEE_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_EEE_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_EEE_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_EEE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_EEE_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_EEE_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_EEE_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_EEE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_UI_VALUE_HIr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_UI_VALUE_HIr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_UI_VALUE_HIr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_UI_VALUE_LOr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_UI_VALUE_LOr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_UI_VALUE_LOr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_PMD_TX_FIXED_LATENCYr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_PMD_TX_FIXED_LATENCYr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_PMD_TX_FIXED_LATENCYr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_PMD_RX_FIXED_LATENCY_INTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_PMD_RX_FIXED_LATENCY_INTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_PMD_RX_FIXED_LATENCY_INTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_PMD_X4_PMD_RX_FIXED_LATENCY_FRACr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_PMD_X4_PMD_RX_FIXED_LATENCY_FRACr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_PMD_RX_FIXED_LATENCY_FRACr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_ERRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_ERRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_ERRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_ERROR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_MSA_25G_50G_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_MSA_25G_50G_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_MSA_25G_50G_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_MSA_25G_50G_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x30c, /* 780 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_DBGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_DBGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_DBGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_DEBUG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000, /* 32768 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_SC_X4_OVRRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_SC_X4_OVRRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_SC_X4_OVRRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_SC_X4_OVERRIDE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_IEEE_25G_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_IEEE_25G_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_IEEE_25G_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_IEEE_25G_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x66, /* 102 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_BYPASSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_BYPASSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_BYPASSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_BYPASS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_SPARE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_SPARE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_SPARE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_SPARE0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_SPARE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_SPARE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_SPARE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_CONTROL_SPARE1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN0_TYPEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN0_TYPEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FLD_OVRR_EN0_TYPEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN1_TYPEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN1_TYPEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FLD_OVRR_EN1_TYPEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN2_TYPEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_FLD_OVRR_EN2_TYPEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FLD_OVRR_EN2_TYPEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE2_TYPE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD_SPDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD_SPDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD_SPDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_FEC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_FEC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_FEC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_FEC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD6r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD6r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD6r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD7r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD7r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD7r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_SC_X4_RSLVD8r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_SC_X4_RSLVD8r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X4_RSLVD8r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X4_FINAL_CONFIG_STATUS_RESOLVED_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_CRED0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_CRED0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_CRED0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT0_CREDIT0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_CRED1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_CRED1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_CRED1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT0_CREDIT1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_LOOPCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_LOOPCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_LOOPCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT0_LOOPCNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_MAC_CREDGENCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_MAC_CREDGENCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_MAC_CREDGENCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CREDIT0_MAC_CREDITGENCNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_ENC0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_ENC0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_ENC0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CONTROL0_ENCODE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1800, /* 6144 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_MISCr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_MISCr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_MISCr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CONTROL0_MISC",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c0, /* 448 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_CL36_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_CL36_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_CL36_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CONTROL0_CL36TX_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_TX_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_TX_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_TX_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CONTROL0_TX_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xb8, /* 184 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_TX_TS_POINT_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_TX_TS_POINT_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_TX_TS_POINT_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_CONTROL0_TX_TS_POINT_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000, /* 32768 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_ENC_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_ENC_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_ENC_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_ENCODE_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_ENC_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_ENC_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_ENC_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_ENCODE_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_PCS_STS_LIVEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_PCS_STS_LIVEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_PCS_STS_LIVEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_PCS_STATUS_LIVE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_PCS_STS_LATCHr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_PCS_STS_LATCHr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_PCS_STS_LATCHr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_PCS_STATUS_LATCHED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_PMA_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_PMA_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_PMA_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_PMA_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_TX_1588_TIMESTAMP_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_TX_1588_TIMESTAMP_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_HIr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_HIr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_TX_1588_TIMESTAMP_HIr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_TX_1588_TIMESTAMP_HI",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_MIDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_MIDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_TX_1588_TIMESTAMP_MIDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_TX_1588_TIMESTAMP_MID",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_LOr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_TX_1588_TIMESTAMP_LOr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_TX_1588_TIMESTAMP_LOr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_TX_1588_TIMESTAMP_LO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_TX_X4_TX_TS_SEQ_IDr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_TX_X4_TX_TS_SEQ_IDr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X4_TX_TS_SEQ_IDr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X4_STATUS0_TX_TS_SEQ_ID",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PCS_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PCS_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PCS_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_PCS_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_THRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_THRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_THRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_CL91_THRESHOLD",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1a1, /* 417 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_TMRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_TMRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_TMRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_CL91_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xfa0, /* 4000 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_RX_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_RX_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_RX_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_CL91_RX_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_DEC_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_DEC_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_DEC_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_DECODE_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2270, /* 8816 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_CFGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_CFGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLKSYNC_CFGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_BLKSYNC_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PMA_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PMA_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PMA_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_PMA_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_LNK_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_LNK_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_LNK_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_LINK_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL36_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL36_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL36_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_CL36RX_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_SYNCE_FRACTIONAL_DIVr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_SYNCE_FRACTIONAL_DIVr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_SYNCE_FRACTIONAL_DIVr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_SYNCE_FRACTIONAL_DIV",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x14a0, /* 5280 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_IEEE_25G_PARLLEL_DET_CTRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_IEEE_25G_PARLLEL_DET_CTRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_IEEE_25G_PARLLEL_DET_CTRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL0_IEEE_25G_PARLLEL_DET_CTR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_FEC_CONTROL_FEC_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x442c, /* 17452 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_FEC_CONTROL_FEC_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x28, /* 40 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_FEC_CONTROL_FEC_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7c00, /* 31744 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_FEC_CONTROL_FEC_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLKSYNC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BLKSYNC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLKSYNC_DBG0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BLKSYNC_DBG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLKSYNC_DBG1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BLKSYNC_DBG1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BLKSYNC_DBG2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLKSYNC_DBG2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BLKSYNC_DBG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BLK_LOCK_LATCH_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BLK_LOCK_LATCH_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLK_LOCK_LATCH_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_AM_LOCK_LATCH_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_AM_LOCK_LATCH_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_AM_LOCK_LATCH_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PCS_LIVE_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PCS_LIVE_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PCS_LIVE_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_PCS_LIVE_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BIPCNT0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BIPCNT0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BIPCNT0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BIPCOUNT_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BIPCNT1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BIPCNT1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BIPCNT1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BIPCOUNT_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_BIPCNT2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_BIPCNT2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BIPCNT2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BIPCOUNT_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PSLL_TO_VL_MAP0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PSLL_TO_VL_MAP0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PSLL_TO_VL_MAP0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PSLL_TO_VL_MAP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PSLL_TO_VL_MAP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PSLL_TO_VL_MAP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PRTPERRCTRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PRTPERRCTRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PRTPERRCTRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_PRTPERRORCOUNTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PRTPSTSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PRTPSTSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PRTPSTSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_PRTPSTATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_CL91_FC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PCS_LATCH_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PCS_LATCH_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PCS_LATCH_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_PCS_LATCHED_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_PCS_LIVE_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_PCS_LIVE_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PCS_LIVE_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_PCS_LIVE_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_DEC_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_DEC_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_DEC_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_DECODE_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_DEC_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_DEC_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_DEC_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_DECODE_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_DEC_STS2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_DEC_STS2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_DEC_STS2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_DECODE_STATUS_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_DEC_STS3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_DEC_STS3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_DEC_STS3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_DECODE_STATUS_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL36_SYNCACQ_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL36_SYNCACQ_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL36_SYNCACQ_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL36_SYNCACQ_STS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL36_SYNCACQ_STS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL36_SYNCACQ_STS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_CL36RX_SYNCACQ_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL36_BERCNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL36_BERCNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL36_BERCNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_CL36RX_BERCOUNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_IEEE_25G_PARLLEL_DET_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_IEEE_25G_PARLLEL_DET_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_IEEE_25G_PARLLEL_DET_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_IEEE_25G_PARLLEL_DET_STS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL49_SCRIDLE_TEST_ERRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL49_SCRIDLE_TEST_ERRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL49_SCRIDLE_TEST_ERRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS1_CL49_SCRIDLE_TEST_ERR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LATCH_STS_PSLL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LATCH_STS_PSLL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LATCH_STS_PSLL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LATCH_STS_PSLL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LATCH_STS_PSLL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LIVE_STS_PSLL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LIVE_STS_PSLL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LIVE_STS_PSLL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LIVE_STS_PSLL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL82_AM_LIVE_STS_PSLL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LIVE_STS_PSLL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LIVE_STATUS_PSLL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_SYNC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_SYNC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_SYNC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL91_SYNC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_SYNC_FSM_STr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_SYNC_FSM_STr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_SYNC_FSM_STr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_FEC_SYNC_FSM_STATE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8, /* 8 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FC_SLIP_CNTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FC_SLIP_CNTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FC_SLIP_CNTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL91_FC_SLIP_CNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRAH0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRAH_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRAH1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRAH_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRAH2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRAH_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRAH3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRAH_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_DBG_ERRAH4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_DBG_ERRAH4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_DBG_ERRAH_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS3_FEC_BURST_ERR_STATUSL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSH0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSH1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSH2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSH3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BURST_ERR_STSH4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BURST_ERR_STSH4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_BURST_ERR_STATUSH_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSH0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSH_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSH1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSH_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSH2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSH_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSH3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSH_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORRBLKSH4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORRBLKSH4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS4_FEC_CORRECTEDBLKSH_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSH0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSH1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSH2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSH3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORRBLKSH4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORRBLKSH4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_FEC_UNCORRECTEDBLKSH_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_CL73_CFGr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_CL73_CFGr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_CL73_CFGr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_CL73_CFG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_UP1_ABIL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_UP1_ABIL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_UP1_ABIL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_UP1_ABILITIES_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_UP1_ABIL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_UP1_ABIL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_UP1_ABIL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_UP1_ABILITIES_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_BASE_ABIL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_BASE_ABILITIES_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2a1, /* 673 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_BASE_ABIL1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_BASE_ABILITIES_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_BAM_ABILr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_BAM_ABILr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_BAM_ABILr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_BAM_ABILITIES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_CL73_CTLSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_CL73_CTLSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_CL73_CTLSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_CL73_CONTROLS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_BASE_ABIL2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_BASE_ABILITIES_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_BASE_ABIL3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_BASE_ABILITIES_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_BASE_ABIL4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_BASE_ABILITIES_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_BASE_ABIL5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_BASE_ABIL5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_BASE_ABILITIES_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_FEC_BASEPAGE_ABILr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_FEC_BASEPAGE_ABILr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_FEC_BASEPAGE_ABILr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_LD_FEC_BASEPAGE_ABILITIES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_AN_BASE_PAGE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SW_AN_BASE_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_AN_BASE_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SW_AN_BASE_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_SW_AN_BASE_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_AN_BASE_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_ABILITIES_SW_AN_BASE_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_R_CL73_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_R_CL73_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_R_CL73_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_R_CL73_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_PXNG_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_PXNG_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_PXNG_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_PXNG_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_PSEQ_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_PSEQ_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_PSEQ_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_PSEQ_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_PSEQ_RFr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_PSEQ_RFr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_PSEQ_RFr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_PSEQ_RF",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_UNEXP_PAGEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_UNEXP_PAGEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_UNEXP_PAGEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_UNEXP_PAGE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_BASE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_BASE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_BASE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_LP_BASE1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_BASE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_BASE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_BASE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_LP_BASE2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_BASE3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_BASE3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_BASE3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_LP_BASE3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_OUI_UP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_LP_OUI_UP1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_OUI_UP2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_LP_OUI_UP2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_OUI_UP3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_LP_OUI_UP3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_OUI_UP4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_LP_OUI_UP4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP5r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_OUI_UP5r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_OUI_UP5r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_LP_OUI_UP5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_RES_ERRr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_RES_ERRr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_RES_ERRr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_STATUS_RES_ERR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_LD_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_LD_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_PAGE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_PAGE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_PAGE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_LD_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_PAGE2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_PAGE2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_PAGE2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_LP_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_PAGE1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_PAGE1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_PAGE1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_LP_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LP_PAGE0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LP_PAGE0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LP_PAGE0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_LP_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_SW_CTL_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_SW_CTL_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_SW_CTL_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_SW_CONTROL_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_LD_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_LD_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_LD_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_LD_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_AN_ABIL_RESOLUTION_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_AN_ABIL_RESOLUTION_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_AN_ABIL_RESOLUTION_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x120, /* 288 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_AN_MISC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_AN_MISC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_AN_MISC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_AN_MISC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_TLA_SEQUENCER_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_TLA_SEQUENCER_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_TLA_SEQUENCER_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_TLA_SEQUENCER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_INTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_INTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_INTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_INT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_INT_ENr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_INT_ENr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_INT_ENr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_INT_EN",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_AN_X4_WAIT_ACK_COMPLETEr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_AN_X4_WAIT_ACK_COMPLETEr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X4_WAIT_ACK_COMPLETEr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X4_SW_MGMT_WAIT_ACK_COMPLETE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RXP_1588_SFD_TS_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RXP_1588_SFD_TS_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RXP_1588_SFD_TS_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RXP_1588_SFD_TS_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6, /* 6 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_INT0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_FRAC0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_INT1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_FRAC1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_INT2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_FRAC2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_INT3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_FRAC3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_INT4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_INT4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_INT_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_ADJ_FRAC4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_ADJ_FRAC4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CONTROL1_RX_DESKEW_ADJ_FRAC_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_ILKN_CTL0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_ILKN_CTL0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"ILKN_CTL0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"ILKN_X4_CONTROL0_ILKN_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4, /* 4 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_ILKN_STS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_ILKN_STS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"ILKN_STS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"ILKN_X4_STATUS0_ILKN_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x11, /* 17 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_ALGN_FSM_STr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_ALGN_FSM_STr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_ALGN_FSM_STr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS0_FEC_ALGN_FSM_STATE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8, /* 8 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_RXP_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_RXP_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_RXP_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS0_CL91_RXP_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x600, /* 1536 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORR_CTR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORR_CTR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORR_CTR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS0_FEC_CORRECTED_COUNTER_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_CORR_CTR1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_CORR_CTR1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_CORR_CTR1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS0_FEC_CORRECTED_COUNTER_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORR_CTR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORR_CTR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORR_CTR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS0_FEC_UNCORRECTED_COUNTER_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORR_CTR1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_UNCORR_CTR1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_UNCORR_CTR1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS0_FEC_UNCORRECTED_COUNTER_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BIT_ERR_CTR0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BIT_ERR_CTR0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BIT_ERR_CTR0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS0_FEC_BIT_ERROR_COUNTER_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_FEC_BIT_ERR_CTR1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_FEC_BIT_ERR_CTR1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_BIT_ERR_CTR1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS0_FEC_BIT_ERROR_COUNTER_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FEC_SYM_ERR_CTR_LOW0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FEC_SYM_ERR_CTR_UP0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FEC_SYM_ERR_CTR_LOW1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FEC_SYM_ERR_CTR_UP1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FEC_SYM_ERR_CTR_LOW2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FEC_SYM_ERR_CTR_UP2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_LOW3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FEC_SYM_ERR_CTR_LOW3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_LOW_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_CL91_FEC_SYM_ERR_CTR_UP3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL91_FEC_SYM_ERR_CTR_UP3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_CL91_STATUS1_CL91_FEC_SYMB_ERR_CNTR_UP_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_STS_CL91_BUFFER_BLK0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_STATUS_CL91_BUFFER_BLK_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_STS_CL91_BUFFER_BLK1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_STATUS_CL91_BUFFER_BLK_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_CL91_BUFFER_BLK2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_STS_CL91_BUFFER_BLK2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_STATUS_CL91_BUFFER_BLK_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_STS_DESKEW_MEM0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_STATUS_DESKEW_MEM_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_STS_DESKEW_MEM1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_STATUS_DESKEW_MEM_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_STS_DESKEW_MEM2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_STS_DESKEW_MEM2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_STATUS_DESKEW_MEM_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_INTR_STS_1BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_INTR_STS_1BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_INTR_STS_1BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_INTERRUPT_STATUS_1BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_INTR_STS_2BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_INTR_STS_2BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_INTR_STS_2BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_INTERRUPT_STATUS_2BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_INTR_EN_1BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_INTR_EN_1BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_INTR_EN_1BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_INTERRUPT_EN_1BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3f, /* 63 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_INTR_EN_2BITr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_INTR_EN_2BITr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_INTR_EN_2BITr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_INTERRUPT_EN_2BIT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3f, /* 63 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_DIS_ECC_MEMr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_DIS_ECC_MEMr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_DIS_ECC_MEMr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_ECC_DISABLE_ECC_MEM",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_ECC_CORRUPTr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_ECC_CORRUPTr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_ECC_CORRUPTr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	NULL,
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_CALC0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_ADJ0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS0r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS0r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_AM_OFFS0r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_AM_OFFSET0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_CALC1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_ADJ1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS1r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS1r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_AM_OFFS1r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_AM_OFFSET1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_CALC2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_ADJ2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS2r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS2r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_AM_OFFS2r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_AM_OFFSET2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_CALC3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_ADJ3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS3r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS3r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_AM_OFFS3r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_AM_OFFSET3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_CALC4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_CALC4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_CALC4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_BASE_TS_ADJ4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_BASE_TS_ADJ4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_BASE_TS_ADJ4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS4r,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_RX_X4_RX_DESKEW_AM_OFFS4r_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RX_DESKEW_AM_OFFS4r",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS6_RX_DESKEW_AM_OFFSET4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_D5_MISC_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_D5_MISC_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"D5_MISC_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_D5_X4_D5_MISC_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000, /* 32768 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_D5_MISC1_CTLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_D5_MISC1_CTLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"D5_MISC1_CTLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_D5_X4_D5_MISC1_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_D5_MISC_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_D5_MISC_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"D5_MISC_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_D5_X4_D5_MISC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCD_XGXS_D5_MISC1_STSr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCD_XGXS
	BCMI_TSCD_XGXS_D5_MISC1_STSr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"D5_MISC1_STSr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_D5_X4_D5_MISC1_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
#endif
};


phymod_symbols_t bcmi_tscd_xgxs_symbols = 
{
   bcmi_tscd_xgxs_syms, sizeof(bcmi_tscd_xgxs_syms)/sizeof(bcmi_tscd_xgxs_syms[0]),
#if PHYMOD_CONFIG_INCLUDE_FIELD_NAMES == 1
   bcmi_tscd_xgxs_fields
#else
   NULL
#endif
/* END OF SYMBOL FILE */
};

#endif /* PHYMOD_CONFIG_INCLUDE_CHIP_SYMBOLS */
