Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Wed Jun 30 10:46:51 2021
| Host              : SEED-LAB-DLT running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (207872)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (207872)
-----------------------------
 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[3]_rep/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[3]_rep__0/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[3]_rep__1/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[3]_rep__2/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[4]_rep__1/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[4]_rep__2/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[4]_rep__3/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[4]_rep__4/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[5]_rep__0/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[5]_rep__1/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[5]_rep__2/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[5]_rep__3/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[10]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[11]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[12]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[13]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[14]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[15]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[16]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[17]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[18]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[19]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[20]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[21]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[22]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[23]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[24]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[25]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[26]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[27]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[28]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[29]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[30]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[31]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[8]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_data_mask_reg[9]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][100]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][101]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][102]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][103]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][104]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][105]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][106]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][107]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][108]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][109]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][10]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][110]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][111]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][112]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][113]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][114]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][115]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][116]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][117]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][118]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][119]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][11]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][120]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][121]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][122]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][123]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][124]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][125]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][126]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][127]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][12]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][13]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][14]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][15]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][16]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][17]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][18]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][19]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][20]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][21]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][22]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][23]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][24]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][25]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][26]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][27]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][28]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][29]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][30]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][31]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][32]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][33]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][34]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][35]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][36]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][37]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][38]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][39]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][40]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][41]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][42]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][43]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][44]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][45]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][46]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][47]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][48]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][49]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][50]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][51]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][52]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][53]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][54]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][55]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][56]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][57]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][58]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][59]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][60]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][61]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][62]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][63]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][64]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][65]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][66]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][67]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][68]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][69]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][70]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][71]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][72]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][73]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][74]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][75]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][76]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][77]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][78]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][79]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][80]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][81]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][82]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][83]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][84]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][85]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][86]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][87]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][88]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][89]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][8]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][90]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][91]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][92]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][93]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][94]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][95]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][96]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][97]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][98]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][99]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[0][9]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][100]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][101]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][102]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][103]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][104]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][105]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][106]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][107]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][108]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][109]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][10]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][110]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][111]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][112]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][113]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][114]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][115]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][116]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][117]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][118]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][119]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][11]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][120]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][121]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][122]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][123]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][124]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][125]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][126]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][127]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][12]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][13]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][14]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][15]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][16]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][17]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][18]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][19]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][20]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][21]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][22]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][23]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][24]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][25]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][26]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][27]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][28]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][29]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][30]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][31]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][32]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][33]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][34]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][35]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][36]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][37]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][38]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][39]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][40]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][41]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][42]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][43]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][44]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][45]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][46]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][47]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][48]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][49]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][50]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][51]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][52]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][53]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][54]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][55]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][56]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][57]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][58]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][59]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][60]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][61]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][62]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][63]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][64]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][65]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][66]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][67]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][68]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][69]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][70]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][71]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][72]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][73]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][74]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][75]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][76]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][77]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][78]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][79]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][80]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][81]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][82]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][83]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][84]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][85]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][86]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][87]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][88]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][89]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][8]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][90]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][91]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][92]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][93]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][94]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][95]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][96]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][97]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][98]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][99]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_even_unsorted_cache_reg[1][9]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][100]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][101]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][102]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][103]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][104]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][105]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][106]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][107]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][108]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][109]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][10]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][110]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][111]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][112]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][113]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][114]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][115]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][116]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][117]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][118]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][119]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][11]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][120]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][121]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][122]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][123]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][124]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][125]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][126]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][127]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][12]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][13]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][14]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][15]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][16]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][17]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][18]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][19]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][20]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][21]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][22]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][23]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][24]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][25]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][26]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][27]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][28]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][29]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][30]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][31]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][32]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][33]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][34]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][35]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][36]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][37]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][38]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][39]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][40]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][41]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][42]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][43]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][44]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][45]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][46]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][47]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][48]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][49]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][50]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][51]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][52]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][53]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][54]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][55]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][56]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][57]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][58]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][59]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][60]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][61]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][62]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][63]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][64]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][65]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][66]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][67]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][68]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][69]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][70]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][71]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][72]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][73]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][74]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][75]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][76]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][77]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][78]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][79]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][80]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][81]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][82]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][83]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][84]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][85]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][86]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][87]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][88]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][89]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][8]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][90]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][91]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][92]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][93]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][94]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][95]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][96]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][97]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][98]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][99]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[0][9]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][100]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][101]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][102]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][103]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][104]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][105]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][106]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][107]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][108]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][109]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][10]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][110]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][111]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][112]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][113]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][114]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][115]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][116]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][117]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][118]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][119]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][11]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][120]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][121]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][122]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][123]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][124]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][125]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][126]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][127]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][12]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][13]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][14]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][15]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][16]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][17]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][18]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][19]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][20]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][21]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][22]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][23]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][24]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][25]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][26]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][27]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][28]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][29]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][30]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][31]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][32]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][33]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][34]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][35]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][36]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][37]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][38]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][39]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][40]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][41]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][42]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][43]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][44]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][45]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][46]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][47]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][48]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][49]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][50]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][51]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][52]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][53]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][54]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][55]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][56]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][57]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][58]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][59]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][60]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][61]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][62]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][63]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][64]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][65]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][66]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][67]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][68]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][69]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][70]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][71]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][72]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][73]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][74]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][75]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][76]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][77]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][78]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][79]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][80]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][81]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][82]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][83]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][84]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][85]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][86]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][87]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][88]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][89]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][8]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][90]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][91]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][92]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][93]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][94]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][95]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][96]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][97]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][98]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][99]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_first_unsorted_cache_reg[1][9]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][100]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][101]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][102]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][103]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][104]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][105]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][106]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][107]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][108]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][109]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][10]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][110]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][111]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][112]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][113]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][114]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][115]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][116]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][117]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][118]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][119]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][11]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][120]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][121]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][122]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][123]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][124]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][125]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][126]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][127]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][12]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][13]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][14]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][15]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][16]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][17]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][18]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][19]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][20]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][21]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][22]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][23]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][24]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][25]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][26]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][27]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][28]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][29]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][30]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][31]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][32]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][33]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][34]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][35]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][36]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][37]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][38]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][39]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][40]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][41]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][42]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][43]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][44]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][45]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][46]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][47]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][48]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][49]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][50]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][51]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][52]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][53]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][54]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][55]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][56]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][57]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][58]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][59]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][60]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][61]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][62]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][63]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][64]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][65]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][66]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][67]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][68]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][69]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][70]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][71]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][72]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][73]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][74]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][75]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][76]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][77]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][78]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][79]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][80]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][81]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][82]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][83]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][84]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][85]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][86]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][87]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][88]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][89]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][8]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][90]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][91]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][92]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][93]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][94]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][95]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][96]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][97]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][98]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][99]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[0][9]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][100]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][101]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][102]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][103]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][104]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][105]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][106]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][107]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][108]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][109]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][10]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][110]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][111]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][112]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][113]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][114]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][115]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][116]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][117]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][118]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][119]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][11]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][120]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][121]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][122]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][123]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][124]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][125]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][126]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][127]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][12]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][13]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][14]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][15]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][16]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][17]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][18]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][19]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][20]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][21]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][22]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][23]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][24]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][25]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][26]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][27]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][28]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][29]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][30]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][31]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][32]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][33]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][34]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][35]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][36]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][37]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][38]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][39]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][40]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][41]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][42]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][43]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][44]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][45]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][46]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][47]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][48]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][49]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][50]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][51]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][52]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][53]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][54]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][55]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][56]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][57]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][58]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][59]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][60]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][61]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][62]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][63]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][64]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][65]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][66]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][67]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][68]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][69]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][70]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][71]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][72]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][73]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][74]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][75]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][76]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][77]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][78]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][79]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][80]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][81]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][82]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][83]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][84]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][85]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][86]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][87]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][88]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][89]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][8]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][90]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][91]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][92]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][93]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][94]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][95]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][96]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][97]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][98]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][99]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/r_odd_unsorted_cache_reg[1][9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.550        0.000                      0                55267        0.001        0.000                      0                55267        3.500        0.000                       0                 15789  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.550        0.000                      0                55075        0.001        0.000                      0                55075        3.500        0.000                       0                 15789  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.585        0.000                      0                  192        0.171        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_95/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 0.666ns (9.152%)  route 6.611ns (90.848%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 11.894 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.569ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.512ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.731     1.939    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/m00_axis_aclk
    SLICE_X54Y157        FDRE                                         r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.015 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/Q
                         net (fo=17, routed)          0.342     2.357    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/p_0_in[2]
    SLICE_X55Y162        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     2.453 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/axi_awaddr[4]_i_4/O
                         net (fo=16, routed)          0.358     2.811    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[4]_0
    SLICE_X52Y169        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.901 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/axi_awaddr[6]_i_4/O
                         net (fo=9, routed)           0.423     3.324    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[1]_0
    SLICE_X63Y165        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     3.474 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/FSM_onehot_r_internal_state[2]_i_2/O
                         net (fo=4, routed)           0.052     3.526    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/FSM_onehot_r_internal_state_reg[2]_1
    SLICE_X63Y165        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.626 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_mux_sel_2_i_2/O
                         net (fo=86, routed)          0.148     3.774    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/FSM_onehot_r_internal_state_reg[2]_0
    SLICE_X63Y168        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     3.827 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_bram_102_i_14/O
                         net (fo=57, routed)          2.156     5.983    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/r_send_pointer_reg[10]_1
    SLICE_X84Y244        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.084 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_bram_7_i_2/O
                         net (fo=12, routed)          3.132     9.216    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_7_1
    RAMB36_X2Y7          RAMB36E2                                     r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_95/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.726    11.894    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/m00_axis_aclk
    RAMB36_X2Y7          RAMB36E2                                     r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_95/CLKBWRCLK
                         clock pessimism              0.101    11.995    
                         clock uncertainty           -0.130    11.865    
    RAMB36_X2Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.099    11.766    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_95
  -------------------------------------------------------------------
                         required time                         11.766    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_97/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 0.616ns (8.729%)  route 6.441ns (91.271%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 11.904 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.569ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.512ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.731     1.939    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/m00_axis_aclk
    SLICE_X54Y157        FDRE                                         r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.015 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/Q
                         net (fo=17, routed)          0.342     2.357    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/p_0_in[2]
    SLICE_X55Y162        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     2.453 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/axi_awaddr[4]_i_4/O
                         net (fo=16, routed)          0.358     2.811    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[4]_0
    SLICE_X52Y169        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.901 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/axi_awaddr[6]_i_4/O
                         net (fo=9, routed)           0.423     3.324    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[1]_0
    SLICE_X63Y165        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     3.474 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/FSM_onehot_r_internal_state[2]_i_2/O
                         net (fo=4, routed)           0.052     3.526    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/FSM_onehot_r_internal_state_reg[2]_1
    SLICE_X63Y165        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.626 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_mux_sel_2_i_2/O
                         net (fo=86, routed)          0.148     3.774    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/FSM_onehot_r_internal_state_reg[2]_0
    SLICE_X63Y168        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     3.827 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_bram_102_i_14/O
                         net (fo=57, routed)          2.100     5.927    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/r_send_pointer_reg[10]_1
    SLICE_X79Y242        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     5.978 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_bram_9_i_2/O
                         net (fo=12, routed)          3.018     8.996    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_9_1
    RAMB36_X2Y9          RAMB36E2                                     r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_97/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.736    11.904    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/m00_axis_aclk
    RAMB36_X2Y9          RAMB36E2                                     r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_97/CLKBWRCLK
                         clock pessimism              0.101    12.005    
                         clock uncertainty           -0.130    11.875    
    RAMB36_X2Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.099    11.776    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_97
  -------------------------------------------------------------------
                         required time                         11.776    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_95/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 0.395ns (6.020%)  route 6.167ns (93.980%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 11.890 - 10.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.569ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.512ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.943     2.151    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/m00_axis_aclk
    SLICE_X73Y184        FDRE                                         r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y184        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.230 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[3]_rep__2/Q
                         net (fo=107, routed)         0.527     2.757    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[3]_rep__2_n_8
    SLICE_X74Y168        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.905 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/ram_reg_bram_118_i_30/O
                         net (fo=1, routed)           0.082     2.987    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/ram_reg_bram_118_i_30_n_8
    SLICE_X75Y168        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     3.022 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/ram_reg_bram_118_i_3/O
                         net (fo=112, routed)         1.539     4.561    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/w_odd_addr[12]
    SLICE_X59Y214        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.694 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/ram_reg_bram_31_i_1/O
                         net (fo=3, routed)           4.019     8.713    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_95_0
    RAMB36_X2Y7          RAMB36E2                                     r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_95/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.722    11.890    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/m00_axis_aclk
    RAMB36_X2Y7          RAMB36E2                                     r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_95/CLKARDCLK
                         clock pessimism              0.097    11.987    
                         clock uncertainty           -0.130    11.857    
    RAMB36_X2Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    11.515    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_95
  -------------------------------------------------------------------
                         required time                         11.515    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_7/CAS_IN_DIN_B[49]
                            (rising edge-triggered cell URAM288 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 1.750ns (26.431%)  route 4.871ns (73.569%))
  Logic Levels:           10  (LUT6=3 URAM288=7)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 11.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.569ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.512ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.943     2.151    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/m00_axis_aclk
    SLICE_X73Y184        FDRE                                         r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y184        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.227 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[3]_rep__3/Q
                         net (fo=107, routed)         2.527     4.754    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/data_shifter_unit/ram_reg_bram_11
    SLICE_X67Y230        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.902 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/data_shifter_unit/ram_reg_bram_36_i_93/O
                         net (fo=2, routed)           0.187     5.089    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/data_shifter_unit/ram_reg_bram_36_i_93_n_8
    SLICE_X66Y230        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.179 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/data_shifter_unit/ram_reg_bram_52_i_39/O
                         net (fo=17, routed)          1.839     7.018    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/load_input_module/w_sort_data_out[49]
    SLICE_X61Y211        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     7.141 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/load_input_module/ram_reg_uram_0_i_38__0/O
                         net (fo=1, routed)           0.311     7.452    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_9_0[49]
    URAM288_X0Y56        URAM288 (Prop_URAM_288K_INST_URAM288_DIN_B[49]_CAS_OUT_DIN_B[49])
                                                      0.215     7.667 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_0/CAS_OUT_DIN_B[49]
                         net (fo=1, routed)           0.001     7.668    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_1_Cas_DinB_1[49]
    URAM288_X0Y57        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[49]_CAS_OUT_DIN_B[49])
                                                      0.183     7.851 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_1/CAS_OUT_DIN_B[49]
                         net (fo=1, routed)           0.001     7.852    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_2_Cas_DinB_2[49]
    URAM288_X0Y58        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[49]_CAS_OUT_DIN_B[49])
                                                      0.183     8.035 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_2/CAS_OUT_DIN_B[49]
                         net (fo=1, routed)           0.001     8.036    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_3_Cas_DinB_3[49]
    URAM288_X0Y59        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[49]_CAS_OUT_DIN_B[49])
                                                      0.183     8.219 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_3/CAS_OUT_DIN_B[49]
                         net (fo=1, routed)           0.001     8.220    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_4_Cas_DinB_4[49]
    URAM288_X0Y60        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[49]_CAS_OUT_DIN_B[49])
                                                      0.183     8.403 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_4/CAS_OUT_DIN_B[49]
                         net (fo=1, routed)           0.001     8.404    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_5_Cas_DinB_5[49]
    URAM288_X0Y61        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[49]_CAS_OUT_DIN_B[49])
                                                      0.183     8.587 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_5/CAS_OUT_DIN_B[49]
                         net (fo=1, routed)           0.001     8.588    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_6_Cas_DinB_6[49]
    URAM288_X0Y62        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[49]_CAS_OUT_DIN_B[49])
                                                      0.183     8.771 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_6/CAS_OUT_DIN_B[49]
                         net (fo=1, routed)           0.001     8.772    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_7_Cas_DinB_7[49]
    URAM288_X0Y63        URAM288                                      r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_7/CAS_IN_DIN_B[49]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.652    11.820    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/m00_axis_aclk
    URAM288_X0Y63        URAM288                                      r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_7/CLK
                         clock pessimism              0.165    11.985    
                         clock uncertainty           -0.130    11.855    
    URAM288_X0Y63        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_CAS_IN_DIN_B[49])
                                                     -0.264    11.591    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_7
  -------------------------------------------------------------------
                         required time                         11.591    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_79/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 0.666ns (9.592%)  route 6.277ns (90.408%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 11.876 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.569ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.512ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.731     1.939    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/m00_axis_aclk
    SLICE_X54Y157        FDRE                                         r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.015 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/Q
                         net (fo=17, routed)          0.342     2.357    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/p_0_in[2]
    SLICE_X55Y162        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     2.453 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/axi_awaddr[4]_i_4/O
                         net (fo=16, routed)          0.358     2.811    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[4]_0
    SLICE_X52Y169        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.901 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/axi_awaddr[6]_i_4/O
                         net (fo=9, routed)           0.423     3.324    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[1]_0
    SLICE_X63Y165        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     3.474 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/FSM_onehot_r_internal_state[2]_i_2/O
                         net (fo=4, routed)           0.052     3.526    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/FSM_onehot_r_internal_state_reg[2]_1
    SLICE_X63Y165        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.626 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_mux_sel_2_i_2/O
                         net (fo=86, routed)          0.148     3.774    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/FSM_onehot_r_internal_state_reg[2]_0
    SLICE_X63Y168        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     3.827 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_bram_102_i_14/O
                         net (fo=57, routed)          2.156     5.983    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/r_send_pointer_reg[10]_1
    SLICE_X84Y244        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.084 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_bram_7_i_2/O
                         net (fo=12, routed)          2.798     8.882    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_7_1
    RAMB36_X2Y17         RAMB36E2                                     r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_79/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.708    11.876    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/m00_axis_aclk
    RAMB36_X2Y17         RAMB36E2                                     r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_79/CLKBWRCLK
                         clock pessimism              0.101    11.977    
                         clock uncertainty           -0.130    11.847    
    RAMB36_X2Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.099    11.748    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_79
  -------------------------------------------------------------------
                         required time                         11.748    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_81/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 0.616ns (8.951%)  route 6.266ns (91.049%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 11.879 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.569ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.512ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.731     1.939    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/m00_axis_aclk
    SLICE_X54Y157        FDRE                                         r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.015 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/Q
                         net (fo=17, routed)          0.342     2.357    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/p_0_in[2]
    SLICE_X55Y162        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     2.453 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/axi_awaddr[4]_i_4/O
                         net (fo=16, routed)          0.358     2.811    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[4]_0
    SLICE_X52Y169        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.901 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/axi_awaddr[6]_i_4/O
                         net (fo=9, routed)           0.423     3.324    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[1]_0
    SLICE_X63Y165        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     3.474 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/FSM_onehot_r_internal_state[2]_i_2/O
                         net (fo=4, routed)           0.052     3.526    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/FSM_onehot_r_internal_state_reg[2]_1
    SLICE_X63Y165        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.626 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_mux_sel_2_i_2/O
                         net (fo=86, routed)          0.148     3.774    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/FSM_onehot_r_internal_state_reg[2]_0
    SLICE_X63Y168        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     3.827 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_bram_102_i_14/O
                         net (fo=57, routed)          2.100     5.927    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/r_send_pointer_reg[10]_1
    SLICE_X79Y242        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     5.978 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_bram_9_i_2/O
                         net (fo=12, routed)          2.843     8.821    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_9_1
    RAMB36_X2Y19         RAMB36E2                                     r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_81/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.711    11.879    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/m00_axis_aclk
    RAMB36_X2Y19         RAMB36E2                                     r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_81/CLKBWRCLK
                         clock pessimism              0.101    11.980    
                         clock uncertainty           -0.130    11.850    
    RAMB36_X2Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.099    11.751    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_81
  -------------------------------------------------------------------
                         required time                         11.751    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[3]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_6/CAS_IN_DIN_B[49]
                            (rising edge-triggered cell URAM288 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.567ns (24.344%)  route 4.870ns (75.656%))
  Logic Levels:           9  (LUT6=3 URAM288=6)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 11.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.569ns, distribution 1.374ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.512ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.943     2.151    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/m00_axis_aclk
    SLICE_X73Y184        FDRE                                         r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y184        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.227 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[3]_rep__3/Q
                         net (fo=107, routed)         2.527     4.754    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/data_shifter_unit/ram_reg_bram_11
    SLICE_X67Y230        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.902 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/data_shifter_unit/ram_reg_bram_36_i_93/O
                         net (fo=2, routed)           0.187     5.089    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/data_shifter_unit/ram_reg_bram_36_i_93_n_8
    SLICE_X66Y230        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.179 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/data_shifter_unit/ram_reg_bram_52_i_39/O
                         net (fo=17, routed)          1.839     7.018    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/load_input_module/w_sort_data_out[49]
    SLICE_X61Y211        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     7.141 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/load_input_module/ram_reg_uram_0_i_38__0/O
                         net (fo=1, routed)           0.311     7.452    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_9_0[49]
    URAM288_X0Y56        URAM288 (Prop_URAM_288K_INST_URAM288_DIN_B[49]_CAS_OUT_DIN_B[49])
                                                      0.215     7.667 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_0/CAS_OUT_DIN_B[49]
                         net (fo=1, routed)           0.001     7.668    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_1_Cas_DinB_1[49]
    URAM288_X0Y57        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[49]_CAS_OUT_DIN_B[49])
                                                      0.183     7.851 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_1/CAS_OUT_DIN_B[49]
                         net (fo=1, routed)           0.001     7.852    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_2_Cas_DinB_2[49]
    URAM288_X0Y58        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[49]_CAS_OUT_DIN_B[49])
                                                      0.183     8.035 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_2/CAS_OUT_DIN_B[49]
                         net (fo=1, routed)           0.001     8.036    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_3_Cas_DinB_3[49]
    URAM288_X0Y59        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[49]_CAS_OUT_DIN_B[49])
                                                      0.183     8.219 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_3/CAS_OUT_DIN_B[49]
                         net (fo=1, routed)           0.001     8.220    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_4_Cas_DinB_4[49]
    URAM288_X0Y60        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[49]_CAS_OUT_DIN_B[49])
                                                      0.183     8.403 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_4/CAS_OUT_DIN_B[49]
                         net (fo=1, routed)           0.001     8.404    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_5_Cas_DinB_5[49]
    URAM288_X0Y61        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[49]_CAS_OUT_DIN_B[49])
                                                      0.183     8.587 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_5/CAS_OUT_DIN_B[49]
                         net (fo=1, routed)           0.001     8.588    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_6_Cas_DinB_6[49]
    URAM288_X0Y62        URAM288                                      r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_6/CAS_IN_DIN_B[49]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.652    11.820    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/m00_axis_aclk
    URAM288_X0Y62        URAM288                                      r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_6/CLK
                         clock pessimism              0.165    11.985    
                         clock uncertainty           -0.130    11.855    
    URAM288_X0Y62        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_CAS_IN_DIN_B[49])
                                                     -0.264    11.591    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_6
  -------------------------------------------------------------------
                         required time                         11.591    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_7/CAS_IN_DIN_B[21]
                            (rising edge-triggered cell URAM288 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 1.543ns (24.368%)  route 4.789ns (75.632%))
  Logic Levels:           10  (LUT6=3 URAM288=7)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 11.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.890ns (routing 0.569ns, distribution 1.321ns)
  Clock Net Delay (Destination): 1.652ns (routing 0.512ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.890     2.098    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/m00_axis_aclk
    SLICE_X74Y179        FDRE                                         r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.174 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[2]/Q
                         net (fo=178, routed)         1.543     3.717    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/data_shifter_unit/ram_reg_bram_118_0[1]
    SLICE_X86Y202        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     3.808 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/data_shifter_unit/ram_reg_bram_4_i_90/O
                         net (fo=2, routed)           0.225     4.033    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/data_shifter_unit/ram_reg_bram_4_i_90_n_8
    SLICE_X88Y201        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     4.156 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/data_shifter_unit/ram_reg_bram_20_i_33/O
                         net (fo=17, routed)          2.455     6.611    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/load_input_module/w_sort_data_out[21]
    SLICE_X62Y192        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     6.647 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/load_input_module/ram_reg_uram_0_i_66__0/O
                         net (fo=1, routed)           0.552     7.199    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_9_0[21]
    URAM288_X0Y56        URAM288 (Prop_URAM_288K_INST_URAM288_DIN_B[21]_CAS_OUT_DIN_B[21])
                                                      0.215     7.414 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_0/CAS_OUT_DIN_B[21]
                         net (fo=1, routed)           0.002     7.416    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_1_Cas_DinB_1[21]
    URAM288_X0Y57        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[21]_CAS_OUT_DIN_B[21])
                                                      0.167     7.583 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_1/CAS_OUT_DIN_B[21]
                         net (fo=1, routed)           0.002     7.585    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_2_Cas_DinB_2[21]
    URAM288_X0Y58        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[21]_CAS_OUT_DIN_B[21])
                                                      0.167     7.752 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_2/CAS_OUT_DIN_B[21]
                         net (fo=1, routed)           0.002     7.754    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_3_Cas_DinB_3[21]
    URAM288_X0Y59        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[21]_CAS_OUT_DIN_B[21])
                                                      0.167     7.921 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_3/CAS_OUT_DIN_B[21]
                         net (fo=1, routed)           0.002     7.923    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_4_Cas_DinB_4[21]
    URAM288_X0Y60        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[21]_CAS_OUT_DIN_B[21])
                                                      0.167     8.090 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_4/CAS_OUT_DIN_B[21]
                         net (fo=1, routed)           0.002     8.092    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_5_Cas_DinB_5[21]
    URAM288_X0Y61        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[21]_CAS_OUT_DIN_B[21])
                                                      0.167     8.259 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_5/CAS_OUT_DIN_B[21]
                         net (fo=1, routed)           0.002     8.261    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_6_Cas_DinB_6[21]
    URAM288_X0Y62        URAM288 (Prop_URAM_288K_INST_URAM288_CAS_IN_DIN_B[21]_CAS_OUT_DIN_B[21])
                                                      0.167     8.428 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_6/CAS_OUT_DIN_B[21]
                         net (fo=1, routed)           0.002     8.430    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_7_Cas_DinB_7[21]
    URAM288_X0Y63        URAM288                                      r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_7/CAS_IN_DIN_B[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.652    11.820    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/m00_axis_aclk
    URAM288_X0Y63        URAM288                                      r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_7/CLK
                         clock pessimism              0.097    11.917    
                         clock uncertainty           -0.130    11.787    
    URAM288_X0Y63        URAM288 (Setup_URAM_288K_INST_URAM288_CLK_CAS_IN_DIN_B[21])
                                                     -0.295    11.492    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_7
  -------------------------------------------------------------------
                         required time                         11.492    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_71/CASDOMUXB
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 0.666ns (9.748%)  route 6.166ns (90.252%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.975ns = ( 11.975 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.569ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.512ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.731     1.939    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/m00_axis_aclk
    SLICE_X54Y157        FDRE                                         r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.015 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/Q
                         net (fo=17, routed)          0.342     2.357    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/p_0_in[2]
    SLICE_X55Y162        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     2.453 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/axi_awaddr[4]_i_4/O
                         net (fo=16, routed)          0.358     2.811    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[4]_0
    SLICE_X52Y169        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.901 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/axi_awaddr[6]_i_4/O
                         net (fo=9, routed)           0.423     3.324    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[1]_0
    SLICE_X63Y165        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     3.474 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/FSM_onehot_r_internal_state[2]_i_2/O
                         net (fo=4, routed)           0.052     3.526    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/FSM_onehot_r_internal_state_reg[2]_1
    SLICE_X63Y165        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.626 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_mux_sel_2_i_2/O
                         net (fo=86, routed)          0.148     3.774    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/FSM_onehot_r_internal_state_reg[2]_0
    SLICE_X63Y168        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     3.827 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_bram_102_i_14/O
                         net (fo=57, routed)          2.156     5.983    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/r_send_pointer_reg[10]_1
    SLICE_X84Y244        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.084 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_bram_7_i_2/O
                         net (fo=12, routed)          2.687     8.771    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_7_1
    RAMB36_X3Y19         RAMB36E2                                     r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_71/CASDOMUXB
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.807    11.975    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/m00_axis_aclk
    RAMB36_X3Y19         RAMB36E2                                     r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_71/CLKBWRCLK
                         clock pessimism              0.101    12.076    
                         clock uncertainty           -0.130    11.946    
    RAMB36_X3Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXB)
                                                     -0.099    11.847    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_71
  -------------------------------------------------------------------
                         required time                         11.847    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_53/CASDOMUXEN_B
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 0.833ns (12.581%)  route 5.788ns (87.419%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 11.790 - 10.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.569ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.512ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.731     1.939    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/m00_axis_aclk
    SLICE_X54Y157        FDRE                                         r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.015 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[6]/Q
                         net (fo=17, routed)          0.342     2.357    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/p_0_in[2]
    SLICE_X55Y162        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     2.453 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/axi_awaddr[4]_i_4/O
                         net (fo=16, routed)          0.358     2.811    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[4]_0
    SLICE_X52Y169        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.901 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/axi_awaddr[6]_i_4/O
                         net (fo=9, routed)           0.423     3.324    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/r_instruction_opcode_reg[1]_0
    SLICE_X63Y165        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     3.474 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/status_and_control_unit/FSM_onehot_r_internal_state[2]_i_2/O
                         net (fo=4, routed)           0.052     3.526    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/FSM_onehot_r_internal_state_reg[2]_1
    SLICE_X63Y165        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.626 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_mux_sel_2_i_2/O
                         net (fo=86, routed)          0.148     3.774    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/FSM_onehot_r_internal_state_reg[2]_0
    SLICE_X63Y168        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     3.827 f  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_bram_102_i_14/O
                         net (fo=57, routed)          1.885     5.712    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/r_send_pointer_reg[10]_1
    SLICE_X73Y235        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.111     5.823 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/data_ordering_unit/stream_out_module/ram_reg_bram_11_i_2/O
                         net (fo=16, routed)          0.540     6.363    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_11_1
    SLICE_X69Y216        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     6.520 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_21_CASDOMUXEN_B_cooolgate_en_gate_23/O
                         net (fo=15, routed)          2.040     8.560    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_21_CASDOMUXEN_B_cooolgate_en_sig_5
    RAMB36_X1Y36         RAMB36E2                                     r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_53/CASDOMUXEN_B
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.622    11.790    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/m00_axis_aclk
    RAMB36_X1Y36         RAMB36E2                                     r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_53/CLKBWRCLK
                         clock pessimism              0.097    11.887    
                         clock uncertainty           -0.130    11.757    
    RAMB36_X1Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXEN_B)
                                                     -0.099    11.658    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_53
  -------------------------------------------------------------------
                         required time                         11.658    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  3.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.081ns (42.857%)  route 0.108ns (57.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.733ns (routing 0.512ns, distribution 1.221ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.569ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.733     1.901    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/m00_axis_aclk
    SLICE_X71Y180        FDSE                                         r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y180        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.959 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[0]/Q
                         net (fo=10, routed)          0.078     2.037    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg_n_8_[0]
    SLICE_X71Y179        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     2.060 r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state[5]_rep_i_1/O
                         net (fo=1, routed)           0.030     2.090    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state[5]_rep_i_1_n_8
    SLICE_X71Y179        FDRE                                         r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.918     2.126    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/m00_axis_aclk
    SLICE_X71Y179        FDRE                                         r  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[5]_rep/C
                         clock pessimism             -0.097     2.029    
    SLICE_X71Y179        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.089    design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/radix_sorting_unit/FSM_onehot_r_sort_state_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.577ns (routing 0.512ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.569ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.577     1.745    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X57Y78         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.803 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=183, routed)         0.116     1.919    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/ADDRH0
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.830     2.038    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/WCLK
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMA/CLK
                         clock pessimism             -0.213     1.825    
    SLICE_X57Y79         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.910    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMA
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.577ns (routing 0.512ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.569ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.577     1.745    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X57Y78         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.803 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=183, routed)         0.116     1.919    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/ADDRH0
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.830     2.038    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/WCLK
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMA_D1/CLK
                         clock pessimism             -0.213     1.825    
    SLICE_X57Y79         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.910    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.577ns (routing 0.512ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.569ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.577     1.745    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X57Y78         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.803 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=183, routed)         0.116     1.919    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/ADDRH0
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.830     2.038    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/WCLK
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMB/CLK
                         clock pessimism             -0.213     1.825    
    SLICE_X57Y79         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.910    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMB
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.577ns (routing 0.512ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.569ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.577     1.745    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X57Y78         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.803 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=183, routed)         0.116     1.919    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/ADDRH0
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.830     2.038    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/WCLK
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMB_D1/CLK
                         clock pessimism             -0.213     1.825    
    SLICE_X57Y79         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.910    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.577ns (routing 0.512ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.569ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.577     1.745    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X57Y78         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.803 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=183, routed)         0.116     1.919    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/ADDRH0
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.830     2.038    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/WCLK
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMC/CLK
                         clock pessimism             -0.213     1.825    
    SLICE_X57Y79         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.910    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMC
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.577ns (routing 0.512ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.569ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.577     1.745    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X57Y78         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.803 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=183, routed)         0.116     1.919    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/ADDRH0
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.830     2.038    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/WCLK
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMC_D1/CLK
                         clock pessimism             -0.213     1.825    
    SLICE_X57Y79         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.910    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMD/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.577ns (routing 0.512ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.569ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.577     1.745    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X57Y78         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.803 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=183, routed)         0.116     1.919    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/ADDRH0
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.830     2.038    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/WCLK
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMD/CLK
                         clock pessimism             -0.213     1.825    
    SLICE_X57Y79         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.910    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMD
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMD_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.577ns (routing 0.512ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.569ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.577     1.745    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X57Y78         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.803 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=183, routed)         0.116     1.919    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/ADDRH0
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMD_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.830     2.038    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/WCLK
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMD_D1/CLK
                         clock pessimism             -0.213     1.825    
    SLICE_X57Y79         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.910    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAME/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.577ns (routing 0.512ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.569ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.577     1.745    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X57Y78         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.803 r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=183, routed)         0.116     1.919    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/ADDRH0
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAME/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.830     2.038    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/WCLK
    SLICE_X57Y79         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAME/CLK
                         clock pessimism             -0.213     1.825    
    SLICE_X57Y79         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.910    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAME
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.009    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP2RCLK  n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK  n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     URAM288/CLK      n/a            2.000         10.000      8.000      URAM288_X0Y58  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_2/CLK
Min Period        n/a     URAM288/CLK      n/a            2.000         10.000      8.000      URAM288_X0Y59  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_3/CLK
Min Period        n/a     URAM288/CLK      n/a            2.000         10.000      8.000      URAM288_X0Y56  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK      n/a            2.000         10.000      8.000      URAM288_X0Y60  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_4/CLK
Min Period        n/a     URAM288/CLK      n/a            2.000         10.000      8.000      URAM288_X0Y36  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK      n/a            2.000         10.000      8.000      URAM288_X0Y57  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_1/CLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    URAM288/CLK      n/a            0.700         5.000       4.300      URAM288_X0Y58  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_2/CLK
Low Pulse Width   Fast    URAM288/CLK      n/a            0.700         5.000       4.300      URAM288_X0Y37  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg_uram_1/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    URAM288/CLK      n/a            0.700         5.000       4.300      URAM288_X0Y58  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_2/CLK
High Pulse Width  Fast    URAM288/CLK      n/a            0.700         5.000       4.300      URAM288_X0Y59  design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_uram_3/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.225ns (19.929%)  route 0.904ns (80.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 11.722 - 10.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.569ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.512ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.763     1.971    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y176        FDPE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.051 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.301     2.352    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y176        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.497 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.603     3.100    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X54Y177        FDPE                                         f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.554    11.722    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X54Y177        FDPE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.158    11.880    
                         clock uncertainty           -0.130    11.751    
    SLICE_X54Y177        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066    11.685    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  8.585    

Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.225ns (19.929%)  route 0.904ns (80.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 11.722 - 10.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.569ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.512ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.763     1.971    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y176        FDPE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.051 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.301     2.352    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y176        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.497 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.603     3.100    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X54Y177        FDCE                                         f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.554    11.722    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X54Y177        FDCE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.158    11.880    
                         clock uncertainty           -0.130    11.751    
    SLICE_X54Y177        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.685    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  8.585    

Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.225ns (19.929%)  route 0.904ns (80.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 11.722 - 10.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.569ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.512ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.763     1.971    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y176        FDPE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.051 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.301     2.352    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y176        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.497 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.603     3.100    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X54Y177        FDCE                                         f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.554    11.722    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X54Y177        FDCE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.158    11.880    
                         clock uncertainty           -0.130    11.751    
    SLICE_X54Y177        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    11.685    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  8.585    

Slack (MET) :             8.587ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.225ns (19.982%)  route 0.901ns (80.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.569ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.512ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.763     1.971    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y176        FDPE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.051 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.301     2.352    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y176        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.497 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.600     3.097    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X54Y177        FDCE                                         f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.553    11.721    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X54Y177        FDCE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.158    11.879    
                         clock uncertainty           -0.130    11.750    
    SLICE_X54Y177        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.684    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  8.587    

Slack (MET) :             8.587ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.225ns (19.982%)  route 0.901ns (80.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.569ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.512ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.763     1.971    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y176        FDPE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.051 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.301     2.352    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y176        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.497 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.600     3.097    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X54Y177        FDCE                                         f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.553    11.721    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X54Y177        FDCE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.158    11.879    
                         clock uncertainty           -0.130    11.750    
    SLICE_X54Y177        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.684    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  8.587    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.225ns (20.197%)  route 0.889ns (79.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.569ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.512ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.763     1.971    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y176        FDPE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.051 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.301     2.352    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y176        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.497 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.588     3.085    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y177        FDCE                                         f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.550    11.718    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y177        FDCE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.158    11.876    
                         clock uncertainty           -0.130    11.747    
    SLICE_X55Y177        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.681    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.225ns (20.197%)  route 0.889ns (79.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.569ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.512ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.763     1.971    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y176        FDPE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.051 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.301     2.352    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y176        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.497 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.588     3.085    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y177        FDCE                                         f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.550    11.718    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y177        FDCE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.158    11.876    
                         clock uncertainty           -0.130    11.747    
    SLICE_X55Y177        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    11.681    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.225ns (20.197%)  route 0.889ns (79.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.569ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.512ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.763     1.971    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y176        FDPE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.051 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.301     2.352    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y176        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.497 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.588     3.085    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y177        FDCE                                         f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.550    11.718    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y177        FDCE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.158    11.876    
                         clock uncertainty           -0.130    11.747    
    SLICE_X55Y177        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    11.681    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.225ns (20.197%)  route 0.889ns (79.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.569ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.512ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.763     1.971    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y176        FDPE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.051 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.301     2.352    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y176        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.497 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.588     3.085    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y177        FDCE                                         f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.550    11.718    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y177        FDCE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.158    11.876    
                         clock uncertainty           -0.130    11.747    
    SLICE_X55Y177        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.681    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.225ns (20.197%)  route 0.889ns (79.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.569ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.512ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.763     1.971    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y176        FDPE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y176        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.051 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.301     2.352    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y176        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.497 f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.588     3.085    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y177        FDCE                                         f  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.550    11.718    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y177        FDCE                                         r  design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.158    11.876    
                         clock uncertainty           -0.130    11.747    
    SLICE_X55Y177        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.681    design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  8.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.062ns (38.750%)  route 0.098ns (61.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.974ns (routing 0.311ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.352ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       0.974     1.113    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.152 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.179    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X51Y115        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.202 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.273    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y115        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.103     1.275    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X51Y115        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.153     1.122    
    SLICE_X51Y115        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.102    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.062ns (38.750%)  route 0.098ns (61.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.974ns (routing 0.311ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.352ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       0.974     1.113    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.152 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.179    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X51Y115        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.202 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.273    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X51Y115        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.103     1.275    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X51Y115        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.153     1.122    
    SLICE_X51Y115        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.102    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.062ns (38.750%)  route 0.098ns (61.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.974ns (routing 0.311ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.352ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       0.974     1.113    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.152 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.179    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X51Y115        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.202 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.273    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y115        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.103     1.275    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y115        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.153     1.122    
    SLICE_X51Y115        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.102    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.062ns (38.750%)  route 0.098ns (61.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.974ns (routing 0.311ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.352ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       0.974     1.113    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.152 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.179    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X51Y115        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.202 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.273    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y115        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.103     1.275    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y115        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.153     1.122    
    SLICE_X51Y115        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.102    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.062ns (38.750%)  route 0.098ns (61.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.974ns (routing 0.311ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.352ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       0.974     1.113    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.152 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.179    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X51Y115        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.202 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.273    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y115        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.103     1.275    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y115        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.153     1.122    
    SLICE_X51Y115        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.102    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.062ns (38.750%)  route 0.098ns (61.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.974ns (routing 0.311ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.352ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       0.974     1.113    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.152 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.179    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X51Y115        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.202 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.273    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y115        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.103     1.275    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y115        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.153     1.122    
    SLICE_X51Y115        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.102    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.062ns (37.126%)  route 0.105ns (62.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.974ns (routing 0.311ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.352ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       0.974     1.113    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.152 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.179    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X51Y115        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.202 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.078     1.280    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y115        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.108     1.280    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X50Y115        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.153     1.127    
    SLICE_X50Y115        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.107    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.062ns (27.074%)  route 0.167ns (72.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.974ns (routing 0.311ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.352ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       0.974     1.113    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.152 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.179    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X51Y115        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.202 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.140     1.342    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X52Y116        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.102     1.274    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X52Y116        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.118     1.156    
    SLICE_X52Y116        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.136    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.062ns (27.074%)  route 0.167ns (72.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.974ns (routing 0.311ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.352ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       0.974     1.113    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.152 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.179    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X51Y115        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.202 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.140     1.342    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X52Y116        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.102     1.274    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X52Y116        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.118     1.156    
    SLICE_X52Y116        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.136    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.062ns (27.074%)  route 0.167ns (72.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.974ns (routing 0.311ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.352ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       0.974     1.113    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y115        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.152 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.179    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X51Y115        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.202 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.140     1.342    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X52Y116        FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15789, routed)       1.102     1.274    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X52Y116        FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.118     1.156    
    SLICE_X52Y116        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.136    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.206    





