Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 09 15:10:01 2017
| Host         : chris running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Cortex_A9_wrapper_timing_summary_routed.rpt -rpx Cortex_A9_wrapper_timing_summary_routed.rpx
| Design       : Cortex_A9_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.656      -39.153                     30                 3068        0.009        0.000                      0                 3068        3.750        0.000                       0                  1296  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.656      -39.153                     30                 3065        0.009        0.000                      0                 3065        3.750        0.000                       0                  1296  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.548        0.000                      0                    3        1.090        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           30  Failing Endpoints,  Worst Slack       -1.656ns,  Total Violation      -39.153ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.656ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__57/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.015ns  (logic 7.405ns (67.228%)  route 3.610ns (32.772%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.652     2.946    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.211     4.613    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/A1
    SLICE_X38Y89         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.149     4.762 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/SP/O
                         net (fo=1, routed)           0.543     5.305    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11_n_0
    SLICE_X39Y91         LUT3 (Prop_lut3_I2_O)        0.124     5.429 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_11/O
                         net (fo=4, routed)           0.568     5.997    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.033 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.035    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.553 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[4]
                         net (fo=2, routed)           0.746    12.299    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_101
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.423 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4/O
                         net (fo=1, routed)           0.000    12.423    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.973 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.973    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.087 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.087    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.421 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__55_i_1/O[1]
                         net (fo=2, routed)           0.540    13.961    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__57/D
    SLICE_X34Y92         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__57/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.479    12.658    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__57/WCLK
    SLICE_X34Y92         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__57/SP/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y92         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.428    12.305    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__57/SP
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                         -13.961    
  -------------------------------------------------------------------
                         slack                                 -1.656    

Slack (VIOLATED) :        -1.620ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__53/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.967ns  (logic 7.270ns (66.291%)  route 3.697ns (33.709%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.652     2.946    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.211     4.613    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/A1
    SLICE_X38Y89         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.149     4.762 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/SP/O
                         net (fo=1, routed)           0.543     5.305    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11_n_0
    SLICE_X39Y91         LUT3 (Prop_lut3_I2_O)        0.124     5.429 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_11/O
                         net (fo=4, routed)           0.568     5.997    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.033 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.035    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.553 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[4]
                         net (fo=2, routed)           0.746    12.299    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_101
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.423 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4/O
                         net (fo=1, routed)           0.000    12.423    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.973 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.973    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.286 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/O[3]
                         net (fo=2, routed)           0.627    13.913    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__53/D
    SLICE_X34Y92         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__53/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.479    12.658    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__53/WCLK
    SLICE_X34Y92         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__53/SP/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y92         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.440    12.293    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__53/SP
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -13.913    
  -------------------------------------------------------------------
                         slack                                 -1.620    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__56/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.009ns  (logic 7.293ns (66.251%)  route 3.715ns (33.749%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.652     2.946    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.211     4.613    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/A1
    SLICE_X38Y89         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.149     4.762 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/SP/O
                         net (fo=1, routed)           0.543     5.305    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11_n_0
    SLICE_X39Y91         LUT3 (Prop_lut3_I2_O)        0.124     5.429 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_11/O
                         net (fo=4, routed)           0.568     5.997    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.033 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.035    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.553 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[4]
                         net (fo=2, routed)           0.746    12.299    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_101
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.423 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4/O
                         net (fo=1, routed)           0.000    12.423    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.973 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.973    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.087 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.087    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.309 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__55_i_1/O[0]
                         net (fo=2, routed)           0.645    13.955    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__56/D
    SLICE_X36Y93         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__56/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.479    12.658    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__56/WCLK
    SLICE_X36Y93         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__56/SP/CLK
                         clock pessimism              0.266    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X36Y93         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.403    12.367    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__56/SP
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.587ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__61/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.966ns  (logic 7.384ns (67.335%)  route 3.582ns (32.665%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.652     2.946    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.211     4.613    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/A1
    SLICE_X38Y89         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.149     4.762 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/SP/O
                         net (fo=1, routed)           0.543     5.305    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11_n_0
    SLICE_X39Y91         LUT3 (Prop_lut3_I2_O)        0.124     5.429 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_11/O
                         net (fo=4, routed)           0.568     5.997    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.033 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.035    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.553 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[4]
                         net (fo=2, routed)           0.746    12.299    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_101
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.423 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4/O
                         net (fo=1, routed)           0.000    12.423    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.973 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.973    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.087 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.087    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.400 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__55_i_1/O[3]
                         net (fo=2, routed)           0.512    13.912    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__61/D
    SLICE_X36Y92         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__61/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.478    12.657    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__61/WCLK
    SLICE_X36Y92         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__61/SP/CLK
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X36Y92         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.440    12.326    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__61/SP
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                         -13.912    
  -------------------------------------------------------------------
                         slack                                 -1.587    

Slack (VIOLATED) :        -1.584ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__59/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.017ns  (logic 7.310ns (66.352%)  route 3.707ns (33.648%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.652     2.946    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.211     4.613    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/A1
    SLICE_X38Y89         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.149     4.762 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/SP/O
                         net (fo=1, routed)           0.543     5.305    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11_n_0
    SLICE_X39Y91         LUT3 (Prop_lut3_I2_O)        0.124     5.429 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_11/O
                         net (fo=4, routed)           0.568     5.997    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.033 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.035    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.553 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[4]
                         net (fo=2, routed)           0.746    12.299    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_101
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.423 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4/O
                         net (fo=1, routed)           0.000    12.423    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.973 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.973    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.087 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.087    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.326 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__55_i_1/O[2]
                         net (fo=2, routed)           0.637    13.963    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__59/D
    SLICE_X36Y92         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__59/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.478    12.657    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__59/WCLK
    SLICE_X36Y92         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__59/SP/CLK
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X36Y92         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.386    12.380    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__59/SP
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -13.963    
  -------------------------------------------------------------------
                         slack                                 -1.584    

Slack (VIOLATED) :        -1.579ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__58/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.974ns  (logic 7.405ns (67.478%)  route 3.569ns (32.522%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.652     2.946    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.211     4.613    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/A1
    SLICE_X38Y89         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.149     4.762 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/SP/O
                         net (fo=1, routed)           0.543     5.305    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11_n_0
    SLICE_X39Y91         LUT3 (Prop_lut3_I2_O)        0.124     5.429 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_11/O
                         net (fo=4, routed)           0.568     5.997    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.033 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.035    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.553 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[4]
                         net (fo=2, routed)           0.746    12.299    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_101
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.423 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4/O
                         net (fo=1, routed)           0.000    12.423    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.973 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.973    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.087 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.087    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.421 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__55_i_1/O[1]
                         net (fo=2, routed)           0.499    13.920    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__58/D
    SLICE_X36Y93         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__58/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.479    12.658    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__58/WCLK
    SLICE_X36Y93         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__58/SP/CLK
                         clock pessimism              0.266    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X36Y93         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.428    12.342    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__58/SP
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                 -1.579    

Slack (VIOLATED) :        -1.542ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__50/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.901ns  (logic 7.291ns (66.885%)  route 3.610ns (33.115%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.652     2.946    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.211     4.613    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/A1
    SLICE_X38Y89         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.149     4.762 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/SP/O
                         net (fo=1, routed)           0.543     5.305    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11_n_0
    SLICE_X39Y91         LUT3 (Prop_lut3_I2_O)        0.124     5.429 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_11/O
                         net (fo=4, routed)           0.568     5.997    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.033 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.035    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.553 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[4]
                         net (fo=2, routed)           0.746    12.299    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_101
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.423 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4/O
                         net (fo=1, routed)           0.000    12.423    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.973 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.973    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.307 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/O[1]
                         net (fo=2, routed)           0.540    13.847    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__50/D
    SLICE_X34Y91         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__50/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.479    12.658    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__50/WCLK
    SLICE_X34Y91         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__50/SP/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y91         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.428    12.305    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__50/SP
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                         -13.847    
  -------------------------------------------------------------------
                         slack                                 -1.542    

Slack (VIOLATED) :        -1.517ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.870ns  (logic 7.179ns (66.048%)  route 3.690ns (33.952%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.652     2.946    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.211     4.613    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/A1
    SLICE_X38Y89         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.149     4.762 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/SP/O
                         net (fo=1, routed)           0.543     5.305    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11_n_0
    SLICE_X39Y91         LUT3 (Prop_lut3_I2_O)        0.124     5.429 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_11/O
                         net (fo=4, routed)           0.568     5.997    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.033 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.035    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.553 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[4]
                         net (fo=2, routed)           0.746    12.299    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_101
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.423 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4/O
                         net (fo=1, routed)           0.000    12.423    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.973 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.973    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.195 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/O[0]
                         net (fo=2, routed)           0.620    13.816    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47/D
    SLICE_X34Y90         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.478    12.657    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47/WCLK
    SLICE_X34Y90         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47/SP/CLK
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X34Y90         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.433    12.299    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47/SP
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                 -1.517    

Slack (VIOLATED) :        -1.488ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__46/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.835ns  (logic 7.118ns (65.697%)  route 3.717ns (34.303%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.652     2.946    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.211     4.613    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/A1
    SLICE_X38Y89         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.149     4.762 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/SP/O
                         net (fo=1, routed)           0.543     5.305    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11_n_0
    SLICE_X39Y91         LUT3 (Prop_lut3_I2_O)        0.124     5.429 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_11/O
                         net (fo=4, routed)           0.568     5.997    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.033 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.035    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.553 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[1]
                         net (fo=2, routed)           0.766    12.319    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_104
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    12.443 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_3/O
                         net (fo=1, routed)           0.000    12.443    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.841 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.841    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__31_i_1_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.154 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/O[3]
                         net (fo=2, routed)           0.627    13.781    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__46/D
    SLICE_X34Y91         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__46/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.479    12.658    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__46/WCLK
    SLICE_X34Y91         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__46/SP/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y91         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.440    12.293    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__46/SP
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                 -1.488    

Slack (VIOLATED) :        -1.475ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__49/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.854ns  (logic 7.291ns (67.176%)  route 3.563ns (32.824%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.652     2.946    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=106, routed)         1.211     4.613    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/A1
    SLICE_X38Y89         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.149     4.762 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/SP/O
                         net (fo=1, routed)           0.543     5.305    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11_n_0
    SLICE_X39Y91         LUT3 (Prop_lut3_I2_O)        0.124     5.429 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in_i_11/O
                         net (fo=4, routed)           0.568     5.997    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_out[6]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    10.033 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.035    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.553 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[4]
                         net (fo=2, routed)           0.746    12.299    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1_n_101
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    12.423 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4/O
                         net (fo=1, routed)           0.000    12.423    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_4_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.973 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.973    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39_i_1_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.307 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47_i_1/O[1]
                         net (fo=2, routed)           0.493    13.800    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__49/D
    SLICE_X34Y90         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__49/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.478    12.657    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__49/WCLK
    SLICE_X34Y90         RAMS32                                       r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__49/SP/CLK
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X34Y90         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.407    12.325    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__49/SP
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                         -13.800    
  -------------------------------------------------------------------
                         slack                                 -1.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.613%)  route 0.239ns (51.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.577     0.913    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[5]/Q
                         net (fo=1, routed)           0.239     1.279    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[5]
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.098     1.377 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[5]_i_1/O
                         net (fo=1, routed)           0.000     1.377    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[5]
    SLICE_X28Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.931     1.297    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.107     1.369    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.563%)  route 0.267ns (65.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.577     0.913    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X31Y97         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.267     1.321    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]_inv_0
    SLICE_X26Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.930     1.296    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_R)         0.009     1.270    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.563%)  route 0.267ns (65.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.577     0.913    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X31Y97         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.267     1.321    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]_inv
    SLICE_X26Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.930     1.296    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_R)         0.009     1.270    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.557     0.893    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y91         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.116     1.150    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X32Y91         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.824     1.190    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X32Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Cortex_A9_i/btns_5bits/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.633%)  route 0.175ns (55.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.639     0.975    Cortex_A9_i/btns_5bits/U0/s_axi_aclk
    SLICE_X44Y102        FDRE                                         r  Cortex_A9_i/btns_5bits/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Cortex_A9_i/btns_5bits/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.175     1.291    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_1[0]
    SLICE_X45Y99         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.825     1.191    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Cortex_A9_i/btns_5bits/U0/bus2ip_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.716%)  route 0.260ns (61.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.557     0.893    Cortex_A9_i/btns_5bits/U0/s_axi_aclk
    SLICE_X42Y98         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/bus2ip_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  Cortex_A9_i/btns_5bits/U0/bus2ip_reset_reg/Q
                         net (fo=57, routed)          0.260     1.316    Cortex_A9_i/btns_5bits/U0/gpio_core_1/bus2ip_reset
    SLICE_X42Y100        FDSE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.911     1.277    Cortex_A9_i/btns_5bits/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y100        FDSE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDSE (Hold_fdse_C_S)         0.009     1.251    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.522%)  route 0.337ns (70.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.577     0.913    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=9, routed)           0.337     1.390    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][18]
    SLICE_X31Y106        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.930     1.296    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y106        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X31Y106        FDRE (Hold_fdre_C_D)         0.060     1.321    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/btns_5bits/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.201%)  route 0.178ns (55.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.639     0.975    Cortex_A9_i/btns_5bits/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[29]/Q
                         net (fo=1, routed)           0.178     1.294    Cortex_A9_i/btns_5bits/U0/ip2bus_data[29]
    SLICE_X46Y99         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.825     1.191    Cortex_A9_i/btns_5bits/U0/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.064     1.220    Cortex_A9_i/btns_5bits/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.839%)  route 0.119ns (48.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.558     0.894    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y96         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.119     1.141    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X32Y95         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.825     1.191    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.057    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.023%)  route 0.172ns (47.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.659     0.995    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.172     1.308    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[11]
    SLICE_X29Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.353 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.353    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[11]_i_1__1_n_0
    SLICE_X29Y99         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.845     1.211    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y101   Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y101   Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y101   Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y101   Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y102   Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y104   Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y102   Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y102   Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y104   Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg[13]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y96    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y94    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y96    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y94    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y96    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__19/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y94    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y94    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__20/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y96    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__21/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y93    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__22/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y91    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__23/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y96    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y94    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y96    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y94    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y96    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y94    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y94    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y96    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y93    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y93    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg_0_15_0_0__24/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.642ns (21.967%)  route 2.281ns (78.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.647     2.941    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y86         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.542     5.001    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X46Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.125 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         0.739     5.864    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/SR[0]
    SLICE_X46Y92         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.477    12.656    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X46Y92         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X46Y92         FDCE (Recov_fdce_C_CLR)     -0.319    12.412    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.642ns (21.967%)  route 2.281ns (78.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.647     2.941    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y86         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.542     5.001    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X46Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.125 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         0.739     5.864    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/SR[0]
    SLICE_X46Y92         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.477    12.656    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X46Y92         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X46Y92         FDCE (Recov_fdce_C_CLR)     -0.319    12.412    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.642ns (21.967%)  route 2.281ns (78.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.647     2.941    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y86         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.542     5.001    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X46Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.125 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         0.739     5.864    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/SR[0]
    SLICE_X46Y92         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        1.477    12.656    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X46Y92         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X46Y92         FDCE (Recov_fdce_C_CLR)     -0.319    12.412    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  6.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.209ns (19.761%)  route 0.849ns (80.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.554     0.890    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y86         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.593     1.646    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X46Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.691 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         0.256     1.947    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/SR[0]
    SLICE_X46Y92         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.823     1.189    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X46Y92         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X46Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.209ns (19.761%)  route 0.849ns (80.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.554     0.890    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y86         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.593     1.646    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X46Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.691 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         0.256     1.947    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/SR[0]
    SLICE_X46Y92         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.823     1.189    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X46Y92         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X46Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.209ns (19.761%)  route 0.849ns (80.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.554     0.890    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y86         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=16, routed)          0.593     1.646    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X46Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.691 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         0.256     1.947    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/SR[0]
    SLICE_X46Y92         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1296, routed)        0.823     1.189    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X46Y92         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X46Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  1.090    





