=====
SETUP
2.381
8.280
10.661
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n135_s0
6.808
7.251
uart_rx_inst/cycle_cnt_0_s0
8.280
=====
SETUP
2.698
7.966
10.665
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n135_s0
6.808
7.251
uart_rx_inst/cycle_cnt_1_s0
7.966
=====
SETUP
2.698
7.966
10.665
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n135_s0
6.808
7.251
uart_rx_inst/cycle_cnt_2_s0
7.966
=====
SETUP
2.698
7.966
10.665
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n135_s0
6.808
7.251
uart_rx_inst/cycle_cnt_3_s0
7.966
=====
SETUP
2.698
7.966
10.665
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n135_s0
6.808
7.251
uart_rx_inst/cycle_cnt_4_s0
7.966
=====
SETUP
2.698
7.966
10.665
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n135_s0
6.808
7.251
uart_rx_inst/cycle_cnt_5_s0
7.966
=====
SETUP
2.698
7.966
10.665
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n135_s0
6.808
7.251
uart_rx_inst/cycle_cnt_6_s0
7.966
=====
SETUP
2.703
7.962
10.665
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n135_s0
6.808
7.251
uart_rx_inst/cycle_cnt_13_s0
7.962
=====
SETUP
2.703
7.962
10.665
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n135_s0
6.808
7.251
uart_rx_inst/cycle_cnt_14_s0
7.962
=====
SETUP
2.703
7.962
10.665
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n135_s0
6.808
7.251
uart_rx_inst/cycle_cnt_15_s0
7.962
=====
SETUP
2.759
7.915
10.674
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n135_s0
6.808
7.251
uart_rx_inst/cycle_cnt_7_s0
7.915
=====
SETUP
2.759
7.915
10.674
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n135_s0
6.808
7.251
uart_rx_inst/cycle_cnt_8_s0
7.915
=====
SETUP
2.759
7.915
10.674
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n135_s0
6.808
7.251
uart_rx_inst/cycle_cnt_9_s0
7.915
=====
SETUP
2.759
7.915
10.674
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n135_s0
6.808
7.251
uart_rx_inst/cycle_cnt_10_s0
7.915
=====
SETUP
2.759
7.915
10.674
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n135_s0
6.808
7.251
uart_rx_inst/cycle_cnt_11_s0
7.915
=====
SETUP
2.759
7.915
10.674
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n135_s0
6.808
7.251
uart_rx_inst/cycle_cnt_12_s0
7.915
=====
SETUP
3.191
7.502
10.693
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n76_s2
6.663
7.159
uart_rx_inst/rx_data_valid_s0
7.502
=====
SETUP
3.264
7.490
10.754
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n76_s2
6.663
7.159
uart_rx_inst/rx_data_1_s0
7.490
=====
SETUP
3.264
7.490
10.754
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n76_s2
6.663
7.159
uart_rx_inst/rx_data_2_s0
7.490
=====
SETUP
3.264
7.490
10.754
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n76_s2
6.663
7.159
uart_rx_inst/rx_data_3_s0
7.490
=====
SETUP
3.264
7.490
10.754
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n76_s2
6.663
7.159
uart_rx_inst/rx_data_4_s0
7.490
=====
SETUP
3.264
7.490
10.754
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n76_s2
6.663
7.159
uart_rx_inst/rx_data_5_s0
7.490
=====
SETUP
3.264
7.490
10.754
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n76_s2
6.663
7.159
uart_rx_inst/rx_data_6_s0
7.490
=====
SETUP
3.264
7.490
10.754
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n76_s2
6.663
7.159
uart_rx_inst/rx_data_7_s0
7.490
=====
SETUP
3.462
7.300
10.763
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_4_s0
1.022
1.389
uart_rx_inst/n25_s6
1.581
2.059
uart_rx_inst/n25_s4
2.216
2.721
uart_rx_inst/next_state_1_s20
3.433
3.831
uart_rx_inst/next_state_0_s12
4.676
4.931
uart_rx_inst/n55_s0
5.787
6.321
uart_rx_inst/n56_s0
6.321
6.369
uart_rx_inst/n57_s0
6.369
6.417
uart_rx_inst/n76_s2
6.663
7.159
uart_rx_inst/rx_data_0_s0
7.300
=====
HOLD
0.362
1.239
0.877
clk_ibuf
0.000
0.675
wait_cnt_21_s1
0.876
1.048
n144_s5
1.056
1.239
wait_cnt_21_s1
1.239
=====
HOLD
0.362
1.225
0.863
clk_ibuf
0.000
0.675
tx_cnt_0_s0
0.862
1.035
n33_s3
1.042
1.225
tx_cnt_0_s0
1.225
=====
HOLD
0.362
1.207
0.844
clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_0_s0
0.843
1.016
uart_tx_inst/n159_s2
1.023
1.207
uart_tx_inst/cycle_cnt_0_s0
1.207
=====
HOLD
0.362
1.228
0.866
clk_ibuf
0.000
0.675
wait_cnt_4_s2
0.864
1.037
n178_s7
1.044
1.228
wait_cnt_4_s2
1.228
=====
HOLD
0.362
1.230
0.868
clk_ibuf
0.000
0.675
wait_cnt_6_s2
0.867
1.039
n174_s7
1.047
1.230
wait_cnt_6_s2
1.230
=====
HOLD
0.362
1.232
0.870
clk_ibuf
0.000
0.675
wait_cnt_5_s1
0.869
1.041
n176_s5
1.049
1.232
wait_cnt_5_s1
1.232
=====
HOLD
0.366
1.243
0.877
clk_ibuf
0.000
0.675
uart_rx_inst/bit_cnt_2_s0
0.876
1.048
uart_rx_inst/n106_s1
1.059
1.243
uart_rx_inst/bit_cnt_2_s0
1.243
=====
HOLD
0.366
1.238
0.872
clk_ibuf
0.000
0.675
uart_rx_inst/state_1_s0
0.871
1.044
uart_rx_inst/next_state_1_s13
1.054
1.238
uart_rx_inst/state_1_s0
1.238
=====
HOLD
0.366
1.231
0.865
clk_ibuf
0.000
0.675
wait_cnt_8_s1
0.864
1.037
n170_s6
1.048
1.231
wait_cnt_8_s1
1.231
=====
HOLD
0.366
1.229
0.863
clk_ibuf
0.000
0.675
wait_cnt_11_s1
0.862
1.035
n164_s5
1.045
1.229
wait_cnt_11_s1
1.229
=====
HOLD
0.366
1.227
0.861
clk_ibuf
0.000
0.675
wait_cnt_18_s1
0.860
1.033
n150_s5
1.043
1.227
wait_cnt_18_s1
1.227
=====
HOLD
0.370
1.246
0.877
clk_ibuf
0.000
0.675
uart_rx_inst/bit_cnt_1_s0
0.876
1.048
uart_rx_inst/n107_s0
1.063
1.246
uart_rx_inst/bit_cnt_1_s0
1.246
=====
HOLD
0.426
1.289
0.863
clk_ibuf
0.000
0.675
wait_cnt_0_s2
0.862
1.035
n186_s7
1.042
1.289
wait_cnt_0_s2
1.289
=====
HOLD
0.426
1.287
0.861
clk_ibuf
0.000
0.675
wait_cnt_17_s1
0.860
1.033
n152_s5
1.040
1.287
wait_cnt_17_s1
1.287
=====
HOLD
0.442
1.303
0.861
clk_ibuf
0.000
0.675
wait_cnt_9_s1
0.860
1.029
n168_s5
1.119
1.303
wait_cnt_9_s1
1.303
=====
HOLD
0.442
1.316
0.875
clk_ibuf
0.000
0.675
wait_cnt_20_s1
0.873
1.043
n146_s5
1.133
1.316
wait_cnt_20_s1
1.316
=====
HOLD
0.448
1.311
0.863
clk_ibuf
0.000
0.675
wait_cnt_7_s1
0.862
1.031
n172_s5
1.127
1.311
wait_cnt_7_s1
1.311
=====
HOLD
0.448
1.290
0.843
clk_ibuf
0.000
0.675
uart_rx_inst/rx_d0_s0
0.841
1.011
uart_rx_inst/rx_d1_s0
1.290
=====
HOLD
0.460
1.334
0.875
clk_ibuf
0.000
0.675
wait_cnt_13_s2
0.873
1.043
n158_s5
1.151
1.334
wait_cnt_14_s1
1.334
=====
HOLD
0.460
1.306
0.846
clk_ibuf
0.000
0.675
wait_cnt_31_s1
0.869
1.039
n124_s5
1.129
1.306
wait_cnt_31_s1
1.306
=====
HOLD
0.466
1.338
0.872
clk_ibuf
0.000
0.675
uart_rx_inst/state_2_s1
0.871
1.040
uart_rx_inst/next_state_2_s14
1.154
1.338
uart_rx_inst/state_2_s1
1.338
=====
HOLD
0.473
1.338
0.865
clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_1_s0
0.869
1.041
n200_s12
1.154
1.338
tx_data_1_s2
1.338
=====
HOLD
0.476
1.319
0.843
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_0_s0
0.841
1.014
uart_rx_inst/n152_s2
1.021
1.319
uart_rx_inst/cycle_cnt_0_s0
1.319
=====
HOLD
0.476
1.351
0.875
clk_ibuf
0.000
0.675
wait_cnt_1_s2
0.873
1.046
n184_s7
1.053
1.351
wait_cnt_1_s2
1.351
=====
HOLD
0.476
1.353
0.877
clk_ibuf
0.000
0.675
wait_cnt_27_s1
0.876
1.048
n132_s5
1.056
1.353
wait_cnt_27_s1
1.353
