
MicroMouse_main2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .backup_flash_run 000c0000  08040000  08040000  00040000  2**0
                  ALLOC
  3 .text         00012108  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       0000063c  0801a108  0801a108  0002a108  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  0801a744  0801a744  000301f8  2**0
                  CONTENTS
  6 .ARM          00000008  0801a744  0801a744  0002a744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  0801a74c  0801a74c  000301f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  0801a74c  0801a74c  0002a74c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  0801a750  0801a750  0002a750  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000001f8  20000000  0801a754  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000cb4  200001f8  0801a94c  000301f8  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000eac  0801a94c  00030eac  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002490d  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00004e38  00000000  00000000  00054b35  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 000016f0  00000000  00000000  00059970  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000014a0  00000000  00000000  0005b060  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00026cbd  00000000  00000000  0005c500  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   00017200  00000000  00000000  000831bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000c9778  00000000  00000000  0009a3bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  00163b35  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000071e0  00000000  00000000  00163bb0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	200001f8 	.word	0x200001f8
 800801c:	00000000 	.word	0x00000000
 8008020:	0801a0f0 	.word	0x0801a0f0

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	200001fc 	.word	0x200001fc
 800803c:	0801a0f0 	.word	0x0801a0f0

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2uiz>:
 8008a18:	004a      	lsls	r2, r1, #1
 8008a1a:	d211      	bcs.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008a20:	d211      	bcs.n	8008a46 <__aeabi_d2uiz+0x2e>
 8008a22:	d50d      	bpl.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008a2c:	d40e      	bmi.n	8008a4c <__aeabi_d2uiz+0x34>
 8008a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008a3a:	fa23 f002 	lsr.w	r0, r3, r2
 8008a3e:	4770      	bx	lr
 8008a40:	f04f 0000 	mov.w	r0, #0
 8008a44:	4770      	bx	lr
 8008a46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a4a:	d102      	bne.n	8008a52 <__aeabi_d2uiz+0x3a>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	4770      	bx	lr
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	4770      	bx	lr

08008a58 <__aeabi_d2f>:
 8008a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a60:	bf24      	itt	cs
 8008a62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a6a:	d90d      	bls.n	8008a88 <__aeabi_d2f+0x30>
 8008a6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a80:	bf08      	it	eq
 8008a82:	f020 0001 	biceq.w	r0, r0, #1
 8008a86:	4770      	bx	lr
 8008a88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a8c:	d121      	bne.n	8008ad2 <__aeabi_d2f+0x7a>
 8008a8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a92:	bfbc      	itt	lt
 8008a94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a98:	4770      	bxlt	lr
 8008a9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008aa2:	f1c2 0218 	rsb	r2, r2, #24
 8008aa6:	f1c2 0c20 	rsb	ip, r2, #32
 8008aaa:	fa10 f30c 	lsls.w	r3, r0, ip
 8008aae:	fa20 f002 	lsr.w	r0, r0, r2
 8008ab2:	bf18      	it	ne
 8008ab4:	f040 0001 	orrne.w	r0, r0, #1
 8008ab8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008abc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008ac0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008ac4:	ea40 000c 	orr.w	r0, r0, ip
 8008ac8:	fa23 f302 	lsr.w	r3, r3, r2
 8008acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ad0:	e7cc      	b.n	8008a6c <__aeabi_d2f+0x14>
 8008ad2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008ad6:	d107      	bne.n	8008ae8 <__aeabi_d2f+0x90>
 8008ad8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008adc:	bf1e      	ittt	ne
 8008ade:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008ae2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008ae6:	4770      	bxne	lr
 8008ae8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008af0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop

08008af8 <__aeabi_uldivmod>:
 8008af8:	b953      	cbnz	r3, 8008b10 <__aeabi_uldivmod+0x18>
 8008afa:	b94a      	cbnz	r2, 8008b10 <__aeabi_uldivmod+0x18>
 8008afc:	2900      	cmp	r1, #0
 8008afe:	bf08      	it	eq
 8008b00:	2800      	cmpeq	r0, #0
 8008b02:	bf1c      	itt	ne
 8008b04:	f04f 31ff 	movne.w	r1, #4294967295
 8008b08:	f04f 30ff 	movne.w	r0, #4294967295
 8008b0c:	f000 b972 	b.w	8008df4 <__aeabi_idiv0>
 8008b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8008b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008b18:	f000 f806 	bl	8008b28 <__udivmoddi4>
 8008b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b24:	b004      	add	sp, #16
 8008b26:	4770      	bx	lr

08008b28 <__udivmoddi4>:
 8008b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b2c:	9e08      	ldr	r6, [sp, #32]
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4688      	mov	r8, r1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d14b      	bne.n	8008bce <__udivmoddi4+0xa6>
 8008b36:	428a      	cmp	r2, r1
 8008b38:	4615      	mov	r5, r2
 8008b3a:	d967      	bls.n	8008c0c <__udivmoddi4+0xe4>
 8008b3c:	fab2 f282 	clz	r2, r2
 8008b40:	b14a      	cbz	r2, 8008b56 <__udivmoddi4+0x2e>
 8008b42:	f1c2 0720 	rsb	r7, r2, #32
 8008b46:	fa01 f302 	lsl.w	r3, r1, r2
 8008b4a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b4e:	4095      	lsls	r5, r2
 8008b50:	ea47 0803 	orr.w	r8, r7, r3
 8008b54:	4094      	lsls	r4, r2
 8008b56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b5a:	0c23      	lsrs	r3, r4, #16
 8008b5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b60:	fa1f fc85 	uxth.w	ip, r5
 8008b64:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b6c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b70:	4299      	cmp	r1, r3
 8008b72:	d909      	bls.n	8008b88 <__udivmoddi4+0x60>
 8008b74:	18eb      	adds	r3, r5, r3
 8008b76:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b7a:	f080 811b 	bcs.w	8008db4 <__udivmoddi4+0x28c>
 8008b7e:	4299      	cmp	r1, r3
 8008b80:	f240 8118 	bls.w	8008db4 <__udivmoddi4+0x28c>
 8008b84:	3f02      	subs	r7, #2
 8008b86:	442b      	add	r3, r5
 8008b88:	1a5b      	subs	r3, r3, r1
 8008b8a:	b2a4      	uxth	r4, r4
 8008b8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b90:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b98:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b9c:	45a4      	cmp	ip, r4
 8008b9e:	d909      	bls.n	8008bb4 <__udivmoddi4+0x8c>
 8008ba0:	192c      	adds	r4, r5, r4
 8008ba2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ba6:	f080 8107 	bcs.w	8008db8 <__udivmoddi4+0x290>
 8008baa:	45a4      	cmp	ip, r4
 8008bac:	f240 8104 	bls.w	8008db8 <__udivmoddi4+0x290>
 8008bb0:	3802      	subs	r0, #2
 8008bb2:	442c      	add	r4, r5
 8008bb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008bb8:	eba4 040c 	sub.w	r4, r4, ip
 8008bbc:	2700      	movs	r7, #0
 8008bbe:	b11e      	cbz	r6, 8008bc8 <__udivmoddi4+0xa0>
 8008bc0:	40d4      	lsrs	r4, r2
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e9c6 4300 	strd	r4, r3, [r6]
 8008bc8:	4639      	mov	r1, r7
 8008bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bce:	428b      	cmp	r3, r1
 8008bd0:	d909      	bls.n	8008be6 <__udivmoddi4+0xbe>
 8008bd2:	2e00      	cmp	r6, #0
 8008bd4:	f000 80eb 	beq.w	8008dae <__udivmoddi4+0x286>
 8008bd8:	2700      	movs	r7, #0
 8008bda:	e9c6 0100 	strd	r0, r1, [r6]
 8008bde:	4638      	mov	r0, r7
 8008be0:	4639      	mov	r1, r7
 8008be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be6:	fab3 f783 	clz	r7, r3
 8008bea:	2f00      	cmp	r7, #0
 8008bec:	d147      	bne.n	8008c7e <__udivmoddi4+0x156>
 8008bee:	428b      	cmp	r3, r1
 8008bf0:	d302      	bcc.n	8008bf8 <__udivmoddi4+0xd0>
 8008bf2:	4282      	cmp	r2, r0
 8008bf4:	f200 80fa 	bhi.w	8008dec <__udivmoddi4+0x2c4>
 8008bf8:	1a84      	subs	r4, r0, r2
 8008bfa:	eb61 0303 	sbc.w	r3, r1, r3
 8008bfe:	2001      	movs	r0, #1
 8008c00:	4698      	mov	r8, r3
 8008c02:	2e00      	cmp	r6, #0
 8008c04:	d0e0      	beq.n	8008bc8 <__udivmoddi4+0xa0>
 8008c06:	e9c6 4800 	strd	r4, r8, [r6]
 8008c0a:	e7dd      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008c0c:	b902      	cbnz	r2, 8008c10 <__udivmoddi4+0xe8>
 8008c0e:	deff      	udf	#255	; 0xff
 8008c10:	fab2 f282 	clz	r2, r2
 8008c14:	2a00      	cmp	r2, #0
 8008c16:	f040 808f 	bne.w	8008d38 <__udivmoddi4+0x210>
 8008c1a:	1b49      	subs	r1, r1, r5
 8008c1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008c20:	fa1f f885 	uxth.w	r8, r5
 8008c24:	2701      	movs	r7, #1
 8008c26:	fbb1 fcfe 	udiv	ip, r1, lr
 8008c2a:	0c23      	lsrs	r3, r4, #16
 8008c2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8008c30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008c34:	fb08 f10c 	mul.w	r1, r8, ip
 8008c38:	4299      	cmp	r1, r3
 8008c3a:	d907      	bls.n	8008c4c <__udivmoddi4+0x124>
 8008c3c:	18eb      	adds	r3, r5, r3
 8008c3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c42:	d202      	bcs.n	8008c4a <__udivmoddi4+0x122>
 8008c44:	4299      	cmp	r1, r3
 8008c46:	f200 80cd 	bhi.w	8008de4 <__udivmoddi4+0x2bc>
 8008c4a:	4684      	mov	ip, r0
 8008c4c:	1a59      	subs	r1, r3, r1
 8008c4e:	b2a3      	uxth	r3, r4
 8008c50:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c54:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c5c:	fb08 f800 	mul.w	r8, r8, r0
 8008c60:	45a0      	cmp	r8, r4
 8008c62:	d907      	bls.n	8008c74 <__udivmoddi4+0x14c>
 8008c64:	192c      	adds	r4, r5, r4
 8008c66:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c6a:	d202      	bcs.n	8008c72 <__udivmoddi4+0x14a>
 8008c6c:	45a0      	cmp	r8, r4
 8008c6e:	f200 80b6 	bhi.w	8008dde <__udivmoddi4+0x2b6>
 8008c72:	4618      	mov	r0, r3
 8008c74:	eba4 0408 	sub.w	r4, r4, r8
 8008c78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c7c:	e79f      	b.n	8008bbe <__udivmoddi4+0x96>
 8008c7e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c82:	40bb      	lsls	r3, r7
 8008c84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c88:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c8c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c90:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c94:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c9c:	4325      	orrs	r5, r4
 8008c9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008ca2:	0c2c      	lsrs	r4, r5, #16
 8008ca4:	fb08 3319 	mls	r3, r8, r9, r3
 8008ca8:	fa1f fa8e 	uxth.w	sl, lr
 8008cac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008cb0:	fb09 f40a 	mul.w	r4, r9, sl
 8008cb4:	429c      	cmp	r4, r3
 8008cb6:	fa02 f207 	lsl.w	r2, r2, r7
 8008cba:	fa00 f107 	lsl.w	r1, r0, r7
 8008cbe:	d90b      	bls.n	8008cd8 <__udivmoddi4+0x1b0>
 8008cc0:	eb1e 0303 	adds.w	r3, lr, r3
 8008cc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8008cc8:	f080 8087 	bcs.w	8008dda <__udivmoddi4+0x2b2>
 8008ccc:	429c      	cmp	r4, r3
 8008cce:	f240 8084 	bls.w	8008dda <__udivmoddi4+0x2b2>
 8008cd2:	f1a9 0902 	sub.w	r9, r9, #2
 8008cd6:	4473      	add	r3, lr
 8008cd8:	1b1b      	subs	r3, r3, r4
 8008cda:	b2ad      	uxth	r5, r5
 8008cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ce4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ce8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cec:	45a2      	cmp	sl, r4
 8008cee:	d908      	bls.n	8008d02 <__udivmoddi4+0x1da>
 8008cf0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf8:	d26b      	bcs.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfa:	45a2      	cmp	sl, r4
 8008cfc:	d969      	bls.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfe:	3802      	subs	r0, #2
 8008d00:	4474      	add	r4, lr
 8008d02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008d06:	fba0 8902 	umull	r8, r9, r0, r2
 8008d0a:	eba4 040a 	sub.w	r4, r4, sl
 8008d0e:	454c      	cmp	r4, r9
 8008d10:	46c2      	mov	sl, r8
 8008d12:	464b      	mov	r3, r9
 8008d14:	d354      	bcc.n	8008dc0 <__udivmoddi4+0x298>
 8008d16:	d051      	beq.n	8008dbc <__udivmoddi4+0x294>
 8008d18:	2e00      	cmp	r6, #0
 8008d1a:	d069      	beq.n	8008df0 <__udivmoddi4+0x2c8>
 8008d1c:	ebb1 050a 	subs.w	r5, r1, sl
 8008d20:	eb64 0403 	sbc.w	r4, r4, r3
 8008d24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008d28:	40fd      	lsrs	r5, r7
 8008d2a:	40fc      	lsrs	r4, r7
 8008d2c:	ea4c 0505 	orr.w	r5, ip, r5
 8008d30:	e9c6 5400 	strd	r5, r4, [r6]
 8008d34:	2700      	movs	r7, #0
 8008d36:	e747      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008d38:	f1c2 0320 	rsb	r3, r2, #32
 8008d3c:	fa20 f703 	lsr.w	r7, r0, r3
 8008d40:	4095      	lsls	r5, r2
 8008d42:	fa01 f002 	lsl.w	r0, r1, r2
 8008d46:	fa21 f303 	lsr.w	r3, r1, r3
 8008d4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d4e:	4338      	orrs	r0, r7
 8008d50:	0c01      	lsrs	r1, r0, #16
 8008d52:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d56:	fa1f f885 	uxth.w	r8, r5
 8008d5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d62:	fb07 f308 	mul.w	r3, r7, r8
 8008d66:	428b      	cmp	r3, r1
 8008d68:	fa04 f402 	lsl.w	r4, r4, r2
 8008d6c:	d907      	bls.n	8008d7e <__udivmoddi4+0x256>
 8008d6e:	1869      	adds	r1, r5, r1
 8008d70:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d74:	d22f      	bcs.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d76:	428b      	cmp	r3, r1
 8008d78:	d92d      	bls.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d7a:	3f02      	subs	r7, #2
 8008d7c:	4429      	add	r1, r5
 8008d7e:	1acb      	subs	r3, r1, r3
 8008d80:	b281      	uxth	r1, r0
 8008d82:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d86:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d8e:	fb00 f308 	mul.w	r3, r0, r8
 8008d92:	428b      	cmp	r3, r1
 8008d94:	d907      	bls.n	8008da6 <__udivmoddi4+0x27e>
 8008d96:	1869      	adds	r1, r5, r1
 8008d98:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d9c:	d217      	bcs.n	8008dce <__udivmoddi4+0x2a6>
 8008d9e:	428b      	cmp	r3, r1
 8008da0:	d915      	bls.n	8008dce <__udivmoddi4+0x2a6>
 8008da2:	3802      	subs	r0, #2
 8008da4:	4429      	add	r1, r5
 8008da6:	1ac9      	subs	r1, r1, r3
 8008da8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008dac:	e73b      	b.n	8008c26 <__udivmoddi4+0xfe>
 8008dae:	4637      	mov	r7, r6
 8008db0:	4630      	mov	r0, r6
 8008db2:	e709      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008db4:	4607      	mov	r7, r0
 8008db6:	e6e7      	b.n	8008b88 <__udivmoddi4+0x60>
 8008db8:	4618      	mov	r0, r3
 8008dba:	e6fb      	b.n	8008bb4 <__udivmoddi4+0x8c>
 8008dbc:	4541      	cmp	r1, r8
 8008dbe:	d2ab      	bcs.n	8008d18 <__udivmoddi4+0x1f0>
 8008dc0:	ebb8 0a02 	subs.w	sl, r8, r2
 8008dc4:	eb69 020e 	sbc.w	r2, r9, lr
 8008dc8:	3801      	subs	r0, #1
 8008dca:	4613      	mov	r3, r2
 8008dcc:	e7a4      	b.n	8008d18 <__udivmoddi4+0x1f0>
 8008dce:	4660      	mov	r0, ip
 8008dd0:	e7e9      	b.n	8008da6 <__udivmoddi4+0x27e>
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	e795      	b.n	8008d02 <__udivmoddi4+0x1da>
 8008dd6:	4667      	mov	r7, ip
 8008dd8:	e7d1      	b.n	8008d7e <__udivmoddi4+0x256>
 8008dda:	4681      	mov	r9, r0
 8008ddc:	e77c      	b.n	8008cd8 <__udivmoddi4+0x1b0>
 8008dde:	3802      	subs	r0, #2
 8008de0:	442c      	add	r4, r5
 8008de2:	e747      	b.n	8008c74 <__udivmoddi4+0x14c>
 8008de4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008de8:	442b      	add	r3, r5
 8008dea:	e72f      	b.n	8008c4c <__udivmoddi4+0x124>
 8008dec:	4638      	mov	r0, r7
 8008dee:	e708      	b.n	8008c02 <__udivmoddi4+0xda>
 8008df0:	4637      	mov	r7, r6
 8008df2:	e6e9      	b.n	8008bc8 <__udivmoddi4+0xa0>

08008df4 <__aeabi_idiv0>:
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop

08008df8 <InitPosition>:
//
//
//
//}
void InitPosition()
{
 8008df8:	b480      	push	{r7}
 8008dfa:	af00      	add	r7, sp, #0
	Pos.X = 0;
 8008dfc:	4b0b      	ldr	r3, [pc, #44]	; (8008e2c <InitPosition+0x34>)
 8008dfe:	2200      	movs	r2, #0
 8008e00:	701a      	strb	r2, [r3, #0]
	Pos.Y = 0;
 8008e02:	4b0a      	ldr	r3, [pc, #40]	; (8008e2c <InitPosition+0x34>)
 8008e04:	2200      	movs	r2, #0
 8008e06:	705a      	strb	r2, [r3, #1]
	Pos.Car = north;
 8008e08:	4b08      	ldr	r3, [pc, #32]	; (8008e2c <InitPosition+0x34>)
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	70da      	strb	r2, [r3, #3]
	Pos.Dir = front;
 8008e0e:	4b07      	ldr	r3, [pc, #28]	; (8008e2c <InitPosition+0x34>)
 8008e10:	2200      	movs	r2, #0
 8008e12:	709a      	strb	r2, [r3, #2]
	Pos.Act = Wait;
 8008e14:	4b05      	ldr	r3, [pc, #20]	; (8008e2c <InitPosition+0x34>)
 8008e16:	2204      	movs	r2, #4
 8008e18:	711a      	strb	r2, [r3, #4]
	Pos.WallSaf = wall_warn;//
 8008e1a:	4b04      	ldr	r3, [pc, #16]	; (8008e2c <InitPosition+0x34>)
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	715a      	strb	r2, [r3, #5]

}
 8008e20:	bf00      	nop
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	20000000 	.word	0x20000000

08008e30 <GetWallCtrlDirection>:

int GetWallCtrlDirection()
{
 8008e30:	b480      	push	{r7}
 8008e32:	af00      	add	r7, sp, #0

	switch(Pos.Car)
 8008e34:	4b9a      	ldr	r3, [pc, #616]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e36:	78db      	ldrb	r3, [r3, #3]
 8008e38:	2b03      	cmp	r3, #3
 8008e3a:	f200 812b 	bhi.w	8009094 <GetWallCtrlDirection+0x264>
 8008e3e:	a201      	add	r2, pc, #4	; (adr r2, 8008e44 <GetWallCtrlDirection+0x14>)
 8008e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e44:	08008e55 	.word	0x08008e55
 8008e48:	08008ee5 	.word	0x08008ee5
 8008e4c:	08008f75 	.word	0x08008f75
 8008e50:	08009005 	.word	0x08009005
	{
	case north:
		if(Wall[Pos.X][Pos.Y].east == wall && Wall[Pos.X][Pos.Y].west == wall)
 8008e54:	4b92      	ldr	r3, [pc, #584]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	4618      	mov	r0, r3
 8008e5a:	4b91      	ldr	r3, [pc, #580]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e5c:	785b      	ldrb	r3, [r3, #1]
 8008e5e:	4619      	mov	r1, r3
 8008e60:	4a90      	ldr	r2, [pc, #576]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008e62:	0103      	lsls	r3, r0, #4
 8008e64:	440b      	add	r3, r1
 8008e66:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008e6a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008e6e:	b2db      	uxtb	r3, r3
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d111      	bne.n	8008e98 <GetWallCtrlDirection+0x68>
 8008e74:	4b8a      	ldr	r3, [pc, #552]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e76:	781b      	ldrb	r3, [r3, #0]
 8008e78:	4618      	mov	r0, r3
 8008e7a:	4b89      	ldr	r3, [pc, #548]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e7c:	785b      	ldrb	r3, [r3, #1]
 8008e7e:	4619      	mov	r1, r3
 8008e80:	4a88      	ldr	r2, [pc, #544]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008e82:	0103      	lsls	r3, r0, #4
 8008e84:	440b      	add	r3, r1
 8008e86:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008e8a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008e8e:	b2db      	uxtb	r3, r3
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	d101      	bne.n	8008e98 <GetWallCtrlDirection+0x68>
		{
			return D_WALL_PID;
 8008e94:	2301      	movs	r3, #1
 8008e96:	e0fe      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall)
 8008e98:	4b81      	ldr	r3, [pc, #516]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e9a:	781b      	ldrb	r3, [r3, #0]
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	4b80      	ldr	r3, [pc, #512]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008ea0:	785b      	ldrb	r3, [r3, #1]
 8008ea2:	4619      	mov	r1, r3
 8008ea4:	4a7f      	ldr	r2, [pc, #508]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008ea6:	0103      	lsls	r3, r0, #4
 8008ea8:	440b      	add	r3, r1
 8008eaa:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008eae:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	2b01      	cmp	r3, #1
 8008eb6:	d101      	bne.n	8008ebc <GetWallCtrlDirection+0x8c>
		{
			return R_WALL_PID;
 8008eb8:	2303      	movs	r3, #3
 8008eba:	e0ec      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].west == wall)
 8008ebc:	4b78      	ldr	r3, [pc, #480]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008ebe:	781b      	ldrb	r3, [r3, #0]
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	4b77      	ldr	r3, [pc, #476]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008ec4:	785b      	ldrb	r3, [r3, #1]
 8008ec6:	4619      	mov	r1, r3
 8008ec8:	4a76      	ldr	r2, [pc, #472]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008eca:	0103      	lsls	r3, r0, #4
 8008ecc:	440b      	add	r3, r1
 8008ece:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008ed2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d101      	bne.n	8008ee0 <GetWallCtrlDirection+0xb0>
		{
			return L_WALL_PID;
 8008edc:	2302      	movs	r3, #2
 8008ede:	e0da      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else
		{
			return N_WALL_PID;
 8008ee0:	2306      	movs	r3, #6
 8008ee2:	e0d8      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		break;

	case east:
		if(Wall[Pos.X][Pos.Y].north == wall && Wall[Pos.X][Pos.Y].south == wall)//south)
 8008ee4:	4b6e      	ldr	r3, [pc, #440]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008ee6:	781b      	ldrb	r3, [r3, #0]
 8008ee8:	4618      	mov	r0, r3
 8008eea:	4b6d      	ldr	r3, [pc, #436]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008eec:	785b      	ldrb	r3, [r3, #1]
 8008eee:	4619      	mov	r1, r3
 8008ef0:	4a6c      	ldr	r2, [pc, #432]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008ef2:	0103      	lsls	r3, r0, #4
 8008ef4:	440b      	add	r3, r1
 8008ef6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008efa:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008efe:	b2db      	uxtb	r3, r3
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d111      	bne.n	8008f28 <GetWallCtrlDirection+0xf8>
 8008f04:	4b66      	ldr	r3, [pc, #408]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f06:	781b      	ldrb	r3, [r3, #0]
 8008f08:	4618      	mov	r0, r3
 8008f0a:	4b65      	ldr	r3, [pc, #404]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f0c:	785b      	ldrb	r3, [r3, #1]
 8008f0e:	4619      	mov	r1, r3
 8008f10:	4a64      	ldr	r2, [pc, #400]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008f12:	0103      	lsls	r3, r0, #4
 8008f14:	440b      	add	r3, r1
 8008f16:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f1a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008f1e:	b2db      	uxtb	r3, r3
 8008f20:	2b01      	cmp	r3, #1
 8008f22:	d101      	bne.n	8008f28 <GetWallCtrlDirection+0xf8>
		{
			return D_WALL_PID;
 8008f24:	2301      	movs	r3, #1
 8008f26:	e0b6      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].north == wall)
 8008f28:	4b5d      	ldr	r3, [pc, #372]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f2a:	781b      	ldrb	r3, [r3, #0]
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	4b5c      	ldr	r3, [pc, #368]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f30:	785b      	ldrb	r3, [r3, #1]
 8008f32:	4619      	mov	r1, r3
 8008f34:	4a5b      	ldr	r2, [pc, #364]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008f36:	0103      	lsls	r3, r0, #4
 8008f38:	440b      	add	r3, r1
 8008f3a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f3e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008f42:	b2db      	uxtb	r3, r3
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d101      	bne.n	8008f4c <GetWallCtrlDirection+0x11c>
		{
			return L_WALL_PID;
 8008f48:	2302      	movs	r3, #2
 8008f4a:	e0a4      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].south == wall)
 8008f4c:	4b54      	ldr	r3, [pc, #336]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f4e:	781b      	ldrb	r3, [r3, #0]
 8008f50:	4618      	mov	r0, r3
 8008f52:	4b53      	ldr	r3, [pc, #332]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f54:	785b      	ldrb	r3, [r3, #1]
 8008f56:	4619      	mov	r1, r3
 8008f58:	4a52      	ldr	r2, [pc, #328]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008f5a:	0103      	lsls	r3, r0, #4
 8008f5c:	440b      	add	r3, r1
 8008f5e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f62:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008f66:	b2db      	uxtb	r3, r3
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d101      	bne.n	8008f70 <GetWallCtrlDirection+0x140>
		{
			return R_WALL_PID;
 8008f6c:	2303      	movs	r3, #3
 8008f6e:	e092      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else
		{
			return N_WALL_PID;
 8008f70:	2306      	movs	r3, #6
 8008f72:	e090      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		break;
	case south:
		if(Wall[Pos.X][Pos.Y].east == wall && Wall[Pos.X][Pos.Y].west == wall)
 8008f74:	4b4a      	ldr	r3, [pc, #296]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f76:	781b      	ldrb	r3, [r3, #0]
 8008f78:	4618      	mov	r0, r3
 8008f7a:	4b49      	ldr	r3, [pc, #292]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f7c:	785b      	ldrb	r3, [r3, #1]
 8008f7e:	4619      	mov	r1, r3
 8008f80:	4a48      	ldr	r2, [pc, #288]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008f82:	0103      	lsls	r3, r0, #4
 8008f84:	440b      	add	r3, r1
 8008f86:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f8a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008f8e:	b2db      	uxtb	r3, r3
 8008f90:	2b01      	cmp	r3, #1
 8008f92:	d111      	bne.n	8008fb8 <GetWallCtrlDirection+0x188>
 8008f94:	4b42      	ldr	r3, [pc, #264]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	4618      	mov	r0, r3
 8008f9a:	4b41      	ldr	r3, [pc, #260]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f9c:	785b      	ldrb	r3, [r3, #1]
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	4a40      	ldr	r2, [pc, #256]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008fa2:	0103      	lsls	r3, r0, #4
 8008fa4:	440b      	add	r3, r1
 8008fa6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008faa:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008fae:	b2db      	uxtb	r3, r3
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d101      	bne.n	8008fb8 <GetWallCtrlDirection+0x188>
		{
			return D_WALL_PID;
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	e06e      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall)
 8008fb8:	4b39      	ldr	r3, [pc, #228]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008fba:	781b      	ldrb	r3, [r3, #0]
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	4b38      	ldr	r3, [pc, #224]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008fc0:	785b      	ldrb	r3, [r3, #1]
 8008fc2:	4619      	mov	r1, r3
 8008fc4:	4a37      	ldr	r2, [pc, #220]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008fc6:	0103      	lsls	r3, r0, #4
 8008fc8:	440b      	add	r3, r1
 8008fca:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008fce:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008fd2:	b2db      	uxtb	r3, r3
 8008fd4:	2b01      	cmp	r3, #1
 8008fd6:	d101      	bne.n	8008fdc <GetWallCtrlDirection+0x1ac>
		{
			return L_WALL_PID;
 8008fd8:	2302      	movs	r3, #2
 8008fda:	e05c      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].west == wall)
 8008fdc:	4b30      	ldr	r3, [pc, #192]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008fde:	781b      	ldrb	r3, [r3, #0]
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	4b2f      	ldr	r3, [pc, #188]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008fe4:	785b      	ldrb	r3, [r3, #1]
 8008fe6:	4619      	mov	r1, r3
 8008fe8:	4a2e      	ldr	r2, [pc, #184]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008fea:	0103      	lsls	r3, r0, #4
 8008fec:	440b      	add	r3, r1
 8008fee:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008ff2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008ff6:	b2db      	uxtb	r3, r3
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d101      	bne.n	8009000 <GetWallCtrlDirection+0x1d0>
		{
			return R_WALL_PID;
 8008ffc:	2303      	movs	r3, #3
 8008ffe:	e04a      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else
		{
			return N_WALL_PID;
 8009000:	2306      	movs	r3, #6
 8009002:	e048      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		break;
	case west:

		if ( Wall[Pos.X][Pos.Y].north == wall && Wall[Pos.X][Pos.Y].south == wall)//.west == south )
 8009004:	4b26      	ldr	r3, [pc, #152]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8009006:	781b      	ldrb	r3, [r3, #0]
 8009008:	4618      	mov	r0, r3
 800900a:	4b25      	ldr	r3, [pc, #148]	; (80090a0 <GetWallCtrlDirection+0x270>)
 800900c:	785b      	ldrb	r3, [r3, #1]
 800900e:	4619      	mov	r1, r3
 8009010:	4a24      	ldr	r2, [pc, #144]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8009012:	0103      	lsls	r3, r0, #4
 8009014:	440b      	add	r3, r1
 8009016:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800901a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800901e:	b2db      	uxtb	r3, r3
 8009020:	2b01      	cmp	r3, #1
 8009022:	d111      	bne.n	8009048 <GetWallCtrlDirection+0x218>
 8009024:	4b1e      	ldr	r3, [pc, #120]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8009026:	781b      	ldrb	r3, [r3, #0]
 8009028:	4618      	mov	r0, r3
 800902a:	4b1d      	ldr	r3, [pc, #116]	; (80090a0 <GetWallCtrlDirection+0x270>)
 800902c:	785b      	ldrb	r3, [r3, #1]
 800902e:	4619      	mov	r1, r3
 8009030:	4a1c      	ldr	r2, [pc, #112]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8009032:	0103      	lsls	r3, r0, #4
 8009034:	440b      	add	r3, r1
 8009036:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800903a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800903e:	b2db      	uxtb	r3, r3
 8009040:	2b01      	cmp	r3, #1
 8009042:	d101      	bne.n	8009048 <GetWallCtrlDirection+0x218>
		{
			return D_WALL_PID;
 8009044:	2301      	movs	r3, #1
 8009046:	e026      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if ( Wall[Pos.X][Pos.Y].north == wall )
 8009048:	4b15      	ldr	r3, [pc, #84]	; (80090a0 <GetWallCtrlDirection+0x270>)
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	4618      	mov	r0, r3
 800904e:	4b14      	ldr	r3, [pc, #80]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8009050:	785b      	ldrb	r3, [r3, #1]
 8009052:	4619      	mov	r1, r3
 8009054:	4a13      	ldr	r2, [pc, #76]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8009056:	0103      	lsls	r3, r0, #4
 8009058:	440b      	add	r3, r1
 800905a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800905e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8009062:	b2db      	uxtb	r3, r3
 8009064:	2b01      	cmp	r3, #1
 8009066:	d101      	bne.n	800906c <GetWallCtrlDirection+0x23c>
		{
			return R_WALL_PID;
 8009068:	2303      	movs	r3, #3
 800906a:	e014      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if ( Wall[Pos.X][Pos.Y].south == wall )
 800906c:	4b0c      	ldr	r3, [pc, #48]	; (80090a0 <GetWallCtrlDirection+0x270>)
 800906e:	781b      	ldrb	r3, [r3, #0]
 8009070:	4618      	mov	r0, r3
 8009072:	4b0b      	ldr	r3, [pc, #44]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8009074:	785b      	ldrb	r3, [r3, #1]
 8009076:	4619      	mov	r1, r3
 8009078:	4a0a      	ldr	r2, [pc, #40]	; (80090a4 <GetWallCtrlDirection+0x274>)
 800907a:	0103      	lsls	r3, r0, #4
 800907c:	440b      	add	r3, r1
 800907e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8009082:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8009086:	b2db      	uxtb	r3, r3
 8009088:	2b01      	cmp	r3, #1
 800908a:	d101      	bne.n	8009090 <GetWallCtrlDirection+0x260>
		{
			return L_WALL_PID;
 800908c:	2302      	movs	r3, #2
 800908e:	e002      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else
		{
			return N_WALL_PID;
 8009090:	2306      	movs	r3, #6
 8009092:	e000      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		break;

	default:
		//
		return N_WALL_PID;
 8009094:	2306      	movs	r3, #6
		break;
	}

}
 8009096:	4618      	mov	r0, r3
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr
 80090a0:	20000000 	.word	0x20000000
 80090a4:	20000994 	.word	0x20000994

080090a8 <ChangeCardinal>:

void ChangeCardinal()
{
 80090a8:	b480      	push	{r7}
 80090aa:	af00      	add	r7, sp, #0
	switch(Pos.Dir)
 80090ac:	4b11      	ldr	r3, [pc, #68]	; (80090f4 <ChangeCardinal+0x4c>)
 80090ae:	789b      	ldrb	r3, [r3, #2]
 80090b0:	2b02      	cmp	r3, #2
 80090b2:	d012      	beq.n	80090da <ChangeCardinal+0x32>
 80090b4:	2b03      	cmp	r3, #3
 80090b6:	d009      	beq.n	80090cc <ChangeCardinal+0x24>
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d000      	beq.n	80090be <ChangeCardinal+0x16>
		break;
	case back:
		Pos.Car += 2;
		break;
	default:
		break;
 80090bc:	e014      	b.n	80090e8 <ChangeCardinal+0x40>
		Pos.Car ++;
 80090be:	4b0d      	ldr	r3, [pc, #52]	; (80090f4 <ChangeCardinal+0x4c>)
 80090c0:	78db      	ldrb	r3, [r3, #3]
 80090c2:	3301      	adds	r3, #1
 80090c4:	b2da      	uxtb	r2, r3
 80090c6:	4b0b      	ldr	r3, [pc, #44]	; (80090f4 <ChangeCardinal+0x4c>)
 80090c8:	70da      	strb	r2, [r3, #3]
		break;
 80090ca:	e00d      	b.n	80090e8 <ChangeCardinal+0x40>
		Pos.Car --;
 80090cc:	4b09      	ldr	r3, [pc, #36]	; (80090f4 <ChangeCardinal+0x4c>)
 80090ce:	78db      	ldrb	r3, [r3, #3]
 80090d0:	3b01      	subs	r3, #1
 80090d2:	b2da      	uxtb	r2, r3
 80090d4:	4b07      	ldr	r3, [pc, #28]	; (80090f4 <ChangeCardinal+0x4c>)
 80090d6:	70da      	strb	r2, [r3, #3]
		break;
 80090d8:	e006      	b.n	80090e8 <ChangeCardinal+0x40>
		Pos.Car += 2;
 80090da:	4b06      	ldr	r3, [pc, #24]	; (80090f4 <ChangeCardinal+0x4c>)
 80090dc:	78db      	ldrb	r3, [r3, #3]
 80090de:	3302      	adds	r3, #2
 80090e0:	b2da      	uxtb	r2, r3
 80090e2:	4b04      	ldr	r3, [pc, #16]	; (80090f4 <ChangeCardinal+0x4c>)
 80090e4:	70da      	strb	r2, [r3, #3]
		break;
 80090e6:	bf00      	nop
	}

}
 80090e8:	bf00      	nop
 80090ea:	46bd      	mov	sp, r7
 80090ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f0:	4770      	bx	lr
 80090f2:	bf00      	nop
 80090f4:	20000000 	.word	0x20000000

080090f8 <WallSafe>:
	Pos.Car = car;
	Pos.Dir = dir;
	Pos.WallSaf = safe_or_warn;
}
void WallSafe()
{
 80090f8:	b480      	push	{r7}
 80090fa:	af00      	add	r7, sp, #0
	Pos.WallSaf = wall_safe;
 80090fc:	4b03      	ldr	r3, [pc, #12]	; (800910c <WallSafe+0x14>)
 80090fe:	2200      	movs	r2, #0
 8009100:	715a      	strb	r2, [r3, #5]
}
 8009102:	bf00      	nop
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr
 800910c:	20000000 	.word	0x20000000

08009110 <WallWarn>:
void WallWarn()
{
 8009110:	b480      	push	{r7}
 8009112:	af00      	add	r7, sp, #0
	Pos.WallSaf = wall_warn;
 8009114:	4b03      	ldr	r3, [pc, #12]	; (8009124 <WallWarn+0x14>)
 8009116:	2201      	movs	r2, #1
 8009118:	715a      	strb	r2, [r3, #5]
}
 800911a:	bf00      	nop
 800911c:	46bd      	mov	sp, r7
 800911e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009122:	4770      	bx	lr
 8009124:	20000000 	.word	0x20000000

08009128 <ControlWall>:
void ControlWall()
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b082      	sub	sp, #8
 800912c:	af00      	add	r7, sp, #0
	//
		//
	//

	//
	int wall_ctrl_dir = GetWallCtrlDirection();	//
 800912e:	f7ff fe7f 	bl	8008e30 <GetWallCtrlDirection>
 8009132:	6078      	str	r0, [r7, #4]
	//flag

	//PIDChangeFlagStraight(N_WALL_PID);//flag
	PIDChangeFlag(L_WALL_PID, 0);
 8009134:	2100      	movs	r1, #0
 8009136:	2002      	movs	r0, #2
 8009138:	f006 fc76 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800913c:	2100      	movs	r1, #0
 800913e:	2003      	movs	r0, #3
 8009140:	f006 fc72 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 8009144:	2100      	movs	r1, #0
 8009146:	2001      	movs	r0, #1
 8009148:	f006 fc6e 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag( A_VELO_PID, 0);
 800914c:	2100      	movs	r1, #0
 800914e:	2000      	movs	r0, #0
 8009150:	f006 fc6a 	bl	800fa28 <PIDChangeFlag>
	//

	//

	//
	if(Pos.Dir == front)		//straightwait
 8009154:	4b7c      	ldr	r3, [pc, #496]	; (8009348 <ControlWall+0x220>)
 8009156:	789b      	ldrb	r3, [r3, #2]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d13f      	bne.n	80091dc <ControlWall+0xb4>
	{
		switch(Pos.Act)
 800915c:	4b7a      	ldr	r3, [pc, #488]	; (8009348 <ControlWall+0x220>)
 800915e:	791b      	ldrb	r3, [r3, #4]
 8009160:	2b05      	cmp	r3, #5
 8009162:	f200 80ec 	bhi.w	800933e <ControlWall+0x216>
 8009166:	a201      	add	r2, pc, #4	; (adr r2, 800916c <ControlWall+0x44>)
 8009168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800916c:	08009185 	.word	0x08009185
 8009170:	0800933f 	.word	0x0800933f
 8009174:	0800933f 	.word	0x0800933f
 8009178:	0800933f 	.word	0x0800933f
 800917c:	0800933f 	.word	0x0800933f
 8009180:	0800918f 	.word	0x0800918f
		{
		case accel:
			PIDChangeFlag( A_VELO_PID , 1);
 8009184:	2101      	movs	r1, #1
 8009186:	2000      	movs	r0, #0
 8009188:	f006 fc4e 	bl	800fa28 <PIDChangeFlag>
			//
			break;
 800918c:	e0d8      	b.n	8009340 <ControlWall+0x218>
		case decel:
			//
			break;
		case straight:
			//3/3
			if( (wall_ctrl_dir != N_WALL_PID)  && (AddVelocity == 0) )	//
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2b06      	cmp	r3, #6
 8009192:	d01d      	beq.n	80091d0 <ControlWall+0xa8>
 8009194:	4b6d      	ldr	r3, [pc, #436]	; (800934c <ControlWall+0x224>)
 8009196:	edd3 7a00 	vldr	s15, [r3]
 800919a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800919e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091a2:	d115      	bne.n	80091d0 <ControlWall+0xa8>
			{
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 80091a4:	4b68      	ldr	r3, [pc, #416]	; (8009348 <ControlWall+0x220>)
 80091a6:	795b      	ldrb	r3, [r3, #5]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d108      	bne.n	80091be <ControlWall+0x96>
				{
					PIDChangeFlag(wall_ctrl_dir, 1);
 80091ac:	2101      	movs	r1, #1
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f006 fc3a 	bl	800fa28 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 80091b4:	2100      	movs	r1, #0
 80091b6:	2000      	movs	r0, #0
 80091b8:	f006 fc36 	bl	800fa28 <PIDChangeFlag>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 80091bc:	e00d      	b.n	80091da <ControlWall+0xb2>
				}
				else
				{
					PIDChangeFlag(wall_ctrl_dir, 0);
 80091be:	2100      	movs	r1, #0
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f006 fc31 	bl	800fa28 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 80091c6:	2101      	movs	r1, #1
 80091c8:	2000      	movs	r0, #0
 80091ca:	f006 fc2d 	bl	800fa28 <PIDChangeFlag>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 80091ce:	e004      	b.n	80091da <ControlWall+0xb2>
				}
			}
			else
			{
				PIDChangeFlag( A_VELO_PID , 1);
 80091d0:	2101      	movs	r1, #1
 80091d2:	2000      	movs	r0, #0
 80091d4:	f006 fc28 	bl	800fa28 <PIDChangeFlag>
			}
			break;
 80091d8:	e0b2      	b.n	8009340 <ControlWall+0x218>
 80091da:	e0b1      	b.n	8009340 <ControlWall+0x218>
		//NU?
		//Actstraight


	}
	else if(Pos.Dir == left)	//
 80091dc:	4b5a      	ldr	r3, [pc, #360]	; (8009348 <ControlWall+0x220>)
 80091de:	789b      	ldrb	r3, [r3, #2]
 80091e0:	2b03      	cmp	r3, #3
 80091e2:	d140      	bne.n	8009266 <ControlWall+0x13e>
	{
		if(Pos.Act == slalom)
 80091e4:	4b58      	ldr	r3, [pc, #352]	; (8009348 <ControlWall+0x220>)
 80091e6:	791b      	ldrb	r3, [r3, #4]
 80091e8:	2b02      	cmp	r3, #2
 80091ea:	d108      	bne.n	80091fe <ControlWall+0xd6>
		{
//			PIDChangeFlag(L_WALL_PID, 0);
//			PIDChangeFlag(R_WALL_PID, 0);
//			PIDChangeFlag(D_WALL_PID, 0);
//			PIDChangeFlag( A_VELO_PID, 0);
			TargetAngularV = 0;
 80091ec:	4b58      	ldr	r3, [pc, #352]	; (8009350 <ControlWall+0x228>)
 80091ee:	f04f 0200 	mov.w	r2, #0
 80091f2:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 80091f4:	4b57      	ldr	r3, [pc, #348]	; (8009354 <ControlWall+0x22c>)
 80091f6:	f04f 0200 	mov.w	r2, #0
 80091fa:	601a      	str	r2, [r3, #0]





}
 80091fc:	e0a0      	b.n	8009340 <ControlWall+0x218>
		else if(Pos.Act == decel)	//
 80091fe:	4b52      	ldr	r3, [pc, #328]	; (8009348 <ControlWall+0x220>)
 8009200:	791b      	ldrb	r3, [r3, #4]
 8009202:	2b01      	cmp	r3, #1
 8009204:	d11d      	bne.n	8009242 <ControlWall+0x11a>
			if( wall_ctrl_dir != N_WALL_PID )	//
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2b06      	cmp	r3, #6
 800920a:	d015      	beq.n	8009238 <ControlWall+0x110>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 800920c:	4b4e      	ldr	r3, [pc, #312]	; (8009348 <ControlWall+0x220>)
 800920e:	795b      	ldrb	r3, [r3, #5]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d108      	bne.n	8009226 <ControlWall+0xfe>
					PIDChangeFlag(wall_ctrl_dir, 1);
 8009214:	2101      	movs	r1, #1
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f006 fc06 	bl	800fa28 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 800921c:	2100      	movs	r1, #0
 800921e:	2000      	movs	r0, #0
 8009220:	f006 fc02 	bl	800fa28 <PIDChangeFlag>
}
 8009224:	e08c      	b.n	8009340 <ControlWall+0x218>
					PIDChangeFlag(wall_ctrl_dir, 0);
 8009226:	2100      	movs	r1, #0
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f006 fbfd 	bl	800fa28 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 800922e:	2101      	movs	r1, #1
 8009230:	2000      	movs	r0, #0
 8009232:	f006 fbf9 	bl	800fa28 <PIDChangeFlag>
}
 8009236:	e083      	b.n	8009340 <ControlWall+0x218>
				PIDChangeFlag( A_VELO_PID , 1);
 8009238:	2101      	movs	r1, #1
 800923a:	2000      	movs	r0, #0
 800923c:	f006 fbf4 	bl	800fa28 <PIDChangeFlag>
}
 8009240:	e07e      	b.n	8009340 <ControlWall+0x218>
		else if(Pos.Act == accel)
 8009242:	4b41      	ldr	r3, [pc, #260]	; (8009348 <ControlWall+0x220>)
 8009244:	791b      	ldrb	r3, [r3, #4]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d104      	bne.n	8009254 <ControlWall+0x12c>
			PIDChangeFlag( A_VELO_PID , 1);
 800924a:	2101      	movs	r1, #1
 800924c:	2000      	movs	r0, #0
 800924e:	f006 fbeb 	bl	800fa28 <PIDChangeFlag>
}
 8009252:	e075      	b.n	8009340 <ControlWall+0x218>
		else if(Pos.Act == rotate)
 8009254:	4b3c      	ldr	r3, [pc, #240]	; (8009348 <ControlWall+0x220>)
 8009256:	791b      	ldrb	r3, [r3, #4]
 8009258:	2b03      	cmp	r3, #3
 800925a:	d171      	bne.n	8009340 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 0);
 800925c:	2100      	movs	r1, #0
 800925e:	2000      	movs	r0, #0
 8009260:	f006 fbe2 	bl	800fa28 <PIDChangeFlag>
}
 8009264:	e06c      	b.n	8009340 <ControlWall+0x218>
	else if(Pos.Dir == right)
 8009266:	4b38      	ldr	r3, [pc, #224]	; (8009348 <ControlWall+0x220>)
 8009268:	789b      	ldrb	r3, [r3, #2]
 800926a:	2b01      	cmp	r3, #1
 800926c:	d140      	bne.n	80092f0 <ControlWall+0x1c8>
		if(Pos.Act == slalom)
 800926e:	4b36      	ldr	r3, [pc, #216]	; (8009348 <ControlWall+0x220>)
 8009270:	791b      	ldrb	r3, [r3, #4]
 8009272:	2b02      	cmp	r3, #2
 8009274:	d108      	bne.n	8009288 <ControlWall+0x160>
			TargetAngularV = 0;
 8009276:	4b36      	ldr	r3, [pc, #216]	; (8009350 <ControlWall+0x228>)
 8009278:	f04f 0200 	mov.w	r2, #0
 800927c:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 800927e:	4b35      	ldr	r3, [pc, #212]	; (8009354 <ControlWall+0x22c>)
 8009280:	f04f 0200 	mov.w	r2, #0
 8009284:	601a      	str	r2, [r3, #0]
}
 8009286:	e05b      	b.n	8009340 <ControlWall+0x218>
		else if(Pos.Act == decel)	//
 8009288:	4b2f      	ldr	r3, [pc, #188]	; (8009348 <ControlWall+0x220>)
 800928a:	791b      	ldrb	r3, [r3, #4]
 800928c:	2b01      	cmp	r3, #1
 800928e:	d11d      	bne.n	80092cc <ControlWall+0x1a4>
			if( wall_ctrl_dir != N_WALL_PID )	//
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2b06      	cmp	r3, #6
 8009294:	d015      	beq.n	80092c2 <ControlWall+0x19a>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 8009296:	4b2c      	ldr	r3, [pc, #176]	; (8009348 <ControlWall+0x220>)
 8009298:	795b      	ldrb	r3, [r3, #5]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d108      	bne.n	80092b0 <ControlWall+0x188>
					PIDChangeFlag(wall_ctrl_dir, 1);
 800929e:	2101      	movs	r1, #1
 80092a0:	6878      	ldr	r0, [r7, #4]
 80092a2:	f006 fbc1 	bl	800fa28 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 80092a6:	2100      	movs	r1, #0
 80092a8:	2000      	movs	r0, #0
 80092aa:	f006 fbbd 	bl	800fa28 <PIDChangeFlag>
}
 80092ae:	e047      	b.n	8009340 <ControlWall+0x218>
					PIDChangeFlag(wall_ctrl_dir, 0);
 80092b0:	2100      	movs	r1, #0
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f006 fbb8 	bl	800fa28 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 80092b8:	2101      	movs	r1, #1
 80092ba:	2000      	movs	r0, #0
 80092bc:	f006 fbb4 	bl	800fa28 <PIDChangeFlag>
}
 80092c0:	e03e      	b.n	8009340 <ControlWall+0x218>
				PIDChangeFlag( A_VELO_PID , 1);
 80092c2:	2101      	movs	r1, #1
 80092c4:	2000      	movs	r0, #0
 80092c6:	f006 fbaf 	bl	800fa28 <PIDChangeFlag>
}
 80092ca:	e039      	b.n	8009340 <ControlWall+0x218>
		else if(Pos.Act == accel)
 80092cc:	4b1e      	ldr	r3, [pc, #120]	; (8009348 <ControlWall+0x220>)
 80092ce:	791b      	ldrb	r3, [r3, #4]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d104      	bne.n	80092de <ControlWall+0x1b6>
			PIDChangeFlag( A_VELO_PID , 1);
 80092d4:	2101      	movs	r1, #1
 80092d6:	2000      	movs	r0, #0
 80092d8:	f006 fba6 	bl	800fa28 <PIDChangeFlag>
}
 80092dc:	e030      	b.n	8009340 <ControlWall+0x218>
		else if(Pos.Act == rotate)
 80092de:	4b1a      	ldr	r3, [pc, #104]	; (8009348 <ControlWall+0x220>)
 80092e0:	791b      	ldrb	r3, [r3, #4]
 80092e2:	2b03      	cmp	r3, #3
 80092e4:	d12c      	bne.n	8009340 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 0);
 80092e6:	2100      	movs	r1, #0
 80092e8:	2000      	movs	r0, #0
 80092ea:	f006 fb9d 	bl	800fa28 <PIDChangeFlag>
}
 80092ee:	e027      	b.n	8009340 <ControlWall+0x218>
	else if(Pos.Dir == back)
 80092f0:	4b15      	ldr	r3, [pc, #84]	; (8009348 <ControlWall+0x220>)
 80092f2:	789b      	ldrb	r3, [r3, #2]
 80092f4:	2b02      	cmp	r3, #2
 80092f6:	d123      	bne.n	8009340 <ControlWall+0x218>
		if(Pos.Act == decel)	//
 80092f8:	4b13      	ldr	r3, [pc, #76]	; (8009348 <ControlWall+0x220>)
 80092fa:	791b      	ldrb	r3, [r3, #4]
 80092fc:	2b01      	cmp	r3, #1
 80092fe:	d115      	bne.n	800932c <ControlWall+0x204>
			if(Pos.WallSaf == wall_safe)	//35*0.5mm
 8009300:	4b11      	ldr	r3, [pc, #68]	; (8009348 <ControlWall+0x220>)
 8009302:	795b      	ldrb	r3, [r3, #5]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d108      	bne.n	800931a <ControlWall+0x1f2>
				PIDChangeFlag(wall_ctrl_dir , 1);
 8009308:	2101      	movs	r1, #1
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	f006 fb8c 	bl	800fa28 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID, 0);
 8009310:	2100      	movs	r1, #0
 8009312:	2000      	movs	r0, #0
 8009314:	f006 fb88 	bl	800fa28 <PIDChangeFlag>
}
 8009318:	e012      	b.n	8009340 <ControlWall+0x218>
				PIDChangeFlag(wall_ctrl_dir, 0);
 800931a:	2100      	movs	r1, #0
 800931c:	6878      	ldr	r0, [r7, #4]
 800931e:	f006 fb83 	bl	800fa28 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID , 1);
 8009322:	2101      	movs	r1, #1
 8009324:	2000      	movs	r0, #0
 8009326:	f006 fb7f 	bl	800fa28 <PIDChangeFlag>
}
 800932a:	e009      	b.n	8009340 <ControlWall+0x218>
		else if(Pos.Act == accel)
 800932c:	4b06      	ldr	r3, [pc, #24]	; (8009348 <ControlWall+0x220>)
 800932e:	791b      	ldrb	r3, [r3, #4]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d105      	bne.n	8009340 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 1);
 8009334:	2101      	movs	r1, #1
 8009336:	2000      	movs	r0, #0
 8009338:	f006 fb76 	bl	800fa28 <PIDChangeFlag>
}
 800933c:	e000      	b.n	8009340 <ControlWall+0x218>
			break;
 800933e:	bf00      	nop
}
 8009340:	bf00      	nop
 8009342:	3708      	adds	r7, #8
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}
 8009348:	20000000 	.word	0x20000000
 800934c:	200004f0 	.word	0x200004f0
 8009350:	200004f4 	.word	0x200004f4
 8009354:	20000228 	.word	0x20000228

08009358 <WaitStopAndReset>:
//	KeepCounter[LEFT] = INITIAL_PULSE;
//	KeepCounter[RIGHT] = INITIAL_PULSE;
//}

void WaitStopAndReset()
{
 8009358:	b580      	push	{r7, lr}
 800935a:	af00      	add	r7, sp, #0
	Pos.Act = Wait;
 800935c:	4b17      	ldr	r3, [pc, #92]	; (80093bc <WaitStopAndReset+0x64>)
 800935e:	2204      	movs	r2, #4
 8009360:	711a      	strb	r2, [r3, #4]
	ControlWall();//
 8009362:	f7ff fee1 	bl	8009128 <ControlWall>
	do
	{

		//
		TargetVelocity[BODY] = 0;
 8009366:	4b16      	ldr	r3, [pc, #88]	; (80093c0 <WaitStopAndReset+0x68>)
 8009368:	f04f 0200 	mov.w	r2, #0
 800936c:	609a      	str	r2, [r3, #8]
		Acceleration = 0;
 800936e:	4b15      	ldr	r3, [pc, #84]	; (80093c4 <WaitStopAndReset+0x6c>)
 8009370:	f04f 0200 	mov.w	r2, #0
 8009374:	601a      	str	r2, [r3, #0]
		//PIDChangeFlag( D_, 0);
		TargetAngularV = 0;
 8009376:	4b14      	ldr	r3, [pc, #80]	; (80093c8 <WaitStopAndReset+0x70>)
 8009378:	f04f 0200 	mov.w	r2, #0
 800937c:	601a      	str	r2, [r3, #0]
		AngularAcceleration = 0;
 800937e:	4b13      	ldr	r3, [pc, #76]	; (80093cc <WaitStopAndReset+0x74>)
 8009380:	f04f 0200 	mov.w	r2, #0
 8009384:	601a      	str	r2, [r3, #0]
		//AngularV = 0;
		if(CurrentVelocity[LEFT] > 500)
 8009386:	4b12      	ldr	r3, [pc, #72]	; (80093d0 <WaitStopAndReset+0x78>)
 8009388:	edd3 7a00 	vldr	s15, [r3]
 800938c:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80093d4 <WaitStopAndReset+0x7c>
 8009390:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009398:	dd02      	ble.n	80093a0 <WaitStopAndReset+0x48>
			printf("\r\n");
 800939a:	480f      	ldr	r0, [pc, #60]	; (80093d8 <WaitStopAndReset+0x80>)
 800939c:	f00c fd4c 	bl	8015e38 <puts>

	}while(CurrentVelocity[BODY] != 0);
 80093a0:	4b0b      	ldr	r3, [pc, #44]	; (80093d0 <WaitStopAndReset+0x78>)
 80093a2:	edd3 7a02 	vldr	s15, [r3, #8]
 80093a6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80093aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093ae:	d1da      	bne.n	8009366 <WaitStopAndReset+0xe>
	HAL_Delay(100);
 80093b0:	2064      	movs	r0, #100	; 0x64
 80093b2:	f006 fe5f 	bl	8010074 <HAL_Delay>
}
 80093b6:	bf00      	nop
 80093b8:	bd80      	pop	{r7, pc}
 80093ba:	bf00      	nop
 80093bc:	20000000 	.word	0x20000000
 80093c0:	200004e4 	.word	0x200004e4
 80093c4:	20000224 	.word	0x20000224
 80093c8:	200004f4 	.word	0x200004f4
 80093cc:	20000228 	.word	0x20000228
 80093d0:	20000520 	.word	0x20000520
 80093d4:	43fa0000 	.word	0x43fa0000
 80093d8:	0801a108 	.word	0x0801a108
 80093dc:	00000000 	.word	0x00000000

080093e0 <Rotate>:
	//
	ChangeCardinal();
	//printf("\r\n");
}
void Rotate(float deg, float ang_v)
{
 80093e0:	b590      	push	{r4, r7, lr}
 80093e2:	b08d      	sub	sp, #52	; 0x34
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	ed87 0a01 	vstr	s0, [r7, #4]
 80093ea:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = rotate;
 80093ee:	4bb2      	ldr	r3, [pc, #712]	; (80096b8 <Rotate+0x2d8>)
 80093f0:	2203      	movs	r2, #3
 80093f2:	711a      	strb	r2, [r3, #4]
	WallWarn();
 80093f4:	f7ff fe8c 	bl	8009110 <WallWarn>
	ControlWall(); //
 80093f8:	f7ff fe96 	bl	8009128 <ControlWall>
	TargetAngularV = 0;
 80093fc:	4baf      	ldr	r3, [pc, #700]	; (80096bc <Rotate+0x2dc>)
 80093fe:	f04f 0200 	mov.w	r2, #0
 8009402:	601a      	str	r2, [r3, #0]
	//
	//Angle = (ang_v(t))dt
	//v = v0+at	|	t=v/a	||		ang_v = ang_v0 + ang_accel *t		||	t = ang_v/ang_accel
	//x=0.5*v*v/a	|	a = 0.5*v*v*/x		||		=ang_v0*t+0.5*ang_v^2/ang_accel	||	ang_accel =
	//(mm/((ms)^2)) =  (1ms)**(((mm/s)^2)) /(2*) x = v0t + 0.5at^2 	a=2*(x-v0*t)/t^2 	a = t*vv/(2*x)
	float accel_deg = deg*30/90;
 8009404:	edd7 7a01 	vldr	s15, [r7, #4]
 8009408:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800940c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009410:	eddf 6aab 	vldr	s13, [pc, #684]	; 80096c0 <Rotate+0x2e0>
 8009414:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009418:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float const_deg = deg*30/90;
 800941c:	edd7 7a01 	vldr	s15, [r7, #4]
 8009420:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8009424:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009428:	eddf 6aa5 	vldr	s13, [pc, #660]	; 80096c0 <Rotate+0x2e0>
 800942c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009430:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	float decel_deg = deg*30/90;
 8009434:	edd7 7a01 	vldr	s15, [r7, #4]
 8009438:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800943c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009440:	eddf 6a9f 	vldr	s13, [pc, #636]	; 80096c0 <Rotate+0x2e0>
 8009444:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009448:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float angular_acceleration[3] = {
			64*T1*ang_v*ang_v / (2*accel_deg),
 800944c:	edd7 7a00 	vldr	s15, [r7]
 8009450:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 80096c4 <Rotate+0x2e4>
 8009454:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009458:	edd7 7a00 	vldr	s15, [r7]
 800945c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009460:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009464:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8009468:	eec6 7a87 	vdiv.f32	s15, s13, s14
	float angular_acceleration[3] = {
 800946c:	edc7 7a05 	vstr	s15, [r7, #20]
 8009470:	f04f 0300 	mov.w	r3, #0
 8009474:	61bb      	str	r3, [r7, #24]
			0,
			64*T1*ang_v*ang_v / (2*decel_deg)
 8009476:	edd7 7a00 	vldr	s15, [r7]
 800947a:	ed9f 7a92 	vldr	s14, [pc, #584]	; 80096c4 <Rotate+0x2e4>
 800947e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009482:	edd7 7a00 	vldr	s15, [r7]
 8009486:	ee67 6a27 	vmul.f32	s13, s14, s15
 800948a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800948e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8009492:	eec6 7a87 	vdiv.f32	s15, s13, s14
	float angular_acceleration[3] = {
 8009496:	edc7 7a07 	vstr	s15, [r7, #28]
	};
	float move_angle[3] = {
			accel_deg * M_PI/ 180, //
 800949a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800949c:	f7fe ff8c 	bl	80083b8 <__aeabi_f2d>
 80094a0:	a383      	add	r3, pc, #524	; (adr r3, 80096b0 <Rotate+0x2d0>)
 80094a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a6:	f7fe ffdf 	bl	8008468 <__aeabi_dmul>
 80094aa:	4603      	mov	r3, r0
 80094ac:	460c      	mov	r4, r1
 80094ae:	4618      	mov	r0, r3
 80094b0:	4621      	mov	r1, r4
 80094b2:	f04f 0200 	mov.w	r2, #0
 80094b6:	4b84      	ldr	r3, [pc, #528]	; (80096c8 <Rotate+0x2e8>)
 80094b8:	f7ff f900 	bl	80086bc <__aeabi_ddiv>
 80094bc:	4603      	mov	r3, r0
 80094be:	460c      	mov	r4, r1
 80094c0:	4618      	mov	r0, r3
 80094c2:	4621      	mov	r1, r4
 80094c4:	f7ff fac8 	bl	8008a58 <__aeabi_d2f>
 80094c8:	4603      	mov	r3, r0
	float move_angle[3] = {
 80094ca:	60bb      	str	r3, [r7, #8]
			const_deg * M_PI/ 180,
 80094cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80094ce:	f7fe ff73 	bl	80083b8 <__aeabi_f2d>
 80094d2:	a377      	add	r3, pc, #476	; (adr r3, 80096b0 <Rotate+0x2d0>)
 80094d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094d8:	f7fe ffc6 	bl	8008468 <__aeabi_dmul>
 80094dc:	4603      	mov	r3, r0
 80094de:	460c      	mov	r4, r1
 80094e0:	4618      	mov	r0, r3
 80094e2:	4621      	mov	r1, r4
 80094e4:	f04f 0200 	mov.w	r2, #0
 80094e8:	4b77      	ldr	r3, [pc, #476]	; (80096c8 <Rotate+0x2e8>)
 80094ea:	f7ff f8e7 	bl	80086bc <__aeabi_ddiv>
 80094ee:	4603      	mov	r3, r0
 80094f0:	460c      	mov	r4, r1
 80094f2:	4618      	mov	r0, r3
 80094f4:	4621      	mov	r1, r4
 80094f6:	f7ff faaf 	bl	8008a58 <__aeabi_d2f>
 80094fa:	4603      	mov	r3, r0
	float move_angle[3] = {
 80094fc:	60fb      	str	r3, [r7, #12]
			decel_deg * M_PI/ 180,
 80094fe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009500:	f7fe ff5a 	bl	80083b8 <__aeabi_f2d>
 8009504:	a36a      	add	r3, pc, #424	; (adr r3, 80096b0 <Rotate+0x2d0>)
 8009506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800950a:	f7fe ffad 	bl	8008468 <__aeabi_dmul>
 800950e:	4603      	mov	r3, r0
 8009510:	460c      	mov	r4, r1
 8009512:	4618      	mov	r0, r3
 8009514:	4621      	mov	r1, r4
 8009516:	f04f 0200 	mov.w	r2, #0
 800951a:	4b6b      	ldr	r3, [pc, #428]	; (80096c8 <Rotate+0x2e8>)
 800951c:	f7ff f8ce 	bl	80086bc <__aeabi_ddiv>
 8009520:	4603      	mov	r3, r0
 8009522:	460c      	mov	r4, r1
 8009524:	4618      	mov	r0, r3
 8009526:	4621      	mov	r1, r4
 8009528:	f7ff fa96 	bl	8008a58 <__aeabi_d2f>
 800952c:	4603      	mov	r3, r0
	float move_angle[3] = {
 800952e:	613b      	str	r3, [r7, #16]
		}

	}
#endif

	if( ang_v > 0)	//
 8009530:	edd7 7a00 	vldr	s15, [r7]
 8009534:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800953c:	dd57      	ble.n	80095ee <Rotate+0x20e>
	{
		TargetAngle += move_angle[0];// : + =  
 800953e:	ed97 7a02 	vldr	s14, [r7, #8]
 8009542:	4b62      	ldr	r3, [pc, #392]	; (80096cc <Rotate+0x2ec>)
 8009544:	edd3 7a00 	vldr	s15, [r3]
 8009548:	ee77 7a27 	vadd.f32	s15, s14, s15
 800954c:	4b5f      	ldr	r3, [pc, #380]	; (80096cc <Rotate+0x2ec>)
 800954e:	edc3 7a00 	vstr	s15, [r3]

		//while
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8009552:	e002      	b.n	800955a <Rotate+0x17a>
		{
			AngularAcceleration = angular_acceleration[0]; //
 8009554:	697b      	ldr	r3, [r7, #20]
 8009556:	4a5e      	ldr	r2, [pc, #376]	; (80096d0 <Rotate+0x2f0>)
 8009558:	6013      	str	r3, [r2, #0]
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 800955a:	4b5c      	ldr	r3, [pc, #368]	; (80096cc <Rotate+0x2ec>)
 800955c:	ed93 7a00 	vldr	s14, [r3]
 8009560:	4b5c      	ldr	r3, [pc, #368]	; (80096d4 <Rotate+0x2f4>)
 8009562:	edd3 7a00 	vldr	s15, [r3]
 8009566:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800956a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800956e:	dcf1      	bgt.n	8009554 <Rotate+0x174>
		}
		TargetAngle += move_angle[1];// : + =  
 8009570:	ed97 7a03 	vldr	s14, [r7, #12]
 8009574:	4b55      	ldr	r3, [pc, #340]	; (80096cc <Rotate+0x2ec>)
 8009576:	edd3 7a00 	vldr	s15, [r3]
 800957a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800957e:	4b53      	ldr	r3, [pc, #332]	; (80096cc <Rotate+0x2ec>)
 8009580:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle > Angle)
 8009584:	e002      	b.n	800958c <Rotate+0x1ac>
		{
			AngularAcceleration = angular_acceleration[1];//0
 8009586:	69bb      	ldr	r3, [r7, #24]
 8009588:	4a51      	ldr	r2, [pc, #324]	; (80096d0 <Rotate+0x2f0>)
 800958a:	6013      	str	r3, [r2, #0]
		while(TargetAngle > Angle)
 800958c:	4b4f      	ldr	r3, [pc, #316]	; (80096cc <Rotate+0x2ec>)
 800958e:	ed93 7a00 	vldr	s14, [r3]
 8009592:	4b50      	ldr	r3, [pc, #320]	; (80096d4 <Rotate+0x2f4>)
 8009594:	edd3 7a00 	vldr	s15, [r3]
 8009598:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800959c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095a0:	dcf1      	bgt.n	8009586 <Rotate+0x1a6>
		}
		TargetAngle += move_angle[2];// : + =  
 80095a2:	ed97 7a04 	vldr	s14, [r7, #16]
 80095a6:	4b49      	ldr	r3, [pc, #292]	; (80096cc <Rotate+0x2ec>)
 80095a8:	edd3 7a00 	vldr	s15, [r3]
 80095ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80095b0:	4b46      	ldr	r3, [pc, #280]	; (80096cc <Rotate+0x2ec>)
 80095b2:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle > Angle)
 80095b6:	e00e      	b.n	80095d6 <Rotate+0x1f6>
		{
			 AngularAcceleration = -angular_acceleration[2];
 80095b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80095bc:	eef1 7a67 	vneg.f32	s15, s15
 80095c0:	4b43      	ldr	r3, [pc, #268]	; (80096d0 <Rotate+0x2f0>)
 80095c2:	edc3 7a00 	vstr	s15, [r3]
			 if( AngularV <= 0)
 80095c6:	4b44      	ldr	r3, [pc, #272]	; (80096d8 <Rotate+0x2f8>)
 80095c8:	edd3 7a00 	vldr	s15, [r3]
 80095cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80095d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095d4:	d96a      	bls.n	80096ac <Rotate+0x2cc>
		while(TargetAngle > Angle)
 80095d6:	4b3d      	ldr	r3, [pc, #244]	; (80096cc <Rotate+0x2ec>)
 80095d8:	ed93 7a00 	vldr	s14, [r3]
 80095dc:	4b3d      	ldr	r3, [pc, #244]	; (80096d4 <Rotate+0x2f4>)
 80095de:	edd3 7a00 	vldr	s15, [r3]
 80095e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80095e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095ea:	dce5      	bgt.n	80095b8 <Rotate+0x1d8>
 80095ec:	e077      	b.n	80096de <Rotate+0x2fe>
				 break;
			 }
		}

	}
	else if( ang_v < 0)
 80095ee:	edd7 7a00 	vldr	s15, [r7]
 80095f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80095f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095fa:	d570      	bpl.n	80096de <Rotate+0x2fe>
	{
		TargetAngle -= move_angle[0];// : + =  
 80095fc:	4b33      	ldr	r3, [pc, #204]	; (80096cc <Rotate+0x2ec>)
 80095fe:	ed93 7a00 	vldr	s14, [r3]
 8009602:	edd7 7a02 	vldr	s15, [r7, #8]
 8009606:	ee77 7a67 	vsub.f32	s15, s14, s15
 800960a:	4b30      	ldr	r3, [pc, #192]	; (80096cc <Rotate+0x2ec>)
 800960c:	edc3 7a00 	vstr	s15, [r3]

		//while
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8009610:	e006      	b.n	8009620 <Rotate+0x240>
		{
			AngularAcceleration = -angular_acceleration[0]; //
 8009612:	edd7 7a05 	vldr	s15, [r7, #20]
 8009616:	eef1 7a67 	vneg.f32	s15, s15
 800961a:	4b2d      	ldr	r3, [pc, #180]	; (80096d0 <Rotate+0x2f0>)
 800961c:	edc3 7a00 	vstr	s15, [r3]
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8009620:	4b2a      	ldr	r3, [pc, #168]	; (80096cc <Rotate+0x2ec>)
 8009622:	ed93 7a00 	vldr	s14, [r3]
 8009626:	4b2b      	ldr	r3, [pc, #172]	; (80096d4 <Rotate+0x2f4>)
 8009628:	edd3 7a00 	vldr	s15, [r3]
 800962c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009634:	d4ed      	bmi.n	8009612 <Rotate+0x232>
		}
		TargetAngle -= move_angle[1];// : + =  
 8009636:	4b25      	ldr	r3, [pc, #148]	; (80096cc <Rotate+0x2ec>)
 8009638:	ed93 7a00 	vldr	s14, [r3]
 800963c:	edd7 7a03 	vldr	s15, [r7, #12]
 8009640:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009644:	4b21      	ldr	r3, [pc, #132]	; (80096cc <Rotate+0x2ec>)
 8009646:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle < Angle)
 800964a:	e002      	b.n	8009652 <Rotate+0x272>
		{
			AngularAcceleration = angular_acceleration[1];//0
 800964c:	69bb      	ldr	r3, [r7, #24]
 800964e:	4a20      	ldr	r2, [pc, #128]	; (80096d0 <Rotate+0x2f0>)
 8009650:	6013      	str	r3, [r2, #0]
		while(TargetAngle < Angle)
 8009652:	4b1e      	ldr	r3, [pc, #120]	; (80096cc <Rotate+0x2ec>)
 8009654:	ed93 7a00 	vldr	s14, [r3]
 8009658:	4b1e      	ldr	r3, [pc, #120]	; (80096d4 <Rotate+0x2f4>)
 800965a:	edd3 7a00 	vldr	s15, [r3]
 800965e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009666:	d4f1      	bmi.n	800964c <Rotate+0x26c>
		}
		TargetAngle -= move_angle[2];// : + =  
 8009668:	4b18      	ldr	r3, [pc, #96]	; (80096cc <Rotate+0x2ec>)
 800966a:	ed93 7a00 	vldr	s14, [r3]
 800966e:	edd7 7a04 	vldr	s15, [r7, #16]
 8009672:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009676:	4b15      	ldr	r3, [pc, #84]	; (80096cc <Rotate+0x2ec>)
 8009678:	edc3 7a00 	vstr	s15, [r3]

		while(TargetAngle < Angle)
 800967c:	e00a      	b.n	8009694 <Rotate+0x2b4>
		{
			 AngularAcceleration = angular_acceleration[2];
 800967e:	69fb      	ldr	r3, [r7, #28]
 8009680:	4a13      	ldr	r2, [pc, #76]	; (80096d0 <Rotate+0x2f0>)
 8009682:	6013      	str	r3, [r2, #0]
			 if( AngularV >= 0)
 8009684:	4b14      	ldr	r3, [pc, #80]	; (80096d8 <Rotate+0x2f8>)
 8009686:	edd3 7a00 	vldr	s15, [r3]
 800968a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800968e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009692:	da23      	bge.n	80096dc <Rotate+0x2fc>
		while(TargetAngle < Angle)
 8009694:	4b0d      	ldr	r3, [pc, #52]	; (80096cc <Rotate+0x2ec>)
 8009696:	ed93 7a00 	vldr	s14, [r3]
 800969a:	4b0e      	ldr	r3, [pc, #56]	; (80096d4 <Rotate+0x2f4>)
 800969c:	edd3 7a00 	vldr	s15, [r3]
 80096a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80096a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096a8:	d4e9      	bmi.n	800967e <Rotate+0x29e>
 80096aa:	e018      	b.n	80096de <Rotate+0x2fe>
				 break;
 80096ac:	bf00      	nop
 80096ae:	e016      	b.n	80096de <Rotate+0x2fe>
 80096b0:	54442d18 	.word	0x54442d18
 80096b4:	400921fb 	.word	0x400921fb
 80096b8:	20000000 	.word	0x20000000
 80096bc:	200004f4 	.word	0x200004f4
 80096c0:	42b40000 	.word	0x42b40000
 80096c4:	3d83126f 	.word	0x3d83126f
 80096c8:	40668000 	.word	0x40668000
 80096cc:	20000510 	.word	0x20000510
 80096d0:	20000228 	.word	0x20000228
 80096d4:	20000220 	.word	0x20000220
 80096d8:	2000021c 	.word	0x2000021c
			 {
			 		break;
 80096dc:	bf00      	nop
			 }
		}

	}
	AngularAcceleration = 0;
 80096de:	4b32      	ldr	r3, [pc, #200]	; (80097a8 <Rotate+0x3c8>)
 80096e0:	f04f 0200 	mov.w	r2, #0
 80096e4:	601a      	str	r2, [r3, #0]
	//TargetAngularV = 0;
	//printf(" : %f\r\n",AngularV);//1.74
	//printf(" : %f\r\n",AngularAcceleration);

	WaitStopAndReset();
 80096e6:	f7ff fe37 	bl	8009358 <WaitStopAndReset>
	ControlWall();
 80096ea:	f7ff fd1d 	bl	8009128 <ControlWall>
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 80096ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80096f2:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80097ac <Rotate+0x3cc>
 80096f6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80096fa:	ee16 0a90 	vmov	r0, s13
 80096fe:	f7fe fe5b 	bl	80083b8 <__aeabi_f2d>
 8009702:	a327      	add	r3, pc, #156	; (adr r3, 80097a0 <Rotate+0x3c0>)
 8009704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009708:	f7fe feae 	bl	8008468 <__aeabi_dmul>
 800970c:	4603      	mov	r3, r0
 800970e:	460c      	mov	r4, r1
 8009710:	4618      	mov	r0, r3
 8009712:	4621      	mov	r1, r4
 8009714:	f7ff f958 	bl	80089c8 <__aeabi_d2iz>
 8009718:	4603      	mov	r3, r0
 800971a:	623b      	str	r3, [r7, #32]
	if(ang_v < 0)
 800971c:	edd7 7a00 	vldr	s15, [r7]
 8009720:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009728:	d513      	bpl.n	8009752 <Rotate+0x372>
	{
		KeepPulse[LEFT] -= target_pulse/2;
 800972a:	4b21      	ldr	r3, [pc, #132]	; (80097b0 <Rotate+0x3d0>)
 800972c:	681a      	ldr	r2, [r3, #0]
 800972e:	6a3b      	ldr	r3, [r7, #32]
 8009730:	0fd9      	lsrs	r1, r3, #31
 8009732:	440b      	add	r3, r1
 8009734:	105b      	asrs	r3, r3, #1
 8009736:	425b      	negs	r3, r3
 8009738:	4413      	add	r3, r2
 800973a:	4a1d      	ldr	r2, [pc, #116]	; (80097b0 <Rotate+0x3d0>)
 800973c:	6013      	str	r3, [r2, #0]
		KeepPulse[RIGHT] += target_pulse/2;
 800973e:	4b1c      	ldr	r3, [pc, #112]	; (80097b0 <Rotate+0x3d0>)
 8009740:	685a      	ldr	r2, [r3, #4]
 8009742:	6a3b      	ldr	r3, [r7, #32]
 8009744:	0fd9      	lsrs	r1, r3, #31
 8009746:	440b      	add	r3, r1
 8009748:	105b      	asrs	r3, r3, #1
 800974a:	4413      	add	r3, r2
 800974c:	4a18      	ldr	r2, [pc, #96]	; (80097b0 <Rotate+0x3d0>)
 800974e:	6053      	str	r3, [r2, #4]
 8009750:	e019      	b.n	8009786 <Rotate+0x3a6>
	}
	else 	if(ang_v > 0)
 8009752:	edd7 7a00 	vldr	s15, [r7]
 8009756:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800975a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800975e:	dd12      	ble.n	8009786 <Rotate+0x3a6>
	{
		KeepPulse[LEFT] += target_pulse/2;
 8009760:	4b13      	ldr	r3, [pc, #76]	; (80097b0 <Rotate+0x3d0>)
 8009762:	681a      	ldr	r2, [r3, #0]
 8009764:	6a3b      	ldr	r3, [r7, #32]
 8009766:	0fd9      	lsrs	r1, r3, #31
 8009768:	440b      	add	r3, r1
 800976a:	105b      	asrs	r3, r3, #1
 800976c:	4413      	add	r3, r2
 800976e:	4a10      	ldr	r2, [pc, #64]	; (80097b0 <Rotate+0x3d0>)
 8009770:	6013      	str	r3, [r2, #0]
		KeepPulse[RIGHT] -= target_pulse/2;
 8009772:	4b0f      	ldr	r3, [pc, #60]	; (80097b0 <Rotate+0x3d0>)
 8009774:	685a      	ldr	r2, [r3, #4]
 8009776:	6a3b      	ldr	r3, [r7, #32]
 8009778:	0fd9      	lsrs	r1, r3, #31
 800977a:	440b      	add	r3, r1
 800977c:	105b      	asrs	r3, r3, #1
 800977e:	425b      	negs	r3, r3
 8009780:	4413      	add	r3, r2
 8009782:	4a0b      	ldr	r2, [pc, #44]	; (80097b0 <Rotate+0x3d0>)
 8009784:	6053      	str	r3, [r2, #4]
	}
	KeepPulse[BODY] = KeepPulse[BODY];
 8009786:	4b0a      	ldr	r3, [pc, #40]	; (80097b0 <Rotate+0x3d0>)
 8009788:	689b      	ldr	r3, [r3, #8]
 800978a:	4a09      	ldr	r2, [pc, #36]	; (80097b0 <Rotate+0x3d0>)
 800978c:	6093      	str	r3, [r2, #8]

	//
	ChangeCardinal();
 800978e:	f7ff fc8b 	bl	80090a8 <ChangeCardinal>
	//printf("\r\n");
}
 8009792:	bf00      	nop
 8009794:	3734      	adds	r7, #52	; 0x34
 8009796:	46bd      	mov	sp, r7
 8009798:	bd90      	pop	{r4, r7, pc}
 800979a:	bf00      	nop
 800979c:	f3af 8000 	nop.w
 80097a0:	ce767a95 	.word	0xce767a95
 80097a4:	40fd7836 	.word	0x40fd7836
 80097a8:	20000228 	.word	0x20000228
 80097ac:	43b40000 	.word	0x43b40000
 80097b0:	20000548 	.word	0x20000548
 80097b4:	00000000 	.word	0x00000000

080097b8 <SlalomRight>:
//}

//1
//2
void SlalomRight()	//
{
 80097b8:	b5b0      	push	{r4, r5, r7, lr}
 80097ba:	b08a      	sub	sp, #40	; 0x28
 80097bc:	af00      	add	r7, sp, #0
	//
	//keep
	Pos.Act = slalom;
 80097be:	4b96      	ldr	r3, [pc, #600]	; (8009a18 <SlalomRight+0x260>)
 80097c0:	2202      	movs	r2, #2
 80097c2:	711a      	strb	r2, [r3, #4]
	ControlWall();
 80097c4:	f7ff fcb0 	bl	8009128 <ControlWall>
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 80097c8:	4b94      	ldr	r3, [pc, #592]	; (8009a1c <SlalomRight+0x264>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	627b      	str	r3, [r7, #36]	; 0x24
	float pre = Sla.Pre;         //
 80097ce:	4b94      	ldr	r3, [pc, #592]	; (8009a20 <SlalomRight+0x268>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	623b      	str	r3, [r7, #32]
	float fol = Sla.Fol;         //
 80097d4:	4b92      	ldr	r3, [pc, #584]	; (8009a20 <SlalomRight+0x268>)
 80097d6:	685b      	ldr	r3, [r3, #4]
 80097d8:	61fb      	str	r3, [r7, #28]
	float alpha_turn = Sla.Alpha;//046;//125;//16;//0.015*13;  //
 80097da:	4b91      	ldr	r3, [pc, #580]	; (8009a20 <SlalomRight+0x268>)
 80097dc:	689b      	ldr	r3, [r3, #8]
 80097de:	61bb      	str	r3, [r7, #24]
	//float alalpha_turn = Sla.Alalpha;
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 80097e0:	4b8f      	ldr	r3, [pc, #572]	; (8009a20 <SlalomRight+0x268>)
 80097e2:	691b      	ldr	r3, [r3, #16]
 80097e4:	4618      	mov	r0, r3
 80097e6:	f7fe fde7 	bl	80083b8 <__aeabi_f2d>
 80097ea:	a387      	add	r3, pc, #540	; (adr r3, 8009a08 <SlalomRight+0x250>)
 80097ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097f0:	f7fe fe3a 	bl	8008468 <__aeabi_dmul>
 80097f4:	4603      	mov	r3, r0
 80097f6:	460c      	mov	r4, r1
 80097f8:	4618      	mov	r0, r3
 80097fa:	4621      	mov	r1, r4
 80097fc:	f04f 0200 	mov.w	r2, #0
 8009800:	4b88      	ldr	r3, [pc, #544]	; (8009a24 <SlalomRight+0x26c>)
 8009802:	f7fe ff5b 	bl	80086bc <__aeabi_ddiv>
 8009806:	4603      	mov	r3, r0
 8009808:	460c      	mov	r4, r1
 800980a:	4618      	mov	r0, r3
 800980c:	4621      	mov	r1, r4
 800980e:	f7ff f923 	bl	8008a58 <__aeabi_d2f>
 8009812:	4603      	mov	r3, r0
 8009814:	617b      	str	r3, [r7, #20]
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
 8009816:	4b82      	ldr	r3, [pc, #520]	; (8009a20 <SlalomRight+0x268>)
 8009818:	695b      	ldr	r3, [r3, #20]
 800981a:	4618      	mov	r0, r3
 800981c:	f7fe fdcc 	bl	80083b8 <__aeabi_f2d>
 8009820:	a379      	add	r3, pc, #484	; (adr r3, 8009a08 <SlalomRight+0x250>)
 8009822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009826:	f7fe fe1f 	bl	8008468 <__aeabi_dmul>
 800982a:	4603      	mov	r3, r0
 800982c:	460c      	mov	r4, r1
 800982e:	4618      	mov	r0, r3
 8009830:	4621      	mov	r1, r4
 8009832:	f04f 0200 	mov.w	r2, #0
 8009836:	4b7b      	ldr	r3, [pc, #492]	; (8009a24 <SlalomRight+0x26c>)
 8009838:	f7fe ff40 	bl	80086bc <__aeabi_ddiv>
 800983c:	4603      	mov	r3, r0
 800983e:	460c      	mov	r4, r1
 8009840:	4618      	mov	r0, r3
 8009842:	4621      	mov	r1, r4
 8009844:	f7ff f908 	bl	8008a58 <__aeabi_d2f>
 8009848:	4603      	mov	r3, r0
 800984a:	613b      	str	r3, [r7, #16]
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 800984c:	4b74      	ldr	r3, [pc, #464]	; (8009a20 <SlalomRight+0x268>)
 800984e:	699b      	ldr	r3, [r3, #24]
 8009850:	4618      	mov	r0, r3
 8009852:	f7fe fdb1 	bl	80083b8 <__aeabi_f2d>
 8009856:	a36c      	add	r3, pc, #432	; (adr r3, 8009a08 <SlalomRight+0x250>)
 8009858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800985c:	f7fe fe04 	bl	8008468 <__aeabi_dmul>
 8009860:	4603      	mov	r3, r0
 8009862:	460c      	mov	r4, r1
 8009864:	4618      	mov	r0, r3
 8009866:	4621      	mov	r1, r4
 8009868:	f04f 0200 	mov.w	r2, #0
 800986c:	4b6d      	ldr	r3, [pc, #436]	; (8009a24 <SlalomRight+0x26c>)
 800986e:	f7fe ff25 	bl	80086bc <__aeabi_ddiv>
 8009872:	4603      	mov	r3, r0
 8009874:	460c      	mov	r4, r1
 8009876:	4618      	mov	r0, r3
 8009878:	4621      	mov	r1, r4
 800987a:	f7ff f8ed 	bl	8008a58 <__aeabi_d2f>
 800987e:	4603      	mov	r3, r0
 8009880:	60fb      	str	r3, [r7, #12]
	//
	float now_angv = AngularV;
 8009882:	4b69      	ldr	r3, [pc, #420]	; (8009a28 <SlalomRight+0x270>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	60bb      	str	r3, [r7, #8]
	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 8009888:	4b68      	ldr	r3, [pc, #416]	; (8009a2c <SlalomRight+0x274>)
 800988a:	681a      	ldr	r2, [r3, #0]
 800988c:	4b67      	ldr	r3, [pc, #412]	; (8009a2c <SlalomRight+0x274>)
 800988e:	685b      	ldr	r3, [r3, #4]
 8009890:	4413      	add	r3, r2
 8009892:	607b      	str	r3, [r7, #4]
	while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009894:	e00e      	b.n	80098b4 <SlalomRight+0xfc>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009896:	4b66      	ldr	r3, [pc, #408]	; (8009a30 <SlalomRight+0x278>)
 8009898:	f04f 0200 	mov.w	r2, #0
 800989c:	601a      	str	r2, [r3, #0]
			AngularLeapsity = 0;
 800989e:	4b65      	ldr	r3, [pc, #404]	; (8009a34 <SlalomRight+0x27c>)
 80098a0:	f04f 0200 	mov.w	r2, #0
 80098a4:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 80098a6:	4b64      	ldr	r3, [pc, #400]	; (8009a38 <SlalomRight+0x280>)
 80098a8:	f04f 0200 	mov.w	r2, #0
 80098ac:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 80098ae:	4a63      	ldr	r2, [pc, #396]	; (8009a3c <SlalomRight+0x284>)
 80098b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098b2:	6093      	str	r3, [r2, #8]
	while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f7fe fd6d 	bl	8008394 <__aeabi_i2d>
 80098ba:	4604      	mov	r4, r0
 80098bc:	460d      	mov	r5, r1
 80098be:	edd7 7a08 	vldr	s15, [r7, #32]
 80098c2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80098c6:	ee17 0a90 	vmov	r0, s15
 80098ca:	f7fe fd75 	bl	80083b8 <__aeabi_f2d>
 80098ce:	a350      	add	r3, pc, #320	; (adr r3, 8009a10 <SlalomRight+0x258>)
 80098d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098d4:	f7fe fef2 	bl	80086bc <__aeabi_ddiv>
 80098d8:	4602      	mov	r2, r0
 80098da:	460b      	mov	r3, r1
 80098dc:	4620      	mov	r0, r4
 80098de:	4629      	mov	r1, r5
 80098e0:	f7fe fc0c 	bl	80080fc <__adddf3>
 80098e4:	4603      	mov	r3, r0
 80098e6:	460c      	mov	r4, r1
 80098e8:	4625      	mov	r5, r4
 80098ea:	461c      	mov	r4, r3
 80098ec:	4b4f      	ldr	r3, [pc, #316]	; (8009a2c <SlalomRight+0x274>)
 80098ee:	681a      	ldr	r2, [r3, #0]
 80098f0:	4b4e      	ldr	r3, [pc, #312]	; (8009a2c <SlalomRight+0x274>)
 80098f2:	685b      	ldr	r3, [r3, #4]
 80098f4:	4413      	add	r3, r2
 80098f6:	4618      	mov	r0, r3
 80098f8:	f7fe fd4c 	bl	8008394 <__aeabi_i2d>
 80098fc:	4602      	mov	r2, r0
 80098fe:	460b      	mov	r3, r1
 8009900:	4620      	mov	r0, r4
 8009902:	4629      	mov	r1, r5
 8009904:	f7ff f840 	bl	8008988 <__aeabi_dcmpgt>
 8009908:	4603      	mov	r3, r0
 800990a:	2b00      	cmp	r3, #0
 800990c:	d1c3      	bne.n	8009896 <SlalomRight+0xde>

			////printf("1\r\n");
	}
	now_angv = AngularV;
 800990e:	4b46      	ldr	r3, [pc, #280]	; (8009a28 <SlalomRight+0x270>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	60bb      	str	r3, [r7, #8]

	float start_angle = Angle;
 8009914:	4b4a      	ldr	r3, [pc, #296]	; (8009a40 <SlalomRight+0x288>)
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	603b      	str	r3, [r7, #0]

	while(start_angle + ang1 > Angle)
 800991a:	e005      	b.n	8009928 <SlalomRight+0x170>

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
		//AngularLeapsity = alalpha_turn;
			AngularAcceleration = alpha_turn;
 800991c:	4a46      	ldr	r2, [pc, #280]	; (8009a38 <SlalomRight+0x280>)
 800991e:	69bb      	ldr	r3, [r7, #24]
 8009920:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009922:	4a46      	ldr	r2, [pc, #280]	; (8009a3c <SlalomRight+0x284>)
 8009924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009926:	6093      	str	r3, [r2, #8]
	while(start_angle + ang1 > Angle)
 8009928:	ed97 7a00 	vldr	s14, [r7]
 800992c:	edd7 7a05 	vldr	s15, [r7, #20]
 8009930:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009934:	4b42      	ldr	r3, [pc, #264]	; (8009a40 <SlalomRight+0x288>)
 8009936:	edd3 7a00 	vldr	s15, [r3]
 800993a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800993e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009942:	dceb      	bgt.n	800991c <SlalomRight+0x164>
			}
#endif

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009944:	4b3c      	ldr	r3, [pc, #240]	; (8009a38 <SlalomRight+0x280>)
 8009946:	f04f 0200 	mov.w	r2, #0
 800994a:	601a      	str	r2, [r3, #0]
	AngularLeapsity = 0;
 800994c:	4b39      	ldr	r3, [pc, #228]	; (8009a34 <SlalomRight+0x27c>)
 800994e:	f04f 0200 	mov.w	r2, #0
 8009952:	601a      	str	r2, [r3, #0]
	now_angv = AngularV;
 8009954:	4b34      	ldr	r3, [pc, #208]	; (8009a28 <SlalomRight+0x270>)
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	60bb      	str	r3, [r7, #8]
	//alpha_flag = 0;

	while(start_angle + ang2 > Angle)
 800995a:	e006      	b.n	800996a <SlalomRight+0x1b2>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 800995c:	4b34      	ldr	r3, [pc, #208]	; (8009a30 <SlalomRight+0x278>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	4a33      	ldr	r2, [pc, #204]	; (8009a30 <SlalomRight+0x278>)
 8009962:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009964:	4a35      	ldr	r2, [pc, #212]	; (8009a3c <SlalomRight+0x284>)
 8009966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009968:	6093      	str	r3, [r2, #8]
	while(start_angle + ang2 > Angle)
 800996a:	ed97 7a00 	vldr	s14, [r7]
 800996e:	edd7 7a04 	vldr	s15, [r7, #16]
 8009972:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009976:	4b32      	ldr	r3, [pc, #200]	; (8009a40 <SlalomRight+0x288>)
 8009978:	edd3 7a00 	vldr	s15, [r3]
 800997c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009984:	dcea      	bgt.n	800995c <SlalomRight+0x1a4>

			}
#endif
	}

	now_angv = AngularV;
 8009986:	4b28      	ldr	r3, [pc, #160]	; (8009a28 <SlalomRight+0x270>)
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	60bb      	str	r3, [r7, #8]
	while( start_angle + ang3 > Angle)
 800998c:	e016      	b.n	80099bc <SlalomRight+0x204>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
		//AngularLeapsity = -alalpha_turn;
			AngularAcceleration = -alpha_turn;
 800998e:	edd7 7a06 	vldr	s15, [r7, #24]
 8009992:	eef1 7a67 	vneg.f32	s15, s15
 8009996:	4b28      	ldr	r3, [pc, #160]	; (8009a38 <SlalomRight+0x280>)
 8009998:	edc3 7a00 	vstr	s15, [r3]
			if(TargetAngularV < 0)
 800999c:	4b24      	ldr	r3, [pc, #144]	; (8009a30 <SlalomRight+0x278>)
 800999e:	edd3 7a00 	vldr	s15, [r3]
 80099a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80099a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099aa:	d504      	bpl.n	80099b6 <SlalomRight+0x1fe>
			{
				TargetAngularV = 0;
 80099ac:	4b20      	ldr	r3, [pc, #128]	; (8009a30 <SlalomRight+0x278>)
 80099ae:	f04f 0200 	mov.w	r2, #0
 80099b2:	601a      	str	r2, [r3, #0]
				break;
 80099b4:	e010      	b.n	80099d8 <SlalomRight+0x220>
			}
			TargetVelocity[BODY] = v_turn;
 80099b6:	4a21      	ldr	r2, [pc, #132]	; (8009a3c <SlalomRight+0x284>)
 80099b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ba:	6093      	str	r3, [r2, #8]
	while( start_angle + ang3 > Angle)
 80099bc:	ed97 7a00 	vldr	s14, [r7]
 80099c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80099c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80099c8:	4b1d      	ldr	r3, [pc, #116]	; (8009a40 <SlalomRight+0x288>)
 80099ca:	edd3 7a00 	vldr	s15, [r3]
 80099ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80099d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099d6:	dcda      	bgt.n	800998e <SlalomRight+0x1d6>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 80099d8:	4b17      	ldr	r3, [pc, #92]	; (8009a38 <SlalomRight+0x280>)
 80099da:	f04f 0200 	mov.w	r2, #0
 80099de:	601a      	str	r2, [r3, #0]
	AngularLeapsity = 0;
 80099e0:	4b14      	ldr	r3, [pc, #80]	; (8009a34 <SlalomRight+0x27c>)
 80099e2:	f04f 0200 	mov.w	r2, #0
 80099e6:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 80099e8:	4b11      	ldr	r3, [pc, #68]	; (8009a30 <SlalomRight+0x278>)
 80099ea:	f04f 0200 	mov.w	r2, #0
 80099ee:	601a      	str	r2, [r3, #0]
	Calc = SearchOrFast;
 80099f0:	4b14      	ldr	r3, [pc, #80]	; (8009a44 <SlalomRight+0x28c>)
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	4a14      	ldr	r2, [pc, #80]	; (8009a48 <SlalomRight+0x290>)
 80099f6:	6013      	str	r3, [r2, #0]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 80099f8:	4b0c      	ldr	r3, [pc, #48]	; (8009a2c <SlalomRight+0x274>)
 80099fa:	681a      	ldr	r2, [r3, #0]
 80099fc:	4b0b      	ldr	r3, [pc, #44]	; (8009a2c <SlalomRight+0x274>)
 80099fe:	685b      	ldr	r3, [r3, #4]
 8009a00:	4413      	add	r3, r2
 8009a02:	607b      	str	r3, [r7, #4]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009a04:	e037      	b.n	8009a76 <SlalomRight+0x2be>
 8009a06:	bf00      	nop
 8009a08:	54442d18 	.word	0x54442d18
 8009a0c:	400921fb 	.word	0x400921fb
 8009a10:	8fa963a1 	.word	0x8fa963a1
 8009a14:	3f5023d2 	.word	0x3f5023d2
 8009a18:	20000000 	.word	0x20000000
 8009a1c:	20000764 	.word	0x20000764
 8009a20:	2000052c 	.word	0x2000052c
 8009a24:	40668000 	.word	0x40668000
 8009a28:	2000021c 	.word	0x2000021c
 8009a2c:	20000514 	.word	0x20000514
 8009a30:	200004f4 	.word	0x200004f4
 8009a34:	2000022c 	.word	0x2000022c
 8009a38:	20000228 	.word	0x20000228
 8009a3c:	200004e4 	.word	0x200004e4
 8009a40:	20000220 	.word	0x20000220
 8009a44:	20000b94 	.word	0x20000b94
 8009a48:	20000b98 	.word	0x20000b98
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009a4c:	4b32      	ldr	r3, [pc, #200]	; (8009b18 <SlalomRight+0x360>)
 8009a4e:	f04f 0200 	mov.w	r2, #0
 8009a52:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009a54:	4a31      	ldr	r2, [pc, #196]	; (8009b1c <SlalomRight+0x364>)
 8009a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a58:	6093      	str	r3, [r2, #8]
			//printf("2\r\n");

			//
			if(Calc == 0)
 8009a5a:	4b31      	ldr	r3, [pc, #196]	; (8009b20 <SlalomRight+0x368>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d109      	bne.n	8009a76 <SlalomRight+0x2be>
			{
				wall_set();//
 8009a62:	f001 fc5b 	bl	800b31c <wall_set>
				//
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009a66:	2201      	movs	r2, #1
 8009a68:	2104      	movs	r1, #4
 8009a6a:	2004      	movs	r0, #4
 8009a6c:	f001 fdc8 	bl	800b600 <make_map>
				//UpdateWalkMap();
				//
				Calc = 1;
 8009a70:	4b2b      	ldr	r3, [pc, #172]	; (8009b20 <SlalomRight+0x368>)
 8009a72:	2201      	movs	r2, #1
 8009a74:	601a      	str	r2, [r3, #0]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f7fe fc8c 	bl	8008394 <__aeabi_i2d>
 8009a7c:	4604      	mov	r4, r0
 8009a7e:	460d      	mov	r5, r1
 8009a80:	edd7 7a07 	vldr	s15, [r7, #28]
 8009a84:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009a88:	ee17 0a90 	vmov	r0, s15
 8009a8c:	f7fe fc94 	bl	80083b8 <__aeabi_f2d>
 8009a90:	a31d      	add	r3, pc, #116	; (adr r3, 8009b08 <SlalomRight+0x350>)
 8009a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a96:	f7fe fe11 	bl	80086bc <__aeabi_ddiv>
 8009a9a:	4602      	mov	r2, r0
 8009a9c:	460b      	mov	r3, r1
 8009a9e:	4620      	mov	r0, r4
 8009aa0:	4629      	mov	r1, r5
 8009aa2:	f7fe fb2b 	bl	80080fc <__adddf3>
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	460c      	mov	r4, r1
 8009aaa:	4625      	mov	r5, r4
 8009aac:	461c      	mov	r4, r3
 8009aae:	4b1d      	ldr	r3, [pc, #116]	; (8009b24 <SlalomRight+0x36c>)
 8009ab0:	681a      	ldr	r2, [r3, #0]
 8009ab2:	4b1c      	ldr	r3, [pc, #112]	; (8009b24 <SlalomRight+0x36c>)
 8009ab4:	685b      	ldr	r3, [r3, #4]
 8009ab6:	4413      	add	r3, r2
 8009ab8:	4618      	mov	r0, r3
 8009aba:	f7fe fc6b 	bl	8008394 <__aeabi_i2d>
 8009abe:	4602      	mov	r2, r0
 8009ac0:	460b      	mov	r3, r1
 8009ac2:	4620      	mov	r0, r4
 8009ac4:	4629      	mov	r1, r5
 8009ac6:	f7fe ff5f 	bl	8008988 <__aeabi_dcmpgt>
 8009aca:	4603      	mov	r3, r0
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d1bd      	bne.n	8009a4c <SlalomRight+0x294>
			}
	}
	TargetAngle += 90*M_PI/180;
 8009ad0:	4b15      	ldr	r3, [pc, #84]	; (8009b28 <SlalomRight+0x370>)
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f7fe fc6f 	bl	80083b8 <__aeabi_f2d>
 8009ada:	a30d      	add	r3, pc, #52	; (adr r3, 8009b10 <SlalomRight+0x358>)
 8009adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae0:	f7fe fb0c 	bl	80080fc <__adddf3>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	460c      	mov	r4, r1
 8009ae8:	4618      	mov	r0, r3
 8009aea:	4621      	mov	r1, r4
 8009aec:	f7fe ffb4 	bl	8008a58 <__aeabi_d2f>
 8009af0:	4602      	mov	r2, r0
 8009af2:	4b0d      	ldr	r3, [pc, #52]	; (8009b28 <SlalomRight+0x370>)
 8009af4:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009af6:	4b0b      	ldr	r3, [pc, #44]	; (8009b24 <SlalomRight+0x36c>)
 8009af8:	689b      	ldr	r3, [r3, #8]
 8009afa:	4a0c      	ldr	r2, [pc, #48]	; (8009b2c <SlalomRight+0x374>)
 8009afc:	6093      	str	r3, [r2, #8]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 8009afe:	bf00      	nop
 8009b00:	3728      	adds	r7, #40	; 0x28
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bdb0      	pop	{r4, r5, r7, pc}
 8009b06:	bf00      	nop
 8009b08:	8fa963a1 	.word	0x8fa963a1
 8009b0c:	3f5023d2 	.word	0x3f5023d2
 8009b10:	54442d18 	.word	0x54442d18
 8009b14:	3ff921fb 	.word	0x3ff921fb
 8009b18:	200004f4 	.word	0x200004f4
 8009b1c:	200004e4 	.word	0x200004e4
 8009b20:	20000b98 	.word	0x20000b98
 8009b24:	20000514 	.word	0x20000514
 8009b28:	20000510 	.word	0x20000510
 8009b2c:	20000548 	.word	0x20000548

08009b30 <SlalomLeft>:
void SlalomLeft()	//
{
 8009b30:	b5b0      	push	{r4, r5, r7, lr}
 8009b32:	b08a      	sub	sp, #40	; 0x28
 8009b34:	af00      	add	r7, sp, #0
	//
	//keep
	Pos.Act = slalom;
 8009b36:	4b90      	ldr	r3, [pc, #576]	; (8009d78 <SlalomLeft+0x248>)
 8009b38:	2202      	movs	r2, #2
 8009b3a:	711a      	strb	r2, [r3, #4]
	ControlWall();
 8009b3c:	f7ff faf4 	bl	8009128 <ControlWall>
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 8009b40:	4b8e      	ldr	r3, [pc, #568]	; (8009d7c <SlalomLeft+0x24c>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	627b      	str	r3, [r7, #36]	; 0x24
	float pre = Sla.Pre;         //
 8009b46:	4b8e      	ldr	r3, [pc, #568]	; (8009d80 <SlalomLeft+0x250>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	623b      	str	r3, [r7, #32]
	float fol = Sla.Fol;         //
 8009b4c:	4b8c      	ldr	r3, [pc, #560]	; (8009d80 <SlalomLeft+0x250>)
 8009b4e:	685b      	ldr	r3, [r3, #4]
 8009b50:	61fb      	str	r3, [r7, #28]
	float alpha_turn = -Sla.Alpha;//046;//125;//16;//0.015*13;  //s
 8009b52:	4b8b      	ldr	r3, [pc, #556]	; (8009d80 <SlalomLeft+0x250>)
 8009b54:	edd3 7a02 	vldr	s15, [r3, #8]
 8009b58:	eef1 7a67 	vneg.f32	s15, s15
 8009b5c:	edc7 7a06 	vstr	s15, [r7, #24]
	//float alalpha_turn = -Sla.Alalpha;
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 8009b60:	4b87      	ldr	r3, [pc, #540]	; (8009d80 <SlalomLeft+0x250>)
 8009b62:	691b      	ldr	r3, [r3, #16]
 8009b64:	4618      	mov	r0, r3
 8009b66:	f7fe fc27 	bl	80083b8 <__aeabi_f2d>
 8009b6a:	a37f      	add	r3, pc, #508	; (adr r3, 8009d68 <SlalomLeft+0x238>)
 8009b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b70:	f7fe fc7a 	bl	8008468 <__aeabi_dmul>
 8009b74:	4603      	mov	r3, r0
 8009b76:	460c      	mov	r4, r1
 8009b78:	4618      	mov	r0, r3
 8009b7a:	4621      	mov	r1, r4
 8009b7c:	f04f 0200 	mov.w	r2, #0
 8009b80:	4b80      	ldr	r3, [pc, #512]	; (8009d84 <SlalomLeft+0x254>)
 8009b82:	f7fe fd9b 	bl	80086bc <__aeabi_ddiv>
 8009b86:	4603      	mov	r3, r0
 8009b88:	460c      	mov	r4, r1
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	4621      	mov	r1, r4
 8009b8e:	f7fe ff63 	bl	8008a58 <__aeabi_d2f>
 8009b92:	4603      	mov	r3, r0
 8009b94:	617b      	str	r3, [r7, #20]
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
 8009b96:	4b7a      	ldr	r3, [pc, #488]	; (8009d80 <SlalomLeft+0x250>)
 8009b98:	695b      	ldr	r3, [r3, #20]
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f7fe fc0c 	bl	80083b8 <__aeabi_f2d>
 8009ba0:	a371      	add	r3, pc, #452	; (adr r3, 8009d68 <SlalomLeft+0x238>)
 8009ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba6:	f7fe fc5f 	bl	8008468 <__aeabi_dmul>
 8009baa:	4603      	mov	r3, r0
 8009bac:	460c      	mov	r4, r1
 8009bae:	4618      	mov	r0, r3
 8009bb0:	4621      	mov	r1, r4
 8009bb2:	f04f 0200 	mov.w	r2, #0
 8009bb6:	4b73      	ldr	r3, [pc, #460]	; (8009d84 <SlalomLeft+0x254>)
 8009bb8:	f7fe fd80 	bl	80086bc <__aeabi_ddiv>
 8009bbc:	4603      	mov	r3, r0
 8009bbe:	460c      	mov	r4, r1
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	4621      	mov	r1, r4
 8009bc4:	f7fe ff48 	bl	8008a58 <__aeabi_d2f>
 8009bc8:	4603      	mov	r3, r0
 8009bca:	613b      	str	r3, [r7, #16]
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 8009bcc:	4b6c      	ldr	r3, [pc, #432]	; (8009d80 <SlalomLeft+0x250>)
 8009bce:	699b      	ldr	r3, [r3, #24]
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	f7fe fbf1 	bl	80083b8 <__aeabi_f2d>
 8009bd6:	a364      	add	r3, pc, #400	; (adr r3, 8009d68 <SlalomLeft+0x238>)
 8009bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bdc:	f7fe fc44 	bl	8008468 <__aeabi_dmul>
 8009be0:	4603      	mov	r3, r0
 8009be2:	460c      	mov	r4, r1
 8009be4:	4618      	mov	r0, r3
 8009be6:	4621      	mov	r1, r4
 8009be8:	f04f 0200 	mov.w	r2, #0
 8009bec:	4b65      	ldr	r3, [pc, #404]	; (8009d84 <SlalomLeft+0x254>)
 8009bee:	f7fe fd65 	bl	80086bc <__aeabi_ddiv>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	460c      	mov	r4, r1
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	4621      	mov	r1, r4
 8009bfa:	f7fe ff2d 	bl	8008a58 <__aeabi_d2f>
 8009bfe:	4603      	mov	r3, r0
 8009c00:	60fb      	str	r3, [r7, #12]
	//

	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 8009c02:	4b61      	ldr	r3, [pc, #388]	; (8009d88 <SlalomLeft+0x258>)
 8009c04:	681a      	ldr	r2, [r3, #0]
 8009c06:	4b60      	ldr	r3, [pc, #384]	; (8009d88 <SlalomLeft+0x258>)
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	4413      	add	r3, r2
 8009c0c:	60bb      	str	r3, [r7, #8]
	while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009c0e:	e00a      	b.n	8009c26 <SlalomLeft+0xf6>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009c10:	4b5e      	ldr	r3, [pc, #376]	; (8009d8c <SlalomLeft+0x25c>)
 8009c12:	f04f 0200 	mov.w	r2, #0
 8009c16:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 8009c18:	4b5d      	ldr	r3, [pc, #372]	; (8009d90 <SlalomLeft+0x260>)
 8009c1a:	f04f 0200 	mov.w	r2, #0
 8009c1e:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009c20:	4a5c      	ldr	r2, [pc, #368]	; (8009d94 <SlalomLeft+0x264>)
 8009c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c24:	6093      	str	r3, [r2, #8]
	while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009c26:	68b8      	ldr	r0, [r7, #8]
 8009c28:	f7fe fbb4 	bl	8008394 <__aeabi_i2d>
 8009c2c:	4604      	mov	r4, r0
 8009c2e:	460d      	mov	r5, r1
 8009c30:	edd7 7a08 	vldr	s15, [r7, #32]
 8009c34:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009c38:	ee17 0a90 	vmov	r0, s15
 8009c3c:	f7fe fbbc 	bl	80083b8 <__aeabi_f2d>
 8009c40:	a34b      	add	r3, pc, #300	; (adr r3, 8009d70 <SlalomLeft+0x240>)
 8009c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c46:	f7fe fd39 	bl	80086bc <__aeabi_ddiv>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	460b      	mov	r3, r1
 8009c4e:	4620      	mov	r0, r4
 8009c50:	4629      	mov	r1, r5
 8009c52:	f7fe fa53 	bl	80080fc <__adddf3>
 8009c56:	4603      	mov	r3, r0
 8009c58:	460c      	mov	r4, r1
 8009c5a:	4625      	mov	r5, r4
 8009c5c:	461c      	mov	r4, r3
 8009c5e:	4b4a      	ldr	r3, [pc, #296]	; (8009d88 <SlalomLeft+0x258>)
 8009c60:	681a      	ldr	r2, [r3, #0]
 8009c62:	4b49      	ldr	r3, [pc, #292]	; (8009d88 <SlalomLeft+0x258>)
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	4413      	add	r3, r2
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f7fe fb93 	bl	8008394 <__aeabi_i2d>
 8009c6e:	4602      	mov	r2, r0
 8009c70:	460b      	mov	r3, r1
 8009c72:	4620      	mov	r0, r4
 8009c74:	4629      	mov	r1, r5
 8009c76:	f7fe fe87 	bl	8008988 <__aeabi_dcmpgt>
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d1c7      	bne.n	8009c10 <SlalomLeft+0xe0>

			////printf("1\r\n");
	}


	float start_angle = Angle;
 8009c80:	4b45      	ldr	r3, [pc, #276]	; (8009d98 <SlalomLeft+0x268>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	607b      	str	r3, [r7, #4]
	while(start_angle - ang1 < Angle)
 8009c86:	e005      	b.n	8009c94 <SlalomLeft+0x164>

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
			//AngularLeapsity = alalpha_turn;
			AngularAcceleration = alpha_turn;
 8009c88:	4a41      	ldr	r2, [pc, #260]	; (8009d90 <SlalomLeft+0x260>)
 8009c8a:	69bb      	ldr	r3, [r7, #24]
 8009c8c:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009c8e:	4a41      	ldr	r2, [pc, #260]	; (8009d94 <SlalomLeft+0x264>)
 8009c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c92:	6093      	str	r3, [r2, #8]
	while(start_angle - ang1 < Angle)
 8009c94:	ed97 7a01 	vldr	s14, [r7, #4]
 8009c98:	edd7 7a05 	vldr	s15, [r7, #20]
 8009c9c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009ca0:	4b3d      	ldr	r3, [pc, #244]	; (8009d98 <SlalomLeft+0x268>)
 8009ca2:	edd3 7a00 	vldr	s15, [r3]
 8009ca6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009caa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cae:	d4eb      	bmi.n	8009c88 <SlalomLeft+0x158>

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009cb0:	4b37      	ldr	r3, [pc, #220]	; (8009d90 <SlalomLeft+0x260>)
 8009cb2:	f04f 0200 	mov.w	r2, #0
 8009cb6:	601a      	str	r2, [r3, #0]
	AngularLeapsity = 0;
 8009cb8:	4b38      	ldr	r3, [pc, #224]	; (8009d9c <SlalomLeft+0x26c>)
 8009cba:	f04f 0200 	mov.w	r2, #0
 8009cbe:	601a      	str	r2, [r3, #0]
	//alpha_flag = 0;

	while(start_angle - ang2 < Angle)
 8009cc0:	e006      	b.n	8009cd0 <SlalomLeft+0x1a0>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009cc2:	4b32      	ldr	r3, [pc, #200]	; (8009d8c <SlalomLeft+0x25c>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	4a31      	ldr	r2, [pc, #196]	; (8009d8c <SlalomLeft+0x25c>)
 8009cc8:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009cca:	4a32      	ldr	r2, [pc, #200]	; (8009d94 <SlalomLeft+0x264>)
 8009ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cce:	6093      	str	r3, [r2, #8]
	while(start_angle - ang2 < Angle)
 8009cd0:	ed97 7a01 	vldr	s14, [r7, #4]
 8009cd4:	edd7 7a04 	vldr	s15, [r7, #16]
 8009cd8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009cdc:	4b2e      	ldr	r3, [pc, #184]	; (8009d98 <SlalomLeft+0x268>)
 8009cde:	edd3 7a00 	vldr	s15, [r3]
 8009ce2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cea:	d4ea      	bmi.n	8009cc2 <SlalomLeft+0x192>
			////printf("\r\n");
	}

	while( start_angle - ang3 < Angle)
 8009cec:	e016      	b.n	8009d1c <SlalomLeft+0x1ec>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
		//AngularLeapsity = -alalpha_turn;
			AngularAcceleration = -alpha_turn;
 8009cee:	edd7 7a06 	vldr	s15, [r7, #24]
 8009cf2:	eef1 7a67 	vneg.f32	s15, s15
 8009cf6:	4b26      	ldr	r3, [pc, #152]	; (8009d90 <SlalomLeft+0x260>)
 8009cf8:	edc3 7a00 	vstr	s15, [r3]
			if(TargetAngularV > 0)
 8009cfc:	4b23      	ldr	r3, [pc, #140]	; (8009d8c <SlalomLeft+0x25c>)
 8009cfe:	edd3 7a00 	vldr	s15, [r3]
 8009d02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d0a:	dd04      	ble.n	8009d16 <SlalomLeft+0x1e6>
			{
				TargetAngularV = 0;
 8009d0c:	4b1f      	ldr	r3, [pc, #124]	; (8009d8c <SlalomLeft+0x25c>)
 8009d0e:	f04f 0200 	mov.w	r2, #0
 8009d12:	601a      	str	r2, [r3, #0]
				break;
 8009d14:	e010      	b.n	8009d38 <SlalomLeft+0x208>
			}
			TargetVelocity[BODY] = v_turn;
 8009d16:	4a1f      	ldr	r2, [pc, #124]	; (8009d94 <SlalomLeft+0x264>)
 8009d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d1a:	6093      	str	r3, [r2, #8]
	while( start_angle - ang3 < Angle)
 8009d1c:	ed97 7a01 	vldr	s14, [r7, #4]
 8009d20:	edd7 7a03 	vldr	s15, [r7, #12]
 8009d24:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009d28:	4b1b      	ldr	r3, [pc, #108]	; (8009d98 <SlalomLeft+0x268>)
 8009d2a:	edd3 7a00 	vldr	s15, [r3]
 8009d2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d36:	d4da      	bmi.n	8009cee <SlalomLeft+0x1be>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 8009d38:	4b15      	ldr	r3, [pc, #84]	; (8009d90 <SlalomLeft+0x260>)
 8009d3a:	f04f 0200 	mov.w	r2, #0
 8009d3e:	601a      	str	r2, [r3, #0]
	AngularLeapsity = 0;
 8009d40:	4b16      	ldr	r3, [pc, #88]	; (8009d9c <SlalomLeft+0x26c>)
 8009d42:	f04f 0200 	mov.w	r2, #0
 8009d46:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 8009d48:	4b10      	ldr	r3, [pc, #64]	; (8009d8c <SlalomLeft+0x25c>)
 8009d4a:	f04f 0200 	mov.w	r2, #0
 8009d4e:	601a      	str	r2, [r3, #0]
	Calc = SearchOrFast;
 8009d50:	4b13      	ldr	r3, [pc, #76]	; (8009da0 <SlalomLeft+0x270>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	4a13      	ldr	r2, [pc, #76]	; (8009da4 <SlalomLeft+0x274>)
 8009d56:	6013      	str	r3, [r2, #0]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 8009d58:	4b0b      	ldr	r3, [pc, #44]	; (8009d88 <SlalomLeft+0x258>)
 8009d5a:	681a      	ldr	r2, [r3, #0]
 8009d5c:	4b0a      	ldr	r3, [pc, #40]	; (8009d88 <SlalomLeft+0x258>)
 8009d5e:	685b      	ldr	r3, [r3, #4]
 8009d60:	4413      	add	r3, r2
 8009d62:	60bb      	str	r3, [r7, #8]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009d64:	e035      	b.n	8009dd2 <SlalomLeft+0x2a2>
 8009d66:	bf00      	nop
 8009d68:	54442d18 	.word	0x54442d18
 8009d6c:	400921fb 	.word	0x400921fb
 8009d70:	8fa963a1 	.word	0x8fa963a1
 8009d74:	3f5023d2 	.word	0x3f5023d2
 8009d78:	20000000 	.word	0x20000000
 8009d7c:	20000764 	.word	0x20000764
 8009d80:	2000052c 	.word	0x2000052c
 8009d84:	40668000 	.word	0x40668000
 8009d88:	20000514 	.word	0x20000514
 8009d8c:	200004f4 	.word	0x200004f4
 8009d90:	20000228 	.word	0x20000228
 8009d94:	200004e4 	.word	0x200004e4
 8009d98:	20000220 	.word	0x20000220
 8009d9c:	2000022c 	.word	0x2000022c
 8009da0:	20000b94 	.word	0x20000b94
 8009da4:	20000b98 	.word	0x20000b98
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009da8:	4b33      	ldr	r3, [pc, #204]	; (8009e78 <SlalomLeft+0x348>)
 8009daa:	f04f 0200 	mov.w	r2, #0
 8009dae:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009db0:	4a32      	ldr	r2, [pc, #200]	; (8009e7c <SlalomLeft+0x34c>)
 8009db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009db4:	6093      	str	r3, [r2, #8]
			//printf("2\r\n");
			if(Calc == 0)
 8009db6:	4b32      	ldr	r3, [pc, #200]	; (8009e80 <SlalomLeft+0x350>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d109      	bne.n	8009dd2 <SlalomLeft+0x2a2>
			{
				wall_set();//
 8009dbe:	f001 faad 	bl	800b31c <wall_set>
				//
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009dc2:	2201      	movs	r2, #1
 8009dc4:	2104      	movs	r1, #4
 8009dc6:	2004      	movs	r0, #4
 8009dc8:	f001 fc1a 	bl	800b600 <make_map>
				//UpdateWalkMap();
				//
				Calc = 1;
 8009dcc:	4b2c      	ldr	r3, [pc, #176]	; (8009e80 <SlalomLeft+0x350>)
 8009dce:	2201      	movs	r2, #1
 8009dd0:	601a      	str	r2, [r3, #0]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009dd2:	68b8      	ldr	r0, [r7, #8]
 8009dd4:	f7fe fade 	bl	8008394 <__aeabi_i2d>
 8009dd8:	4604      	mov	r4, r0
 8009dda:	460d      	mov	r5, r1
 8009ddc:	edd7 7a07 	vldr	s15, [r7, #28]
 8009de0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009de4:	ee17 0a90 	vmov	r0, s15
 8009de8:	f7fe fae6 	bl	80083b8 <__aeabi_f2d>
 8009dec:	a31e      	add	r3, pc, #120	; (adr r3, 8009e68 <SlalomLeft+0x338>)
 8009dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df2:	f7fe fc63 	bl	80086bc <__aeabi_ddiv>
 8009df6:	4602      	mov	r2, r0
 8009df8:	460b      	mov	r3, r1
 8009dfa:	4620      	mov	r0, r4
 8009dfc:	4629      	mov	r1, r5
 8009dfe:	f7fe f97d 	bl	80080fc <__adddf3>
 8009e02:	4603      	mov	r3, r0
 8009e04:	460c      	mov	r4, r1
 8009e06:	4625      	mov	r5, r4
 8009e08:	461c      	mov	r4, r3
 8009e0a:	4b1e      	ldr	r3, [pc, #120]	; (8009e84 <SlalomLeft+0x354>)
 8009e0c:	681a      	ldr	r2, [r3, #0]
 8009e0e:	4b1d      	ldr	r3, [pc, #116]	; (8009e84 <SlalomLeft+0x354>)
 8009e10:	685b      	ldr	r3, [r3, #4]
 8009e12:	4413      	add	r3, r2
 8009e14:	4618      	mov	r0, r3
 8009e16:	f7fe fabd 	bl	8008394 <__aeabi_i2d>
 8009e1a:	4602      	mov	r2, r0
 8009e1c:	460b      	mov	r3, r1
 8009e1e:	4620      	mov	r0, r4
 8009e20:	4629      	mov	r1, r5
 8009e22:	f7fe fdb1 	bl	8008988 <__aeabi_dcmpgt>
 8009e26:	4603      	mov	r3, r0
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d1bd      	bne.n	8009da8 <SlalomLeft+0x278>
			}
	}
	TargetAngle += -90*M_PI/180;
 8009e2c:	4b16      	ldr	r3, [pc, #88]	; (8009e88 <SlalomLeft+0x358>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	4618      	mov	r0, r3
 8009e32:	f7fe fac1 	bl	80083b8 <__aeabi_f2d>
 8009e36:	a30e      	add	r3, pc, #56	; (adr r3, 8009e70 <SlalomLeft+0x340>)
 8009e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e3c:	f7fe f95c 	bl	80080f8 <__aeabi_dsub>
 8009e40:	4603      	mov	r3, r0
 8009e42:	460c      	mov	r4, r1
 8009e44:	4618      	mov	r0, r3
 8009e46:	4621      	mov	r1, r4
 8009e48:	f7fe fe06 	bl	8008a58 <__aeabi_d2f>
 8009e4c:	4602      	mov	r2, r0
 8009e4e:	4b0e      	ldr	r3, [pc, #56]	; (8009e88 <SlalomLeft+0x358>)
 8009e50:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009e52:	4b0c      	ldr	r3, [pc, #48]	; (8009e84 <SlalomLeft+0x354>)
 8009e54:	689b      	ldr	r3, [r3, #8]
 8009e56:	4a0d      	ldr	r2, [pc, #52]	; (8009e8c <SlalomLeft+0x35c>)
 8009e58:	6093      	str	r3, [r2, #8]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 8009e5a:	bf00      	nop
 8009e5c:	3728      	adds	r7, #40	; 0x28
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bdb0      	pop	{r4, r5, r7, pc}
 8009e62:	bf00      	nop
 8009e64:	f3af 8000 	nop.w
 8009e68:	8fa963a1 	.word	0x8fa963a1
 8009e6c:	3f5023d2 	.word	0x3f5023d2
 8009e70:	54442d18 	.word	0x54442d18
 8009e74:	3ff921fb 	.word	0x3ff921fb
 8009e78:	200004f4 	.word	0x200004f4
 8009e7c:	200004e4 	.word	0x200004e4
 8009e80:	20000b98 	.word	0x20000b98
 8009e84:	20000514 	.word	0x20000514
 8009e88:	20000510 	.word	0x20000510
 8009e8c:	20000548 	.word	0x20000548

08009e90 <Accel>:
//
void Accel(float add_distance, float explore_speed)
{
 8009e90:	b5b0      	push	{r4, r5, r7, lr}
 8009e92:	b084      	sub	sp, #16
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	ed87 0a01 	vstr	s0, [r7, #4]
 8009e9a:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = accel;
 8009e9e:	4b56      	ldr	r3, [pc, #344]	; (8009ff8 <Accel+0x168>)
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	711a      	strb	r2, [r3, #4]
	ControlWall();
 8009ea4:	f7ff f940 	bl	8009128 <ControlWall>
	TargetAngularV = 0;
 8009ea8:	4b54      	ldr	r3, [pc, #336]	; (8009ffc <Accel+0x16c>)
 8009eaa:	f04f 0200 	mov.w	r2, #0
 8009eae:	601a      	str	r2, [r3, #0]
	float additional_speed=0;
 8009eb0:	f04f 0300 	mov.w	r3, #0
 8009eb4:	60fb      	str	r3, [r7, #12]
	additional_speed = explore_speed - CurrentVelocity[BODY];
 8009eb6:	4b52      	ldr	r3, [pc, #328]	; (800a000 <Accel+0x170>)
 8009eb8:	edd3 7a02 	vldr	s15, [r3, #8]
 8009ebc:	ed97 7a00 	vldr	s14, [r7]
 8009ec0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009ec4:	edc7 7a03 	vstr	s15, [r7, #12]
	// =  - 
	//0
	 //TotalPulse[BODY];
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 8009ec8:	edd7 7a03 	vldr	s15, [r7, #12]
 8009ecc:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800a004 <Accel+0x174>
 8009ed0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009ed4:	edd7 7a03 	vldr	s15, [r7, #12]
 8009ed8:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009edc:	edd7 7a01 	vldr	s15, [r7, #4]
 8009ee0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8009ee4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ee8:	4b47      	ldr	r3, [pc, #284]	; (800a008 <Accel+0x178>)
 8009eea:	edc3 7a00 	vstr	s15, [r3]
	WallWarn();
 8009eee:	f7ff f90f 	bl	8009110 <WallWarn>
	//printf("%d, %d\r\n",VelocityLeftOut,VelocityRightOut);
	int target_pulse = (int)(2*add_distance/MM_PER_PULSE);
 8009ef2:	edd7 7a01 	vldr	s15, [r7, #4]
 8009ef6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009efa:	ee17 0a90 	vmov	r0, s15
 8009efe:	f7fe fa5b 	bl	80083b8 <__aeabi_f2d>
 8009f02:	a339      	add	r3, pc, #228	; (adr r3, 8009fe8 <Accel+0x158>)
 8009f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f08:	f7fe fbd8 	bl	80086bc <__aeabi_ddiv>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	460c      	mov	r4, r1
 8009f10:	4618      	mov	r0, r3
 8009f12:	4621      	mov	r1, r4
 8009f14:	f7fe fd58 	bl	80089c8 <__aeabi_d2iz>
 8009f18:	4603      	mov	r3, r0
 8009f1a:	60bb      	str	r3, [r7, #8]

	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	//45mm90mm15000
	//90mm060000
	Calc = SearchOrFast;//Fast1
 8009f1c:	4b3b      	ldr	r3, [pc, #236]	; (800a00c <Accel+0x17c>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	4a3b      	ldr	r2, [pc, #236]	; (800a010 <Accel+0x180>)
 8009f22:	6013      	str	r3, [r2, #0]
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 8009f24:	e035      	b.n	8009f92 <Accel+0x102>
	{
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 8009f26:	4b3b      	ldr	r3, [pc, #236]	; (800a014 <Accel+0x184>)
 8009f28:	689b      	ldr	r3, [r3, #8]
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f7fe fa32 	bl	8008394 <__aeabi_i2d>
 8009f30:	4604      	mov	r4, r0
 8009f32:	460d      	mov	r5, r1
 8009f34:	68b8      	ldr	r0, [r7, #8]
 8009f36:	f7fe fa2d 	bl	8008394 <__aeabi_i2d>
 8009f3a:	a32d      	add	r3, pc, #180	; (adr r3, 8009ff0 <Accel+0x160>)
 8009f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f40:	f7fe fa92 	bl	8008468 <__aeabi_dmul>
 8009f44:	4602      	mov	r2, r0
 8009f46:	460b      	mov	r3, r1
 8009f48:	4620      	mov	r0, r4
 8009f4a:	4629      	mov	r1, r5
 8009f4c:	f7fe f8d6 	bl	80080fc <__adddf3>
 8009f50:	4603      	mov	r3, r0
 8009f52:	460c      	mov	r4, r1
 8009f54:	4625      	mov	r5, r4
 8009f56:	461c      	mov	r4, r3
 8009f58:	4b2f      	ldr	r3, [pc, #188]	; (800a018 <Accel+0x188>)
 8009f5a:	689b      	ldr	r3, [r3, #8]
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	f7fe fa19 	bl	8008394 <__aeabi_i2d>
 8009f62:	4602      	mov	r2, r0
 8009f64:	460b      	mov	r3, r1
 8009f66:	4620      	mov	r0, r4
 8009f68:	4629      	mov	r1, r5
 8009f6a:	f7fe fcef 	bl	800894c <__aeabi_dcmplt>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d100      	bne.n	8009f76 <Accel+0xe6>
 8009f74:	e00d      	b.n	8009f92 <Accel+0x102>
 8009f76:	4b26      	ldr	r3, [pc, #152]	; (800a010 <Accel+0x180>)
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d109      	bne.n	8009f92 <Accel+0x102>
		{
			wall_set();//
 8009f7e:	f001 f9cd 	bl	800b31c <wall_set>
			//
			make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009f82:	2201      	movs	r2, #1
 8009f84:	2104      	movs	r1, #4
 8009f86:	2004      	movs	r0, #4
 8009f88:	f001 fb3a 	bl	800b600 <make_map>
			//UpdateWalkMap();
			//
			Calc = 1;
 8009f8c:	4b20      	ldr	r3, [pc, #128]	; (800a010 <Accel+0x180>)
 8009f8e:	2201      	movs	r2, #1
 8009f90:	601a      	str	r2, [r3, #0]
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 8009f92:	4b20      	ldr	r3, [pc, #128]	; (800a014 <Accel+0x184>)
 8009f94:	689a      	ldr	r2, [r3, #8]
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	441a      	add	r2, r3
 8009f9a:	4b1f      	ldr	r3, [pc, #124]	; (800a018 <Accel+0x188>)
 8009f9c:	689b      	ldr	r3, [r3, #8]
 8009f9e:	429a      	cmp	r2, r3
 8009fa0:	dcc1      	bgt.n	8009f26 <Accel+0x96>
			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
			KeepCounter[RIGHT] = INITIAL_PULSE;
		}
#endif
	}
	Acceleration = 0;
 8009fa2:	4b19      	ldr	r3, [pc, #100]	; (800a008 <Accel+0x178>)
 8009fa4:	f04f 0200 	mov.w	r2, #0
 8009fa8:	601a      	str	r2, [r3, #0]
	//

	KeepPulse[BODY] += target_pulse;
 8009faa:	4b1a      	ldr	r3, [pc, #104]	; (800a014 <Accel+0x184>)
 8009fac:	689a      	ldr	r2, [r3, #8]
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	4413      	add	r3, r2
 8009fb2:	4a18      	ldr	r2, [pc, #96]	; (800a014 <Accel+0x184>)
 8009fb4:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 8009fb6:	4b17      	ldr	r3, [pc, #92]	; (800a014 <Accel+0x184>)
 8009fb8:	681a      	ldr	r2, [r3, #0]
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	0fd9      	lsrs	r1, r3, #31
 8009fbe:	440b      	add	r3, r1
 8009fc0:	105b      	asrs	r3, r3, #1
 8009fc2:	4413      	add	r3, r2
 8009fc4:	4a13      	ldr	r2, [pc, #76]	; (800a014 <Accel+0x184>)
 8009fc6:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 8009fc8:	4b12      	ldr	r3, [pc, #72]	; (800a014 <Accel+0x184>)
 8009fca:	685a      	ldr	r2, [r3, #4]
 8009fcc:	68bb      	ldr	r3, [r7, #8]
 8009fce:	0fd9      	lsrs	r1, r3, #31
 8009fd0:	440b      	add	r3, r1
 8009fd2:	105b      	asrs	r3, r3, #1
 8009fd4:	4413      	add	r3, r2
 8009fd6:	4a0f      	ldr	r2, [pc, #60]	; (800a014 <Accel+0x184>)
 8009fd8:	6053      	str	r3, [r2, #4]
	//
	//
//	float a_start = T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * START_ACCEL_DISTANCE);
//	float a= T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * ACCE_DECE_DISTANCE);
//	float a_curve = T1 * SEARCH_SPEED * SEARCH_SPEED * (90+TREAD_WIDTH)*(90+TREAD_WIDTH) /(2 * 2 * CURVE_DISTANCE*90*90);
}
 8009fda:	bf00      	nop
 8009fdc:	3710      	adds	r7, #16
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bdb0      	pop	{r4, r5, r7, pc}
 8009fe2:	bf00      	nop
 8009fe4:	f3af 8000 	nop.w
 8009fe8:	8fa963a1 	.word	0x8fa963a1
 8009fec:	3f5023d2 	.word	0x3f5023d2
 8009ff0:	9999999a 	.word	0x9999999a
 8009ff4:	3fe99999 	.word	0x3fe99999
 8009ff8:	20000000 	.word	0x20000000
 8009ffc:	200004f4 	.word	0x200004f4
 800a000:	20000520 	.word	0x20000520
 800a004:	3a83126f 	.word	0x3a83126f
 800a008:	20000224 	.word	0x20000224
 800a00c:	20000b94 	.word	0x20000b94
 800a010:	20000b98 	.word	0x20000b98
 800a014:	20000548 	.word	0x20000548
 800a018:	20000514 	.word	0x20000514
 800a01c:	00000000 	.word	0x00000000

0800a020 <Decel>:
void Decel(float dec_distance, float end_speed)
{
 800a020:	b5b0      	push	{r4, r5, r7, lr}
 800a022:	b084      	sub	sp, #16
 800a024:	af00      	add	r7, sp, #0
 800a026:	ed87 0a01 	vstr	s0, [r7, #4]
 800a02a:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = decel;
 800a02e:	4b60      	ldr	r3, [pc, #384]	; (800a1b0 <Decel+0x190>)
 800a030:	2201      	movs	r2, #1
 800a032:	711a      	strb	r2, [r3, #4]
	//int keep_pulse = TotalPulse[BODY];
	float down_speed=0;
 800a034:	f04f 0300 	mov.w	r3, #0
 800a038:	60fb      	str	r3, [r7, #12]
	down_speed = CurrentVelocity[BODY] - end_speed;
 800a03a:	4b5e      	ldr	r3, [pc, #376]	; (800a1b4 <Decel+0x194>)
 800a03c:	ed93 7a02 	vldr	s14, [r3, #8]
 800a040:	edd7 7a00 	vldr	s15, [r7]
 800a044:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a048:	edc7 7a03 	vstr	s15, [r7, #12]
	// =  - 
	//0
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 800a04c:	edd7 7a03 	vldr	s15, [r7, #12]
 800a050:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800a1b8 <Decel+0x198>
 800a054:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a058:	edd7 7a03 	vldr	s15, [r7, #12]
 800a05c:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a060:	edd7 7a01 	vldr	s15, [r7, #4]
 800a064:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800a068:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a06c:	eef1 7a67 	vneg.f32	s15, s15
 800a070:	4b52      	ldr	r3, [pc, #328]	; (800a1bc <Decel+0x19c>)
 800a072:	edc3 7a00 	vstr	s15, [r3]
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	WallSafe();
 800a076:	f7ff f83f 	bl	80090f8 <WallSafe>
	ControlWall();
 800a07a:	f7ff f855 	bl	8009128 <ControlWall>
	//
	int target_pulse = (int)(2*dec_distance/MM_PER_PULSE);
 800a07e:	edd7 7a01 	vldr	s15, [r7, #4]
 800a082:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a086:	ee17 0a90 	vmov	r0, s15
 800a08a:	f7fe f995 	bl	80083b8 <__aeabi_f2d>
 800a08e:	a344      	add	r3, pc, #272	; (adr r3, 800a1a0 <Decel+0x180>)
 800a090:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a094:	f7fe fb12 	bl	80086bc <__aeabi_ddiv>
 800a098:	4603      	mov	r3, r0
 800a09a:	460c      	mov	r4, r1
 800a09c:	4618      	mov	r0, r3
 800a09e:	4621      	mov	r1, r4
 800a0a0:	f7fe fc92 	bl	80089c8 <__aeabi_d2iz>
 800a0a4:	4603      	mov	r3, r0
 800a0a6:	60bb      	str	r3, [r7, #8]
	//
		//while
		//
		//
	//KeepPulse[BODY]
	while(/* (	(Photo[FR]+Photo[FL]) < 3800) && */( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800a0a8:	e052      	b.n	800a150 <Decel+0x130>
//			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
//			KeepCounter[RIGHT] = INITIAL_PULSE;
//		}
		//
		//ControlWall();
		if(TargetVelocity[BODY] <= 0)
 800a0aa:	4b45      	ldr	r3, [pc, #276]	; (800a1c0 <Decel+0x1a0>)
 800a0ac:	edd3 7a02 	vldr	s15, [r3, #8]
 800a0b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a0b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0b8:	d810      	bhi.n	800a0dc <Decel+0xbc>
		{
			TargetVelocity[BODY] = 0;
 800a0ba:	4b41      	ldr	r3, [pc, #260]	; (800a1c0 <Decel+0x1a0>)
 800a0bc:	f04f 0200 	mov.w	r2, #0
 800a0c0:	609a      	str	r2, [r3, #8]
			Acceleration = 0;
 800a0c2:	4b3e      	ldr	r3, [pc, #248]	; (800a1bc <Decel+0x19c>)
 800a0c4:	f04f 0200 	mov.w	r2, #0
 800a0c8:	601a      	str	r2, [r3, #0]
			TargetAngularV = 0;
 800a0ca:	4b3e      	ldr	r3, [pc, #248]	; (800a1c4 <Decel+0x1a4>)
 800a0cc:	f04f 0200 	mov.w	r2, #0
 800a0d0:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 800a0d2:	4b3d      	ldr	r3, [pc, #244]	; (800a1c8 <Decel+0x1a8>)
 800a0d4:	f04f 0200 	mov.w	r2, #0
 800a0d8:	601a      	str	r2, [r3, #0]
			break;
 800a0da:	e041      	b.n	800a160 <Decel+0x140>
		}
		if(KeepPulse[BODY] + (target_pulse*0.65) < TotalPulse[BODY] )
 800a0dc:	4b3b      	ldr	r3, [pc, #236]	; (800a1cc <Decel+0x1ac>)
 800a0de:	689b      	ldr	r3, [r3, #8]
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	f7fe f957 	bl	8008394 <__aeabi_i2d>
 800a0e6:	4604      	mov	r4, r0
 800a0e8:	460d      	mov	r5, r1
 800a0ea:	68b8      	ldr	r0, [r7, #8]
 800a0ec:	f7fe f952 	bl	8008394 <__aeabi_i2d>
 800a0f0:	a32d      	add	r3, pc, #180	; (adr r3, 800a1a8 <Decel+0x188>)
 800a0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0f6:	f7fe f9b7 	bl	8008468 <__aeabi_dmul>
 800a0fa:	4602      	mov	r2, r0
 800a0fc:	460b      	mov	r3, r1
 800a0fe:	4620      	mov	r0, r4
 800a100:	4629      	mov	r1, r5
 800a102:	f7fd fffb 	bl	80080fc <__adddf3>
 800a106:	4603      	mov	r3, r0
 800a108:	460c      	mov	r4, r1
 800a10a:	4625      	mov	r5, r4
 800a10c:	461c      	mov	r4, r3
 800a10e:	4b30      	ldr	r3, [pc, #192]	; (800a1d0 <Decel+0x1b0>)
 800a110:	689b      	ldr	r3, [r3, #8]
 800a112:	4618      	mov	r0, r3
 800a114:	f7fe f93e 	bl	8008394 <__aeabi_i2d>
 800a118:	4602      	mov	r2, r0
 800a11a:	460b      	mov	r3, r1
 800a11c:	4620      	mov	r0, r4
 800a11e:	4629      	mov	r1, r5
 800a120:	f7fe fc14 	bl	800894c <__aeabi_dcmplt>
 800a124:	4603      	mov	r3, r0
 800a126:	2b00      	cmp	r3, #0
 800a128:	d100      	bne.n	800a12c <Decel+0x10c>
 800a12a:	e011      	b.n	800a150 <Decel+0x130>
		{
			WallWarn();
 800a12c:	f7fe fff0 	bl	8009110 <WallWarn>
			//ControlWall();
			PIDChangeFlag(L_WALL_PID, 0);
 800a130:	2100      	movs	r1, #0
 800a132:	2002      	movs	r0, #2
 800a134:	f005 fc78 	bl	800fa28 <PIDChangeFlag>
			PIDChangeFlag(R_WALL_PID, 0);
 800a138:	2100      	movs	r1, #0
 800a13a:	2003      	movs	r0, #3
 800a13c:	f005 fc74 	bl	800fa28 <PIDChangeFlag>
			PIDChangeFlag(D_WALL_PID, 0);
 800a140:	2100      	movs	r1, #0
 800a142:	2001      	movs	r0, #1
 800a144:	f005 fc70 	bl	800fa28 <PIDChangeFlag>
			PIDChangeFlag( A_VELO_PID , 1);
 800a148:	2101      	movs	r1, #1
 800a14a:	2000      	movs	r0, #0
 800a14c:	f005 fc6c 	bl	800fa28 <PIDChangeFlag>
	while(/* (	(Photo[FR]+Photo[FL]) < 3800) && */( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800a150:	4b1e      	ldr	r3, [pc, #120]	; (800a1cc <Decel+0x1ac>)
 800a152:	689a      	ldr	r2, [r3, #8]
 800a154:	68bb      	ldr	r3, [r7, #8]
 800a156:	441a      	add	r2, r3
 800a158:	4b1d      	ldr	r3, [pc, #116]	; (800a1d0 <Decel+0x1b0>)
 800a15a:	689b      	ldr	r3, [r3, #8]
 800a15c:	429a      	cmp	r2, r3
 800a15e:	dca4      	bgt.n	800a0aa <Decel+0x8a>

		}


	}
	WaitStopAndReset();
 800a160:	f7ff f8fa 	bl	8009358 <WaitStopAndReset>
	KeepPulse[BODY] += target_pulse;
 800a164:	4b19      	ldr	r3, [pc, #100]	; (800a1cc <Decel+0x1ac>)
 800a166:	689a      	ldr	r2, [r3, #8]
 800a168:	68bb      	ldr	r3, [r7, #8]
 800a16a:	4413      	add	r3, r2
 800a16c:	4a17      	ldr	r2, [pc, #92]	; (800a1cc <Decel+0x1ac>)
 800a16e:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a170:	4b16      	ldr	r3, [pc, #88]	; (800a1cc <Decel+0x1ac>)
 800a172:	681a      	ldr	r2, [r3, #0]
 800a174:	68bb      	ldr	r3, [r7, #8]
 800a176:	0fd9      	lsrs	r1, r3, #31
 800a178:	440b      	add	r3, r1
 800a17a:	105b      	asrs	r3, r3, #1
 800a17c:	4413      	add	r3, r2
 800a17e:	4a13      	ldr	r2, [pc, #76]	; (800a1cc <Decel+0x1ac>)
 800a180:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a182:	4b12      	ldr	r3, [pc, #72]	; (800a1cc <Decel+0x1ac>)
 800a184:	685a      	ldr	r2, [r3, #4]
 800a186:	68bb      	ldr	r3, [r7, #8]
 800a188:	0fd9      	lsrs	r1, r3, #31
 800a18a:	440b      	add	r3, r1
 800a18c:	105b      	asrs	r3, r3, #1
 800a18e:	4413      	add	r3, r2
 800a190:	4a0e      	ldr	r2, [pc, #56]	; (800a1cc <Decel+0x1ac>)
 800a192:	6053      	str	r3, [r2, #4]


}
 800a194:	bf00      	nop
 800a196:	3710      	adds	r7, #16
 800a198:	46bd      	mov	sp, r7
 800a19a:	bdb0      	pop	{r4, r5, r7, pc}
 800a19c:	f3af 8000 	nop.w
 800a1a0:	8fa963a1 	.word	0x8fa963a1
 800a1a4:	3f5023d2 	.word	0x3f5023d2
 800a1a8:	cccccccd 	.word	0xcccccccd
 800a1ac:	3fe4cccc 	.word	0x3fe4cccc
 800a1b0:	20000000 	.word	0x20000000
 800a1b4:	20000520 	.word	0x20000520
 800a1b8:	3a83126f 	.word	0x3a83126f
 800a1bc:	20000224 	.word	0x20000224
 800a1c0:	200004e4 	.word	0x200004e4
 800a1c4:	200004f4 	.word	0x200004f4
 800a1c8:	20000228 	.word	0x20000228
 800a1cc:	20000548 	.word	0x20000548
 800a1d0:	20000514 	.word	0x20000514
 800a1d4:	00000000 	.word	0x00000000

0800a1d8 <Calib>:
//
//
void Calib(int distance)
{
 800a1d8:	b590      	push	{r4, r7, lr}
 800a1da:	b085      	sub	sp, #20
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
	//Pos.
	int target_pulse = (int)(2*distance/MM_PER_PULSE);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	005b      	lsls	r3, r3, #1
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	f7fe f8d5 	bl	8008394 <__aeabi_i2d>
 800a1ea:	a32b      	add	r3, pc, #172	; (adr r3, 800a298 <Calib+0xc0>)
 800a1ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1f0:	f7fe fa64 	bl	80086bc <__aeabi_ddiv>
 800a1f4:	4603      	mov	r3, r0
 800a1f6:	460c      	mov	r4, r1
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	4621      	mov	r1, r4
 800a1fc:	f7fe fbe4 	bl	80089c8 <__aeabi_d2iz>
 800a200:	4603      	mov	r3, r0
 800a202:	60fb      	str	r3, [r7, #12]
	//int keep_pulse = TotalPulse[BODY]+target_pulse;
	if(target_pulse > 0)
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	2b00      	cmp	r3, #0
 800a208:	dd15      	ble.n	800a236 <Calib+0x5e>
	{
		while( KeepPulse[BODY] + target_pulse > TotalPulse[BODY] )
 800a20a:	e006      	b.n	800a21a <Calib+0x42>
		{
			Acceleration = 0;
 800a20c:	4b1c      	ldr	r3, [pc, #112]	; (800a280 <Calib+0xa8>)
 800a20e:	f04f 0200 	mov.w	r2, #0
 800a212:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = 70;
 800a214:	4b1b      	ldr	r3, [pc, #108]	; (800a284 <Calib+0xac>)
 800a216:	4a1c      	ldr	r2, [pc, #112]	; (800a288 <Calib+0xb0>)
 800a218:	609a      	str	r2, [r3, #8]
		while( KeepPulse[BODY] + target_pulse > TotalPulse[BODY] )
 800a21a:	4b1c      	ldr	r3, [pc, #112]	; (800a28c <Calib+0xb4>)
 800a21c:	689a      	ldr	r2, [r3, #8]
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	441a      	add	r2, r3
 800a222:	4b1b      	ldr	r3, [pc, #108]	; (800a290 <Calib+0xb8>)
 800a224:	689b      	ldr	r3, [r3, #8]
 800a226:	429a      	cmp	r2, r3
 800a228:	dcf0      	bgt.n	800a20c <Calib+0x34>
		}
		KeepPulse[BODY] += target_pulse;
 800a22a:	4b18      	ldr	r3, [pc, #96]	; (800a28c <Calib+0xb4>)
 800a22c:	689a      	ldr	r2, [r3, #8]
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	4413      	add	r3, r2
 800a232:	4a16      	ldr	r2, [pc, #88]	; (800a28c <Calib+0xb4>)
 800a234:	6093      	str	r3, [r2, #8]

	}
	if(target_pulse < 0 )
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	da15      	bge.n	800a268 <Calib+0x90>
	{
		while( KeepPulse[BODY] + target_pulse < TotalPulse[BODY] )
 800a23c:	e006      	b.n	800a24c <Calib+0x74>
		{
			Acceleration = 0;
 800a23e:	4b10      	ldr	r3, [pc, #64]	; (800a280 <Calib+0xa8>)
 800a240:	f04f 0200 	mov.w	r2, #0
 800a244:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = -100;
 800a246:	4b0f      	ldr	r3, [pc, #60]	; (800a284 <Calib+0xac>)
 800a248:	4a12      	ldr	r2, [pc, #72]	; (800a294 <Calib+0xbc>)
 800a24a:	609a      	str	r2, [r3, #8]
		while( KeepPulse[BODY] + target_pulse < TotalPulse[BODY] )
 800a24c:	4b0f      	ldr	r3, [pc, #60]	; (800a28c <Calib+0xb4>)
 800a24e:	689a      	ldr	r2, [r3, #8]
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	441a      	add	r2, r3
 800a254:	4b0e      	ldr	r3, [pc, #56]	; (800a290 <Calib+0xb8>)
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	429a      	cmp	r2, r3
 800a25a:	dbf0      	blt.n	800a23e <Calib+0x66>
		}
		KeepPulse[BODY] += target_pulse;
 800a25c:	4b0b      	ldr	r3, [pc, #44]	; (800a28c <Calib+0xb4>)
 800a25e:	689a      	ldr	r2, [r3, #8]
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	4413      	add	r3, r2
 800a264:	4a09      	ldr	r2, [pc, #36]	; (800a28c <Calib+0xb4>)
 800a266:	6093      	str	r3, [r2, #8]
	}
	TargetVelocity[BODY] = 0;
 800a268:	4b06      	ldr	r3, [pc, #24]	; (800a284 <Calib+0xac>)
 800a26a:	f04f 0200 	mov.w	r2, #0
 800a26e:	609a      	str	r2, [r3, #8]
	Acceleration = 0;
 800a270:	4b03      	ldr	r3, [pc, #12]	; (800a280 <Calib+0xa8>)
 800a272:	f04f 0200 	mov.w	r2, #0
 800a276:	601a      	str	r2, [r3, #0]
}
 800a278:	bf00      	nop
 800a27a:	3714      	adds	r7, #20
 800a27c:	46bd      	mov	sp, r7
 800a27e:	bd90      	pop	{r4, r7, pc}
 800a280:	20000224 	.word	0x20000224
 800a284:	200004e4 	.word	0x200004e4
 800a288:	428c0000 	.word	0x428c0000
 800a28c:	20000548 	.word	0x20000548
 800a290:	20000514 	.word	0x20000514
 800a294:	c2c80000 	.word	0xc2c80000
 800a298:	8fa963a1 	.word	0x8fa963a1
 800a29c:	3f5023d2 	.word	0x3f5023d2

0800a2a0 <Compensate>:
void Compensate()
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	af00      	add	r7, sp, #0
	//
	//Pos.
	Pos.Act = compensate;
 800a2a4:	4b04      	ldr	r3, [pc, #16]	; (800a2b8 <Compensate+0x18>)
 800a2a6:	2206      	movs	r2, #6
 800a2a8:	711a      	strb	r2, [r3, #4]
	TargetPhoto[FL];

#else
	//
	//ControlWall();
	Calib(-50);
 800a2aa:	f06f 0031 	mvn.w	r0, #49	; 0x31
 800a2ae:	f7ff ff93 	bl	800a1d8 <Calib>

//	Accel(7,-70);
//	Decel(7,0);
#endif

}
 800a2b2:	bf00      	nop
 800a2b4:	bd80      	pop	{r7, pc}
 800a2b6:	bf00      	nop
 800a2b8:	20000000 	.word	0x20000000

0800a2bc <AjustCenter>:
float AjustCenter(){
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b082      	sub	sp, #8
 800a2c0:	af00      	add	r7, sp, #0
	//x,y,lrfb
	PIDChangeFlag(L_WALL_PID, 0);
 800a2c2:	2100      	movs	r1, #0
 800a2c4:	2002      	movs	r0, #2
 800a2c6:	f005 fbaf 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800a2ca:	2100      	movs	r1, #0
 800a2cc:	2003      	movs	r0, #3
 800a2ce:	f005 fbab 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800a2d2:	2100      	movs	r1, #0
 800a2d4:	2001      	movs	r0, #1
 800a2d6:	f005 fba7 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag( A_VELO_PID, 0);
 800a2da:	2100      	movs	r1, #0
 800a2dc:	2000      	movs	r0, #0
 800a2de:	f005 fba3 	bl	800fa28 <PIDChangeFlag>

	int wall_ctrl = GetWallCtrlDirection();
 800a2e2:	f7fe fda5 	bl	8008e30 <GetWallCtrlDirection>
 800a2e6:	6078      	str	r0, [r7, #4]
	PIDChangeFlag(wall_ctrl, 1);
 800a2e8:	2101      	movs	r1, #1
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f005 fb9c 	bl	800fa28 <PIDChangeFlag>

	switch(Pos.Car%4)
 800a2f0:	4b7a      	ldr	r3, [pc, #488]	; (800a4dc <AjustCenter+0x220>)
 800a2f2:	78db      	ldrb	r3, [r3, #3]
 800a2f4:	f003 0303 	and.w	r3, r3, #3
 800a2f8:	2b03      	cmp	r3, #3
 800a2fa:	f200 80d2 	bhi.w	800a4a2 <AjustCenter+0x1e6>
 800a2fe:	a201      	add	r2, pc, #4	; (adr r2, 800a304 <AjustCenter+0x48>)
 800a300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a304:	0800a315 	.word	0x0800a315
 800a308:	0800a37b 	.word	0x0800a37b
 800a30c:	0800a3df 	.word	0x0800a3df
 800a310:	0800a441 	.word	0x0800a441
	{
	case north: //use west or north wall
			if (Wall[Pos.X][Pos.Y].north == wall) //
 800a314:	4b71      	ldr	r3, [pc, #452]	; (800a4dc <AjustCenter+0x220>)
 800a316:	781b      	ldrb	r3, [r3, #0]
 800a318:	4618      	mov	r0, r3
 800a31a:	4b70      	ldr	r3, [pc, #448]	; (800a4dc <AjustCenter+0x220>)
 800a31c:	785b      	ldrb	r3, [r3, #1]
 800a31e:	4619      	mov	r1, r3
 800a320:	4a6f      	ldr	r2, [pc, #444]	; (800a4e0 <AjustCenter+0x224>)
 800a322:	0103      	lsls	r3, r0, #4
 800a324:	440b      	add	r3, r1
 800a326:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a32a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800a32e:	b2db      	uxtb	r3, r3
 800a330:	2b01      	cmp	r3, #1
 800a332:	f000 80b8 	beq.w	800a4a6 <AjustCenter+0x1ea>
			{
				//
					//

			}
			else if (Wall[Pos.X][Pos.Y].south == wall) //
 800a336:	4b69      	ldr	r3, [pc, #420]	; (800a4dc <AjustCenter+0x220>)
 800a338:	781b      	ldrb	r3, [r3, #0]
 800a33a:	4618      	mov	r0, r3
 800a33c:	4b67      	ldr	r3, [pc, #412]	; (800a4dc <AjustCenter+0x220>)
 800a33e:	785b      	ldrb	r3, [r3, #1]
 800a340:	4619      	mov	r1, r3
 800a342:	4a67      	ldr	r2, [pc, #412]	; (800a4e0 <AjustCenter+0x224>)
 800a344:	0103      	lsls	r3, r0, #4
 800a346:	440b      	add	r3, r1
 800a348:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a34c:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800a350:	b2db      	uxtb	r3, r3
 800a352:	2b01      	cmp	r3, #1
 800a354:	f040 80a7 	bne.w	800a4a6 <AjustCenter+0x1ea>
			{
				Compensate();	//
 800a358:	f7ff ffa2 	bl	800a2a0 <Compensate>

				Pid[wall_ctrl].flag = 0;
 800a35c:	4a61      	ldr	r2, [pc, #388]	; (800a4e4 <AjustCenter+0x228>)
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	212c      	movs	r1, #44	; 0x2c
 800a362:	fb01 f303 	mul.w	r3, r1, r3
 800a366:	4413      	add	r3, r2
 800a368:	3328      	adds	r3, #40	; 0x28
 800a36a:	2200      	movs	r2, #0
 800a36c:	601a      	str	r2, [r3, #0]
				TargetAngularV = 0;
 800a36e:	4b5e      	ldr	r3, [pc, #376]	; (800a4e8 <AjustCenter+0x22c>)
 800a370:	f04f 0200 	mov.w	r2, #0
 800a374:	601a      	str	r2, [r3, #0]
				return 61.5;
 800a376:	4b5d      	ldr	r3, [pc, #372]	; (800a4ec <AjustCenter+0x230>)
 800a378:	e0a8      	b.n	800a4cc <AjustCenter+0x210>
			}
		break;
	case east:
			if (Wall[Pos.X][Pos.Y].east == wall) //
 800a37a:	4b58      	ldr	r3, [pc, #352]	; (800a4dc <AjustCenter+0x220>)
 800a37c:	781b      	ldrb	r3, [r3, #0]
 800a37e:	4618      	mov	r0, r3
 800a380:	4b56      	ldr	r3, [pc, #344]	; (800a4dc <AjustCenter+0x220>)
 800a382:	785b      	ldrb	r3, [r3, #1]
 800a384:	4619      	mov	r1, r3
 800a386:	4a56      	ldr	r2, [pc, #344]	; (800a4e0 <AjustCenter+0x224>)
 800a388:	0103      	lsls	r3, r0, #4
 800a38a:	440b      	add	r3, r1
 800a38c:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a390:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800a394:	b2db      	uxtb	r3, r3
 800a396:	2b01      	cmp	r3, #1
 800a398:	f000 8087 	beq.w	800a4aa <AjustCenter+0x1ee>
			{
				//
			}
			else if (Wall[Pos.X][Pos.Y].west == wall) //
 800a39c:	4b4f      	ldr	r3, [pc, #316]	; (800a4dc <AjustCenter+0x220>)
 800a39e:	781b      	ldrb	r3, [r3, #0]
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	4b4e      	ldr	r3, [pc, #312]	; (800a4dc <AjustCenter+0x220>)
 800a3a4:	785b      	ldrb	r3, [r3, #1]
 800a3a6:	4619      	mov	r1, r3
 800a3a8:	4a4d      	ldr	r2, [pc, #308]	; (800a4e0 <AjustCenter+0x224>)
 800a3aa:	0103      	lsls	r3, r0, #4
 800a3ac:	440b      	add	r3, r1
 800a3ae:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a3b2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800a3b6:	b2db      	uxtb	r3, r3
 800a3b8:	2b01      	cmp	r3, #1
 800a3ba:	d176      	bne.n	800a4aa <AjustCenter+0x1ee>
			{
				Compensate();//
 800a3bc:	f7ff ff70 	bl	800a2a0 <Compensate>
				Pid[wall_ctrl].flag = 0;
 800a3c0:	4a48      	ldr	r2, [pc, #288]	; (800a4e4 <AjustCenter+0x228>)
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	212c      	movs	r1, #44	; 0x2c
 800a3c6:	fb01 f303 	mul.w	r3, r1, r3
 800a3ca:	4413      	add	r3, r2
 800a3cc:	3328      	adds	r3, #40	; 0x28
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	601a      	str	r2, [r3, #0]
				TargetAngularV = 0;
 800a3d2:	4b45      	ldr	r3, [pc, #276]	; (800a4e8 <AjustCenter+0x22c>)
 800a3d4:	f04f 0200 	mov.w	r2, #0
 800a3d8:	601a      	str	r2, [r3, #0]
				return 61.5;
 800a3da:	4b44      	ldr	r3, [pc, #272]	; (800a4ec <AjustCenter+0x230>)
 800a3dc:	e076      	b.n	800a4cc <AjustCenter+0x210>
			}
		break;
	case south:
			if (Wall[Pos.X][Pos.Y].south == wall) //
 800a3de:	4b3f      	ldr	r3, [pc, #252]	; (800a4dc <AjustCenter+0x220>)
 800a3e0:	781b      	ldrb	r3, [r3, #0]
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	4b3d      	ldr	r3, [pc, #244]	; (800a4dc <AjustCenter+0x220>)
 800a3e6:	785b      	ldrb	r3, [r3, #1]
 800a3e8:	4619      	mov	r1, r3
 800a3ea:	4a3d      	ldr	r2, [pc, #244]	; (800a4e0 <AjustCenter+0x224>)
 800a3ec:	0103      	lsls	r3, r0, #4
 800a3ee:	440b      	add	r3, r1
 800a3f0:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a3f4:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800a3f8:	b2db      	uxtb	r3, r3
 800a3fa:	2b01      	cmp	r3, #1
 800a3fc:	d057      	beq.n	800a4ae <AjustCenter+0x1f2>
			{
				//
			}
			else if (Wall[Pos.X][Pos.Y].north == wall) //
 800a3fe:	4b37      	ldr	r3, [pc, #220]	; (800a4dc <AjustCenter+0x220>)
 800a400:	781b      	ldrb	r3, [r3, #0]
 800a402:	4618      	mov	r0, r3
 800a404:	4b35      	ldr	r3, [pc, #212]	; (800a4dc <AjustCenter+0x220>)
 800a406:	785b      	ldrb	r3, [r3, #1]
 800a408:	4619      	mov	r1, r3
 800a40a:	4a35      	ldr	r2, [pc, #212]	; (800a4e0 <AjustCenter+0x224>)
 800a40c:	0103      	lsls	r3, r0, #4
 800a40e:	440b      	add	r3, r1
 800a410:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a414:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800a418:	b2db      	uxtb	r3, r3
 800a41a:	2b01      	cmp	r3, #1
 800a41c:	d147      	bne.n	800a4ae <AjustCenter+0x1f2>
			{
				Compensate();//
 800a41e:	f7ff ff3f 	bl	800a2a0 <Compensate>
				Pid[wall_ctrl].flag = 0;
 800a422:	4a30      	ldr	r2, [pc, #192]	; (800a4e4 <AjustCenter+0x228>)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	212c      	movs	r1, #44	; 0x2c
 800a428:	fb01 f303 	mul.w	r3, r1, r3
 800a42c:	4413      	add	r3, r2
 800a42e:	3328      	adds	r3, #40	; 0x28
 800a430:	2200      	movs	r2, #0
 800a432:	601a      	str	r2, [r3, #0]
				TargetAngularV = 0;
 800a434:	4b2c      	ldr	r3, [pc, #176]	; (800a4e8 <AjustCenter+0x22c>)
 800a436:	f04f 0200 	mov.w	r2, #0
 800a43a:	601a      	str	r2, [r3, #0]
				return 61.5;
 800a43c:	4b2b      	ldr	r3, [pc, #172]	; (800a4ec <AjustCenter+0x230>)
 800a43e:	e045      	b.n	800a4cc <AjustCenter+0x210>
			}
		break;
	case west:
			if (Wall[Pos.X][Pos.Y].west == wall) //
 800a440:	4b26      	ldr	r3, [pc, #152]	; (800a4dc <AjustCenter+0x220>)
 800a442:	781b      	ldrb	r3, [r3, #0]
 800a444:	4618      	mov	r0, r3
 800a446:	4b25      	ldr	r3, [pc, #148]	; (800a4dc <AjustCenter+0x220>)
 800a448:	785b      	ldrb	r3, [r3, #1]
 800a44a:	4619      	mov	r1, r3
 800a44c:	4a24      	ldr	r2, [pc, #144]	; (800a4e0 <AjustCenter+0x224>)
 800a44e:	0103      	lsls	r3, r0, #4
 800a450:	440b      	add	r3, r1
 800a452:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a456:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800a45a:	b2db      	uxtb	r3, r3
 800a45c:	2b01      	cmp	r3, #1
 800a45e:	d020      	beq.n	800a4a2 <AjustCenter+0x1e6>
			{
				//
			}
			else if (Wall[Pos.X][Pos.Y].east == wall) //
 800a460:	4b1e      	ldr	r3, [pc, #120]	; (800a4dc <AjustCenter+0x220>)
 800a462:	781b      	ldrb	r3, [r3, #0]
 800a464:	4618      	mov	r0, r3
 800a466:	4b1d      	ldr	r3, [pc, #116]	; (800a4dc <AjustCenter+0x220>)
 800a468:	785b      	ldrb	r3, [r3, #1]
 800a46a:	4619      	mov	r1, r3
 800a46c:	4a1c      	ldr	r2, [pc, #112]	; (800a4e0 <AjustCenter+0x224>)
 800a46e:	0103      	lsls	r3, r0, #4
 800a470:	440b      	add	r3, r1
 800a472:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800a476:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800a47a:	b2db      	uxtb	r3, r3
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	d110      	bne.n	800a4a2 <AjustCenter+0x1e6>
			{
				Compensate();//
 800a480:	f7ff ff0e 	bl	800a2a0 <Compensate>
				Pid[wall_ctrl].flag = 0;
 800a484:	4a17      	ldr	r2, [pc, #92]	; (800a4e4 <AjustCenter+0x228>)
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	212c      	movs	r1, #44	; 0x2c
 800a48a:	fb01 f303 	mul.w	r3, r1, r3
 800a48e:	4413      	add	r3, r2
 800a490:	3328      	adds	r3, #40	; 0x28
 800a492:	2200      	movs	r2, #0
 800a494:	601a      	str	r2, [r3, #0]
				TargetAngularV = 0;
 800a496:	4b14      	ldr	r3, [pc, #80]	; (800a4e8 <AjustCenter+0x22c>)
 800a498:	f04f 0200 	mov.w	r2, #0
 800a49c:	601a      	str	r2, [r3, #0]
				return 61.5;
 800a49e:	4b13      	ldr	r3, [pc, #76]	; (800a4ec <AjustCenter+0x230>)
 800a4a0:	e014      	b.n	800a4cc <AjustCenter+0x210>
			}
	default:
		break;
 800a4a2:	bf00      	nop
 800a4a4:	e004      	b.n	800a4b0 <AjustCenter+0x1f4>
		break;
 800a4a6:	bf00      	nop
 800a4a8:	e002      	b.n	800a4b0 <AjustCenter+0x1f4>
		break;
 800a4aa:	bf00      	nop
 800a4ac:	e000      	b.n	800a4b0 <AjustCenter+0x1f4>
		break;
 800a4ae:	bf00      	nop
	}
	Pid[wall_ctrl].flag = 0;
 800a4b0:	4a0c      	ldr	r2, [pc, #48]	; (800a4e4 <AjustCenter+0x228>)
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	212c      	movs	r1, #44	; 0x2c
 800a4b6:	fb01 f303 	mul.w	r3, r1, r3
 800a4ba:	4413      	add	r3, r2
 800a4bc:	3328      	adds	r3, #40	; 0x28
 800a4be:	2200      	movs	r2, #0
 800a4c0:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 800a4c2:	4b09      	ldr	r3, [pc, #36]	; (800a4e8 <AjustCenter+0x22c>)
 800a4c4:	f04f 0200 	mov.w	r2, #0
 800a4c8:	601a      	str	r2, [r3, #0]
	return 45;
 800a4ca:	4b09      	ldr	r3, [pc, #36]	; (800a4f0 <AjustCenter+0x234>)
 800a4cc:	ee07 3a90 	vmov	s15, r3
}
 800a4d0:	eeb0 0a67 	vmov.f32	s0, s15
 800a4d4:	3708      	adds	r7, #8
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}
 800a4da:	bf00      	nop
 800a4dc:	20000000 	.word	0x20000000
 800a4e0:	20000994 	.word	0x20000994
 800a4e4:	20000314 	.word	0x20000314
 800a4e8:	200004f4 	.word	0x200004f4
 800a4ec:	42760000 	.word	0x42760000
 800a4f0:	42340000 	.word	0x42340000
 800a4f4:	00000000 	.word	0x00000000

0800a4f8 <GoStraight>:
void GoStraight(float move_distance,  float explore_speed, float accel)
{
 800a4f8:	b5b0      	push	{r4, r5, r7, lr}
 800a4fa:	b086      	sub	sp, #24
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	ed87 0a03 	vstr	s0, [r7, #12]
 800a502:	edc7 0a02 	vstr	s1, [r7, #8]
 800a506:	ed87 1a01 	vstr	s2, [r7, #4]
	//explore_speed += accel;

	//
	//90
	//int keep_pulse = TotalPulse[BODY];
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 800a50a:	edd7 7a03 	vldr	s15, [r7, #12]
 800a50e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a512:	ee17 0a90 	vmov	r0, s15
 800a516:	f7fd ff4f 	bl	80083b8 <__aeabi_f2d>
 800a51a:	a377      	add	r3, pc, #476	; (adr r3, 800a6f8 <GoStraight+0x200>)
 800a51c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a520:	f7fe f8cc 	bl	80086bc <__aeabi_ddiv>
 800a524:	4603      	mov	r3, r0
 800a526:	460c      	mov	r4, r1
 800a528:	4618      	mov	r0, r3
 800a52a:	4621      	mov	r1, r4
 800a52c:	f7fe fa4c 	bl	80089c8 <__aeabi_d2iz>
 800a530:	4603      	mov	r3, r0
 800a532:	617b      	str	r3, [r7, #20]

	if(accel != 0) //
 800a534:	edd7 7a01 	vldr	s15, [r7, #4]
 800a538:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a53c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a540:	d022      	beq.n	800a588 <GoStraight+0x90>
	{
		WallWarn();
 800a542:	f7fe fde5 	bl	8009110 <WallWarn>
		ControlWall();
 800a546:	f7fe fdef 	bl	8009128 <ControlWall>
		Accel( move_distance/2 , explore_speed+accel);	//	//explore
 800a54a:	edd7 7a03 	vldr	s15, [r7, #12]
 800a54e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a552:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a556:	ed97 7a02 	vldr	s14, [r7, #8]
 800a55a:	edd7 7a01 	vldr	s15, [r7, #4]
 800a55e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a562:	eef0 0a67 	vmov.f32	s1, s15
 800a566:	eeb0 0a66 	vmov.f32	s0, s13
 800a56a:	f7ff fc91 	bl	8009e90 <Accel>
		while( ( KeepPulse[BODY] + (target_pulse/2)) > ( TotalPulse[BODY]) )
 800a56e:	bf00      	nop
 800a570:	4b5b      	ldr	r3, [pc, #364]	; (800a6e0 <GoStraight+0x1e8>)
 800a572:	689a      	ldr	r2, [r3, #8]
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	0fd9      	lsrs	r1, r3, #31
 800a578:	440b      	add	r3, r1
 800a57a:	105b      	asrs	r3, r3, #1
 800a57c:	441a      	add	r2, r3
 800a57e:	4b59      	ldr	r3, [pc, #356]	; (800a6e4 <GoStraight+0x1ec>)
 800a580:	689b      	ldr	r3, [r3, #8]
 800a582:	429a      	cmp	r2, r3
 800a584:	dcf4      	bgt.n	800a570 <GoStraight+0x78>
 800a586:	e082      	b.n	800a68e <GoStraight+0x196>
	//		}
		}
	}
	else
	{
		Pos.Act = straight;
 800a588:	4b57      	ldr	r3, [pc, #348]	; (800a6e8 <GoStraight+0x1f0>)
 800a58a:	2205      	movs	r2, #5
 800a58c:	711a      	strb	r2, [r3, #4]
		WallSafe();
 800a58e:	f7fe fdb3 	bl	80090f8 <WallSafe>
		ControlWall();
 800a592:	f7fe fdc9 	bl	8009128 <ControlWall>
		Calc = SearchOrFast;
 800a596:	4b55      	ldr	r3, [pc, #340]	; (800a6ec <GoStraight+0x1f4>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	4a55      	ldr	r2, [pc, #340]	; (800a6f0 <GoStraight+0x1f8>)
 800a59c:	6013      	str	r3, [r2, #0]
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 800a59e:	e06e      	b.n	800a67e <GoStraight+0x186>
		{
			//45mm
			//ControlWall();
			// <=   
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] )
 800a5a0:	4b4f      	ldr	r3, [pc, #316]	; (800a6e0 <GoStraight+0x1e8>)
 800a5a2:	689b      	ldr	r3, [r3, #8]
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	f7fd fef5 	bl	8008394 <__aeabi_i2d>
 800a5aa:	4604      	mov	r4, r0
 800a5ac:	460d      	mov	r5, r1
 800a5ae:	6978      	ldr	r0, [r7, #20]
 800a5b0:	f7fd fef0 	bl	8008394 <__aeabi_i2d>
 800a5b4:	a346      	add	r3, pc, #280	; (adr r3, 800a6d0 <GoStraight+0x1d8>)
 800a5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ba:	f7fd ff55 	bl	8008468 <__aeabi_dmul>
 800a5be:	4602      	mov	r2, r0
 800a5c0:	460b      	mov	r3, r1
 800a5c2:	4620      	mov	r0, r4
 800a5c4:	4629      	mov	r1, r5
 800a5c6:	f7fd fd99 	bl	80080fc <__adddf3>
 800a5ca:	4603      	mov	r3, r0
 800a5cc:	460c      	mov	r4, r1
 800a5ce:	4625      	mov	r5, r4
 800a5d0:	461c      	mov	r4, r3
 800a5d2:	4b44      	ldr	r3, [pc, #272]	; (800a6e4 <GoStraight+0x1ec>)
 800a5d4:	689b      	ldr	r3, [r3, #8]
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	f7fd fedc 	bl	8008394 <__aeabi_i2d>
 800a5dc:	4602      	mov	r2, r0
 800a5de:	460b      	mov	r3, r1
 800a5e0:	4620      	mov	r0, r4
 800a5e2:	4629      	mov	r1, r5
 800a5e4:	f7fe f9b2 	bl	800894c <__aeabi_dcmplt>
 800a5e8:	4603      	mov	r3, r0
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d011      	beq.n	800a612 <GoStraight+0x11a>
			{
				WallWarn();
 800a5ee:	f7fe fd8f 	bl	8009110 <WallWarn>
				PIDChangeFlag(L_WALL_PID, 0);
 800a5f2:	2100      	movs	r1, #0
 800a5f4:	2002      	movs	r0, #2
 800a5f6:	f005 fa17 	bl	800fa28 <PIDChangeFlag>
				PIDChangeFlag(R_WALL_PID, 0);
 800a5fa:	2100      	movs	r1, #0
 800a5fc:	2003      	movs	r0, #3
 800a5fe:	f005 fa13 	bl	800fa28 <PIDChangeFlag>
				PIDChangeFlag(D_WALL_PID, 0);
 800a602:	2100      	movs	r1, #0
 800a604:	2001      	movs	r0, #1
 800a606:	f005 fa0f 	bl	800fa28 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID , 1);
 800a60a:	2101      	movs	r1, #1
 800a60c:	2000      	movs	r0, #0
 800a60e:	f005 fa0b 	bl	800fa28 <PIDChangeFlag>
			}

			if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 800a612:	4b33      	ldr	r3, [pc, #204]	; (800a6e0 <GoStraight+0x1e8>)
 800a614:	689b      	ldr	r3, [r3, #8]
 800a616:	4618      	mov	r0, r3
 800a618:	f7fd febc 	bl	8008394 <__aeabi_i2d>
 800a61c:	4604      	mov	r4, r0
 800a61e:	460d      	mov	r5, r1
 800a620:	6978      	ldr	r0, [r7, #20]
 800a622:	f7fd feb7 	bl	8008394 <__aeabi_i2d>
 800a626:	a32c      	add	r3, pc, #176	; (adr r3, 800a6d8 <GoStraight+0x1e0>)
 800a628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a62c:	f7fd ff1c 	bl	8008468 <__aeabi_dmul>
 800a630:	4602      	mov	r2, r0
 800a632:	460b      	mov	r3, r1
 800a634:	4620      	mov	r0, r4
 800a636:	4629      	mov	r1, r5
 800a638:	f7fd fd60 	bl	80080fc <__adddf3>
 800a63c:	4603      	mov	r3, r0
 800a63e:	460c      	mov	r4, r1
 800a640:	4625      	mov	r5, r4
 800a642:	461c      	mov	r4, r3
 800a644:	4b27      	ldr	r3, [pc, #156]	; (800a6e4 <GoStraight+0x1ec>)
 800a646:	689b      	ldr	r3, [r3, #8]
 800a648:	4618      	mov	r0, r3
 800a64a:	f7fd fea3 	bl	8008394 <__aeabi_i2d>
 800a64e:	4602      	mov	r2, r0
 800a650:	460b      	mov	r3, r1
 800a652:	4620      	mov	r0, r4
 800a654:	4629      	mov	r1, r5
 800a656:	f7fe f979 	bl	800894c <__aeabi_dcmplt>
 800a65a:	4603      	mov	r3, r0
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d100      	bne.n	800a662 <GoStraight+0x16a>
 800a660:	e00d      	b.n	800a67e <GoStraight+0x186>
 800a662:	4b23      	ldr	r3, [pc, #140]	; (800a6f0 <GoStraight+0x1f8>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d109      	bne.n	800a67e <GoStraight+0x186>
			{
				wall_set();//
 800a66a:	f000 fe57 	bl	800b31c <wall_set>
				//
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 800a66e:	2201      	movs	r2, #1
 800a670:	2104      	movs	r1, #4
 800a672:	2004      	movs	r0, #4
 800a674:	f000 ffc4 	bl	800b600 <make_map>
				//UpdateWalkMap();
				//
				Calc = 1;
 800a678:	4b1d      	ldr	r3, [pc, #116]	; (800a6f0 <GoStraight+0x1f8>)
 800a67a:	2201      	movs	r2, #1
 800a67c:	601a      	str	r2, [r3, #0]
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 800a67e:	4b18      	ldr	r3, [pc, #96]	; (800a6e0 <GoStraight+0x1e8>)
 800a680:	689a      	ldr	r2, [r3, #8]
 800a682:	697b      	ldr	r3, [r7, #20]
 800a684:	441a      	add	r2, r3
 800a686:	4b17      	ldr	r3, [pc, #92]	; (800a6e4 <GoStraight+0x1ec>)
 800a688:	689b      	ldr	r3, [r3, #8]
 800a68a:	429a      	cmp	r2, r3
 800a68c:	dc88      	bgt.n	800a5a0 <GoStraight+0xa8>
	//
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
//	int target_pulse = (int)(2*(move_distance/2)/MM_PER_PULSE);
//	int keep_pulse = TotalPulse[BODY];
	//WallWarn();
	Acceleration = 0;
 800a68e:	4b19      	ldr	r3, [pc, #100]	; (800a6f4 <GoStraight+0x1fc>)
 800a690:	f04f 0200 	mov.w	r2, #0
 800a694:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += target_pulse;
 800a696:	4b12      	ldr	r3, [pc, #72]	; (800a6e0 <GoStraight+0x1e8>)
 800a698:	689a      	ldr	r2, [r3, #8]
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	4413      	add	r3, r2
 800a69e:	4a10      	ldr	r2, [pc, #64]	; (800a6e0 <GoStraight+0x1e8>)
 800a6a0:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a6a2:	4b0f      	ldr	r3, [pc, #60]	; (800a6e0 <GoStraight+0x1e8>)
 800a6a4:	681a      	ldr	r2, [r3, #0]
 800a6a6:	697b      	ldr	r3, [r7, #20]
 800a6a8:	0fd9      	lsrs	r1, r3, #31
 800a6aa:	440b      	add	r3, r1
 800a6ac:	105b      	asrs	r3, r3, #1
 800a6ae:	4413      	add	r3, r2
 800a6b0:	4a0b      	ldr	r2, [pc, #44]	; (800a6e0 <GoStraight+0x1e8>)
 800a6b2:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a6b4:	4b0a      	ldr	r3, [pc, #40]	; (800a6e0 <GoStraight+0x1e8>)
 800a6b6:	685a      	ldr	r2, [r3, #4]
 800a6b8:	697b      	ldr	r3, [r7, #20]
 800a6ba:	0fd9      	lsrs	r1, r3, #31
 800a6bc:	440b      	add	r3, r1
 800a6be:	105b      	asrs	r3, r3, #1
 800a6c0:	4413      	add	r3, r2
 800a6c2:	4a07      	ldr	r2, [pc, #28]	; (800a6e0 <GoStraight+0x1e8>)
 800a6c4:	6053      	str	r3, [r2, #4]

	//U

	//

}
 800a6c6:	bf00      	nop
 800a6c8:	3718      	adds	r7, #24
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	bdb0      	pop	{r4, r5, r7, pc}
 800a6ce:	bf00      	nop
 800a6d0:	9999999a 	.word	0x9999999a
 800a6d4:	3fd99999 	.word	0x3fd99999
 800a6d8:	9999999a 	.word	0x9999999a
 800a6dc:	3fe99999 	.word	0x3fe99999
 800a6e0:	20000548 	.word	0x20000548
 800a6e4:	20000514 	.word	0x20000514
 800a6e8:	20000000 	.word	0x20000000
 800a6ec:	20000b94 	.word	0x20000b94
 800a6f0:	20000b98 	.word	0x20000b98
 800a6f4:	20000224 	.word	0x20000224
 800a6f8:	8fa963a1 	.word	0x8fa963a1
 800a6fc:	3f5023d2 	.word	0x3f5023d2

0800a700 <TurnRight>:
void TurnRight(char mode)
{
 800a700:	b580      	push	{r7, lr}
 800a702:	b084      	sub	sp, #16
 800a704:	af00      	add	r7, sp, #0
 800a706:	4603      	mov	r3, r0
 800a708:	71fb      	strb	r3, [r7, #7]
	//

	switch( mode )
 800a70a:	79fb      	ldrb	r3, [r7, #7]
 800a70c:	2b53      	cmp	r3, #83	; 0x53
 800a70e:	d023      	beq.n	800a758 <TurnRight+0x58>
 800a710:	2b54      	cmp	r3, #84	; 0x54
 800a712:	d000      	beq.n	800a716 <TurnRight+0x16>
	case 'S':
		//
		SlalomRight();
		break;
	default :
		break;
 800a714:	e023      	b.n	800a75e <TurnRight+0x5e>
		Decel(45, 0);
 800a716:	eddf 0a14 	vldr	s1, [pc, #80]	; 800a768 <TurnRight+0x68>
 800a71a:	ed9f 0a14 	vldr	s0, [pc, #80]	; 800a76c <TurnRight+0x6c>
 800a71e:	f7ff fc7f 	bl	800a020 <Decel>
		Rotate( 90 , 2*M_PI);//1.5
 800a722:	eddf 0a13 	vldr	s1, [pc, #76]	; 800a770 <TurnRight+0x70>
 800a726:	ed9f 0a13 	vldr	s0, [pc, #76]	; 800a774 <TurnRight+0x74>
 800a72a:	f7fe fe59 	bl	80093e0 <Rotate>
		float acc = AjustCenter();
 800a72e:	f7ff fdc5 	bl	800a2bc <AjustCenter>
 800a732:	ed87 0a03 	vstr	s0, [r7, #12]
		HAL_Delay(100);
 800a736:	2064      	movs	r0, #100	; 0x64
 800a738:	f005 fc9c 	bl	8010074 <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 800a73c:	2101      	movs	r1, #1
 800a73e:	2000      	movs	r0, #0
 800a740:	f005 f972 	bl	800fa28 <PIDChangeFlag>
		Accel(acc, ExploreVelocity);
 800a744:	4b0c      	ldr	r3, [pc, #48]	; (800a778 <TurnRight+0x78>)
 800a746:	edd3 7a00 	vldr	s15, [r3]
 800a74a:	eef0 0a67 	vmov.f32	s1, s15
 800a74e:	ed97 0a03 	vldr	s0, [r7, #12]
 800a752:	f7ff fb9d 	bl	8009e90 <Accel>
		break;
 800a756:	e002      	b.n	800a75e <TurnRight+0x5e>
		SlalomRight();
 800a758:	f7ff f82e 	bl	80097b8 <SlalomRight>
		break;
 800a75c:	bf00      	nop
	}


}
 800a75e:	bf00      	nop
 800a760:	3710      	adds	r7, #16
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}
 800a766:	bf00      	nop
 800a768:	00000000 	.word	0x00000000
 800a76c:	42340000 	.word	0x42340000
 800a770:	40c90fdb 	.word	0x40c90fdb
 800a774:	42b40000 	.word	0x42b40000
 800a778:	20000764 	.word	0x20000764

0800a77c <TurnLeft>:
void TurnLeft(char mode)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b084      	sub	sp, #16
 800a780:	af00      	add	r7, sp, #0
 800a782:	4603      	mov	r3, r0
 800a784:	71fb      	strb	r3, [r7, #7]
	//
	//
	//
	//

	switch( mode )
 800a786:	79fb      	ldrb	r3, [r7, #7]
 800a788:	2b53      	cmp	r3, #83	; 0x53
 800a78a:	d026      	beq.n	800a7da <TurnLeft+0x5e>
 800a78c:	2b54      	cmp	r3, #84	; 0x54
 800a78e:	d000      	beq.n	800a792 <TurnLeft+0x16>
	case 'S':
		//
		SlalomLeft();
		break;
	default :
		break;
 800a790:	e026      	b.n	800a7e0 <TurnLeft+0x64>
		Decel(45, 0);
 800a792:	eddf 0a15 	vldr	s1, [pc, #84]	; 800a7e8 <TurnLeft+0x6c>
 800a796:	ed9f 0a15 	vldr	s0, [pc, #84]	; 800a7ec <TurnLeft+0x70>
 800a79a:	f7ff fc41 	bl	800a020 <Decel>
		Rotate( 90 , -2*M_PI);//-1.5
 800a79e:	eddf 0a14 	vldr	s1, [pc, #80]	; 800a7f0 <TurnLeft+0x74>
 800a7a2:	ed9f 0a14 	vldr	s0, [pc, #80]	; 800a7f4 <TurnLeft+0x78>
 800a7a6:	f7fe fe1b 	bl	80093e0 <Rotate>
		HAL_Delay(100);
 800a7aa:	2064      	movs	r0, #100	; 0x64
 800a7ac:	f005 fc62 	bl	8010074 <HAL_Delay>
		float acc = AjustCenter();
 800a7b0:	f7ff fd84 	bl	800a2bc <AjustCenter>
 800a7b4:	ed87 0a03 	vstr	s0, [r7, #12]
		HAL_Delay(100);
 800a7b8:	2064      	movs	r0, #100	; 0x64
 800a7ba:	f005 fc5b 	bl	8010074 <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 800a7be:	2101      	movs	r1, #1
 800a7c0:	2000      	movs	r0, #0
 800a7c2:	f005 f931 	bl	800fa28 <PIDChangeFlag>
		Accel(acc, ExploreVelocity);
 800a7c6:	4b0c      	ldr	r3, [pc, #48]	; (800a7f8 <TurnLeft+0x7c>)
 800a7c8:	edd3 7a00 	vldr	s15, [r3]
 800a7cc:	eef0 0a67 	vmov.f32	s1, s15
 800a7d0:	ed97 0a03 	vldr	s0, [r7, #12]
 800a7d4:	f7ff fb5c 	bl	8009e90 <Accel>
		break;
 800a7d8:	e002      	b.n	800a7e0 <TurnLeft+0x64>
		SlalomLeft();
 800a7da:	f7ff f9a9 	bl	8009b30 <SlalomLeft>
		break;
 800a7de:	bf00      	nop
	}

}
 800a7e0:	bf00      	nop
 800a7e2:	3710      	adds	r7, #16
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	bd80      	pop	{r7, pc}
 800a7e8:	00000000 	.word	0x00000000
 800a7ec:	42340000 	.word	0x42340000
 800a7f0:	c0c90fdb 	.word	0xc0c90fdb
 800a7f4:	42b40000 	.word	0x42b40000
 800a7f8:	20000764 	.word	0x20000764

0800a7fc <GoBack>:
void GoBack()
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b082      	sub	sp, #8
 800a800:	af00      	add	r7, sp, #0
	//
	Decel(45, 0);
 800a802:	eddf 0a10 	vldr	s1, [pc, #64]	; 800a844 <GoBack+0x48>
 800a806:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800a848 <GoBack+0x4c>
 800a80a:	f7ff fc09 	bl	800a020 <Decel>
	//
	//Compensate();
	//Calib();
	//
#if 1
	Rotate(180, 2*M_PI);// //
 800a80e:	eddf 0a0f 	vldr	s1, [pc, #60]	; 800a84c <GoBack+0x50>
 800a812:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 800a850 <GoBack+0x54>
 800a816:	f7fe fde3 	bl	80093e0 <Rotate>
	RotateTest(180);
	AjustCenter();

#endif

	float acc = AjustCenter();
 800a81a:	f7ff fd4f 	bl	800a2bc <AjustCenter>
 800a81e:	ed87 0a01 	vstr	s0, [r7, #4]
	//TargetAngle += 180*M_PI/180;
	//
//	PIDReset(L_VELO_PID);
//	PIDReset(R_VELO_PID);
//	PIDReset(A_VELO_PID);
	HAL_Delay(200);
 800a822:	20c8      	movs	r0, #200	; 0xc8
 800a824:	f005 fc26 	bl	8010074 <HAL_Delay>

//	Compensate();
	//PIDChangeFlag( A_VELO_PID, 1);
	Accel(acc, ExploreVelocity);
 800a828:	4b0a      	ldr	r3, [pc, #40]	; (800a854 <GoBack+0x58>)
 800a82a:	edd3 7a00 	vldr	s15, [r3]
 800a82e:	eef0 0a67 	vmov.f32	s1, s15
 800a832:	ed97 0a01 	vldr	s0, [r7, #4]
 800a836:	f7ff fb2b 	bl	8009e90 <Accel>
	//

}
 800a83a:	bf00      	nop
 800a83c:	3708      	adds	r7, #8
 800a83e:	46bd      	mov	sp, r7
 800a840:	bd80      	pop	{r7, pc}
 800a842:	bf00      	nop
 800a844:	00000000 	.word	0x00000000
 800a848:	42340000 	.word	0x42340000
 800a84c:	40c90fdb 	.word	0x40c90fdb
 800a850:	43340000 	.word	0x43340000
 800a854:	20000764 	.word	0x20000764

0800a858 <SelectAction>:
//{
//
//}
//
void SelectAction(char turn_mode)	//
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b082      	sub	sp, #8
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	4603      	mov	r3, r0
 800a860:	71fb      	strb	r3, [r7, #7]
	//
	switch(Pos.Dir%4) //
 800a862:	4b1b      	ldr	r3, [pc, #108]	; (800a8d0 <SelectAction+0x78>)
 800a864:	789b      	ldrb	r3, [r3, #2]
 800a866:	f003 0303 	and.w	r3, r3, #3
 800a86a:	2b03      	cmp	r3, #3
 800a86c:	d82a      	bhi.n	800a8c4 <SelectAction+0x6c>
 800a86e:	a201      	add	r2, pc, #4	; (adr r2, 800a874 <SelectAction+0x1c>)
 800a870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a874:	0800a885 	.word	0x0800a885
 800a878:	0800a8ab 	.word	0x0800a8ab
 800a87c:	0800a8bf 	.word	0x0800a8bf
 800a880:	0800a8b5 	.word	0x0800a8b5
	{
	//
	case front:
		//flag
		//PIDChangeFlag( A_VELO_PID, 1);
		AddVelocity = 0;
 800a884:	4b13      	ldr	r3, [pc, #76]	; (800a8d4 <SelectAction+0x7c>)
 800a886:	f04f 0200 	mov.w	r2, #0
 800a88a:	601a      	str	r2, [r3, #0]
		GoStraight(90, ExploreVelocity, AddVelocity);
 800a88c:	4b12      	ldr	r3, [pc, #72]	; (800a8d8 <SelectAction+0x80>)
 800a88e:	edd3 7a00 	vldr	s15, [r3]
 800a892:	4b10      	ldr	r3, [pc, #64]	; (800a8d4 <SelectAction+0x7c>)
 800a894:	ed93 7a00 	vldr	s14, [r3]
 800a898:	eeb0 1a47 	vmov.f32	s2, s14
 800a89c:	eef0 0a67 	vmov.f32	s1, s15
 800a8a0:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800a8dc <SelectAction+0x84>
 800a8a4:	f7ff fe28 	bl	800a4f8 <GoStraight>

		break;
 800a8a8:	e00d      	b.n	800a8c6 <SelectAction+0x6e>
	//
	case right:	//
		//etc
		TurnRight(turn_mode);
 800a8aa:	79fb      	ldrb	r3, [r7, #7]
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	f7ff ff27 	bl	800a700 <TurnRight>
		break;
 800a8b2:	e008      	b.n	800a8c6 <SelectAction+0x6e>
	//
	case left:
		TurnLeft(turn_mode);
 800a8b4:	79fb      	ldrb	r3, [r7, #7]
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	f7ff ff60 	bl	800a77c <TurnLeft>
		break;
 800a8bc:	e003      	b.n	800a8c6 <SelectAction+0x6e>
	case back:
		GoBack();	//U
 800a8be:	f7ff ff9d 	bl	800a7fc <GoBack>
		break;
 800a8c2:	e000      	b.n	800a8c6 <SelectAction+0x6e>


	default :
		break;
 800a8c4:	bf00      	nop

	}
}
 800a8c6:	bf00      	nop
 800a8c8:	3708      	adds	r7, #8
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}
 800a8ce:	bf00      	nop
 800a8d0:	20000000 	.word	0x20000000
 800a8d4:	200004f0 	.word	0x200004f0
 800a8d8:	20000764 	.word	0x20000764
 800a8dc:	42b40000 	.word	0x42b40000

0800a8e0 <Explore_IT>:
	//40.5ms
}


void Explore_IT()
{
 800a8e0:	b5b0      	push	{r4, r5, r7, lr}
 800a8e2:	b086      	sub	sp, #24
 800a8e4:	af00      	add	r7, sp, #0

//*-----------------*/

	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800a8e6:	4bb6      	ldr	r3, [pc, #728]	; (800abc0 <Explore_IT+0x2e0>)
 800a8e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8ea:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800a8ee:	332f      	adds	r3, #47	; 0x2f
 800a8f0:	461a      	mov	r2, r3
 800a8f2:	4bb4      	ldr	r3, [pc, #720]	; (800abc4 <Explore_IT+0x2e4>)
 800a8f4:	601a      	str	r2, [r3, #0]
	TIM3->CNT = INITIAL_PULSE;
 800a8f6:	4bb2      	ldr	r3, [pc, #712]	; (800abc0 <Explore_IT+0x2e0>)
 800a8f8:	f247 522f 	movw	r2, #29999	; 0x752f
 800a8fc:	625a      	str	r2, [r3, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800a8fe:	4bb2      	ldr	r3, [pc, #712]	; (800abc8 <Explore_IT+0x2e8>)
 800a900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a902:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800a906:	332f      	adds	r3, #47	; 0x2f
 800a908:	461a      	mov	r2, r3
 800a90a:	4bae      	ldr	r3, [pc, #696]	; (800abc4 <Explore_IT+0x2e4>)
 800a90c:	605a      	str	r2, [r3, #4]
	TIM4->CNT = INITIAL_PULSE;
 800a90e:	4bae      	ldr	r3, [pc, #696]	; (800abc8 <Explore_IT+0x2e8>)
 800a910:	f247 522f 	movw	r2, #29999	; 0x752f
 800a914:	625a      	str	r2, [r3, #36]	; 0x24

	// mm/s
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800a916:	4bab      	ldr	r3, [pc, #684]	; (800abc4 <Explore_IT+0x2e4>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	ee07 3a90 	vmov	s15, r3
 800a91e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a922:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 800abcc <Explore_IT+0x2ec>
 800a926:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a92a:	4ba9      	ldr	r3, [pc, #676]	; (800abd0 <Explore_IT+0x2f0>)
 800a92c:	edc3 7a00 	vstr	s15, [r3]
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800a930:	4ba4      	ldr	r3, [pc, #656]	; (800abc4 <Explore_IT+0x2e4>)
 800a932:	685b      	ldr	r3, [r3, #4]
 800a934:	ee07 3a90 	vmov	s15, r3
 800a938:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a93c:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 800abcc <Explore_IT+0x2ec>
 800a940:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a944:	4ba2      	ldr	r3, [pc, #648]	; (800abd0 <Explore_IT+0x2f0>)
 800a946:	edc3 7a01 	vstr	s15, [r3, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800a94a:	4ba1      	ldr	r3, [pc, #644]	; (800abd0 <Explore_IT+0x2f0>)
 800a94c:	ed93 7a00 	vldr	s14, [r3]
 800a950:	4b9f      	ldr	r3, [pc, #636]	; (800abd0 <Explore_IT+0x2f0>)
 800a952:	edd3 7a01 	vldr	s15, [r3, #4]
 800a956:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a95a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800a95e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a962:	4b9b      	ldr	r3, [pc, #620]	; (800abd0 <Explore_IT+0x2f0>)
 800a964:	edc3 7a02 	vstr	s15, [r3, #8]
	// mm/ms

	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800a968:	4b9a      	ldr	r3, [pc, #616]	; (800abd4 <Explore_IT+0x2f4>)
 800a96a:	681a      	ldr	r2, [r3, #0]
 800a96c:	4b95      	ldr	r3, [pc, #596]	; (800abc4 <Explore_IT+0x2e4>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	4413      	add	r3, r2
 800a972:	4a98      	ldr	r2, [pc, #608]	; (800abd4 <Explore_IT+0x2f4>)
 800a974:	6013      	str	r3, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 800a976:	4b97      	ldr	r3, [pc, #604]	; (800abd4 <Explore_IT+0x2f4>)
 800a978:	685a      	ldr	r2, [r3, #4]
 800a97a:	4b92      	ldr	r3, [pc, #584]	; (800abc4 <Explore_IT+0x2e4>)
 800a97c:	685b      	ldr	r3, [r3, #4]
 800a97e:	4413      	add	r3, r2
 800a980:	4a94      	ldr	r2, [pc, #592]	; (800abd4 <Explore_IT+0x2f4>)
 800a982:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 800a984:	4b93      	ldr	r3, [pc, #588]	; (800abd4 <Explore_IT+0x2f4>)
 800a986:	681a      	ldr	r2, [r3, #0]
 800a988:	4b92      	ldr	r3, [pc, #584]	; (800abd4 <Explore_IT+0x2f4>)
 800a98a:	685b      	ldr	r3, [r3, #4]
 800a98c:	4413      	add	r3, r2
 800a98e:	4a91      	ldr	r2, [pc, #580]	; (800abd4 <Explore_IT+0x2f4>)
 800a990:	6093      	str	r3, [r2, #8]
#if 1
	//static float angle=0;
	static float zg_last=0;
	float zg_law;
	//uint8_t zgb,zgf;
	ZGyro = ReadIMU(0x37, 0x38);
 800a992:	2138      	movs	r1, #56	; 0x38
 800a994:	2037      	movs	r0, #55	; 0x37
 800a996:	f004 f93b 	bl	800ec10 <ReadIMU>
 800a99a:	eef0 7a40 	vmov.f32	s15, s0
 800a99e:	4b8e      	ldr	r3, [pc, #568]	; (800abd8 <Explore_IT+0x2f8>)
 800a9a0:	edc3 7a00 	vstr	s15, [r3]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800a9a4:	4b8c      	ldr	r3, [pc, #560]	; (800abd8 <Explore_IT+0x2f8>)
 800a9a6:	ed93 7a00 	vldr	s14, [r3]
 800a9aa:	4b8c      	ldr	r3, [pc, #560]	; (800abdc <Explore_IT+0x2fc>)
 800a9ac:	edd3 7a00 	vldr	s15, [r3]
 800a9b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a9b4:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800abe0 <Explore_IT+0x300>
 800a9b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a9bc:	edc7 7a05 	vstr	s15, [r7, #20]
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800a9c0:	6978      	ldr	r0, [r7, #20]
 800a9c2:	f7fd fcf9 	bl	80083b8 <__aeabi_f2d>
 800a9c6:	a378      	add	r3, pc, #480	; (adr r3, 800aba8 <Explore_IT+0x2c8>)
 800a9c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9cc:	f7fd fd4c 	bl	8008468 <__aeabi_dmul>
 800a9d0:	4603      	mov	r3, r0
 800a9d2:	460c      	mov	r4, r1
 800a9d4:	4625      	mov	r5, r4
 800a9d6:	461c      	mov	r4, r3
 800a9d8:	4b82      	ldr	r3, [pc, #520]	; (800abe4 <Explore_IT+0x304>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	4618      	mov	r0, r3
 800a9de:	f7fd fceb 	bl	80083b8 <__aeabi_f2d>
 800a9e2:	a373      	add	r3, pc, #460	; (adr r3, 800abb0 <Explore_IT+0x2d0>)
 800a9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9e8:	f7fd fd3e 	bl	8008468 <__aeabi_dmul>
 800a9ec:	4602      	mov	r2, r0
 800a9ee:	460b      	mov	r3, r1
 800a9f0:	4620      	mov	r0, r4
 800a9f2:	4629      	mov	r1, r5
 800a9f4:	f7fd fb82 	bl	80080fc <__adddf3>
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	460c      	mov	r4, r1
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	4621      	mov	r1, r4
 800aa00:	f7fe f82a 	bl	8008a58 <__aeabi_d2f>
 800aa04:	4603      	mov	r3, r0
 800aa06:	ee07 3a90 	vmov	s15, r3
 800aa0a:	eef1 7a67 	vneg.f32	s15, s15
 800aa0e:	4b76      	ldr	r3, [pc, #472]	; (800abe8 <Explore_IT+0x308>)
 800aa10:	edc3 7a00 	vstr	s15, [r3]
    zg_last = zg_law;
 800aa14:	4a73      	ldr	r2, [pc, #460]	; (800abe4 <Explore_IT+0x304>)
 800aa16:	697b      	ldr	r3, [r7, #20]
 800aa18:	6013      	str	r3, [r2, #0]
	Angle += AngularV * T1;
 800aa1a:	4b73      	ldr	r3, [pc, #460]	; (800abe8 <Explore_IT+0x308>)
 800aa1c:	edd3 7a00 	vldr	s15, [r3]
 800aa20:	ed9f 7a72 	vldr	s14, [pc, #456]	; 800abec <Explore_IT+0x30c>
 800aa24:	ee27 7a87 	vmul.f32	s14, s15, s14
 800aa28:	4b71      	ldr	r3, [pc, #452]	; (800abf0 <Explore_IT+0x310>)
 800aa2a:	edd3 7a00 	vldr	s15, [r3]
 800aa2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aa32:	4b6f      	ldr	r3, [pc, #444]	; (800abf0 <Explore_IT+0x310>)
 800aa34:	edc3 7a00 	vstr	s15, [r3]
	AngularV = ( CurrentVelocity[LEFT] - CurrentVelocity[RIGHT] ) *convert_to_angularv;
	Angle += AngularV * T1;

#endif

	int wall_d =0,wall_l =0,wall_r =0,wall_f=0;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	613b      	str	r3, [r7, #16]
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	60fb      	str	r3, [r7, #12]
 800aa40:	2300      	movs	r3, #0
 800aa42:	60bb      	str	r3, [r7, #8]
 800aa44:	2300      	movs	r3, #0
 800aa46:	607b      	str	r3, [r7, #4]
		int ang_out=0;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	603b      	str	r3, [r7, #0]

		if( Pos.Dir == front || Pos.Act == compensate || Pos.Act == rotate)
 800aa4c:	4b69      	ldr	r3, [pc, #420]	; (800abf4 <Explore_IT+0x314>)
 800aa4e:	789b      	ldrb	r3, [r3, #2]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d008      	beq.n	800aa66 <Explore_IT+0x186>
 800aa54:	4b67      	ldr	r3, [pc, #412]	; (800abf4 <Explore_IT+0x314>)
 800aa56:	791b      	ldrb	r3, [r3, #4]
 800aa58:	2b06      	cmp	r3, #6
 800aa5a:	d004      	beq.n	800aa66 <Explore_IT+0x186>
 800aa5c:	4b65      	ldr	r3, [pc, #404]	; (800abf4 <Explore_IT+0x314>)
 800aa5e:	791b      	ldrb	r3, [r3, #4]
 800aa60:	2b03      	cmp	r3, #3
 800aa62:	f040 8124 	bne.w	800acae <Explore_IT+0x3ce>
		{
			if( Pid[A_VELO_PID].flag == 1 )
 800aa66:	4b64      	ldr	r3, [pc, #400]	; (800abf8 <Explore_IT+0x318>)
 800aa68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa6a:	2b01      	cmp	r3, #1
 800aa6c:	d116      	bne.n	800aa9c <Explore_IT+0x1bc>
			{
				ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 800aa6e:	4b63      	ldr	r3, [pc, #396]	; (800abfc <Explore_IT+0x31c>)
 800aa70:	edd3 7a00 	vldr	s15, [r3]
 800aa74:	4b5e      	ldr	r3, [pc, #376]	; (800abf0 <Explore_IT+0x310>)
 800aa76:	ed93 7a00 	vldr	s14, [r3]
 800aa7a:	eef0 0a47 	vmov.f32	s1, s14
 800aa7e:	eeb0 0a67 	vmov.f32	s0, s15
 800aa82:	2000      	movs	r0, #0
 800aa84:	f005 f824 	bl	800fad0 <PIDControl>
 800aa88:	6038      	str	r0, [r7, #0]
				TargetAngularV = (float)ang_out;	//
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	ee07 3a90 	vmov	s15, r3
 800aa90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aa94:	4b5a      	ldr	r3, [pc, #360]	; (800ac00 <Explore_IT+0x320>)
 800aa96:	edc3 7a00 	vstr	s15, [r3]
 800aa9a:	e108      	b.n	800acae <Explore_IT+0x3ce>
			}
			else if( Pid[D_WALL_PID].flag == 1 )
 800aa9c:	4b56      	ldr	r3, [pc, #344]	; (800abf8 <Explore_IT+0x318>)
 800aa9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aaa0:	2b01      	cmp	r3, #1
 800aaa2:	d12a      	bne.n	800aafa <Explore_IT+0x21a>
			{
				wall_d = PIDControl( D_WALL_PID, Photo[SL], Photo[SR]+PhotoDiff);	//++
 800aaa4:	4b57      	ldr	r3, [pc, #348]	; (800ac04 <Explore_IT+0x324>)
 800aaa6:	edd3 6a02 	vldr	s13, [r3, #8]
 800aaaa:	4b56      	ldr	r3, [pc, #344]	; (800ac04 <Explore_IT+0x324>)
 800aaac:	ed93 7a01 	vldr	s14, [r3, #4]
 800aab0:	4b55      	ldr	r3, [pc, #340]	; (800ac08 <Explore_IT+0x328>)
 800aab2:	edd3 7a00 	vldr	s15, [r3]
 800aab6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aaba:	eef0 0a67 	vmov.f32	s1, s15
 800aabe:	eeb0 0a66 	vmov.f32	s0, s13
 800aac2:	2001      	movs	r0, #1
 800aac4:	f005 f804 	bl	800fad0 <PIDControl>
 800aac8:	6138      	str	r0, [r7, #16]
				TargetAngularV = (float)wall_d*0.001;//0.002 
 800aaca:	693b      	ldr	r3, [r7, #16]
 800aacc:	ee07 3a90 	vmov	s15, r3
 800aad0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aad4:	ee17 0a90 	vmov	r0, s15
 800aad8:	f7fd fc6e 	bl	80083b8 <__aeabi_f2d>
 800aadc:	a336      	add	r3, pc, #216	; (adr r3, 800abb8 <Explore_IT+0x2d8>)
 800aade:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aae2:	f7fd fcc1 	bl	8008468 <__aeabi_dmul>
 800aae6:	4603      	mov	r3, r0
 800aae8:	460c      	mov	r4, r1
 800aaea:	4618      	mov	r0, r3
 800aaec:	4621      	mov	r1, r4
 800aaee:	f7fd ffb3 	bl	8008a58 <__aeabi_d2f>
 800aaf2:	4602      	mov	r2, r0
 800aaf4:	4b42      	ldr	r3, [pc, #264]	; (800ac00 <Explore_IT+0x320>)
 800aaf6:	601a      	str	r2, [r3, #0]
 800aaf8:	e0d9      	b.n	800acae <Explore_IT+0x3ce>
			}
			else if( Pid[L_WALL_PID].flag == 1 )
 800aafa:	4b3f      	ldr	r3, [pc, #252]	; (800abf8 <Explore_IT+0x318>)
 800aafc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ab00:	2b01      	cmp	r3, #1
 800ab02:	d125      	bne.n	800ab50 <Explore_IT+0x270>
			{
				wall_l = PIDControl( L_WALL_PID,  Photo[SL], TargetPhoto[SL]);
 800ab04:	4b3f      	ldr	r3, [pc, #252]	; (800ac04 <Explore_IT+0x324>)
 800ab06:	edd3 7a02 	vldr	s15, [r3, #8]
 800ab0a:	4b40      	ldr	r3, [pc, #256]	; (800ac0c <Explore_IT+0x32c>)
 800ab0c:	ed93 7a02 	vldr	s14, [r3, #8]
 800ab10:	eef0 0a47 	vmov.f32	s1, s14
 800ab14:	eeb0 0a67 	vmov.f32	s0, s15
 800ab18:	2002      	movs	r0, #2
 800ab1a:	f004 ffd9 	bl	800fad0 <PIDControl>
 800ab1e:	60f8      	str	r0, [r7, #12]
				TargetAngularV = (float)wall_l*0.001;//0.002 
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	ee07 3a90 	vmov	s15, r3
 800ab26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ab2a:	ee17 0a90 	vmov	r0, s15
 800ab2e:	f7fd fc43 	bl	80083b8 <__aeabi_f2d>
 800ab32:	a321      	add	r3, pc, #132	; (adr r3, 800abb8 <Explore_IT+0x2d8>)
 800ab34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab38:	f7fd fc96 	bl	8008468 <__aeabi_dmul>
 800ab3c:	4603      	mov	r3, r0
 800ab3e:	460c      	mov	r4, r1
 800ab40:	4618      	mov	r0, r3
 800ab42:	4621      	mov	r1, r4
 800ab44:	f7fd ff88 	bl	8008a58 <__aeabi_d2f>
 800ab48:	4602      	mov	r2, r0
 800ab4a:	4b2d      	ldr	r3, [pc, #180]	; (800ac00 <Explore_IT+0x320>)
 800ab4c:	601a      	str	r2, [r3, #0]
 800ab4e:	e0ae      	b.n	800acae <Explore_IT+0x3ce>

			}
			else if( Pid[R_WALL_PID].flag == 1 )
 800ab50:	4b29      	ldr	r3, [pc, #164]	; (800abf8 <Explore_IT+0x318>)
 800ab52:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800ab56:	2b01      	cmp	r3, #1
 800ab58:	d15a      	bne.n	800ac10 <Explore_IT+0x330>
			{
				wall_r = PIDControl( R_WALL_PID,  TargetPhoto[SR], Photo[SR]);			//-
 800ab5a:	4b2c      	ldr	r3, [pc, #176]	; (800ac0c <Explore_IT+0x32c>)
 800ab5c:	edd3 7a01 	vldr	s15, [r3, #4]
 800ab60:	4b28      	ldr	r3, [pc, #160]	; (800ac04 <Explore_IT+0x324>)
 800ab62:	ed93 7a01 	vldr	s14, [r3, #4]
 800ab66:	eef0 0a47 	vmov.f32	s1, s14
 800ab6a:	eeb0 0a67 	vmov.f32	s0, s15
 800ab6e:	2003      	movs	r0, #3
 800ab70:	f004 ffae 	bl	800fad0 <PIDControl>
 800ab74:	60b8      	str	r0, [r7, #8]
				TargetAngularV = (float)wall_r*0.001;//0.002 
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	ee07 3a90 	vmov	s15, r3
 800ab7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ab80:	ee17 0a90 	vmov	r0, s15
 800ab84:	f7fd fc18 	bl	80083b8 <__aeabi_f2d>
 800ab88:	a30b      	add	r3, pc, #44	; (adr r3, 800abb8 <Explore_IT+0x2d8>)
 800ab8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab8e:	f7fd fc6b 	bl	8008468 <__aeabi_dmul>
 800ab92:	4603      	mov	r3, r0
 800ab94:	460c      	mov	r4, r1
 800ab96:	4618      	mov	r0, r3
 800ab98:	4621      	mov	r1, r4
 800ab9a:	f7fd ff5d 	bl	8008a58 <__aeabi_d2f>
 800ab9e:	4602      	mov	r2, r0
 800aba0:	4b17      	ldr	r3, [pc, #92]	; (800ac00 <Explore_IT+0x320>)
 800aba2:	601a      	str	r2, [r3, #0]
 800aba4:	e083      	b.n	800acae <Explore_IT+0x3ce>
 800aba6:	bf00      	nop
 800aba8:	47ae147b 	.word	0x47ae147b
 800abac:	3f847ae1 	.word	0x3f847ae1
 800abb0:	7ae147ae 	.word	0x7ae147ae
 800abb4:	3fefae14 	.word	0x3fefae14
 800abb8:	d2f1a9fc 	.word	0xd2f1a9fc
 800abbc:	3f50624d 	.word	0x3f50624d
 800abc0:	40000400 	.word	0x40000400
 800abc4:	20000988 	.word	0x20000988
 800abc8:	40000800 	.word	0x40000800
 800abcc:	3f7c2fb9 	.word	0x3f7c2fb9
 800abd0:	20000520 	.word	0x20000520
 800abd4:	20000514 	.word	0x20000514
 800abd8:	200002d0 	.word	0x200002d0
 800abdc:	200002cc 	.word	0x200002cc
 800abe0:	3a8b7d78 	.word	0x3a8b7d78
 800abe4:	20000214 	.word	0x20000214
 800abe8:	2000021c 	.word	0x2000021c
 800abec:	3a83126f 	.word	0x3a83126f
 800abf0:	20000220 	.word	0x20000220
 800abf4:	20000000 	.word	0x20000000
 800abf8:	20000314 	.word	0x20000314
 800abfc:	20000510 	.word	0x20000510
 800ac00:	200004f4 	.word	0x200004f4
 800ac04:	20000554 	.word	0x20000554
 800ac08:	20000508 	.word	0x20000508
 800ac0c:	20000770 	.word	0x20000770
			}
			else if( Pid[F_WALL_PID].flag == 1)
 800ac10:	4b63      	ldr	r3, [pc, #396]	; (800ada0 <Explore_IT+0x4c0>)
 800ac12:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800ac16:	2b01      	cmp	r3, #1
 800ac18:	d149      	bne.n	800acae <Explore_IT+0x3ce>
			{
				wall_f = PIDControl( F_WALL_PID,   Photo[FR], Photo[FL]+1000);
 800ac1a:	4b62      	ldr	r3, [pc, #392]	; (800ada4 <Explore_IT+0x4c4>)
 800ac1c:	edd3 6a03 	vldr	s13, [r3, #12]
 800ac20:	4b60      	ldr	r3, [pc, #384]	; (800ada4 <Explore_IT+0x4c4>)
 800ac22:	edd3 7a00 	vldr	s15, [r3]
 800ac26:	ed9f 7a60 	vldr	s14, [pc, #384]	; 800ada8 <Explore_IT+0x4c8>
 800ac2a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ac2e:	eef0 0a67 	vmov.f32	s1, s15
 800ac32:	eeb0 0a66 	vmov.f32	s0, s13
 800ac36:	2008      	movs	r0, #8
 800ac38:	f004 ff4a 	bl	800fad0 <PIDControl>
 800ac3c:	6078      	str	r0, [r7, #4]
				TargetAngularV = (float)wall_f*0.001;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	ee07 3a90 	vmov	s15, r3
 800ac44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac48:	ee17 0a90 	vmov	r0, s15
 800ac4c:	f7fd fbb4 	bl	80083b8 <__aeabi_f2d>
 800ac50:	a34f      	add	r3, pc, #316	; (adr r3, 800ad90 <Explore_IT+0x4b0>)
 800ac52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac56:	f7fd fc07 	bl	8008468 <__aeabi_dmul>
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	460c      	mov	r4, r1
 800ac5e:	4618      	mov	r0, r3
 800ac60:	4621      	mov	r1, r4
 800ac62:	f7fd fef9 	bl	8008a58 <__aeabi_d2f>
 800ac66:	4602      	mov	r2, r0
 800ac68:	4b50      	ldr	r3, [pc, #320]	; (800adac <Explore_IT+0x4cc>)
 800ac6a:	601a      	str	r2, [r3, #0]

				TargetVelocity[BODY] = 0.1*PIDControl( FD_WALL_PID,   Photo[FR]+Photo[FL],4000);
 800ac6c:	4b4d      	ldr	r3, [pc, #308]	; (800ada4 <Explore_IT+0x4c4>)
 800ac6e:	ed93 7a03 	vldr	s14, [r3, #12]
 800ac72:	4b4c      	ldr	r3, [pc, #304]	; (800ada4 <Explore_IT+0x4c4>)
 800ac74:	edd3 7a00 	vldr	s15, [r3]
 800ac78:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ac7c:	eddf 0a4c 	vldr	s1, [pc, #304]	; 800adb0 <Explore_IT+0x4d0>
 800ac80:	eeb0 0a67 	vmov.f32	s0, s15
 800ac84:	2009      	movs	r0, #9
 800ac86:	f004 ff23 	bl	800fad0 <PIDControl>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f7fd fb81 	bl	8008394 <__aeabi_i2d>
 800ac92:	a341      	add	r3, pc, #260	; (adr r3, 800ad98 <Explore_IT+0x4b8>)
 800ac94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac98:	f7fd fbe6 	bl	8008468 <__aeabi_dmul>
 800ac9c:	4603      	mov	r3, r0
 800ac9e:	460c      	mov	r4, r1
 800aca0:	4618      	mov	r0, r3
 800aca2:	4621      	mov	r1, r4
 800aca4:	f7fd fed8 	bl	8008a58 <__aeabi_d2f>
 800aca8:	4602      	mov	r2, r0
 800acaa:	4b42      	ldr	r3, [pc, #264]	; (800adb4 <Explore_IT+0x4d4>)
 800acac:	609a      	str	r2, [r3, #8]
			}
		}

	TargetVelocity[BODY] += Acceleration;
 800acae:	4b41      	ldr	r3, [pc, #260]	; (800adb4 <Explore_IT+0x4d4>)
 800acb0:	ed93 7a02 	vldr	s14, [r3, #8]
 800acb4:	4b40      	ldr	r3, [pc, #256]	; (800adb8 <Explore_IT+0x4d8>)
 800acb6:	edd3 7a00 	vldr	s15, [r3]
 800acba:	ee77 7a27 	vadd.f32	s15, s14, s15
 800acbe:	4b3d      	ldr	r3, [pc, #244]	; (800adb4 <Explore_IT+0x4d4>)
 800acc0:	edc3 7a02 	vstr	s15, [r3, #8]
	AngularAcceleration += AngularLeapsity;
 800acc4:	4b3d      	ldr	r3, [pc, #244]	; (800adbc <Explore_IT+0x4dc>)
 800acc6:	ed93 7a00 	vldr	s14, [r3]
 800acca:	4b3d      	ldr	r3, [pc, #244]	; (800adc0 <Explore_IT+0x4e0>)
 800accc:	edd3 7a00 	vldr	s15, [r3]
 800acd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800acd4:	4b39      	ldr	r3, [pc, #228]	; (800adbc <Explore_IT+0x4dc>)
 800acd6:	edc3 7a00 	vstr	s15, [r3]
	TargetAngularV += AngularAcceleration;
 800acda:	4b34      	ldr	r3, [pc, #208]	; (800adac <Explore_IT+0x4cc>)
 800acdc:	ed93 7a00 	vldr	s14, [r3]
 800ace0:	4b36      	ldr	r3, [pc, #216]	; (800adbc <Explore_IT+0x4dc>)
 800ace2:	edd3 7a00 	vldr	s15, [r3]
 800ace6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800acea:	4b30      	ldr	r3, [pc, #192]	; (800adac <Explore_IT+0x4cc>)
 800acec:	edc3 7a00 	vstr	s15, [r3]
	//TargetAngularV += AngularAcceleration;
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 800acf0:	4b30      	ldr	r3, [pc, #192]	; (800adb4 <Explore_IT+0x4d4>)
 800acf2:	ed93 7a02 	vldr	s14, [r3, #8]
 800acf6:	4b2d      	ldr	r3, [pc, #180]	; (800adac <Explore_IT+0x4cc>)
 800acf8:	edd3 7a00 	vldr	s15, [r3]
 800acfc:	eddf 6a31 	vldr	s13, [pc, #196]	; 800adc4 <Explore_IT+0x4e4>
 800ad00:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ad04:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800ad08:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ad0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ad10:	4b28      	ldr	r3, [pc, #160]	; (800adb4 <Explore_IT+0x4d4>)
 800ad12:	edc3 7a01 	vstr	s15, [r3, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 800ad16:	4b25      	ldr	r3, [pc, #148]	; (800adac <Explore_IT+0x4cc>)
 800ad18:	edd3 7a00 	vldr	s15, [r3]
 800ad1c:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800adc4 <Explore_IT+0x4e4>
 800ad20:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ad24:	4b23      	ldr	r3, [pc, #140]	; (800adb4 <Explore_IT+0x4d4>)
 800ad26:	edd3 7a01 	vldr	s15, [r3, #4]
 800ad2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ad2e:	4b21      	ldr	r3, [pc, #132]	; (800adb4 <Explore_IT+0x4d4>)
 800ad30:	edc3 7a00 	vstr	s15, [r3]

	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800ad34:	4b1f      	ldr	r3, [pc, #124]	; (800adb4 <Explore_IT+0x4d4>)
 800ad36:	edd3 7a00 	vldr	s15, [r3]
 800ad3a:	4b23      	ldr	r3, [pc, #140]	; (800adc8 <Explore_IT+0x4e8>)
 800ad3c:	ed93 7a00 	vldr	s14, [r3]
 800ad40:	eef0 0a47 	vmov.f32	s1, s14
 800ad44:	eeb0 0a67 	vmov.f32	s0, s15
 800ad48:	2004      	movs	r0, #4
 800ad4a:	f004 fec1 	bl	800fad0 <PIDControl>
 800ad4e:	4602      	mov	r2, r0
 800ad50:	4b1e      	ldr	r3, [pc, #120]	; (800adcc <Explore_IT+0x4ec>)
 800ad52:	601a      	str	r2, [r3, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800ad54:	4b17      	ldr	r3, [pc, #92]	; (800adb4 <Explore_IT+0x4d4>)
 800ad56:	edd3 7a01 	vldr	s15, [r3, #4]
 800ad5a:	4b1b      	ldr	r3, [pc, #108]	; (800adc8 <Explore_IT+0x4e8>)
 800ad5c:	ed93 7a01 	vldr	s14, [r3, #4]
 800ad60:	eef0 0a47 	vmov.f32	s1, s14
 800ad64:	eeb0 0a67 	vmov.f32	s0, s15
 800ad68:	2005      	movs	r0, #5
 800ad6a:	f004 feb1 	bl	800fad0 <PIDControl>
 800ad6e:	4602      	mov	r2, r0
 800ad70:	4b17      	ldr	r3, [pc, #92]	; (800add0 <Explore_IT+0x4f0>)
 800ad72:	601a      	str	r2, [r3, #0]

	//
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800ad74:	4b15      	ldr	r3, [pc, #84]	; (800adcc <Explore_IT+0x4ec>)
 800ad76:	681a      	ldr	r2, [r3, #0]
 800ad78:	4b15      	ldr	r3, [pc, #84]	; (800add0 <Explore_IT+0x4f0>)
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	4619      	mov	r1, r3
 800ad7e:	4610      	mov	r0, r2
 800ad80:	f004 f9ae 	bl	800f0e0 <Motor_Switch>

}
 800ad84:	bf00      	nop
 800ad86:	3718      	adds	r7, #24
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bdb0      	pop	{r4, r5, r7, pc}
 800ad8c:	f3af 8000 	nop.w
 800ad90:	d2f1a9fc 	.word	0xd2f1a9fc
 800ad94:	3f50624d 	.word	0x3f50624d
 800ad98:	9999999a 	.word	0x9999999a
 800ad9c:	3fb99999 	.word	0x3fb99999
 800ada0:	20000314 	.word	0x20000314
 800ada4:	20000554 	.word	0x20000554
 800ada8:	447a0000 	.word	0x447a0000
 800adac:	200004f4 	.word	0x200004f4
 800adb0:	457a0000 	.word	0x457a0000
 800adb4:	200004e4 	.word	0x200004e4
 800adb8:	20000224 	.word	0x20000224
 800adbc:	20000228 	.word	0x20000228
 800adc0:	2000022c 	.word	0x2000022c
 800adc4:	42176666 	.word	0x42176666
 800adc8:	20000520 	.word	0x20000520
 800adcc:	20000768 	.word	0x20000768
 800add0:	20000784 	.word	0x20000784
 800add4:	00000000 	.word	0x00000000

0800add8 <WritingFree_IT>:
void WritingFree_IT()
{
 800add8:	b5b0      	push	{r4, r5, r7, lr}
 800adda:	b082      	sub	sp, #8
 800addc:	af00      	add	r7, sp, #0
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800adde:	4b90      	ldr	r3, [pc, #576]	; (800b020 <WritingFree_IT+0x248>)
 800ade0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ade2:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800ade6:	332f      	adds	r3, #47	; 0x2f
 800ade8:	461a      	mov	r2, r3
 800adea:	4b8e      	ldr	r3, [pc, #568]	; (800b024 <WritingFree_IT+0x24c>)
 800adec:	601a      	str	r2, [r3, #0]
	TIM3->CNT = INITIAL_PULSE;
 800adee:	4b8c      	ldr	r3, [pc, #560]	; (800b020 <WritingFree_IT+0x248>)
 800adf0:	f247 522f 	movw	r2, #29999	; 0x752f
 800adf4:	625a      	str	r2, [r3, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800adf6:	4b8c      	ldr	r3, [pc, #560]	; (800b028 <WritingFree_IT+0x250>)
 800adf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adfa:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800adfe:	332f      	adds	r3, #47	; 0x2f
 800ae00:	461a      	mov	r2, r3
 800ae02:	4b88      	ldr	r3, [pc, #544]	; (800b024 <WritingFree_IT+0x24c>)
 800ae04:	605a      	str	r2, [r3, #4]
	TIM4->CNT = INITIAL_PULSE;
 800ae06:	4b88      	ldr	r3, [pc, #544]	; (800b028 <WritingFree_IT+0x250>)
 800ae08:	f247 522f 	movw	r2, #29999	; 0x752f
 800ae0c:	625a      	str	r2, [r3, #36]	; 0x24

	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800ae0e:	4b85      	ldr	r3, [pc, #532]	; (800b024 <WritingFree_IT+0x24c>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	ee07 3a90 	vmov	s15, r3
 800ae16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ae1a:	ed9f 7a84 	vldr	s14, [pc, #528]	; 800b02c <WritingFree_IT+0x254>
 800ae1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ae22:	4b83      	ldr	r3, [pc, #524]	; (800b030 <WritingFree_IT+0x258>)
 800ae24:	edc3 7a00 	vstr	s15, [r3]
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800ae28:	4b7e      	ldr	r3, [pc, #504]	; (800b024 <WritingFree_IT+0x24c>)
 800ae2a:	685b      	ldr	r3, [r3, #4]
 800ae2c:	ee07 3a90 	vmov	s15, r3
 800ae30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ae34:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800b02c <WritingFree_IT+0x254>
 800ae38:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ae3c:	4b7c      	ldr	r3, [pc, #496]	; (800b030 <WritingFree_IT+0x258>)
 800ae3e:	edc3 7a01 	vstr	s15, [r3, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800ae42:	4b7b      	ldr	r3, [pc, #492]	; (800b030 <WritingFree_IT+0x258>)
 800ae44:	ed93 7a00 	vldr	s14, [r3]
 800ae48:	4b79      	ldr	r3, [pc, #484]	; (800b030 <WritingFree_IT+0x258>)
 800ae4a:	edd3 7a01 	vldr	s15, [r3, #4]
 800ae4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae52:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800ae56:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ae5a:	4b75      	ldr	r3, [pc, #468]	; (800b030 <WritingFree_IT+0x258>)
 800ae5c:	edc3 7a02 	vstr	s15, [r3, #8]
//			velodebug_flag = 0;
//		}
//
//	}
	// mm/ms
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800ae60:	4b74      	ldr	r3, [pc, #464]	; (800b034 <WritingFree_IT+0x25c>)
 800ae62:	681a      	ldr	r2, [r3, #0]
 800ae64:	4b6f      	ldr	r3, [pc, #444]	; (800b024 <WritingFree_IT+0x24c>)
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	4413      	add	r3, r2
 800ae6a:	4a72      	ldr	r2, [pc, #456]	; (800b034 <WritingFree_IT+0x25c>)
 800ae6c:	6013      	str	r3, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 800ae6e:	4b71      	ldr	r3, [pc, #452]	; (800b034 <WritingFree_IT+0x25c>)
 800ae70:	685a      	ldr	r2, [r3, #4]
 800ae72:	4b6c      	ldr	r3, [pc, #432]	; (800b024 <WritingFree_IT+0x24c>)
 800ae74:	685b      	ldr	r3, [r3, #4]
 800ae76:	4413      	add	r3, r2
 800ae78:	4a6e      	ldr	r2, [pc, #440]	; (800b034 <WritingFree_IT+0x25c>)
 800ae7a:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 800ae7c:	4b6d      	ldr	r3, [pc, #436]	; (800b034 <WritingFree_IT+0x25c>)
 800ae7e:	681a      	ldr	r2, [r3, #0]
 800ae80:	4b6c      	ldr	r3, [pc, #432]	; (800b034 <WritingFree_IT+0x25c>)
 800ae82:	685b      	ldr	r3, [r3, #4]
 800ae84:	4413      	add	r3, r2
 800ae86:	4a6b      	ldr	r2, [pc, #428]	; (800b034 <WritingFree_IT+0x25c>)
 800ae88:	6093      	str	r3, [r2, #8]
#if 1

	static float zg_last=0;
	float zg_law;
	//uint8_t zgb,zgf;
	ZGyro = ReadIMU(0x37, 0x38);
 800ae8a:	2138      	movs	r1, #56	; 0x38
 800ae8c:	2037      	movs	r0, #55	; 0x37
 800ae8e:	f003 febf 	bl	800ec10 <ReadIMU>
 800ae92:	eef0 7a40 	vmov.f32	s15, s0
 800ae96:	4b68      	ldr	r3, [pc, #416]	; (800b038 <WritingFree_IT+0x260>)
 800ae98:	edc3 7a00 	vstr	s15, [r3]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800ae9c:	4b66      	ldr	r3, [pc, #408]	; (800b038 <WritingFree_IT+0x260>)
 800ae9e:	ed93 7a00 	vldr	s14, [r3]
 800aea2:	4b66      	ldr	r3, [pc, #408]	; (800b03c <WritingFree_IT+0x264>)
 800aea4:	edd3 7a00 	vldr	s15, [r3]
 800aea8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aeac:	ed9f 7a64 	vldr	s14, [pc, #400]	; 800b040 <WritingFree_IT+0x268>
 800aeb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aeb4:	edc7 7a01 	vstr	s15, [r7, #4]
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800aeb8:	6878      	ldr	r0, [r7, #4]
 800aeba:	f7fd fa7d 	bl	80083b8 <__aeabi_f2d>
 800aebe:	a354      	add	r3, pc, #336	; (adr r3, 800b010 <WritingFree_IT+0x238>)
 800aec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aec4:	f7fd fad0 	bl	8008468 <__aeabi_dmul>
 800aec8:	4603      	mov	r3, r0
 800aeca:	460c      	mov	r4, r1
 800aecc:	4625      	mov	r5, r4
 800aece:	461c      	mov	r4, r3
 800aed0:	4b5c      	ldr	r3, [pc, #368]	; (800b044 <WritingFree_IT+0x26c>)
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	4618      	mov	r0, r3
 800aed6:	f7fd fa6f 	bl	80083b8 <__aeabi_f2d>
 800aeda:	a34f      	add	r3, pc, #316	; (adr r3, 800b018 <WritingFree_IT+0x240>)
 800aedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aee0:	f7fd fac2 	bl	8008468 <__aeabi_dmul>
 800aee4:	4602      	mov	r2, r0
 800aee6:	460b      	mov	r3, r1
 800aee8:	4620      	mov	r0, r4
 800aeea:	4629      	mov	r1, r5
 800aeec:	f7fd f906 	bl	80080fc <__adddf3>
 800aef0:	4603      	mov	r3, r0
 800aef2:	460c      	mov	r4, r1
 800aef4:	4618      	mov	r0, r3
 800aef6:	4621      	mov	r1, r4
 800aef8:	f7fd fdae 	bl	8008a58 <__aeabi_d2f>
 800aefc:	4603      	mov	r3, r0
 800aefe:	ee07 3a90 	vmov	s15, r3
 800af02:	eef1 7a67 	vneg.f32	s15, s15
 800af06:	4b50      	ldr	r3, [pc, #320]	; (800b048 <WritingFree_IT+0x270>)
 800af08:	edc3 7a00 	vstr	s15, [r3]
    zg_last = zg_law;
 800af0c:	4a4d      	ldr	r2, [pc, #308]	; (800b044 <WritingFree_IT+0x26c>)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	6013      	str	r3, [r2, #0]
	Angle += AngularV * T1;
 800af12:	4b4d      	ldr	r3, [pc, #308]	; (800b048 <WritingFree_IT+0x270>)
 800af14:	edd3 7a00 	vldr	s15, [r3]
 800af18:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800b04c <WritingFree_IT+0x274>
 800af1c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800af20:	4b4b      	ldr	r3, [pc, #300]	; (800b050 <WritingFree_IT+0x278>)
 800af22:	edd3 7a00 	vldr	s15, [r3]
 800af26:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af2a:	4b49      	ldr	r3, [pc, #292]	; (800b050 <WritingFree_IT+0x278>)
 800af2c:	edc3 7a00 	vstr	s15, [r3]
				TargetAngularV = (float)wall_r*0.001;//0.002 
			}
		}
#endif

	AngularAcceleration += AngularLeapsity;
 800af30:	4b48      	ldr	r3, [pc, #288]	; (800b054 <WritingFree_IT+0x27c>)
 800af32:	ed93 7a00 	vldr	s14, [r3]
 800af36:	4b48      	ldr	r3, [pc, #288]	; (800b058 <WritingFree_IT+0x280>)
 800af38:	edd3 7a00 	vldr	s15, [r3]
 800af3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af40:	4b44      	ldr	r3, [pc, #272]	; (800b054 <WritingFree_IT+0x27c>)
 800af42:	edc3 7a00 	vstr	s15, [r3]
	TargetVelocity[BODY] += Acceleration;
 800af46:	4b45      	ldr	r3, [pc, #276]	; (800b05c <WritingFree_IT+0x284>)
 800af48:	ed93 7a02 	vldr	s14, [r3, #8]
 800af4c:	4b44      	ldr	r3, [pc, #272]	; (800b060 <WritingFree_IT+0x288>)
 800af4e:	edd3 7a00 	vldr	s15, [r3]
 800af52:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af56:	4b41      	ldr	r3, [pc, #260]	; (800b05c <WritingFree_IT+0x284>)
 800af58:	edc3 7a02 	vstr	s15, [r3, #8]
	TargetAngularV += AngularAcceleration;
 800af5c:	4b41      	ldr	r3, [pc, #260]	; (800b064 <WritingFree_IT+0x28c>)
 800af5e:	ed93 7a00 	vldr	s14, [r3]
 800af62:	4b3c      	ldr	r3, [pc, #240]	; (800b054 <WritingFree_IT+0x27c>)
 800af64:	edd3 7a00 	vldr	s15, [r3]
 800af68:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af6c:	4b3d      	ldr	r3, [pc, #244]	; (800b064 <WritingFree_IT+0x28c>)
 800af6e:	edc3 7a00 	vstr	s15, [r3]

	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 800af72:	4b3a      	ldr	r3, [pc, #232]	; (800b05c <WritingFree_IT+0x284>)
 800af74:	ed93 7a02 	vldr	s14, [r3, #8]
 800af78:	4b3a      	ldr	r3, [pc, #232]	; (800b064 <WritingFree_IT+0x28c>)
 800af7a:	edd3 7a00 	vldr	s15, [r3]
 800af7e:	eddf 6a3a 	vldr	s13, [pc, #232]	; 800b068 <WritingFree_IT+0x290>
 800af82:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800af86:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800af8a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800af8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800af92:	4b32      	ldr	r3, [pc, #200]	; (800b05c <WritingFree_IT+0x284>)
 800af94:	edc3 7a01 	vstr	s15, [r3, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 800af98:	4b32      	ldr	r3, [pc, #200]	; (800b064 <WritingFree_IT+0x28c>)
 800af9a:	edd3 7a00 	vldr	s15, [r3]
 800af9e:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800b068 <WritingFree_IT+0x290>
 800afa2:	ee27 7a87 	vmul.f32	s14, s15, s14
 800afa6:	4b2d      	ldr	r3, [pc, #180]	; (800b05c <WritingFree_IT+0x284>)
 800afa8:	edd3 7a01 	vldr	s15, [r3, #4]
 800afac:	ee77 7a27 	vadd.f32	s15, s14, s15
 800afb0:	4b2a      	ldr	r3, [pc, #168]	; (800b05c <WritingFree_IT+0x284>)
 800afb2:	edc3 7a00 	vstr	s15, [r3]

	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800afb6:	4b29      	ldr	r3, [pc, #164]	; (800b05c <WritingFree_IT+0x284>)
 800afb8:	edd3 7a00 	vldr	s15, [r3]
 800afbc:	4b1c      	ldr	r3, [pc, #112]	; (800b030 <WritingFree_IT+0x258>)
 800afbe:	ed93 7a00 	vldr	s14, [r3]
 800afc2:	eef0 0a47 	vmov.f32	s1, s14
 800afc6:	eeb0 0a67 	vmov.f32	s0, s15
 800afca:	2004      	movs	r0, #4
 800afcc:	f004 fd80 	bl	800fad0 <PIDControl>
 800afd0:	4602      	mov	r2, r0
 800afd2:	4b26      	ldr	r3, [pc, #152]	; (800b06c <WritingFree_IT+0x294>)
 800afd4:	601a      	str	r2, [r3, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800afd6:	4b21      	ldr	r3, [pc, #132]	; (800b05c <WritingFree_IT+0x284>)
 800afd8:	edd3 7a01 	vldr	s15, [r3, #4]
 800afdc:	4b14      	ldr	r3, [pc, #80]	; (800b030 <WritingFree_IT+0x258>)
 800afde:	ed93 7a01 	vldr	s14, [r3, #4]
 800afe2:	eef0 0a47 	vmov.f32	s1, s14
 800afe6:	eeb0 0a67 	vmov.f32	s0, s15
 800afea:	2005      	movs	r0, #5
 800afec:	f004 fd70 	bl	800fad0 <PIDControl>
 800aff0:	4602      	mov	r2, r0
 800aff2:	4b1f      	ldr	r3, [pc, #124]	; (800b070 <WritingFree_IT+0x298>)
 800aff4:	601a      	str	r2, [r3, #0]

	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800aff6:	4b1d      	ldr	r3, [pc, #116]	; (800b06c <WritingFree_IT+0x294>)
 800aff8:	681a      	ldr	r2, [r3, #0]
 800affa:	4b1d      	ldr	r3, [pc, #116]	; (800b070 <WritingFree_IT+0x298>)
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	4619      	mov	r1, r3
 800b000:	4610      	mov	r0, r2
 800b002:	f004 f86d 	bl	800f0e0 <Motor_Switch>


}
 800b006:	bf00      	nop
 800b008:	3708      	adds	r7, #8
 800b00a:	46bd      	mov	sp, r7
 800b00c:	bdb0      	pop	{r4, r5, r7, pc}
 800b00e:	bf00      	nop
 800b010:	47ae147b 	.word	0x47ae147b
 800b014:	3f847ae1 	.word	0x3f847ae1
 800b018:	7ae147ae 	.word	0x7ae147ae
 800b01c:	3fefae14 	.word	0x3fefae14
 800b020:	40000400 	.word	0x40000400
 800b024:	20000988 	.word	0x20000988
 800b028:	40000800 	.word	0x40000800
 800b02c:	3f7c2fb9 	.word	0x3f7c2fb9
 800b030:	20000520 	.word	0x20000520
 800b034:	20000514 	.word	0x20000514
 800b038:	200002d0 	.word	0x200002d0
 800b03c:	200002cc 	.word	0x200002cc
 800b040:	3a8b7d78 	.word	0x3a8b7d78
 800b044:	20000218 	.word	0x20000218
 800b048:	2000021c 	.word	0x2000021c
 800b04c:	3a83126f 	.word	0x3a83126f
 800b050:	20000220 	.word	0x20000220
 800b054:	20000228 	.word	0x20000228
 800b058:	2000022c 	.word	0x2000022c
 800b05c:	200004e4 	.word	0x200004e4
 800b060:	20000224 	.word	0x20000224
 800b064:	200004f4 	.word	0x200004f4
 800b068:	42176666 	.word	0x42176666
 800b06c:	20000768 	.word	0x20000768
 800b070:	20000784 	.word	0x20000784

0800b074 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b082      	sub	sp, #8
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
	if( htim == &htim1)
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	4a26      	ldr	r2, [pc, #152]	; (800b118 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800b080:	4293      	cmp	r3, r2
 800b082:	d10e      	bne.n	800b0a2 <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		switch(IT_mode){
 800b084:	4b25      	ldr	r3, [pc, #148]	; (800b11c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	2b01      	cmp	r3, #1
 800b08a:	d007      	beq.n	800b09c <HAL_TIM_PeriodElapsedCallback+0x28>
 800b08c:	2b02      	cmp	r3, #2
 800b08e:	d00a      	beq.n	800b0a6 <HAL_TIM_PeriodElapsedCallback+0x32>
 800b090:	2b00      	cmp	r3, #0
 800b092:	d000      	beq.n	800b096 <HAL_TIM_PeriodElapsedCallback+0x22>
			break;
		case 2:

			break;
		default :
			break;
 800b094:	e008      	b.n	800b0a8 <HAL_TIM_PeriodElapsedCallback+0x34>
			Explore_IT();
 800b096:	f7ff fc23 	bl	800a8e0 <Explore_IT>
			break;
 800b09a:	e005      	b.n	800b0a8 <HAL_TIM_PeriodElapsedCallback+0x34>
			WritingFree_IT();
 800b09c:	f7ff fe9c 	bl	800add8 <WritingFree_IT>
			break;
 800b0a0:	e002      	b.n	800b0a8 <HAL_TIM_PeriodElapsedCallback+0x34>
		}
	}
 800b0a2:	bf00      	nop
 800b0a4:	e000      	b.n	800b0a8 <HAL_TIM_PeriodElapsedCallback+0x34>
			break;
 800b0a6:	bf00      	nop

	if( htim == &htim8)
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	4a1d      	ldr	r2, [pc, #116]	; (800b120 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	d12f      	bne.n	800b110 <HAL_TIM_PeriodElapsedCallback+0x9c>
	{
		//timer8 += t;

		//
		Photo[FL] = GetWallDataAverage(20, adc1[0], FL);	//adc1_IN10
 800b0b0:	4b1c      	ldr	r3, [pc, #112]	; (800b124 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	4619      	mov	r1, r3
 800b0b8:	2014      	movs	r0, #20
 800b0ba:	f004 f881 	bl	800f1c0 <GetWallDataAverage>
 800b0be:	eef0 7a40 	vmov.f32	s15, s0
 800b0c2:	4b19      	ldr	r3, [pc, #100]	; (800b128 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b0c4:	edc3 7a00 	vstr	s15, [r3]
		Photo[SR] = GetWallDataAverage(20, adc1[1], SR);	//adc1_IN14
 800b0c8:	4b16      	ldr	r3, [pc, #88]	; (800b124 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800b0ca:	685b      	ldr	r3, [r3, #4]
 800b0cc:	2201      	movs	r2, #1
 800b0ce:	4619      	mov	r1, r3
 800b0d0:	2014      	movs	r0, #20
 800b0d2:	f004 f875 	bl	800f1c0 <GetWallDataAverage>
 800b0d6:	eef0 7a40 	vmov.f32	s15, s0
 800b0da:	4b13      	ldr	r3, [pc, #76]	; (800b128 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b0dc:	edc3 7a01 	vstr	s15, [r3, #4]
		Photo[SL] = GetWallDataAverage(20, adc2[0], SL);	//adc2_IN11
 800b0e0:	4b12      	ldr	r3, [pc, #72]	; (800b12c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	2202      	movs	r2, #2
 800b0e6:	4619      	mov	r1, r3
 800b0e8:	2014      	movs	r0, #20
 800b0ea:	f004 f869 	bl	800f1c0 <GetWallDataAverage>
 800b0ee:	eef0 7a40 	vmov.f32	s15, s0
 800b0f2:	4b0d      	ldr	r3, [pc, #52]	; (800b128 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b0f4:	edc3 7a02 	vstr	s15, [r3, #8]
		Photo[FR] = GetWallDataAverage(20, adc2[1], FR);	//adc2_IN15
 800b0f8:	4b0c      	ldr	r3, [pc, #48]	; (800b12c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800b0fa:	685b      	ldr	r3, [r3, #4]
 800b0fc:	2203      	movs	r2, #3
 800b0fe:	4619      	mov	r1, r3
 800b100:	2014      	movs	r0, #20
 800b102:	f004 f85d 	bl	800f1c0 <GetWallDataAverage>
 800b106:	eef0 7a40 	vmov.f32	s15, s0
 800b10a:	4b07      	ldr	r3, [pc, #28]	; (800b128 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b10c:	edc3 7a03 	vstr	s15, [r3, #12]
	}
}
 800b110:	bf00      	nop
 800b112:	3708      	adds	r7, #8
 800b114:	46bd      	mov	sp, r7
 800b116:	bd80      	pop	{r7, pc}
 800b118:	20000de4 	.word	0x20000de4
 800b11c:	200004d8 	.word	0x200004d8
 800b120:	20000b9c 	.word	0x20000b9c
 800b124:	200002b8 	.word	0x200002b8
 800b128:	20000554 	.word	0x20000554
 800b12c:	200002c4 	.word	0x200002c4

0800b130 <flash_store_init>:
//{
//
//}
//
void flash_store_init()
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b084      	sub	sp, #16
 800b134:	af00      	add	r7, sp, #0
	uint32_t address=start_adress_sector1;
 800b136:	4b2c      	ldr	r3, [pc, #176]	; (800b1e8 <flash_store_init+0xb8>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	60fb      	str	r3, [r7, #12]

	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800b13c:	2300      	movs	r3, #0
 800b13e:	60bb      	str	r3, [r7, #8]
 800b140:	e04b      	b.n	800b1da <flash_store_init+0xaa>
	{
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800b142:	2300      	movs	r3, #0
 800b144:	607b      	str	r3, [r7, #4]
 800b146:	e042      	b.n	800b1ce <flash_store_init+0x9e>
			{
				FLASH_Write_Word(address+0, Wall[i][j].north);
 800b148:	4928      	ldr	r1, [pc, #160]	; (800b1ec <flash_store_init+0xbc>)
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	011a      	lsls	r2, r3, #4
 800b14e:	68bb      	ldr	r3, [r7, #8]
 800b150:	4413      	add	r3, r2
 800b152:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b156:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800b15a:	b2db      	uxtb	r3, r3
 800b15c:	4619      	mov	r1, r3
 800b15e:	68f8      	ldr	r0, [r7, #12]
 800b160:	f003 fc32 	bl	800e9c8 <FLASH_Write_Word>
				FLASH_Write_Word(address+4, Wall[i][j].east);
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	1d18      	adds	r0, r3, #4
 800b168:	4920      	ldr	r1, [pc, #128]	; (800b1ec <flash_store_init+0xbc>)
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	011a      	lsls	r2, r3, #4
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	4413      	add	r3, r2
 800b172:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b176:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800b17a:	b2db      	uxtb	r3, r3
 800b17c:	4619      	mov	r1, r3
 800b17e:	f003 fc23 	bl	800e9c8 <FLASH_Write_Word>
				FLASH_Write_Word(address+8, Wall[i][j].south);
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	f103 0008 	add.w	r0, r3, #8
 800b188:	4918      	ldr	r1, [pc, #96]	; (800b1ec <flash_store_init+0xbc>)
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	011a      	lsls	r2, r3, #4
 800b18e:	68bb      	ldr	r3, [r7, #8]
 800b190:	4413      	add	r3, r2
 800b192:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b196:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800b19a:	b2db      	uxtb	r3, r3
 800b19c:	4619      	mov	r1, r3
 800b19e:	f003 fc13 	bl	800e9c8 <FLASH_Write_Word>
				FLASH_Write_Word(address+12, Wall[i][j].west);
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	f103 000c 	add.w	r0, r3, #12
 800b1a8:	4910      	ldr	r1, [pc, #64]	; (800b1ec <flash_store_init+0xbc>)
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	011a      	lsls	r2, r3, #4
 800b1ae:	68bb      	ldr	r3, [r7, #8]
 800b1b0:	4413      	add	r3, r2
 800b1b2:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b1b6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800b1ba:	b2db      	uxtb	r3, r3
 800b1bc:	4619      	mov	r1, r3
 800b1be:	f003 fc03 	bl	800e9c8 <FLASH_Write_Word>
				address += 16;
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	3310      	adds	r3, #16
 800b1c6:	60fb      	str	r3, [r7, #12]
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	3301      	adds	r3, #1
 800b1cc:	607b      	str	r3, [r7, #4]
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	2b0f      	cmp	r3, #15
 800b1d2:	ddb9      	ble.n	800b148 <flash_store_init+0x18>
	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800b1d4:	68bb      	ldr	r3, [r7, #8]
 800b1d6:	3301      	adds	r3, #1
 800b1d8:	60bb      	str	r3, [r7, #8]
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	2b0f      	cmp	r3, #15
 800b1de:	ddb0      	ble.n	800b142 <flash_store_init+0x12>
			}
	}
}
 800b1e0:	bf00      	nop
 800b1e2:	3710      	adds	r7, #16
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	bd80      	pop	{r7, pc}
 800b1e8:	0801a3fc 	.word	0x0801a3fc
 800b1ec:	20000994 	.word	0x20000994

0800b1f0 <wall_init>:
void wall_init(){
 800b1f0:	b480      	push	{r7}
 800b1f2:	b085      	sub	sp, #20
 800b1f4:	af00      	add	r7, sp, #0

	//
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	60fb      	str	r3, [r7, #12]
 800b1fa:	e03b      	b.n	800b274 <wall_init+0x84>
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	60bb      	str	r3, [r7, #8]
 800b200:	e032      	b.n	800b268 <wall_init+0x78>
				Wall[i][j].north = UNKNOWN;
 800b202:	4945      	ldr	r1, [pc, #276]	; (800b318 <wall_init+0x128>)
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	011a      	lsls	r2, r3, #4
 800b208:	68bb      	ldr	r3, [r7, #8]
 800b20a:	441a      	add	r2, r3
 800b20c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b210:	2002      	movs	r0, #2
 800b212:	f360 0301 	bfi	r3, r0, #0, #2
 800b216:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].east = UNKNOWN;
 800b21a:	493f      	ldr	r1, [pc, #252]	; (800b318 <wall_init+0x128>)
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	011a      	lsls	r2, r3, #4
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	441a      	add	r2, r3
 800b224:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b228:	2002      	movs	r0, #2
 800b22a:	f360 0383 	bfi	r3, r0, #2, #2
 800b22e:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].south = UNKNOWN;
 800b232:	4939      	ldr	r1, [pc, #228]	; (800b318 <wall_init+0x128>)
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	011a      	lsls	r2, r3, #4
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	441a      	add	r2, r3
 800b23c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b240:	2002      	movs	r0, #2
 800b242:	f360 1305 	bfi	r3, r0, #4, #2
 800b246:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].west = UNKNOWN;
 800b24a:	4933      	ldr	r1, [pc, #204]	; (800b318 <wall_init+0x128>)
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	011a      	lsls	r2, r3, #4
 800b250:	68bb      	ldr	r3, [r7, #8]
 800b252:	441a      	add	r2, r3
 800b254:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b258:	2002      	movs	r0, #2
 800b25a:	f360 1387 	bfi	r3, r0, #6, #2
 800b25e:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	3301      	adds	r3, #1
 800b266:	60bb      	str	r3, [r7, #8]
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	2b0f      	cmp	r3, #15
 800b26c:	ddc9      	ble.n	800b202 <wall_init+0x12>
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	3301      	adds	r3, #1
 800b272:	60fb      	str	r3, [r7, #12]
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	2b0f      	cmp	r3, #15
 800b278:	ddc0      	ble.n	800b1fc <wall_init+0xc>

			}
	}

	//
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800b27a:	2300      	movs	r3, #0
 800b27c:	607b      	str	r3, [r7, #4]
 800b27e:	e02a      	b.n	800b2d6 <wall_init+0xe6>
	{
		Wall[n][NUMBER_OF_SQUARES-1].north = WALL;
 800b280:	4a25      	ldr	r2, [pc, #148]	; (800b318 <wall_init+0x128>)
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	015b      	lsls	r3, r3, #5
 800b286:	4413      	add	r3, r2
 800b288:	f103 021e 	add.w	r2, r3, #30
 800b28c:	7813      	ldrb	r3, [r2, #0]
 800b28e:	2101      	movs	r1, #1
 800b290:	f361 0301 	bfi	r3, r1, #0, #2
 800b294:	7013      	strb	r3, [r2, #0]
		Wall[NUMBER_OF_SQUARES-1][n].east = WALL;
 800b296:	4920      	ldr	r1, [pc, #128]	; (800b318 <wall_init+0x128>)
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	f103 02f0 	add.w	r2, r3, #240	; 0xf0
 800b29e:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b2a2:	2001      	movs	r0, #1
 800b2a4:	f360 0383 	bfi	r3, r0, #2, #2
 800b2a8:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		Wall[n][0].south = WALL;
 800b2ac:	4a1a      	ldr	r2, [pc, #104]	; (800b318 <wall_init+0x128>)
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	015b      	lsls	r3, r3, #5
 800b2b2:	441a      	add	r2, r3
 800b2b4:	7813      	ldrb	r3, [r2, #0]
 800b2b6:	2101      	movs	r1, #1
 800b2b8:	f361 1305 	bfi	r3, r1, #4, #2
 800b2bc:	7013      	strb	r3, [r2, #0]
		Wall[0][n].west = WALL;
 800b2be:	4916      	ldr	r1, [pc, #88]	; (800b318 <wall_init+0x128>)
 800b2c0:	687a      	ldr	r2, [r7, #4]
 800b2c2:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b2c6:	2001      	movs	r0, #1
 800b2c8:	f360 1387 	bfi	r3, r0, #6, #2
 800b2cc:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	3301      	adds	r3, #1
 800b2d4:	607b      	str	r3, [r7, #4]
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	2b0f      	cmp	r3, #15
 800b2da:	ddd1      	ble.n	800b280 <wall_init+0x90>
	}

	//
	Wall[0][0].east = WALL;
 800b2dc:	4a0e      	ldr	r2, [pc, #56]	; (800b318 <wall_init+0x128>)
 800b2de:	7813      	ldrb	r3, [r2, #0]
 800b2e0:	2101      	movs	r1, #1
 800b2e2:	f361 0383 	bfi	r3, r1, #2, #2
 800b2e6:	7013      	strb	r3, [r2, #0]
	Wall[0][0].north = NOWALL;
 800b2e8:	4a0b      	ldr	r2, [pc, #44]	; (800b318 <wall_init+0x128>)
 800b2ea:	7813      	ldrb	r3, [r2, #0]
 800b2ec:	f36f 0301 	bfc	r3, #0, #2
 800b2f0:	7013      	strb	r3, [r2, #0]
	Wall[1][0].west = WALL;
 800b2f2:	4a09      	ldr	r2, [pc, #36]	; (800b318 <wall_init+0x128>)
 800b2f4:	f892 3020 	ldrb.w	r3, [r2, #32]
 800b2f8:	2101      	movs	r1, #1
 800b2fa:	f361 1387 	bfi	r3, r1, #6, #2
 800b2fe:	f882 3020 	strb.w	r3, [r2, #32]
	Wall[0][1].south = NOWALL;
 800b302:	4a05      	ldr	r2, [pc, #20]	; (800b318 <wall_init+0x128>)
 800b304:	7893      	ldrb	r3, [r2, #2]
 800b306:	f36f 1305 	bfc	r3, #4, #2
 800b30a:	7093      	strb	r3, [r2, #2]
//	Flash_clear_sector1();

	//
	//flash_store_init();

}
 800b30c:	bf00      	nop
 800b30e:	3714      	adds	r7, #20
 800b310:	46bd      	mov	sp, r7
 800b312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b316:	4770      	bx	lr
 800b318:	20000994 	.word	0x20000994

0800b31c <wall_set>:
	FLASH_Write_Word(address+8, Wall[x][y].south);
	FLASH_Write_Word(address+12, Wall[x][y].west);

}
//xy
void wall_set(){
 800b31c:	b490      	push	{r4, r7}
 800b31e:	b082      	sub	sp, #8
 800b320:	af00      	add	r7, sp, #0
	uint8_t wall_dir[4];
	//
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800b322:	4b8b      	ldr	r3, [pc, #556]	; (800b550 <wall_set+0x234>)
 800b324:	ed93 7a00 	vldr	s14, [r3]
 800b328:	4b89      	ldr	r3, [pc, #548]	; (800b550 <wall_set+0x234>)
 800b32a:	edd3 7a03 	vldr	s15, [r3, #12]
 800b32e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b332:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800b336:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b33a:	ed9f 7a86 	vldr	s14, [pc, #536]	; 800b554 <wall_set+0x238>
 800b33e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b346:	bfcc      	ite	gt
 800b348:	2301      	movgt	r3, #1
 800b34a:	2300      	movle	r3, #0
 800b34c:	b2da      	uxtb	r2, r3
 800b34e:	4b82      	ldr	r3, [pc, #520]	; (800b558 <wall_set+0x23c>)
 800b350:	7a5b      	ldrb	r3, [r3, #9]
 800b352:	f107 0108 	add.w	r1, r7, #8
 800b356:	440b      	add	r3, r1
 800b358:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800b35c:	4b7c      	ldr	r3, [pc, #496]	; (800b550 <wall_set+0x234>)
 800b35e:	edd3 7a01 	vldr	s15, [r3, #4]
 800b362:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800b55c <wall_set+0x240>
 800b366:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b36a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b36e:	bfcc      	ite	gt
 800b370:	2301      	movgt	r3, #1
 800b372:	2300      	movle	r3, #0
 800b374:	b2d9      	uxtb	r1, r3
 800b376:	4b78      	ldr	r3, [pc, #480]	; (800b558 <wall_set+0x23c>)
 800b378:	7a5b      	ldrb	r3, [r3, #9]
 800b37a:	3301      	adds	r3, #1
 800b37c:	425a      	negs	r2, r3
 800b37e:	f003 0303 	and.w	r3, r3, #3
 800b382:	f002 0203 	and.w	r2, r2, #3
 800b386:	bf58      	it	pl
 800b388:	4253      	negpl	r3, r2
 800b38a:	460a      	mov	r2, r1
 800b38c:	f107 0108 	add.w	r1, r7, #8
 800b390:	440b      	add	r3, r1
 800b392:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800b396:	4b70      	ldr	r3, [pc, #448]	; (800b558 <wall_set+0x23c>)
 800b398:	7a5b      	ldrb	r3, [r3, #9]
 800b39a:	3302      	adds	r3, #2
 800b39c:	425a      	negs	r2, r3
 800b39e:	f003 0303 	and.w	r3, r3, #3
 800b3a2:	f002 0203 	and.w	r2, r2, #3
 800b3a6:	bf58      	it	pl
 800b3a8:	4253      	negpl	r3, r2
 800b3aa:	f107 0208 	add.w	r2, r7, #8
 800b3ae:	4413      	add	r3, r2
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800b3b6:	4b66      	ldr	r3, [pc, #408]	; (800b550 <wall_set+0x234>)
 800b3b8:	edd3 7a02 	vldr	s15, [r3, #8]
 800b3bc:	ed9f 7a68 	vldr	s14, [pc, #416]	; 800b560 <wall_set+0x244>
 800b3c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b3c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3c8:	bfcc      	ite	gt
 800b3ca:	2301      	movgt	r3, #1
 800b3cc:	2300      	movle	r3, #0
 800b3ce:	b2d9      	uxtb	r1, r3
 800b3d0:	4b61      	ldr	r3, [pc, #388]	; (800b558 <wall_set+0x23c>)
 800b3d2:	7a5b      	ldrb	r3, [r3, #9]
 800b3d4:	3303      	adds	r3, #3
 800b3d6:	425a      	negs	r2, r3
 800b3d8:	f003 0303 	and.w	r3, r3, #3
 800b3dc:	f002 0203 	and.w	r2, r2, #3
 800b3e0:	bf58      	it	pl
 800b3e2:	4253      	negpl	r3, r2
 800b3e4:	460a      	mov	r2, r1
 800b3e6:	f107 0108 	add.w	r1, r7, #8
 800b3ea:	440b      	add	r3, r1
 800b3ec:	f803 2c04 	strb.w	r2, [r3, #-4]

	  //
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800b3f0:	7939      	ldrb	r1, [r7, #4]
 800b3f2:	4b59      	ldr	r3, [pc, #356]	; (800b558 <wall_set+0x23c>)
 800b3f4:	799b      	ldrb	r3, [r3, #6]
 800b3f6:	461c      	mov	r4, r3
 800b3f8:	4b57      	ldr	r3, [pc, #348]	; (800b558 <wall_set+0x23c>)
 800b3fa:	79db      	ldrb	r3, [r3, #7]
 800b3fc:	461a      	mov	r2, r3
 800b3fe:	460b      	mov	r3, r1
 800b400:	f003 0303 	and.w	r3, r3, #3
 800b404:	b2d8      	uxtb	r0, r3
 800b406:	4957      	ldr	r1, [pc, #348]	; (800b564 <wall_set+0x248>)
 800b408:	0123      	lsls	r3, r4, #4
 800b40a:	441a      	add	r2, r3
 800b40c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b410:	f360 0301 	bfi	r3, r0, #0, #2
 800b414:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].east = wall_dir[1];
 800b418:	7979      	ldrb	r1, [r7, #5]
 800b41a:	4b4f      	ldr	r3, [pc, #316]	; (800b558 <wall_set+0x23c>)
 800b41c:	799b      	ldrb	r3, [r3, #6]
 800b41e:	461c      	mov	r4, r3
 800b420:	4b4d      	ldr	r3, [pc, #308]	; (800b558 <wall_set+0x23c>)
 800b422:	79db      	ldrb	r3, [r3, #7]
 800b424:	461a      	mov	r2, r3
 800b426:	460b      	mov	r3, r1
 800b428:	f003 0303 	and.w	r3, r3, #3
 800b42c:	b2d8      	uxtb	r0, r3
 800b42e:	494d      	ldr	r1, [pc, #308]	; (800b564 <wall_set+0x248>)
 800b430:	0123      	lsls	r3, r4, #4
 800b432:	441a      	add	r2, r3
 800b434:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b438:	f360 0383 	bfi	r3, r0, #2, #2
 800b43c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].south = wall_dir[2];
 800b440:	79b9      	ldrb	r1, [r7, #6]
 800b442:	4b45      	ldr	r3, [pc, #276]	; (800b558 <wall_set+0x23c>)
 800b444:	799b      	ldrb	r3, [r3, #6]
 800b446:	461c      	mov	r4, r3
 800b448:	4b43      	ldr	r3, [pc, #268]	; (800b558 <wall_set+0x23c>)
 800b44a:	79db      	ldrb	r3, [r3, #7]
 800b44c:	461a      	mov	r2, r3
 800b44e:	460b      	mov	r3, r1
 800b450:	f003 0303 	and.w	r3, r3, #3
 800b454:	b2d8      	uxtb	r0, r3
 800b456:	4943      	ldr	r1, [pc, #268]	; (800b564 <wall_set+0x248>)
 800b458:	0123      	lsls	r3, r4, #4
 800b45a:	441a      	add	r2, r3
 800b45c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b460:	f360 1305 	bfi	r3, r0, #4, #2
 800b464:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
 800b468:	79f9      	ldrb	r1, [r7, #7]
 800b46a:	4b3b      	ldr	r3, [pc, #236]	; (800b558 <wall_set+0x23c>)
 800b46c:	799b      	ldrb	r3, [r3, #6]
 800b46e:	461c      	mov	r4, r3
 800b470:	4b39      	ldr	r3, [pc, #228]	; (800b558 <wall_set+0x23c>)
 800b472:	79db      	ldrb	r3, [r3, #7]
 800b474:	461a      	mov	r2, r3
 800b476:	460b      	mov	r3, r1
 800b478:	f003 0303 	and.w	r3, r3, #3
 800b47c:	b2d8      	uxtb	r0, r3
 800b47e:	4939      	ldr	r1, [pc, #228]	; (800b564 <wall_set+0x248>)
 800b480:	0123      	lsls	r3, r4, #4
 800b482:	441a      	add	r2, r3
 800b484:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b488:	f360 1387 	bfi	r3, r0, #6, #2
 800b48c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

	  //
	  //uint32_t address;
	  if(Pos.NextY < (NUMBER_OF_SQUARES-1) )
 800b490:	4b31      	ldr	r3, [pc, #196]	; (800b558 <wall_set+0x23c>)
 800b492:	79db      	ldrb	r3, [r3, #7]
 800b494:	2b0e      	cmp	r3, #14
 800b496:	d812      	bhi.n	800b4be <wall_set+0x1a2>
	  {
		  Wall[Pos.NextX][Pos.NextY+1].south = wall_dir[0];//
 800b498:	7939      	ldrb	r1, [r7, #4]
 800b49a:	4b2f      	ldr	r3, [pc, #188]	; (800b558 <wall_set+0x23c>)
 800b49c:	799b      	ldrb	r3, [r3, #6]
 800b49e:	461a      	mov	r2, r3
 800b4a0:	4b2d      	ldr	r3, [pc, #180]	; (800b558 <wall_set+0x23c>)
 800b4a2:	79db      	ldrb	r3, [r3, #7]
 800b4a4:	3301      	adds	r3, #1
 800b4a6:	f001 0103 	and.w	r1, r1, #3
 800b4aa:	b2c8      	uxtb	r0, r1
 800b4ac:	492d      	ldr	r1, [pc, #180]	; (800b564 <wall_set+0x248>)
 800b4ae:	0112      	lsls	r2, r2, #4
 800b4b0:	441a      	add	r2, r3
 800b4b2:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b4b6:	f360 1305 	bfi	r3, r0, #4, #2
 800b4ba:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		  //address = start_adress_sector1 + ( Pos.NextX*16) + ( (Pos.NextY+1)*16*(NUMBER_OF_SQUARES) );
		  //FLASH_Write_Word(address+8, Wall[Pos.NextX][Pos.NextY+1].south);
	  }
	  if(Pos.NextX < (NUMBER_OF_SQUARES-1) )
 800b4be:	4b26      	ldr	r3, [pc, #152]	; (800b558 <wall_set+0x23c>)
 800b4c0:	799b      	ldrb	r3, [r3, #6]
 800b4c2:	2b0e      	cmp	r3, #14
 800b4c4:	d811      	bhi.n	800b4ea <wall_set+0x1ce>
	  {
		  Wall[Pos.NextX+1][Pos.NextY].west = wall_dir[1];//
 800b4c6:	7979      	ldrb	r1, [r7, #5]
 800b4c8:	4b23      	ldr	r3, [pc, #140]	; (800b558 <wall_set+0x23c>)
 800b4ca:	799b      	ldrb	r3, [r3, #6]
 800b4cc:	3301      	adds	r3, #1
 800b4ce:	4a22      	ldr	r2, [pc, #136]	; (800b558 <wall_set+0x23c>)
 800b4d0:	79d2      	ldrb	r2, [r2, #7]
 800b4d2:	f001 0103 	and.w	r1, r1, #3
 800b4d6:	b2c8      	uxtb	r0, r1
 800b4d8:	4922      	ldr	r1, [pc, #136]	; (800b564 <wall_set+0x248>)
 800b4da:	011b      	lsls	r3, r3, #4
 800b4dc:	441a      	add	r2, r3
 800b4de:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b4e2:	f360 1387 	bfi	r3, r0, #6, #2
 800b4e6:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
//		  address = start_adress_sector1 + ( (Pos.NextX+1)*16) + ( (Pos.NextY)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+12, Wall[Pos.NextX+1][Pos.NextY].west);
	  }
	  if(Pos.NextY > 0 )
 800b4ea:	4b1b      	ldr	r3, [pc, #108]	; (800b558 <wall_set+0x23c>)
 800b4ec:	79db      	ldrb	r3, [r3, #7]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d012      	beq.n	800b518 <wall_set+0x1fc>
	  {
		  Wall[Pos.NextX][Pos.NextY-1].north = wall_dir[2];//
 800b4f2:	79b9      	ldrb	r1, [r7, #6]
 800b4f4:	4b18      	ldr	r3, [pc, #96]	; (800b558 <wall_set+0x23c>)
 800b4f6:	799b      	ldrb	r3, [r3, #6]
 800b4f8:	461a      	mov	r2, r3
 800b4fa:	4b17      	ldr	r3, [pc, #92]	; (800b558 <wall_set+0x23c>)
 800b4fc:	79db      	ldrb	r3, [r3, #7]
 800b4fe:	3b01      	subs	r3, #1
 800b500:	f001 0103 	and.w	r1, r1, #3
 800b504:	b2c8      	uxtb	r0, r1
 800b506:	4917      	ldr	r1, [pc, #92]	; (800b564 <wall_set+0x248>)
 800b508:	0112      	lsls	r2, r2, #4
 800b50a:	441a      	add	r2, r3
 800b50c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b510:	f360 0301 	bfi	r3, r0, #0, #2
 800b514:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
//		  address = start_adress_sector1 + ( Pos.NextX*16) + ( (Pos.NextY-1)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+0, Wall[Pos.NextX][Pos.NextY-1].north);
	  }
	  if(Pos.NextX > 0 )
 800b518:	4b0f      	ldr	r3, [pc, #60]	; (800b558 <wall_set+0x23c>)
 800b51a:	799b      	ldrb	r3, [r3, #6]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d011      	beq.n	800b544 <wall_set+0x228>
	  {
		  Wall[Pos.NextX-1][Pos.NextY].east = wall_dir[3];//
 800b520:	79f9      	ldrb	r1, [r7, #7]
 800b522:	4b0d      	ldr	r3, [pc, #52]	; (800b558 <wall_set+0x23c>)
 800b524:	799b      	ldrb	r3, [r3, #6]
 800b526:	3b01      	subs	r3, #1
 800b528:	4a0b      	ldr	r2, [pc, #44]	; (800b558 <wall_set+0x23c>)
 800b52a:	79d2      	ldrb	r2, [r2, #7]
 800b52c:	f001 0103 	and.w	r1, r1, #3
 800b530:	b2c8      	uxtb	r0, r1
 800b532:	490c      	ldr	r1, [pc, #48]	; (800b564 <wall_set+0x248>)
 800b534:	011b      	lsls	r3, r3, #4
 800b536:	441a      	add	r2, r3
 800b538:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b53c:	f360 0383 	bfi	r3, r0, #2, #2
 800b540:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]


	  //flash
	  //flash
//	  wall_store_running(Pos.X,Pos.Y);
}
 800b544:	bf00      	nop
 800b546:	3708      	adds	r7, #8
 800b548:	46bd      	mov	sp, r7
 800b54a:	bc90      	pop	{r4, r7}
 800b54c:	4770      	bx	lr
 800b54e:	bf00      	nop
 800b550:	20000554 	.word	0x20000554
 800b554:	428c0000 	.word	0x428c0000
 800b558:	20000000 	.word	0x20000000
 800b55c:	42b40000 	.word	0x42b40000
 800b560:	42c80000 	.word	0x42c80000
 800b564:	20000994 	.word	0x20000994

0800b568 <init_map>:


void init_map(int x, int y)
{
 800b568:	b480      	push	{r7}
 800b56a:	b085      	sub	sp, #20
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	6078      	str	r0, [r7, #4]
 800b570:	6039      	str	r1, [r7, #0]
//Map0xffx,y0

	int i,j;

	for(i = 0; i < NUMBER_OF_SQUARES; i++)		//(x)
 800b572:	2300      	movs	r3, #0
 800b574:	60fb      	str	r3, [r7, #12]
 800b576:	e013      	b.n	800b5a0 <init_map+0x38>
	{
		for(j = 0; j < NUMBER_OF_SQUARES; j++)	//(y)
 800b578:	2300      	movs	r3, #0
 800b57a:	60bb      	str	r3, [r7, #8]
 800b57c:	e00a      	b.n	800b594 <init_map+0x2c>
		{
			walk_map[i][j] = 255;	//255
 800b57e:	491f      	ldr	r1, [pc, #124]	; (800b5fc <init_map+0x94>)
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	011a      	lsls	r2, r3, #4
 800b584:	68bb      	ldr	r3, [r7, #8]
 800b586:	4413      	add	r3, r2
 800b588:	22ff      	movs	r2, #255	; 0xff
 800b58a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(j = 0; j < NUMBER_OF_SQUARES; j++)	//(y)
 800b58e:	68bb      	ldr	r3, [r7, #8]
 800b590:	3301      	adds	r3, #1
 800b592:	60bb      	str	r3, [r7, #8]
 800b594:	68bb      	ldr	r3, [r7, #8]
 800b596:	2b0f      	cmp	r3, #15
 800b598:	ddf1      	ble.n	800b57e <init_map+0x16>
	for(i = 0; i < NUMBER_OF_SQUARES; i++)		//(x)
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	3301      	adds	r3, #1
 800b59e:	60fb      	str	r3, [r7, #12]
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	2b0f      	cmp	r3, #15
 800b5a4:	dde8      	ble.n	800b578 <init_map+0x10>
		}
	}

	walk_map[x][y] = 0;				//
 800b5a6:	4915      	ldr	r1, [pc, #84]	; (800b5fc <init_map+0x94>)
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	011a      	lsls	r2, r3, #4
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	4413      	add	r3, r2
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	walk_map[x][y+1] = 0;
 800b5b6:	683b      	ldr	r3, [r7, #0]
 800b5b8:	3301      	adds	r3, #1
 800b5ba:	4910      	ldr	r1, [pc, #64]	; (800b5fc <init_map+0x94>)
 800b5bc:	687a      	ldr	r2, [r7, #4]
 800b5be:	0112      	lsls	r2, r2, #4
 800b5c0:	4413      	add	r3, r2
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	walk_map[x+1][y] = 0;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	3301      	adds	r3, #1
 800b5cc:	490b      	ldr	r1, [pc, #44]	; (800b5fc <init_map+0x94>)
 800b5ce:	011a      	lsls	r2, r3, #4
 800b5d0:	683b      	ldr	r3, [r7, #0]
 800b5d2:	4413      	add	r3, r2
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	walk_map[x+1][y+1] = 0;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	1c5a      	adds	r2, r3, #1
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	3301      	adds	r3, #1
 800b5e2:	4906      	ldr	r1, [pc, #24]	; (800b5fc <init_map+0x94>)
 800b5e4:	0112      	lsls	r2, r2, #4
 800b5e6:	4413      	add	r3, r2
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	//

}
 800b5ee:	bf00      	nop
 800b5f0:	3714      	adds	r7, #20
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f8:	4770      	bx	lr
 800b5fa:	bf00      	nop
 800b5fc:	20000564 	.word	0x20000564

0800b600 <make_map>:


void make_map(int x, int y, int mask)	//
{
 800b600:	b580      	push	{r7, lr}
 800b602:	b088      	sub	sp, #32
 800b604:	af00      	add	r7, sp, #0
 800b606:	60f8      	str	r0, [r7, #12]
 800b608:	60b9      	str	r1, [r7, #8]
 800b60a:	607a      	str	r2, [r7, #4]
//mask(MASK_SEARCH or MASK_SECOND)
//MapMap
	int i,j;
	_Bool change_flag;			//Map

	init_map(x,y);				//Map
 800b60c:	68b9      	ldr	r1, [r7, #8]
 800b60e:	68f8      	ldr	r0, [r7, #12]
 800b610:	f7ff ffaa 	bl	800b568 <init_map>

	do //(6,9)(7,10)7,11
	{
		change_flag = false;				//
 800b614:	2300      	movs	r3, #0
 800b616:	75fb      	strb	r3, [r7, #23]
		for(i = 0; i < NUMBER_OF_SQUARES; i++)			//(x)
 800b618:	2300      	movs	r3, #0
 800b61a:	61fb      	str	r3, [r7, #28]
 800b61c:	e0d8      	b.n	800b7d0 <make_map+0x1d0>
		{
			for(j = 0; j < NUMBER_OF_SQUARES; j++)		//(y)
 800b61e:	2300      	movs	r3, #0
 800b620:	61bb      	str	r3, [r7, #24]
 800b622:	e0ce      	b.n	800b7c2 <make_map+0x1c2>
			{
				if(walk_map[i][j] == 255)		//255
 800b624:	4970      	ldr	r1, [pc, #448]	; (800b7e8 <make_map+0x1e8>)
 800b626:	69fb      	ldr	r3, [r7, #28]
 800b628:	011a      	lsls	r2, r3, #4
 800b62a:	69bb      	ldr	r3, [r7, #24]
 800b62c:	4413      	add	r3, r2
 800b62e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b632:	2bff      	cmp	r3, #255	; 0xff
 800b634:	f000 80c1 	beq.w	800b7ba <make_map+0x1ba>
				{
					continue;
				}

				if(j < NUMBER_OF_SQUARES-1)					//
 800b638:	69bb      	ldr	r3, [r7, #24]
 800b63a:	2b0e      	cmp	r3, #14
 800b63c:	dc2c      	bgt.n	800b698 <make_map+0x98>
				{
					if( (Wall[i][j].north & mask) == NOWALL)	//(maskstatic_parameters)
 800b63e:	496b      	ldr	r1, [pc, #428]	; (800b7ec <make_map+0x1ec>)
 800b640:	69fb      	ldr	r3, [r7, #28]
 800b642:	011a      	lsls	r2, r3, #4
 800b644:	69bb      	ldr	r3, [r7, #24]
 800b646:	4413      	add	r3, r2
 800b648:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b64c:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800b650:	b2db      	uxtb	r3, r3
 800b652:	461a      	mov	r2, r3
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	4013      	ands	r3, r2
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d11d      	bne.n	800b698 <make_map+0x98>
					{
						if(walk_map[i][j+1] == 255)			//
 800b65c:	69bb      	ldr	r3, [r7, #24]
 800b65e:	3301      	adds	r3, #1
 800b660:	4961      	ldr	r1, [pc, #388]	; (800b7e8 <make_map+0x1e8>)
 800b662:	69fa      	ldr	r2, [r7, #28]
 800b664:	0112      	lsls	r2, r2, #4
 800b666:	4413      	add	r3, r2
 800b668:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b66c:	2bff      	cmp	r3, #255	; 0xff
 800b66e:	d113      	bne.n	800b698 <make_map+0x98>
						{
							walk_map[i][j+1] = walk_map[i][j] + 1;	//
 800b670:	495d      	ldr	r1, [pc, #372]	; (800b7e8 <make_map+0x1e8>)
 800b672:	69fb      	ldr	r3, [r7, #28]
 800b674:	011a      	lsls	r2, r3, #4
 800b676:	69bb      	ldr	r3, [r7, #24]
 800b678:	4413      	add	r3, r2
 800b67a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800b67e:	69bb      	ldr	r3, [r7, #24]
 800b680:	3301      	adds	r3, #1
 800b682:	3201      	adds	r2, #1
 800b684:	b290      	uxth	r0, r2
 800b686:	4958      	ldr	r1, [pc, #352]	; (800b7e8 <make_map+0x1e8>)
 800b688:	69fa      	ldr	r2, [r7, #28]
 800b68a:	0112      	lsls	r2, r2, #4
 800b68c:	4413      	add	r3, r2
 800b68e:	4602      	mov	r2, r0
 800b690:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800b694:	2301      	movs	r3, #1
 800b696:	75fb      	strb	r3, [r7, #23]
						}
					}
				}

				if(i < NUMBER_OF_SQUARES-1)					//
 800b698:	69fb      	ldr	r3, [r7, #28]
 800b69a:	2b0e      	cmp	r3, #14
 800b69c:	dc2c      	bgt.n	800b6f8 <make_map+0xf8>
				{
					if( (Wall[i][j].east & mask) == NOWALL)		//
 800b69e:	4953      	ldr	r1, [pc, #332]	; (800b7ec <make_map+0x1ec>)
 800b6a0:	69fb      	ldr	r3, [r7, #28]
 800b6a2:	011a      	lsls	r2, r3, #4
 800b6a4:	69bb      	ldr	r3, [r7, #24]
 800b6a6:	4413      	add	r3, r2
 800b6a8:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b6ac:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800b6b0:	b2db      	uxtb	r3, r3
 800b6b2:	461a      	mov	r2, r3
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	4013      	ands	r3, r2
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d11d      	bne.n	800b6f8 <make_map+0xf8>
					{
						if(walk_map[i+1][j] == 255)			//
 800b6bc:	69fb      	ldr	r3, [r7, #28]
 800b6be:	3301      	adds	r3, #1
 800b6c0:	4949      	ldr	r1, [pc, #292]	; (800b7e8 <make_map+0x1e8>)
 800b6c2:	011a      	lsls	r2, r3, #4
 800b6c4:	69bb      	ldr	r3, [r7, #24]
 800b6c6:	4413      	add	r3, r2
 800b6c8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b6cc:	2bff      	cmp	r3, #255	; 0xff
 800b6ce:	d113      	bne.n	800b6f8 <make_map+0xf8>
						{
							walk_map[i+1][j] = walk_map[i][j] + 1;	//
 800b6d0:	4945      	ldr	r1, [pc, #276]	; (800b7e8 <make_map+0x1e8>)
 800b6d2:	69fb      	ldr	r3, [r7, #28]
 800b6d4:	011a      	lsls	r2, r3, #4
 800b6d6:	69bb      	ldr	r3, [r7, #24]
 800b6d8:	4413      	add	r3, r2
 800b6da:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800b6de:	69fb      	ldr	r3, [r7, #28]
 800b6e0:	3301      	adds	r3, #1
 800b6e2:	3201      	adds	r2, #1
 800b6e4:	b290      	uxth	r0, r2
 800b6e6:	4940      	ldr	r1, [pc, #256]	; (800b7e8 <make_map+0x1e8>)
 800b6e8:	011a      	lsls	r2, r3, #4
 800b6ea:	69bb      	ldr	r3, [r7, #24]
 800b6ec:	4413      	add	r3, r2
 800b6ee:	4602      	mov	r2, r0
 800b6f0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800b6f4:	2301      	movs	r3, #1
 800b6f6:	75fb      	strb	r3, [r7, #23]
						}
					}
				}

				if(j > 0)						//
 800b6f8:	69bb      	ldr	r3, [r7, #24]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	dd2c      	ble.n	800b758 <make_map+0x158>
				{
					if( (Wall[i][j].south & mask) == NOWALL)	//
 800b6fe:	493b      	ldr	r1, [pc, #236]	; (800b7ec <make_map+0x1ec>)
 800b700:	69fb      	ldr	r3, [r7, #28]
 800b702:	011a      	lsls	r2, r3, #4
 800b704:	69bb      	ldr	r3, [r7, #24]
 800b706:	4413      	add	r3, r2
 800b708:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b70c:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800b710:	b2db      	uxtb	r3, r3
 800b712:	461a      	mov	r2, r3
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	4013      	ands	r3, r2
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d11d      	bne.n	800b758 <make_map+0x158>
					{
						if(walk_map[i][j-1] == 255)			//
 800b71c:	69bb      	ldr	r3, [r7, #24]
 800b71e:	3b01      	subs	r3, #1
 800b720:	4931      	ldr	r1, [pc, #196]	; (800b7e8 <make_map+0x1e8>)
 800b722:	69fa      	ldr	r2, [r7, #28]
 800b724:	0112      	lsls	r2, r2, #4
 800b726:	4413      	add	r3, r2
 800b728:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b72c:	2bff      	cmp	r3, #255	; 0xff
 800b72e:	d113      	bne.n	800b758 <make_map+0x158>
						{
							walk_map[i][j-1] = walk_map[i][j] + 1;	//
 800b730:	492d      	ldr	r1, [pc, #180]	; (800b7e8 <make_map+0x1e8>)
 800b732:	69fb      	ldr	r3, [r7, #28]
 800b734:	011a      	lsls	r2, r3, #4
 800b736:	69bb      	ldr	r3, [r7, #24]
 800b738:	4413      	add	r3, r2
 800b73a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800b73e:	69bb      	ldr	r3, [r7, #24]
 800b740:	3b01      	subs	r3, #1
 800b742:	3201      	adds	r2, #1
 800b744:	b290      	uxth	r0, r2
 800b746:	4928      	ldr	r1, [pc, #160]	; (800b7e8 <make_map+0x1e8>)
 800b748:	69fa      	ldr	r2, [r7, #28]
 800b74a:	0112      	lsls	r2, r2, #4
 800b74c:	4413      	add	r3, r2
 800b74e:	4602      	mov	r2, r0
 800b750:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800b754:	2301      	movs	r3, #1
 800b756:	75fb      	strb	r3, [r7, #23]
						}
					}
				}

				if(i > 0)						//
 800b758:	69fb      	ldr	r3, [r7, #28]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	dd2e      	ble.n	800b7bc <make_map+0x1bc>
				{
					if( (Wall[i][j].west & mask) == NOWALL)		//
 800b75e:	4923      	ldr	r1, [pc, #140]	; (800b7ec <make_map+0x1ec>)
 800b760:	69fb      	ldr	r3, [r7, #28]
 800b762:	011a      	lsls	r2, r3, #4
 800b764:	69bb      	ldr	r3, [r7, #24]
 800b766:	4413      	add	r3, r2
 800b768:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b76c:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800b770:	b2db      	uxtb	r3, r3
 800b772:	461a      	mov	r2, r3
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	4013      	ands	r3, r2
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d11f      	bne.n	800b7bc <make_map+0x1bc>
					{
						if(walk_map[i-1][j] == 255)			//
 800b77c:	69fb      	ldr	r3, [r7, #28]
 800b77e:	3b01      	subs	r3, #1
 800b780:	4919      	ldr	r1, [pc, #100]	; (800b7e8 <make_map+0x1e8>)
 800b782:	011a      	lsls	r2, r3, #4
 800b784:	69bb      	ldr	r3, [r7, #24]
 800b786:	4413      	add	r3, r2
 800b788:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b78c:	2bff      	cmp	r3, #255	; 0xff
 800b78e:	d115      	bne.n	800b7bc <make_map+0x1bc>
						{
							walk_map[i-1][j] = walk_map[i][j] + 1;	//
 800b790:	4915      	ldr	r1, [pc, #84]	; (800b7e8 <make_map+0x1e8>)
 800b792:	69fb      	ldr	r3, [r7, #28]
 800b794:	011a      	lsls	r2, r3, #4
 800b796:	69bb      	ldr	r3, [r7, #24]
 800b798:	4413      	add	r3, r2
 800b79a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800b79e:	69fb      	ldr	r3, [r7, #28]
 800b7a0:	3b01      	subs	r3, #1
 800b7a2:	3201      	adds	r2, #1
 800b7a4:	b290      	uxth	r0, r2
 800b7a6:	4910      	ldr	r1, [pc, #64]	; (800b7e8 <make_map+0x1e8>)
 800b7a8:	011a      	lsls	r2, r3, #4
 800b7aa:	69bb      	ldr	r3, [r7, #24]
 800b7ac:	4413      	add	r3, r2
 800b7ae:	4602      	mov	r2, r0
 800b7b0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	75fb      	strb	r3, [r7, #23]
 800b7b8:	e000      	b.n	800b7bc <make_map+0x1bc>
					continue;
 800b7ba:	bf00      	nop
			for(j = 0; j < NUMBER_OF_SQUARES; j++)		//(y)
 800b7bc:	69bb      	ldr	r3, [r7, #24]
 800b7be:	3301      	adds	r3, #1
 800b7c0:	61bb      	str	r3, [r7, #24]
 800b7c2:	69bb      	ldr	r3, [r7, #24]
 800b7c4:	2b0f      	cmp	r3, #15
 800b7c6:	f77f af2d 	ble.w	800b624 <make_map+0x24>
		for(i = 0; i < NUMBER_OF_SQUARES; i++)			//(x)
 800b7ca:	69fb      	ldr	r3, [r7, #28]
 800b7cc:	3301      	adds	r3, #1
 800b7ce:	61fb      	str	r3, [r7, #28]
 800b7d0:	69fb      	ldr	r3, [r7, #28]
 800b7d2:	2b0f      	cmp	r3, #15
 800b7d4:	f77f af23 	ble.w	800b61e <make_map+0x1e>

			}

		}

	}while(change_flag == true);	//
 800b7d8:	7dfb      	ldrb	r3, [r7, #23]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	f47f af1a 	bne.w	800b614 <make_map+0x14>

}
 800b7e0:	bf00      	nop
 800b7e2:	3720      	adds	r7, #32
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	bd80      	pop	{r7, pc}
 800b7e8:	20000564 	.word	0x20000564
 800b7ec:	20000994 	.word	0x20000994

0800b7f0 <wall_ram_print>:
	flash_store_init();

}
//
//
void wall_ram_print(){
 800b7f0:	b5b0      	push	{r4, r5, r7, lr}
 800b7f2:	b084      	sub	sp, #16
 800b7f4:	af02      	add	r7, sp, #8

	//
	for(int j=NUMBER_OF_SQUARES-1; j >= 0 ; j--){
 800b7f6:	230f      	movs	r3, #15
 800b7f8:	607b      	str	r3, [r7, #4]
 800b7fa:	e040      	b.n	800b87e <wall_ram_print+0x8e>
		for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	603b      	str	r3, [r7, #0]
 800b800:	e034      	b.n	800b86c <wall_ram_print+0x7c>
			//
			//
			//  ...
			//4
		    printf("%d%d%d%d ",Wall[i][j].north, Wall[i][j].east, Wall[i][j].south, Wall[i][j].west);
 800b802:	4925      	ldr	r1, [pc, #148]	; (800b898 <wall_ram_print+0xa8>)
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	011a      	lsls	r2, r3, #4
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	4413      	add	r3, r2
 800b80c:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b810:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800b814:	b2db      	uxtb	r3, r3
 800b816:	4618      	mov	r0, r3
 800b818:	491f      	ldr	r1, [pc, #124]	; (800b898 <wall_ram_print+0xa8>)
 800b81a:	683b      	ldr	r3, [r7, #0]
 800b81c:	011a      	lsls	r2, r3, #4
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	4413      	add	r3, r2
 800b822:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b826:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800b82a:	b2db      	uxtb	r3, r3
 800b82c:	461c      	mov	r4, r3
 800b82e:	491a      	ldr	r1, [pc, #104]	; (800b898 <wall_ram_print+0xa8>)
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	011a      	lsls	r2, r3, #4
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	4413      	add	r3, r2
 800b838:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b83c:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800b840:	b2db      	uxtb	r3, r3
 800b842:	461d      	mov	r5, r3
 800b844:	4914      	ldr	r1, [pc, #80]	; (800b898 <wall_ram_print+0xa8>)
 800b846:	683b      	ldr	r3, [r7, #0]
 800b848:	011a      	lsls	r2, r3, #4
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	4413      	add	r3, r2
 800b84e:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b852:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800b856:	b2db      	uxtb	r3, r3
 800b858:	9300      	str	r3, [sp, #0]
 800b85a:	462b      	mov	r3, r5
 800b85c:	4622      	mov	r2, r4
 800b85e:	4601      	mov	r1, r0
 800b860:	480e      	ldr	r0, [pc, #56]	; (800b89c <wall_ram_print+0xac>)
 800b862:	f00a fa75 	bl	8015d50 <iprintf>
		for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b866:	683b      	ldr	r3, [r7, #0]
 800b868:	3301      	adds	r3, #1
 800b86a:	603b      	str	r3, [r7, #0]
 800b86c:	683b      	ldr	r3, [r7, #0]
 800b86e:	2b0f      	cmp	r3, #15
 800b870:	ddc7      	ble.n	800b802 <wall_ram_print+0x12>

		}
		printf("\r\n");
 800b872:	480b      	ldr	r0, [pc, #44]	; (800b8a0 <wall_ram_print+0xb0>)
 800b874:	f00a fae0 	bl	8015e38 <puts>
	for(int j=NUMBER_OF_SQUARES-1; j >= 0 ; j--){
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	3b01      	subs	r3, #1
 800b87c:	607b      	str	r3, [r7, #4]
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2b00      	cmp	r3, #0
 800b882:	dabb      	bge.n	800b7fc <wall_ram_print+0xc>
	}

	printf("\r\n");
 800b884:	4806      	ldr	r0, [pc, #24]	; (800b8a0 <wall_ram_print+0xb0>)
 800b886:	f00a fad7 	bl	8015e38 <puts>
	printf("\r\n");
 800b88a:	4805      	ldr	r0, [pc, #20]	; (800b8a0 <wall_ram_print+0xb0>)
 800b88c:	f00a fad4 	bl	8015e38 <puts>
}
 800b890:	bf00      	nop
 800b892:	3708      	adds	r7, #8
 800b894:	46bd      	mov	sp, r7
 800b896:	bdb0      	pop	{r4, r5, r7, pc}
 800b898:	20000994 	.word	0x20000994
 800b89c:	0801a134 	.word	0x0801a134
 800b8a0:	0801a120 	.word	0x0801a120

0800b8a4 <flash_copy_to_ram>:
//	}

}

void flash_copy_to_ram()
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b088      	sub	sp, #32
 800b8a8:	af00      	add	r7, sp, #0
	uint32_t address=start_adress_sector1;
 800b8aa:	4b3e      	ldr	r3, [pc, #248]	; (800b9a4 <flash_copy_to_ram+0x100>)
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	61fb      	str	r3, [r7, #28]

	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	61bb      	str	r3, [r7, #24]
 800b8b4:	e06f      	b.n	800b996 <flash_copy_to_ram+0xf2>
	{
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	617b      	str	r3, [r7, #20]
 800b8ba:	e066      	b.n	800b98a <flash_copy_to_ram+0xe6>
			{
				uint32_t wall_data[4]={0};
 800b8bc:	1d3b      	adds	r3, r7, #4
 800b8be:	2200      	movs	r2, #0
 800b8c0:	601a      	str	r2, [r3, #0]
 800b8c2:	605a      	str	r2, [r3, #4]
 800b8c4:	609a      	str	r2, [r3, #8]
 800b8c6:	60da      	str	r2, [r3, #12]
				FLASH_Read_Word(address+0, &wall_data[0]);
 800b8c8:	1d3b      	adds	r3, r7, #4
 800b8ca:	4619      	mov	r1, r3
 800b8cc:	69f8      	ldr	r0, [r7, #28]
 800b8ce:	f003 f8a3 	bl	800ea18 <FLASH_Read_Word>
				FLASH_Read_Word(address+4, &wall_data[1]);
 800b8d2:	69fb      	ldr	r3, [r7, #28]
 800b8d4:	1d1a      	adds	r2, r3, #4
 800b8d6:	1d3b      	adds	r3, r7, #4
 800b8d8:	3304      	adds	r3, #4
 800b8da:	4619      	mov	r1, r3
 800b8dc:	4610      	mov	r0, r2
 800b8de:	f003 f89b 	bl	800ea18 <FLASH_Read_Word>
				FLASH_Read_Word(address+8, &wall_data[2]);
 800b8e2:	69fb      	ldr	r3, [r7, #28]
 800b8e4:	f103 0208 	add.w	r2, r3, #8
 800b8e8:	1d3b      	adds	r3, r7, #4
 800b8ea:	3308      	adds	r3, #8
 800b8ec:	4619      	mov	r1, r3
 800b8ee:	4610      	mov	r0, r2
 800b8f0:	f003 f892 	bl	800ea18 <FLASH_Read_Word>
				FLASH_Read_Word(address+12, &wall_data[3]);
 800b8f4:	69fb      	ldr	r3, [r7, #28]
 800b8f6:	f103 020c 	add.w	r2, r3, #12
 800b8fa:	1d3b      	adds	r3, r7, #4
 800b8fc:	330c      	adds	r3, #12
 800b8fe:	4619      	mov	r1, r3
 800b900:	4610      	mov	r0, r2
 800b902:	f003 f889 	bl	800ea18 <FLASH_Read_Word>
				Wall[i][j].north = wall_data[0];
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	f003 0303 	and.w	r3, r3, #3
 800b90c:	b2d8      	uxtb	r0, r3
 800b90e:	4926      	ldr	r1, [pc, #152]	; (800b9a8 <flash_copy_to_ram+0x104>)
 800b910:	697b      	ldr	r3, [r7, #20]
 800b912:	011a      	lsls	r2, r3, #4
 800b914:	69bb      	ldr	r3, [r7, #24]
 800b916:	441a      	add	r2, r3
 800b918:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b91c:	f360 0301 	bfi	r3, r0, #0, #2
 800b920:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].east = wall_data[1];
 800b924:	68bb      	ldr	r3, [r7, #8]
 800b926:	f003 0303 	and.w	r3, r3, #3
 800b92a:	b2d8      	uxtb	r0, r3
 800b92c:	491e      	ldr	r1, [pc, #120]	; (800b9a8 <flash_copy_to_ram+0x104>)
 800b92e:	697b      	ldr	r3, [r7, #20]
 800b930:	011a      	lsls	r2, r3, #4
 800b932:	69bb      	ldr	r3, [r7, #24]
 800b934:	441a      	add	r2, r3
 800b936:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b93a:	f360 0383 	bfi	r3, r0, #2, #2
 800b93e:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].south = wall_data[2];
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	f003 0303 	and.w	r3, r3, #3
 800b948:	b2d8      	uxtb	r0, r3
 800b94a:	4917      	ldr	r1, [pc, #92]	; (800b9a8 <flash_copy_to_ram+0x104>)
 800b94c:	697b      	ldr	r3, [r7, #20]
 800b94e:	011a      	lsls	r2, r3, #4
 800b950:	69bb      	ldr	r3, [r7, #24]
 800b952:	441a      	add	r2, r3
 800b954:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b958:	f360 1305 	bfi	r3, r0, #4, #2
 800b95c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].west = wall_data[3];
 800b960:	693b      	ldr	r3, [r7, #16]
 800b962:	f003 0303 	and.w	r3, r3, #3
 800b966:	b2d8      	uxtb	r0, r3
 800b968:	490f      	ldr	r1, [pc, #60]	; (800b9a8 <flash_copy_to_ram+0x104>)
 800b96a:	697b      	ldr	r3, [r7, #20]
 800b96c:	011a      	lsls	r2, r3, #4
 800b96e:	69bb      	ldr	r3, [r7, #24]
 800b970:	441a      	add	r2, r3
 800b972:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b976:	f360 1387 	bfi	r3, r0, #6, #2
 800b97a:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				address += 16;
 800b97e:	69fb      	ldr	r3, [r7, #28]
 800b980:	3310      	adds	r3, #16
 800b982:	61fb      	str	r3, [r7, #28]
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800b984:	697b      	ldr	r3, [r7, #20]
 800b986:	3301      	adds	r3, #1
 800b988:	617b      	str	r3, [r7, #20]
 800b98a:	697b      	ldr	r3, [r7, #20]
 800b98c:	2b0f      	cmp	r3, #15
 800b98e:	dd95      	ble.n	800b8bc <flash_copy_to_ram+0x18>
	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800b990:	69bb      	ldr	r3, [r7, #24]
 800b992:	3301      	adds	r3, #1
 800b994:	61bb      	str	r3, [r7, #24]
 800b996:	69bb      	ldr	r3, [r7, #24]
 800b998:	2b0f      	cmp	r3, #15
 800b99a:	dd8c      	ble.n	800b8b6 <flash_copy_to_ram+0x12>
			}
	}

}
 800b99c:	bf00      	nop
 800b99e:	3720      	adds	r7, #32
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	bd80      	pop	{r7, pc}
 800b9a4:	0801a3fc 	.word	0x0801a3fc
 800b9a8:	20000994 	.word	0x20000994

0800b9ac <InitExplore>:
#include "Debug.h"

#include <main.h>
void TIM5Init();
void InitExplore()
{
 800b9ac:	b590      	push	{r4, r7, lr}
 800b9ae:	b083      	sub	sp, #12
 800b9b0:	af00      	add	r7, sp, #0
	PIDReset(A_VELO_PID);

	HAL_Delay(500);
#else
	//
	Motor_PWM_Start();
 800b9b2:	f003 fb61 	bl	800f078 <Motor_PWM_Start>
	EncoderStart(); //
 800b9b6:	f003 fa65 	bl	800ee84 <EncoderStart>
	EmitterON();
 800b9ba:	f003 fa83 	bl	800eec4 <EmitterON>
	ADCStart();
 800b9be:	f002 ff83 	bl	800e8c8 <ADCStart>
//		HAL_Delay(500);
//		htim2.Init.Prescaler -= 2;
//
//	}
	uint8_t imu_check;
	imu_check = IMU_init();
 800b9c2:	f003 f9b3 	bl	800ed2c <IMU_init>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	71fb      	strb	r3, [r7, #7]
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b9ca:	79fb      	ldrb	r3, [r7, #7]
 800b9cc:	4619      	mov	r1, r3
 800b9ce:	4849      	ldr	r0, [pc, #292]	; (800baf4 <InitExplore+0x148>)
 800b9d0:	f00a f9be 	bl	8015d50 <iprintf>
#if 1 //IMU
	imu_check =IMU_init();
 800b9d4:	f003 f9aa 	bl	800ed2c <IMU_init>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	71fb      	strb	r3, [r7, #7]
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b9dc:	79fb      	ldrb	r3, [r7, #7]
 800b9de:	4619      	mov	r1, r3
 800b9e0:	4844      	ldr	r0, [pc, #272]	; (800baf4 <InitExplore+0x148>)
 800b9e2:	f00a f9b5 	bl	8015d50 <iprintf>
#endif
	HAL_Delay(100);
 800b9e6:	2064      	movs	r0, #100	; 0x64
 800b9e8:	f004 fb44 	bl	8010074 <HAL_Delay>

	ZGyro = ReadIMU(0x37, 0x38);
 800b9ec:	2138      	movs	r1, #56	; 0x38
 800b9ee:	2037      	movs	r0, #55	; 0x37
 800b9f0:	f003 f90e 	bl	800ec10 <ReadIMU>
 800b9f4:	eef0 7a40 	vmov.f32	s15, s0
 800b9f8:	4b3f      	ldr	r3, [pc, #252]	; (800baf8 <InitExplore+0x14c>)
 800b9fa:	edc3 7a00 	vstr	s15, [r3]
	printf("gyro : %f\r\n",ZGyro);
 800b9fe:	4b3e      	ldr	r3, [pc, #248]	; (800baf8 <InitExplore+0x14c>)
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	4618      	mov	r0, r3
 800ba04:	f7fc fcd8 	bl	80083b8 <__aeabi_f2d>
 800ba08:	4603      	mov	r3, r0
 800ba0a:	460c      	mov	r4, r1
 800ba0c:	461a      	mov	r2, r3
 800ba0e:	4623      	mov	r3, r4
 800ba10:	483a      	ldr	r0, [pc, #232]	; (800bafc <InitExplore+0x150>)
 800ba12:	f00a f99d 	bl	8015d50 <iprintf>
	//IMU_DMA_Start();
	//CS_RESET;

	//PID
	//PIDInit();
	PIDChangeFlag(L_VELO_PID, 0);
 800ba16:	2100      	movs	r1, #0
 800ba18:	2004      	movs	r0, #4
 800ba1a:	f004 f805 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800ba1e:	2100      	movs	r1, #0
 800ba20:	2005      	movs	r0, #5
 800ba22:	f004 f801 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800ba26:	2100      	movs	r1, #0
 800ba28:	2002      	movs	r0, #2
 800ba2a:	f003 fffd 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800ba2e:	2100      	movs	r1, #0
 800ba30:	2003      	movs	r0, #3
 800ba32:	f003 fff9 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800ba36:	2100      	movs	r1, #0
 800ba38:	2001      	movs	r0, #1
 800ba3a:	f003 fff5 	bl	800fa28 <PIDChangeFlag>
	//PIDChangeFlag(B_VELO, 0);
	PIDChangeFlag(A_VELO_PID, 0);
 800ba3e:	2100      	movs	r1, #0
 800ba40:	2000      	movs	r0, #0
 800ba42:	f003 fff1 	bl	800fa28 <PIDChangeFlag>


	Load_Gain();
 800ba46:	f003 fd33 	bl	800f4b0 <Load_Gain>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800ba4a:	f247 512f 	movw	r1, #29999	; 0x752f
 800ba4e:	482c      	ldr	r0, [pc, #176]	; (800bb00 <InitExplore+0x154>)
 800ba50:	f003 fba8 	bl	800f1a4 <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800ba54:	f247 512f 	movw	r1, #29999	; 0x752f
 800ba58:	482a      	ldr	r0, [pc, #168]	; (800bb04 <InitExplore+0x158>)
 800ba5a:	f003 fba3 	bl	800f1a4 <InitPulse>
//	  }

  }
#endif
	//
	HAL_TIM_Base_Start_IT(&htim1);
 800ba5e:	482a      	ldr	r0, [pc, #168]	; (800bb08 <InitExplore+0x15c>)
 800ba60:	f007 f9ef 	bl	8012e42 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800ba64:	4829      	ldr	r0, [pc, #164]	; (800bb0c <InitExplore+0x160>)
 800ba66:	f007 f9ec 	bl	8012e42 <HAL_TIM_Base_Start_IT>
		printf("%f, %f ang/s, %f rad/s\r\n",ZGyro,ZGyro/16.4f, AngularV);
	}

#endif

	TargetVelocity[BODY] = 0;
 800ba6a:	4b29      	ldr	r3, [pc, #164]	; (800bb10 <InitExplore+0x164>)
 800ba6c:	f04f 0200 	mov.w	r2, #0
 800ba70:	609a      	str	r2, [r3, #8]
	TargetAngularV = 0;
 800ba72:	4b28      	ldr	r3, [pc, #160]	; (800bb14 <InitExplore+0x168>)
 800ba74:	f04f 0200 	mov.w	r2, #0
 800ba78:	601a      	str	r2, [r3, #0]
	Acceleration = 0;
 800ba7a:	4b27      	ldr	r3, [pc, #156]	; (800bb18 <InitExplore+0x16c>)
 800ba7c:	f04f 0200 	mov.w	r2, #0
 800ba80:	601a      	str	r2, [r3, #0]
	AngularAcceleration = 0;
 800ba82:	4b26      	ldr	r3, [pc, #152]	; (800bb1c <InitExplore+0x170>)
 800ba84:	f04f 0200 	mov.w	r2, #0
 800ba88:	601a      	str	r2, [r3, #0]
	TotalPulse[LEFT] = 0;
 800ba8a:	4b25      	ldr	r3, [pc, #148]	; (800bb20 <InitExplore+0x174>)
 800ba8c:	2200      	movs	r2, #0
 800ba8e:	601a      	str	r2, [r3, #0]
	TotalPulse[RIGHT] = 0;
 800ba90:	4b23      	ldr	r3, [pc, #140]	; (800bb20 <InitExplore+0x174>)
 800ba92:	2200      	movs	r2, #0
 800ba94:	605a      	str	r2, [r3, #4]
	TotalPulse[BODY] = 0;
 800ba96:	4b22      	ldr	r3, [pc, #136]	; (800bb20 <InitExplore+0x174>)
 800ba98:	2200      	movs	r2, #0
 800ba9a:	609a      	str	r2, [r3, #8]

	//
	IMU_Calib();	//HAL_Delay
 800ba9c:	f003 f970 	bl	800ed80 <IMU_Calib>
#if 0
	TargetPhoto[SL] = Photo[SL];
	TargetPhoto[SR] = Photo[SR];
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
#else
	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800baa0:	4b20      	ldr	r3, [pc, #128]	; (800bb24 <InitExplore+0x178>)
 800baa2:	689b      	ldr	r3, [r3, #8]
 800baa4:	4a20      	ldr	r2, [pc, #128]	; (800bb28 <InitExplore+0x17c>)
 800baa6:	6093      	str	r3, [r2, #8]
	TargetPhoto[SR] = Photo[SR];//294.299988;//THRESHOLD_SR;
 800baa8:	4b1e      	ldr	r3, [pc, #120]	; (800bb24 <InitExplore+0x178>)
 800baaa:	685b      	ldr	r3, [r3, #4]
 800baac:	4a1e      	ldr	r2, [pc, #120]	; (800bb28 <InitExplore+0x17c>)
 800baae:	6053      	str	r3, [r2, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800bab0:	4b1d      	ldr	r3, [pc, #116]	; (800bb28 <InitExplore+0x17c>)
 800bab2:	ed93 7a02 	vldr	s14, [r3, #8]
 800bab6:	4b1c      	ldr	r3, [pc, #112]	; (800bb28 <InitExplore+0x17c>)
 800bab8:	edd3 7a01 	vldr	s15, [r3, #4]
 800babc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bac0:	4b1a      	ldr	r3, [pc, #104]	; (800bb2c <InitExplore+0x180>)
 800bac2:	edc3 7a00 	vstr	s15, [r3]

#endif
	PIDReset(L_VELO_PID);
 800bac6:	2004      	movs	r0, #4
 800bac8:	f003 ffc4 	bl	800fa54 <PIDReset>
	PIDReset(R_VELO_PID);
 800bacc:	2005      	movs	r0, #5
 800bace:	f003 ffc1 	bl	800fa54 <PIDReset>

	PIDReset(A_VELO_PID);
 800bad2:	2000      	movs	r0, #0
 800bad4:	f003 ffbe 	bl	800fa54 <PIDReset>
	PIDReset(L_WALL_PID);
 800bad8:	2002      	movs	r0, #2
 800bada:	f003 ffbb 	bl	800fa54 <PIDReset>
	PIDReset(R_WALL_PID);
 800bade:	2003      	movs	r0, #3
 800bae0:	f003 ffb8 	bl	800fa54 <PIDReset>
	PIDReset(D_WALL_PID);
 800bae4:	2001      	movs	r0, #1
 800bae6:	f003 ffb5 	bl	800fa54 <PIDReset>

#endif
}
 800baea:	bf00      	nop
 800baec:	370c      	adds	r7, #12
 800baee:	46bd      	mov	sp, r7
 800baf0:	bd90      	pop	{r4, r7, pc}
 800baf2:	bf00      	nop
 800baf4:	0801a144 	.word	0x0801a144
 800baf8:	200002d0 	.word	0x200002d0
 800bafc:	0801a160 	.word	0x0801a160
 800bb00:	40000424 	.word	0x40000424
 800bb04:	40000824 	.word	0x40000824
 800bb08:	20000de4 	.word	0x20000de4
 800bb0c:	20000b9c 	.word	0x20000b9c
 800bb10:	200004e4 	.word	0x200004e4
 800bb14:	200004f4 	.word	0x200004f4
 800bb18:	20000224 	.word	0x20000224
 800bb1c:	20000228 	.word	0x20000228
 800bb20:	20000514 	.word	0x20000514
 800bb24:	20000554 	.word	0x20000554
 800bb28:	20000770 	.word	0x20000770
 800bb2c:	20000508 	.word	0x20000508

0800bb30 <InitFastest>:

void InitFastest()
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b082      	sub	sp, #8
 800bb34:	af00      	add	r7, sp, #0
	Motor_PWM_Start();
 800bb36:	f003 fa9f 	bl	800f078 <Motor_PWM_Start>
	EncoderStart(); //
 800bb3a:	f003 f9a3 	bl	800ee84 <EncoderStart>
	EmitterON();
 800bb3e:	f003 f9c1 	bl	800eec4 <EmitterON>
	ADCStart();
 800bb42:	f002 fec1 	bl	800e8c8 <ADCStart>

	uint8_t imu_check;
	imu_check =IMU_init();
 800bb46:	f003 f8f1 	bl	800ed2c <IMU_init>
 800bb4a:	4603      	mov	r3, r0
 800bb4c:	71fb      	strb	r3, [r7, #7]

	printf("imu_check 1OK: %d\r\n",imu_check);
 800bb4e:	79fb      	ldrb	r3, [r7, #7]
 800bb50:	4619      	mov	r1, r3
 800bb52:	4838      	ldr	r0, [pc, #224]	; (800bc34 <InitFastest+0x104>)
 800bb54:	f00a f8fc 	bl	8015d50 <iprintf>
	//IMU_DMA_Start();
	//CS_RESET;

	//PID
	//PIDInit();
	PIDChangeFlag(L_VELO_PID, 0);
 800bb58:	2100      	movs	r1, #0
 800bb5a:	2004      	movs	r0, #4
 800bb5c:	f003 ff64 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800bb60:	2100      	movs	r1, #0
 800bb62:	2005      	movs	r0, #5
 800bb64:	f003 ff60 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bb68:	2100      	movs	r1, #0
 800bb6a:	2002      	movs	r0, #2
 800bb6c:	f003 ff5c 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bb70:	2100      	movs	r1, #0
 800bb72:	2003      	movs	r0, #3
 800bb74:	f003 ff58 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800bb78:	2100      	movs	r1, #0
 800bb7a:	2001      	movs	r0, #1
 800bb7c:	f003 ff54 	bl	800fa28 <PIDChangeFlag>
	//PIDChangeFlag(B_VELO, 0);
	PIDChangeFlag(A_VELO_PID, 0);
 800bb80:	2100      	movs	r1, #0
 800bb82:	2000      	movs	r0, #0
 800bb84:	f003 ff50 	bl	800fa28 <PIDChangeFlag>


	Load_Gain();
 800bb88:	f003 fc92 	bl	800f4b0 <Load_Gain>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800bb8c:	f247 512f 	movw	r1, #29999	; 0x752f
 800bb90:	4829      	ldr	r0, [pc, #164]	; (800bc38 <InitFastest+0x108>)
 800bb92:	f003 fb07 	bl	800f1a4 <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800bb96:	f247 512f 	movw	r1, #29999	; 0x752f
 800bb9a:	4828      	ldr	r0, [pc, #160]	; (800bc3c <InitFastest+0x10c>)
 800bb9c:	f003 fb02 	bl	800f1a4 <InitPulse>
//	  }

  }
#endif
	//
	HAL_TIM_Base_Start_IT(&htim1);
 800bba0:	4827      	ldr	r0, [pc, #156]	; (800bc40 <InitFastest+0x110>)
 800bba2:	f007 f94e 	bl	8012e42 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800bba6:	4827      	ldr	r0, [pc, #156]	; (800bc44 <InitFastest+0x114>)
 800bba8:	f007 f94b 	bl	8012e42 <HAL_TIM_Base_Start_IT>


	//
	//

	TargetVelocity[BODY] = 0;
 800bbac:	4b26      	ldr	r3, [pc, #152]	; (800bc48 <InitFastest+0x118>)
 800bbae:	f04f 0200 	mov.w	r2, #0
 800bbb2:	609a      	str	r2, [r3, #8]
	TargetAngularV = 0;
 800bbb4:	4b25      	ldr	r3, [pc, #148]	; (800bc4c <InitFastest+0x11c>)
 800bbb6:	f04f 0200 	mov.w	r2, #0
 800bbba:	601a      	str	r2, [r3, #0]
	Acceleration = 0;
 800bbbc:	4b24      	ldr	r3, [pc, #144]	; (800bc50 <InitFastest+0x120>)
 800bbbe:	f04f 0200 	mov.w	r2, #0
 800bbc2:	601a      	str	r2, [r3, #0]
	AngularAcceleration = 0;
 800bbc4:	4b23      	ldr	r3, [pc, #140]	; (800bc54 <InitFastest+0x124>)
 800bbc6:	f04f 0200 	mov.w	r2, #0
 800bbca:	601a      	str	r2, [r3, #0]
	TotalPulse[LEFT] = 0;
 800bbcc:	4b22      	ldr	r3, [pc, #136]	; (800bc58 <InitFastest+0x128>)
 800bbce:	2200      	movs	r2, #0
 800bbd0:	601a      	str	r2, [r3, #0]
	TotalPulse[RIGHT] = 0;
 800bbd2:	4b21      	ldr	r3, [pc, #132]	; (800bc58 <InitFastest+0x128>)
 800bbd4:	2200      	movs	r2, #0
 800bbd6:	605a      	str	r2, [r3, #4]
	TotalPulse[BODY] = 0;
 800bbd8:	4b1f      	ldr	r3, [pc, #124]	; (800bc58 <InitFastest+0x128>)
 800bbda:	2200      	movs	r2, #0
 800bbdc:	609a      	str	r2, [r3, #8]

	//
	IMU_Calib();	//HAL_Delay
 800bbde:	f003 f8cf 	bl	800ed80 <IMU_Calib>
	//zg_offset = 0;
	TargetPhoto[SL] = Photo[SL];
 800bbe2:	4b1e      	ldr	r3, [pc, #120]	; (800bc5c <InitFastest+0x12c>)
 800bbe4:	689b      	ldr	r3, [r3, #8]
 800bbe6:	4a1e      	ldr	r2, [pc, #120]	; (800bc60 <InitFastest+0x130>)
 800bbe8:	6093      	str	r3, [r2, #8]
	TargetPhoto[SR] = Photo[SR];
 800bbea:	4b1c      	ldr	r3, [pc, #112]	; (800bc5c <InitFastest+0x12c>)
 800bbec:	685b      	ldr	r3, [r3, #4]
 800bbee:	4a1c      	ldr	r2, [pc, #112]	; (800bc60 <InitFastest+0x130>)
 800bbf0:	6053      	str	r3, [r2, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800bbf2:	4b1b      	ldr	r3, [pc, #108]	; (800bc60 <InitFastest+0x130>)
 800bbf4:	ed93 7a02 	vldr	s14, [r3, #8]
 800bbf8:	4b19      	ldr	r3, [pc, #100]	; (800bc60 <InitFastest+0x130>)
 800bbfa:	edd3 7a01 	vldr	s15, [r3, #4]
 800bbfe:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bc02:	4b18      	ldr	r3, [pc, #96]	; (800bc64 <InitFastest+0x134>)
 800bc04:	edc3 7a00 	vstr	s15, [r3]

	PIDReset(L_VELO_PID);
 800bc08:	2004      	movs	r0, #4
 800bc0a:	f003 ff23 	bl	800fa54 <PIDReset>
	PIDReset(R_VELO_PID);
 800bc0e:	2005      	movs	r0, #5
 800bc10:	f003 ff20 	bl	800fa54 <PIDReset>
	PIDReset(A_VELO_PID);
 800bc14:	2000      	movs	r0, #0
 800bc16:	f003 ff1d 	bl	800fa54 <PIDReset>
	PIDReset(L_WALL_PID);
 800bc1a:	2002      	movs	r0, #2
 800bc1c:	f003 ff1a 	bl	800fa54 <PIDReset>
	PIDReset(R_WALL_PID);
 800bc20:	2003      	movs	r0, #3
 800bc22:	f003 ff17 	bl	800fa54 <PIDReset>
	PIDReset(D_WALL_PID);
 800bc26:	2001      	movs	r0, #1
 800bc28:	f003 ff14 	bl	800fa54 <PIDReset>


}
 800bc2c:	bf00      	nop
 800bc2e:	3708      	adds	r7, #8
 800bc30:	46bd      	mov	sp, r7
 800bc32:	bd80      	pop	{r7, pc}
 800bc34:	0801a144 	.word	0x0801a144
 800bc38:	40000424 	.word	0x40000424
 800bc3c:	40000824 	.word	0x40000824
 800bc40:	20000de4 	.word	0x20000de4
 800bc44:	20000b9c 	.word	0x20000b9c
 800bc48:	200004e4 	.word	0x200004e4
 800bc4c:	200004f4 	.word	0x200004f4
 800bc50:	20000224 	.word	0x20000224
 800bc54:	20000228 	.word	0x20000228
 800bc58:	20000514 	.word	0x20000514
 800bc5c:	20000554 	.word	0x20000554
 800bc60:	20000770 	.word	0x20000770
 800bc64:	20000508 	.word	0x20000508

0800bc68 <Debug>:
void Debug()
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b082      	sub	sp, #8
 800bc6c:	af00      	add	r7, sp, #0
//	while(1)
//	{
//
//	}
#if 1
	InitExplore();
 800bc6e:	f7ff fe9d 	bl	800b9ac <InitExplore>
	InitPosition();
 800bc72:	f7fd f8c1 	bl	8008df8 <InitPosition>
	wall_init();
 800bc76:	f7ff fabb 	bl	800b1f0 <wall_init>

	TotalPulse[RIGHT] = 0;
 800bc7a:	4b37      	ldr	r3, [pc, #220]	; (800bd58 <Debug+0xf0>)
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bc80:	4b35      	ldr	r3, [pc, #212]	; (800bd58 <Debug+0xf0>)
 800bc82:	2200      	movs	r2, #0
 800bc84:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800bc86:	4b34      	ldr	r3, [pc, #208]	; (800bd58 <Debug+0xf0>)
 800bc88:	2200      	movs	r2, #0
 800bc8a:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800bc8c:	2101      	movs	r1, #1
 800bc8e:	2004      	movs	r0, #4
 800bc90:	f003 feca 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bc94:	2101      	movs	r1, #1
 800bc96:	2005      	movs	r0, #5
 800bc98:	f003 fec6 	bl	800fa28 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800bc9c:	4b2e      	ldr	r3, [pc, #184]	; (800bd58 <Debug+0xf0>)
 800bc9e:	6899      	ldr	r1, [r3, #8]
 800bca0:	4b2d      	ldr	r3, [pc, #180]	; (800bd58 <Debug+0xf0>)
 800bca2:	681a      	ldr	r2, [r3, #0]
 800bca4:	4b2c      	ldr	r3, [pc, #176]	; (800bd58 <Debug+0xf0>)
 800bca6:	685b      	ldr	r3, [r3, #4]
 800bca8:	482c      	ldr	r0, [pc, #176]	; (800bd5c <Debug+0xf4>)
 800bcaa:	f00a f851 	bl	8015d50 <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800bcae:	2100      	movs	r1, #0
 800bcb0:	2001      	movs	r0, #1
 800bcb2:	f003 feb9 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bcb6:	2100      	movs	r1, #0
 800bcb8:	2002      	movs	r0, #2
 800bcba:	f003 feb5 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bcbe:	2100      	movs	r1, #0
 800bcc0:	2003      	movs	r0, #3
 800bcc2:	f003 feb1 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 1);
 800bcc6:	2101      	movs	r1, #1
 800bcc8:	2000      	movs	r0, #0
 800bcca:	f003 fead 	bl	800fa28 <PIDChangeFlag>
	ExploreVelocity=0;
 800bcce:	4b24      	ldr	r3, [pc, #144]	; (800bd60 <Debug+0xf8>)
 800bcd0:	f04f 0200 	mov.w	r2, #0
 800bcd4:	601a      	str	r2, [r3, #0]
	ChangeLED(3);
 800bcd6:	2003      	movs	r0, #3
 800bcd8:	f003 f910 	bl	800eefc <ChangeLED>
	//HAL_Delay(500);

	//IT_mode = WRITINGFREE;
	IT_mode = EXPLORE;
 800bcdc:	4b21      	ldr	r3, [pc, #132]	; (800bd64 <Debug+0xfc>)
 800bcde:	2200      	movs	r2, #0
 800bce0:	601a      	str	r2, [r3, #0]
		printf("%f, %f, %f, %f\r\n", Photo[FL], Photo[FR], Photo[FL] - Photo[FR],Photo[FL] + Photo[FR] );
	}
	PIDChangeFlag(F_WALL_PID, 0);
#endif
#if 1 //
	ExploreVelocity = 135;
 800bce2:	4b1f      	ldr	r3, [pc, #124]	; (800bd60 <Debug+0xf8>)
 800bce4:	4a20      	ldr	r2, [pc, #128]	; (800bd68 <Debug+0x100>)
 800bce6:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800bce8:	4b20      	ldr	r3, [pc, #128]	; (800bd6c <Debug+0x104>)
 800bcea:	2200      	movs	r2, #0
 800bcec:	709a      	strb	r2, [r3, #2]
	Accel(61.75,ExploreVelocity);
 800bcee:	4b1c      	ldr	r3, [pc, #112]	; (800bd60 <Debug+0xf8>)
 800bcf0:	edd3 7a00 	vldr	s15, [r3]
 800bcf4:	eef0 0a67 	vmov.f32	s1, s15
 800bcf8:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800bd70 <Debug+0x108>
 800bcfc:	f7fe f8c8 	bl	8009e90 <Accel>
	for(int i=0; i < 1; i++)
 800bd00:	2300      	movs	r3, #0
 800bd02:	607b      	str	r3, [r7, #4]
 800bd04:	e015      	b.n	800bd32 <Debug+0xca>
	{
		Pos.Dir = front;
 800bd06:	4b19      	ldr	r3, [pc, #100]	; (800bd6c <Debug+0x104>)
 800bd08:	2200      	movs	r2, #0
 800bd0a:	709a      	strb	r2, [r3, #2]
		GoStraight(90, ExploreVelocity, AddVelocity);
 800bd0c:	4b14      	ldr	r3, [pc, #80]	; (800bd60 <Debug+0xf8>)
 800bd0e:	edd3 7a00 	vldr	s15, [r3]
 800bd12:	4b18      	ldr	r3, [pc, #96]	; (800bd74 <Debug+0x10c>)
 800bd14:	ed93 7a00 	vldr	s14, [r3]
 800bd18:	eeb0 1a47 	vmov.f32	s2, s14
 800bd1c:	eef0 0a67 	vmov.f32	s1, s15
 800bd20:	ed9f 0a15 	vldr	s0, [pc, #84]	; 800bd78 <Debug+0x110>
 800bd24:	f7fe fbe8 	bl	800a4f8 <GoStraight>
		//Pos.Dir = right;
		SlalomRight();
 800bd28:	f7fd fd46 	bl	80097b8 <SlalomRight>
	for(int i=0; i < 1; i++)
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	3301      	adds	r3, #1
 800bd30:	607b      	str	r3, [r7, #4]
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	dde6      	ble.n	800bd06 <Debug+0x9e>

	}
	Pos.Dir = front;
 800bd38:	4b0c      	ldr	r3, [pc, #48]	; (800bd6c <Debug+0x104>)
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	709a      	strb	r2, [r3, #2]
	//Decel(45,0);
	TargetVelocity[BODY] = 0;
 800bd3e:	4b0f      	ldr	r3, [pc, #60]	; (800bd7c <Debug+0x114>)
 800bd40:	f04f 0200 	mov.w	r2, #0
 800bd44:	609a      	str	r2, [r3, #8]
	HAL_Delay(1000);
 800bd46:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800bd4a:	f004 f993 	bl	8010074 <HAL_Delay>
	while(1)
	{
		printf("SL:%f, SR:%f, FL:%f, FR:%f\r\n",Photo[SL],Photo[SR],Photo[FL],Photo[FR]);
	}
#endif
}
 800bd4e:	bf00      	nop
 800bd50:	3708      	adds	r7, #8
 800bd52:	46bd      	mov	sp, r7
 800bd54:	bd80      	pop	{r7, pc}
 800bd56:	bf00      	nop
 800bd58:	20000514 	.word	0x20000514
 800bd5c:	0801a16c 	.word	0x0801a16c
 800bd60:	20000764 	.word	0x20000764
 800bd64:	200004d8 	.word	0x200004d8
 800bd68:	43070000 	.word	0x43070000
 800bd6c:	20000000 	.word	0x20000000
 800bd70:	42770000 	.word	0x42770000
 800bd74:	200004f0 	.word	0x200004f0
 800bd78:	42b40000 	.word	0x42b40000
 800bd7c:	200004e4 	.word	0x200004e4

0800bd80 <ParameterSetting>:
void ParameterSetting()
{
 800bd80:	b580      	push	{r7, lr}
 800bd82:	af00      	add	r7, sp, #0
	Load_Gain();
 800bd84:	f003 fb94 	bl	800f4b0 <Load_Gain>
	Change_Gain();
 800bd88:	f003 fc4e 	bl	800f628 <Change_Gain>

}
 800bd8c:	bf00      	nop
 800bd8e:	bd80      	pop	{r7, pc}

0800bd90 <GainTestRWall>:
	{
		TargetVelocity[BODY] = 300;
	}
}
void GainTestRWall()
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	af00      	add	r7, sp, #0
	IT_mode = EXPLORE;
 800bd94:	4b18      	ldr	r3, [pc, #96]	; (800bdf8 <GainTestRWall+0x68>)
 800bd96:	2200      	movs	r2, #0
 800bd98:	601a      	str	r2, [r3, #0]
	InitExplore();
 800bd9a:	f7ff fe07 	bl	800b9ac <InitExplore>
	InitPosition();
 800bd9e:	f7fd f82b 	bl	8008df8 <InitPosition>
	wall_init();
 800bda2:	f7ff fa25 	bl	800b1f0 <wall_init>
	TotalPulse[RIGHT] = 0;
 800bda6:	4b15      	ldr	r3, [pc, #84]	; (800bdfc <GainTestRWall+0x6c>)
 800bda8:	2200      	movs	r2, #0
 800bdaa:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bdac:	4b13      	ldr	r3, [pc, #76]	; (800bdfc <GainTestRWall+0x6c>)
 800bdae:	2200      	movs	r2, #0
 800bdb0:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800bdb2:	4b12      	ldr	r3, [pc, #72]	; (800bdfc <GainTestRWall+0x6c>)
 800bdb4:	2200      	movs	r2, #0
 800bdb6:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800bdb8:	2101      	movs	r1, #1
 800bdba:	2004      	movs	r0, #4
 800bdbc:	f003 fe34 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bdc0:	2101      	movs	r1, #1
 800bdc2:	2005      	movs	r0, #5
 800bdc4:	f003 fe30 	bl	800fa28 <PIDChangeFlag>
	//PIDChangeFlagStraight(R_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800bdc8:	2100      	movs	r1, #0
 800bdca:	2001      	movs	r0, #1
 800bdcc:	f003 fe2c 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bdd0:	2100      	movs	r1, #0
 800bdd2:	2002      	movs	r0, #2
 800bdd4:	f003 fe28 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 1);
 800bdd8:	2101      	movs	r1, #1
 800bdda:	2003      	movs	r0, #3
 800bddc:	f003 fe24 	bl	800fa28 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800bde0:	4b07      	ldr	r3, [pc, #28]	; (800be00 <GainTestRWall+0x70>)
 800bde2:	f04f 0200 	mov.w	r2, #0
 800bde6:	601a      	str	r2, [r3, #0]
	ChangeLED(1);
 800bde8:	2001      	movs	r0, #1
 800bdea:	f003 f887 	bl	800eefc <ChangeLED>
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800bdee:	4b05      	ldr	r3, [pc, #20]	; (800be04 <GainTestRWall+0x74>)
 800bdf0:	f04f 0200 	mov.w	r2, #0
 800bdf4:	609a      	str	r2, [r3, #8]
 800bdf6:	e7fa      	b.n	800bdee <GainTestRWall+0x5e>
 800bdf8:	200004d8 	.word	0x200004d8
 800bdfc:	20000514 	.word	0x20000514
 800be00:	20000764 	.word	0x20000764
 800be04:	200004e4 	.word	0x200004e4

0800be08 <GainTestDWall>:

	}
}
void GainTestDWall()
{
 800be08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800be0c:	b086      	sub	sp, #24
 800be0e:	af06      	add	r7, sp, #24
	IT_mode = EXPLORE;
 800be10:	4b2c      	ldr	r3, [pc, #176]	; (800bec4 <GainTestDWall+0xbc>)
 800be12:	2200      	movs	r2, #0
 800be14:	601a      	str	r2, [r3, #0]
	InitExplore();
 800be16:	f7ff fdc9 	bl	800b9ac <InitExplore>
	InitPosition();
 800be1a:	f7fc ffed 	bl	8008df8 <InitPosition>
	wall_init();
 800be1e:	f7ff f9e7 	bl	800b1f0 <wall_init>
	TotalPulse[RIGHT] = 0;
 800be22:	4b29      	ldr	r3, [pc, #164]	; (800bec8 <GainTestDWall+0xc0>)
 800be24:	2200      	movs	r2, #0
 800be26:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800be28:	4b27      	ldr	r3, [pc, #156]	; (800bec8 <GainTestDWall+0xc0>)
 800be2a:	2200      	movs	r2, #0
 800be2c:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800be2e:	4b26      	ldr	r3, [pc, #152]	; (800bec8 <GainTestDWall+0xc0>)
 800be30:	2200      	movs	r2, #0
 800be32:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800be34:	2101      	movs	r1, #1
 800be36:	2004      	movs	r0, #4
 800be38:	f003 fdf6 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800be3c:	2101      	movs	r1, #1
 800be3e:	2005      	movs	r0, #5
 800be40:	f003 fdf2 	bl	800fa28 <PIDChangeFlag>
	//PIDChangeFlagStraight(D_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 1);
 800be44:	2101      	movs	r1, #1
 800be46:	2001      	movs	r0, #1
 800be48:	f003 fdee 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800be4c:	2100      	movs	r1, #0
 800be4e:	2002      	movs	r0, #2
 800be50:	f003 fdea 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800be54:	2100      	movs	r1, #0
 800be56:	2003      	movs	r0, #3
 800be58:	f003 fde6 	bl	800fa28 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800be5c:	4b1b      	ldr	r3, [pc, #108]	; (800becc <GainTestDWall+0xc4>)
 800be5e:	f04f 0200 	mov.w	r2, #0
 800be62:	601a      	str	r2, [r3, #0]
	ChangeLED(2);
 800be64:	2002      	movs	r0, #2
 800be66:	f003 f849 	bl	800eefc <ChangeLED>
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800be6a:	4b19      	ldr	r3, [pc, #100]	; (800bed0 <GainTestDWall+0xc8>)
 800be6c:	f04f 0200 	mov.w	r2, #0
 800be70:	609a      	str	r2, [r3, #8]
		printf(": %f,: %f,: %f,: %f\r\n",Photo[FL],Photo[FR],Photo[SL],Photo[SR]);
 800be72:	4b18      	ldr	r3, [pc, #96]	; (800bed4 <GainTestDWall+0xcc>)
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	4618      	mov	r0, r3
 800be78:	f7fc fa9e 	bl	80083b8 <__aeabi_f2d>
 800be7c:	4682      	mov	sl, r0
 800be7e:	468b      	mov	fp, r1
 800be80:	4b14      	ldr	r3, [pc, #80]	; (800bed4 <GainTestDWall+0xcc>)
 800be82:	68db      	ldr	r3, [r3, #12]
 800be84:	4618      	mov	r0, r3
 800be86:	f7fc fa97 	bl	80083b8 <__aeabi_f2d>
 800be8a:	4604      	mov	r4, r0
 800be8c:	460d      	mov	r5, r1
 800be8e:	4b11      	ldr	r3, [pc, #68]	; (800bed4 <GainTestDWall+0xcc>)
 800be90:	689b      	ldr	r3, [r3, #8]
 800be92:	4618      	mov	r0, r3
 800be94:	f7fc fa90 	bl	80083b8 <__aeabi_f2d>
 800be98:	4680      	mov	r8, r0
 800be9a:	4689      	mov	r9, r1
 800be9c:	4b0d      	ldr	r3, [pc, #52]	; (800bed4 <GainTestDWall+0xcc>)
 800be9e:	685b      	ldr	r3, [r3, #4]
 800bea0:	4618      	mov	r0, r3
 800bea2:	f7fc fa89 	bl	80083b8 <__aeabi_f2d>
 800bea6:	4602      	mov	r2, r0
 800bea8:	460b      	mov	r3, r1
 800beaa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800beae:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800beb2:	e9cd 4500 	strd	r4, r5, [sp]
 800beb6:	4652      	mov	r2, sl
 800beb8:	465b      	mov	r3, fp
 800beba:	4807      	ldr	r0, [pc, #28]	; (800bed8 <GainTestDWall+0xd0>)
 800bebc:	f009 ff48 	bl	8015d50 <iprintf>
		TargetVelocity[BODY] = 0;
 800bec0:	e7d3      	b.n	800be6a <GainTestDWall+0x62>
 800bec2:	bf00      	nop
 800bec4:	200004d8 	.word	0x200004d8
 800bec8:	20000514 	.word	0x20000514
 800becc:	20000764 	.word	0x20000764
 800bed0:	200004e4 	.word	0x200004e4
 800bed4:	20000554 	.word	0x20000554
 800bed8:	0801a1a0 	.word	0x0801a1a0

0800bedc <GainTestAVelo>:
	}
}

void GainTestAVelo()
{
 800bedc:	b580      	push	{r7, lr}
 800bede:	af00      	add	r7, sp, #0
	IT_mode = EXPLORE;
 800bee0:	4b1a      	ldr	r3, [pc, #104]	; (800bf4c <GainTestAVelo+0x70>)
 800bee2:	2200      	movs	r2, #0
 800bee4:	601a      	str	r2, [r3, #0]
	InitExplore();
 800bee6:	f7ff fd61 	bl	800b9ac <InitExplore>
	InitPosition();
 800beea:	f7fc ff85 	bl	8008df8 <InitPosition>
	wall_init();
 800beee:	f7ff f97f 	bl	800b1f0 <wall_init>
	TotalPulse[RIGHT] = 0;
 800bef2:	4b17      	ldr	r3, [pc, #92]	; (800bf50 <GainTestAVelo+0x74>)
 800bef4:	2200      	movs	r2, #0
 800bef6:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bef8:	4b15      	ldr	r3, [pc, #84]	; (800bf50 <GainTestAVelo+0x74>)
 800befa:	2200      	movs	r2, #0
 800befc:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800befe:	4b14      	ldr	r3, [pc, #80]	; (800bf50 <GainTestAVelo+0x74>)
 800bf00:	2200      	movs	r2, #0
 800bf02:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800bf04:	2101      	movs	r1, #1
 800bf06:	2004      	movs	r0, #4
 800bf08:	f003 fd8e 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bf0c:	2101      	movs	r1, #1
 800bf0e:	2005      	movs	r0, #5
 800bf10:	f003 fd8a 	bl	800fa28 <PIDChangeFlag>
	//PIDChangeFlagStraight(A_VELO_PID);
	PIDChangeFlag(A_VELO_PID, 0);
 800bf14:	2100      	movs	r1, #0
 800bf16:	2000      	movs	r0, #0
 800bf18:	f003 fd86 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800bf1c:	2100      	movs	r1, #0
 800bf1e:	2001      	movs	r0, #1
 800bf20:	f003 fd82 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bf24:	2100      	movs	r1, #0
 800bf26:	2002      	movs	r0, #2
 800bf28:	f003 fd7e 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bf2c:	2100      	movs	r1, #0
 800bf2e:	2003      	movs	r0, #3
 800bf30:	f003 fd7a 	bl	800fa28 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800bf34:	4b07      	ldr	r3, [pc, #28]	; (800bf54 <GainTestAVelo+0x78>)
 800bf36:	f04f 0200 	mov.w	r2, #0
 800bf3a:	601a      	str	r2, [r3, #0]
	ChangeLED(5);
 800bf3c:	2005      	movs	r0, #5
 800bf3e:	f002 ffdd 	bl	800eefc <ChangeLED>
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800bf42:	4b05      	ldr	r3, [pc, #20]	; (800bf58 <GainTestAVelo+0x7c>)
 800bf44:	f04f 0200 	mov.w	r2, #0
 800bf48:	609a      	str	r2, [r3, #8]
 800bf4a:	e7fa      	b.n	800bf42 <GainTestAVelo+0x66>
 800bf4c:	200004d8 	.word	0x200004d8
 800bf50:	20000514 	.word	0x20000514
 800bf54:	20000764 	.word	0x20000764
 800bf58:	200004e4 	.word	0x200004e4

0800bf5c <WritingFree>:
		//printf("%f, %f\r\n", AngularV, Angle);

	}
}
void WritingFree()
{
 800bf5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bf60:	b08a      	sub	sp, #40	; 0x28
 800bf62:	af08      	add	r7, sp, #32
	IT_mode = WRITINGFREE;
 800bf64:	4b3c      	ldr	r3, [pc, #240]	; (800c058 <WritingFree+0xfc>)
 800bf66:	2201      	movs	r2, #1
 800bf68:	601a      	str	r2, [r3, #0]

	InitExplore();
 800bf6a:	f7ff fd1f 	bl	800b9ac <InitExplore>

	printf("3\r\n");
 800bf6e:	483b      	ldr	r0, [pc, #236]	; (800c05c <WritingFree+0x100>)
 800bf70:	f009 ff62 	bl	8015e38 <puts>

	InitPosition();
 800bf74:	f7fc ff40 	bl	8008df8 <InitPosition>

	wall_init();
 800bf78:	f7ff f93a 	bl	800b1f0 <wall_init>
	printf("4\r\n");
 800bf7c:	4838      	ldr	r0, [pc, #224]	; (800c060 <WritingFree+0x104>)
 800bf7e:	f009 ff5b 	bl	8015e38 <puts>

	TotalPulse[RIGHT] = 0;
 800bf82:	4b38      	ldr	r3, [pc, #224]	; (800c064 <WritingFree+0x108>)
 800bf84:	2200      	movs	r2, #0
 800bf86:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bf88:	4b36      	ldr	r3, [pc, #216]	; (800c064 <WritingFree+0x108>)
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800bf8e:	4b35      	ldr	r3, [pc, #212]	; (800c064 <WritingFree+0x108>)
 800bf90:	2200      	movs	r2, #0
 800bf92:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800bf94:	2101      	movs	r1, #1
 800bf96:	2004      	movs	r0, #4
 800bf98:	f003 fd46 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bf9c:	2101      	movs	r1, #1
 800bf9e:	2005      	movs	r0, #5
 800bfa0:	f003 fd42 	bl	800fa28 <PIDChangeFlag>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800bfa4:	2100      	movs	r1, #0
 800bfa6:	2001      	movs	r0, #1
 800bfa8:	f003 fd3e 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bfac:	2100      	movs	r1, #0
 800bfae:	2002      	movs	r0, #2
 800bfb0:	f003 fd3a 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bfb4:	2100      	movs	r1, #0
 800bfb6:	2003      	movs	r0, #3
 800bfb8:	f003 fd36 	bl	800fa28 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800bfbc:	4b2a      	ldr	r3, [pc, #168]	; (800c068 <WritingFree+0x10c>)
 800bfbe:	f04f 0200 	mov.w	r2, #0
 800bfc2:	601a      	str	r2, [r3, #0]
	ChangeLED(7);
 800bfc4:	2007      	movs	r0, #7
 800bfc6:	f002 ff99 	bl	800eefc <ChangeLED>
#else
	while(1)
	{
//		ExploreVelocity=300;
//		GoStraight(9000, ExploreVelocity, 0);
		TargetVelocity[BODY] = 0;
 800bfca:	4b28      	ldr	r3, [pc, #160]	; (800c06c <WritingFree+0x110>)
 800bfcc:	f04f 0200 	mov.w	r2, #0
 800bfd0:	609a      	str	r2, [r3, #8]


		printf("%f, %f, %f, %f, %f\r\n",ZGyro, Photo[FL],Photo[FR],Photo[FL]+Photo[FR],(Photo[FL]+Photo[FR])/2);//
 800bfd2:	4b27      	ldr	r3, [pc, #156]	; (800c070 <WritingFree+0x114>)
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	f7fc f9ee 	bl	80083b8 <__aeabi_f2d>
 800bfdc:	e9c7 0100 	strd	r0, r1, [r7]
 800bfe0:	4b24      	ldr	r3, [pc, #144]	; (800c074 <WritingFree+0x118>)
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	f7fc f9e7 	bl	80083b8 <__aeabi_f2d>
 800bfea:	4604      	mov	r4, r0
 800bfec:	460d      	mov	r5, r1
 800bfee:	4b21      	ldr	r3, [pc, #132]	; (800c074 <WritingFree+0x118>)
 800bff0:	68db      	ldr	r3, [r3, #12]
 800bff2:	4618      	mov	r0, r3
 800bff4:	f7fc f9e0 	bl	80083b8 <__aeabi_f2d>
 800bff8:	4680      	mov	r8, r0
 800bffa:	4689      	mov	r9, r1
 800bffc:	4b1d      	ldr	r3, [pc, #116]	; (800c074 <WritingFree+0x118>)
 800bffe:	ed93 7a00 	vldr	s14, [r3]
 800c002:	4b1c      	ldr	r3, [pc, #112]	; (800c074 <WritingFree+0x118>)
 800c004:	edd3 7a03 	vldr	s15, [r3, #12]
 800c008:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c00c:	ee17 0a90 	vmov	r0, s15
 800c010:	f7fc f9d2 	bl	80083b8 <__aeabi_f2d>
 800c014:	4682      	mov	sl, r0
 800c016:	468b      	mov	fp, r1
 800c018:	4b16      	ldr	r3, [pc, #88]	; (800c074 <WritingFree+0x118>)
 800c01a:	ed93 7a00 	vldr	s14, [r3]
 800c01e:	4b15      	ldr	r3, [pc, #84]	; (800c074 <WritingFree+0x118>)
 800c020:	edd3 7a03 	vldr	s15, [r3, #12]
 800c024:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c028:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800c02c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800c030:	ee16 0a90 	vmov	r0, s13
 800c034:	f7fc f9c0 	bl	80083b8 <__aeabi_f2d>
 800c038:	4602      	mov	r2, r0
 800c03a:	460b      	mov	r3, r1
 800c03c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c040:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800c044:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800c048:	e9cd 4500 	strd	r4, r5, [sp]
 800c04c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c050:	4809      	ldr	r0, [pc, #36]	; (800c078 <WritingFree+0x11c>)
 800c052:	f009 fe7d 	bl	8015d50 <iprintf>
		TargetVelocity[BODY] = 0;
 800c056:	e7b8      	b.n	800bfca <WritingFree+0x6e>
 800c058:	200004d8 	.word	0x200004d8
 800c05c:	0801a1d0 	.word	0x0801a1d0
 800c060:	0801a1d4 	.word	0x0801a1d4
 800c064:	20000514 	.word	0x20000514
 800c068:	20000764 	.word	0x20000764
 800c06c:	200004e4 	.word	0x200004e4
 800c070:	200002d0 	.word	0x200002d0
 800c074:	20000554 	.word	0x20000554
 800c078:	0801a1d8 	.word	0x0801a1d8

0800c07c <FastestRun>:
	}
	//
}

void FastestRun()
{
 800c07c:	b580      	push	{r7, lr}
 800c07e:	b084      	sub	sp, #16
 800c080:	af02      	add	r7, sp, #8
	IT_mode = EXPLORE;
 800c082:	4b76      	ldr	r3, [pc, #472]	; (800c25c <FastestRun+0x1e0>)
 800c084:	2200      	movs	r2, #0
 800c086:	601a      	str	r2, [r3, #0]
	//IT_mode = WRITINGFREE;
	//
	HAL_Delay(250);
 800c088:	20fa      	movs	r0, #250	; 0xfa
 800c08a:	f003 fff3 	bl	8010074 <HAL_Delay>
	Photo[FR] = 0;
 800c08e:	4b74      	ldr	r3, [pc, #464]	; (800c260 <FastestRun+0x1e4>)
 800c090:	f04f 0200 	mov.w	r2, #0
 800c094:	60da      	str	r2, [r3, #12]
	  int8_t mode=1;
 800c096:	2301      	movs	r3, #1
 800c098:	71bb      	strb	r3, [r7, #6]
	  printf("mode : %d\r\n", mode);
 800c09a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c09e:	4619      	mov	r1, r3
 800c0a0:	4870      	ldr	r0, [pc, #448]	; (800c264 <FastestRun+0x1e8>)
 800c0a2:	f009 fe55 	bl	8015d50 <iprintf>
	  ModeSelect( 1, 2, &mode);
 800c0a6:	1dbb      	adds	r3, r7, #6
 800c0a8:	461a      	mov	r2, r3
 800c0aa:	2102      	movs	r1, #2
 800c0ac:	2001      	movs	r0, #1
 800c0ae:	f003 fe91 	bl	800fdd4 <ModeSelect>
	  Signal( mode );
 800c0b2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	f003 fe3a 	bl	800fd30 <Signal>
	  printf("Switch\r\n");
 800c0bc:	486a      	ldr	r0, [pc, #424]	; (800c268 <FastestRun+0x1ec>)
 800c0be:	f009 febb 	bl	8015e38 <puts>

		HAL_Delay(250);
 800c0c2:	20fa      	movs	r0, #250	; 0xfa
 800c0c4:	f003 ffd6 	bl	8010074 <HAL_Delay>
		Photo[FR] = 0;
 800c0c8:	4b65      	ldr	r3, [pc, #404]	; (800c260 <FastestRun+0x1e4>)
 800c0ca:	f04f 0200 	mov.w	r2, #0
 800c0ce:	60da      	str	r2, [r3, #12]
		  int8_t mode2=1;
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	717b      	strb	r3, [r7, #5]
		  printf("mode : %d\r\n", mode2);
 800c0d4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c0d8:	4619      	mov	r1, r3
 800c0da:	4862      	ldr	r0, [pc, #392]	; (800c264 <FastestRun+0x1e8>)
 800c0dc:	f009 fe38 	bl	8015d50 <iprintf>
		  ModeSelect( 1, 4, &mode2);
 800c0e0:	1d7b      	adds	r3, r7, #5
 800c0e2:	461a      	mov	r2, r3
 800c0e4:	2104      	movs	r1, #4
 800c0e6:	2001      	movs	r0, #1
 800c0e8:	f003 fe74 	bl	800fdd4 <ModeSelect>
		  Signal( mode2 );
 800c0ec:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f003 fe1d 	bl	800fd30 <Signal>
		  printf("Switch\r\n");
 800c0f6:	485c      	ldr	r0, [pc, #368]	; (800c268 <FastestRun+0x1ec>)
 800c0f8:	f009 fe9e 	bl	8015e38 <puts>
	TIM5Init();
 800c0fc:	f001 f982 	bl	800d404 <TIM5Init>

	InitFastest();
 800c100:	f7ff fd16 	bl	800bb30 <InitFastest>
	InitPosition();
 800c104:	f7fc fe78 	bl	8008df8 <InitPosition>


	wall_init();
 800c108:	f7ff f872 	bl	800b1f0 <wall_init>

	TotalPulse[RIGHT] = 0;
 800c10c:	4b57      	ldr	r3, [pc, #348]	; (800c26c <FastestRun+0x1f0>)
 800c10e:	2200      	movs	r2, #0
 800c110:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c112:	4b56      	ldr	r3, [pc, #344]	; (800c26c <FastestRun+0x1f0>)
 800c114:	2200      	movs	r2, #0
 800c116:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c118:	4b54      	ldr	r3, [pc, #336]	; (800c26c <FastestRun+0x1f0>)
 800c11a:	2200      	movs	r2, #0
 800c11c:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c11e:	2101      	movs	r1, #1
 800c120:	2004      	movs	r0, #4
 800c122:	f003 fc81 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c126:	2101      	movs	r1, #1
 800c128:	2005      	movs	r0, #5
 800c12a:	f003 fc7d 	bl	800fa28 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800c12e:	4b4f      	ldr	r3, [pc, #316]	; (800c26c <FastestRun+0x1f0>)
 800c130:	6899      	ldr	r1, [r3, #8]
 800c132:	4b4e      	ldr	r3, [pc, #312]	; (800c26c <FastestRun+0x1f0>)
 800c134:	681a      	ldr	r2, [r3, #0]
 800c136:	4b4d      	ldr	r3, [pc, #308]	; (800c26c <FastestRun+0x1f0>)
 800c138:	685b      	ldr	r3, [r3, #4]
 800c13a:	484d      	ldr	r0, [pc, #308]	; (800c270 <FastestRun+0x1f4>)
 800c13c:	f009 fe08 	bl	8015d50 <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c140:	2100      	movs	r1, #0
 800c142:	2001      	movs	r0, #1
 800c144:	f003 fc70 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c148:	2100      	movs	r1, #0
 800c14a:	2002      	movs	r0, #2
 800c14c:	f003 fc6c 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c150:	2100      	movs	r1, #0
 800c152:	2003      	movs	r0, #3
 800c154:	f003 fc68 	bl	800fa28 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);

	char turn_mode;
	if(mode == 1)
 800c158:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c15c:	2b01      	cmp	r3, #1
 800c15e:	d105      	bne.n	800c16c <FastestRun+0xf0>
	{
		ExploreVelocity = 400;
 800c160:	4b44      	ldr	r3, [pc, #272]	; (800c274 <FastestRun+0x1f8>)
 800c162:	4a45      	ldr	r2, [pc, #276]	; (800c278 <FastestRun+0x1fc>)
 800c164:	601a      	str	r2, [r3, #0]
		turn_mode = 'T';
 800c166:	2354      	movs	r3, #84	; 0x54
 800c168:	71fb      	strb	r3, [r7, #7]
 800c16a:	e005      	b.n	800c178 <FastestRun+0xfc>
	}
	else if(mode == 2)
 800c16c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c170:	2b02      	cmp	r3, #2
 800c172:	d101      	bne.n	800c178 <FastestRun+0xfc>
	{
		turn_mode = 'S';
 800c174:	2353      	movs	r3, #83	; 0x53
 800c176:	71fb      	strb	r3, [r7, #7]
	}

	switch(mode2)
 800c178:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c17c:	3b01      	subs	r3, #1
 800c17e:	2b03      	cmp	r3, #3
 800c180:	d84e      	bhi.n	800c220 <FastestRun+0x1a4>
 800c182:	a201      	add	r2, pc, #4	; (adr r2, 800c188 <FastestRun+0x10c>)
 800c184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c188:	0800c199 	.word	0x0800c199
 800c18c:	0800c1c7 	.word	0x0800c1c7
 800c190:	0800c1f3 	.word	0x0800c1f3
 800c194:	0800c221 	.word	0x0800c221
	{
	case 1:
		ExploreVelocity=90;
 800c198:	4b36      	ldr	r3, [pc, #216]	; (800c274 <FastestRun+0x1f8>)
 800c19a:	4a38      	ldr	r2, [pc, #224]	; (800c27c <FastestRun+0x200>)
 800c19c:	601a      	str	r2, [r3, #0]
		//
		Sla.Pre = 8;
 800c19e:	4b38      	ldr	r3, [pc, #224]	; (800c280 <FastestRun+0x204>)
 800c1a0:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 800c1a4:	601a      	str	r2, [r3, #0]
		Sla.Fol = 12;
 800c1a6:	4b36      	ldr	r3, [pc, #216]	; (800c280 <FastestRun+0x204>)
 800c1a8:	4a36      	ldr	r2, [pc, #216]	; (800c284 <FastestRun+0x208>)
 800c1aa:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.014;
 800c1ac:	4b34      	ldr	r3, [pc, #208]	; (800c280 <FastestRun+0x204>)
 800c1ae:	4a36      	ldr	r2, [pc, #216]	; (800c288 <FastestRun+0x20c>)
 800c1b0:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c1b2:	4b33      	ldr	r3, [pc, #204]	; (800c280 <FastestRun+0x204>)
 800c1b4:	4a35      	ldr	r2, [pc, #212]	; (800c28c <FastestRun+0x210>)
 800c1b6:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c1b8:	4b31      	ldr	r3, [pc, #196]	; (800c280 <FastestRun+0x204>)
 800c1ba:	4a35      	ldr	r2, [pc, #212]	; (800c290 <FastestRun+0x214>)
 800c1bc:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c1be:	4b30      	ldr	r3, [pc, #192]	; (800c280 <FastestRun+0x204>)
 800c1c0:	4a2e      	ldr	r2, [pc, #184]	; (800c27c <FastestRun+0x200>)
 800c1c2:	619a      	str	r2, [r3, #24]
		break;
 800c1c4:	e02c      	b.n	800c220 <FastestRun+0x1a4>
	case 2:
		//
		ExploreVelocity=135;
 800c1c6:	4b2b      	ldr	r3, [pc, #172]	; (800c274 <FastestRun+0x1f8>)
 800c1c8:	4a32      	ldr	r2, [pc, #200]	; (800c294 <FastestRun+0x218>)
 800c1ca:	601a      	str	r2, [r3, #0]
		Sla.Pre = 5;
 800c1cc:	4b2c      	ldr	r3, [pc, #176]	; (800c280 <FastestRun+0x204>)
 800c1ce:	4a32      	ldr	r2, [pc, #200]	; (800c298 <FastestRun+0x21c>)
 800c1d0:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
 800c1d2:	4b2b      	ldr	r3, [pc, #172]	; (800c280 <FastestRun+0x204>)
 800c1d4:	4a30      	ldr	r2, [pc, #192]	; (800c298 <FastestRun+0x21c>)
 800c1d6:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.0273;
 800c1d8:	4b29      	ldr	r3, [pc, #164]	; (800c280 <FastestRun+0x204>)
 800c1da:	4a30      	ldr	r2, [pc, #192]	; (800c29c <FastestRun+0x220>)
 800c1dc:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c1de:	4b28      	ldr	r3, [pc, #160]	; (800c280 <FastestRun+0x204>)
 800c1e0:	4a2a      	ldr	r2, [pc, #168]	; (800c28c <FastestRun+0x210>)
 800c1e2:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c1e4:	4b26      	ldr	r3, [pc, #152]	; (800c280 <FastestRun+0x204>)
 800c1e6:	4a2a      	ldr	r2, [pc, #168]	; (800c290 <FastestRun+0x214>)
 800c1e8:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c1ea:	4b25      	ldr	r3, [pc, #148]	; (800c280 <FastestRun+0x204>)
 800c1ec:	4a23      	ldr	r2, [pc, #140]	; (800c27c <FastestRun+0x200>)
 800c1ee:	619a      	str	r2, [r3, #24]
		break;
 800c1f0:	e016      	b.n	800c220 <FastestRun+0x1a4>
//		Sla.Fol = 10;
//		Sla.Alpha = 0.04478;
//		Sla.Theta1 = 30;
//		Sla.Theta2 = 60;
//		Sla.Theta3 = 90;
		ExploreVelocity=180;
 800c1f2:	4b20      	ldr	r3, [pc, #128]	; (800c274 <FastestRun+0x1f8>)
 800c1f4:	4a2a      	ldr	r2, [pc, #168]	; (800c2a0 <FastestRun+0x224>)
 800c1f6:	601a      	str	r2, [r3, #0]
		Sla.Pre = 2;
 800c1f8:	4b21      	ldr	r3, [pc, #132]	; (800c280 <FastestRun+0x204>)
 800c1fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c1fe:	601a      	str	r2, [r3, #0]
		Sla.Fol = 3.5;
 800c200:	4b1f      	ldr	r3, [pc, #124]	; (800c280 <FastestRun+0x204>)
 800c202:	4a28      	ldr	r2, [pc, #160]	; (800c2a4 <FastestRun+0x228>)
 800c204:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.04;
 800c206:	4b1e      	ldr	r3, [pc, #120]	; (800c280 <FastestRun+0x204>)
 800c208:	4a27      	ldr	r2, [pc, #156]	; (800c2a8 <FastestRun+0x22c>)
 800c20a:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c20c:	4b1c      	ldr	r3, [pc, #112]	; (800c280 <FastestRun+0x204>)
 800c20e:	4a1f      	ldr	r2, [pc, #124]	; (800c28c <FastestRun+0x210>)
 800c210:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c212:	4b1b      	ldr	r3, [pc, #108]	; (800c280 <FastestRun+0x204>)
 800c214:	4a1e      	ldr	r2, [pc, #120]	; (800c290 <FastestRun+0x214>)
 800c216:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c218:	4b19      	ldr	r3, [pc, #100]	; (800c280 <FastestRun+0x204>)
 800c21a:	4a18      	ldr	r2, [pc, #96]	; (800c27c <FastestRun+0x200>)
 800c21c:	619a      	str	r2, [r3, #24]
		break;
 800c21e:	bf00      	nop
//		Sla.Theta3 = 90;
		break;

	}

	ChangeLED(4);
 800c220:	2004      	movs	r0, #4
 800c222:	f002 fe6b 	bl	800eefc <ChangeLED>


	//flash
	flash_copy_to_ram();
 800c226:	f7ff fb3d 	bl	800b8a4 <flash_copy_to_ram>
	//()

	//
	fast_run( X_GOAL_LESSER, Y_GOAL_LESSER,X_GOAL_LARGER,Y_GOAL_LARGER, turn_mode);
 800c22a:	79fb      	ldrb	r3, [r7, #7]
 800c22c:	9300      	str	r3, [sp, #0]
 800c22e:	2305      	movs	r3, #5
 800c230:	2205      	movs	r2, #5
 800c232:	2104      	movs	r1, #4
 800c234:	2004      	movs	r0, #4
 800c236:	f001 f80f 	bl	800d258 <fast_run>

	//
	Decel(45,0);
 800c23a:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800c2ac <FastestRun+0x230>
 800c23e:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 800c2b0 <FastestRun+0x234>
 800c242:	f7fd feed 	bl	800a020 <Decel>
	//
	Signal(7);
 800c246:	2007      	movs	r0, #7
 800c248:	f003 fd72 	bl	800fd30 <Signal>

	while(1)
	{
		HAL_Delay(10*1000);
 800c24c:	f242 7010 	movw	r0, #10000	; 0x2710
 800c250:	f003 ff10 	bl	8010074 <HAL_Delay>
		printf("\r\n");
 800c254:	4817      	ldr	r0, [pc, #92]	; (800c2b4 <FastestRun+0x238>)
 800c256:	f009 fdef 	bl	8015e38 <puts>
		HAL_Delay(10*1000);
 800c25a:	e7f7      	b.n	800c24c <FastestRun+0x1d0>
 800c25c:	200004d8 	.word	0x200004d8
 800c260:	20000554 	.word	0x20000554
 800c264:	0801a1f0 	.word	0x0801a1f0
 800c268:	0801a1fc 	.word	0x0801a1fc
 800c26c:	20000514 	.word	0x20000514
 800c270:	0801a16c 	.word	0x0801a16c
 800c274:	20000764 	.word	0x20000764
 800c278:	43c80000 	.word	0x43c80000
 800c27c:	42b40000 	.word	0x42b40000
 800c280:	2000052c 	.word	0x2000052c
 800c284:	41400000 	.word	0x41400000
 800c288:	3c656042 	.word	0x3c656042
 800c28c:	41f00000 	.word	0x41f00000
 800c290:	42700000 	.word	0x42700000
 800c294:	43070000 	.word	0x43070000
 800c298:	40a00000 	.word	0x40a00000
 800c29c:	3cdfa440 	.word	0x3cdfa440
 800c2a0:	43340000 	.word	0x43340000
 800c2a4:	40600000 	.word	0x40600000
 800c2a8:	3d23d70a 	.word	0x3d23d70a
 800c2ac:	00000000 	.word	0x00000000
 800c2b0:	42340000 	.word	0x42340000
 800c2b4:	0801a204 	.word	0x0801a204

0800c2b8 <Explore>:
	}
}
void Explore()
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b082      	sub	sp, #8
 800c2bc:	af00      	add	r7, sp, #0
	IT_mode = EXPLORE;
 800c2be:	4ba0      	ldr	r3, [pc, #640]	; (800c540 <Explore+0x288>)
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	601a      	str	r2, [r3, #0]
	//IT_mode = WRITINGFREE;
	//70~6RAM
	//flashram
	//flashram

	HAL_Delay(100);
 800c2c4:	2064      	movs	r0, #100	; 0x64
 800c2c6:	f003 fed5 	bl	8010074 <HAL_Delay>
	Photo[FR] = 0;
 800c2ca:	4b9e      	ldr	r3, [pc, #632]	; (800c544 <Explore+0x28c>)
 800c2cc:	f04f 0200 	mov.w	r2, #0
 800c2d0:	60da      	str	r2, [r3, #12]
	int8_t mode=1;
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	71bb      	strb	r3, [r7, #6]
		printf("mode : %d\r\n", mode);
 800c2d6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c2da:	4619      	mov	r1, r3
 800c2dc:	489a      	ldr	r0, [pc, #616]	; (800c548 <Explore+0x290>)
 800c2de:	f009 fd37 	bl	8015d50 <iprintf>
	ModeSelect( 1, 2, &mode);
 800c2e2:	1dbb      	adds	r3, r7, #6
 800c2e4:	461a      	mov	r2, r3
 800c2e6:	2102      	movs	r1, #2
 800c2e8:	2001      	movs	r0, #1
 800c2ea:	f003 fd73 	bl	800fdd4 <ModeSelect>
	Signal( mode );
 800c2ee:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	f003 fd1c 	bl	800fd30 <Signal>
		printf("Switch\r\n");
 800c2f8:	4894      	ldr	r0, [pc, #592]	; (800c54c <Explore+0x294>)
 800c2fa:	f009 fd9d 	bl	8015e38 <puts>

	HAL_Delay(100);
 800c2fe:	2064      	movs	r0, #100	; 0x64
 800c300:	f003 feb8 	bl	8010074 <HAL_Delay>
	Photo[FR] = 0;
 800c304:	4b8f      	ldr	r3, [pc, #572]	; (800c544 <Explore+0x28c>)
 800c306:	f04f 0200 	mov.w	r2, #0
 800c30a:	60da      	str	r2, [r3, #12]
	int8_t mode2=1;
 800c30c:	2301      	movs	r3, #1
 800c30e:	717b      	strb	r3, [r7, #5]
		printf("mode : %d\r\n", mode2);
 800c310:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c314:	4619      	mov	r1, r3
 800c316:	488c      	ldr	r0, [pc, #560]	; (800c548 <Explore+0x290>)
 800c318:	f009 fd1a 	bl	8015d50 <iprintf>
	ModeSelect( 1, 4, &mode2);
 800c31c:	1d7b      	adds	r3, r7, #5
 800c31e:	461a      	mov	r2, r3
 800c320:	2104      	movs	r1, #4
 800c322:	2001      	movs	r0, #1
 800c324:	f003 fd56 	bl	800fdd4 <ModeSelect>
	Signal( mode2 );
 800c328:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c32c:	4618      	mov	r0, r3
 800c32e:	f003 fcff 	bl	800fd30 <Signal>
		printf("Switch\r\n");
 800c332:	4886      	ldr	r0, [pc, #536]	; (800c54c <Explore+0x294>)
 800c334:	f009 fd80 	bl	8015e38 <puts>

	TIM5Init();
 800c338:	f001 f864 	bl	800d404 <TIM5Init>
	InitExplore();
 800c33c:	f7ff fb36 	bl	800b9ac <InitExplore>
		printf("aaa\r\n");
 800c340:	4883      	ldr	r0, [pc, #524]	; (800c550 <Explore+0x298>)
 800c342:	f009 fd79 	bl	8015e38 <puts>

	InitPosition();
 800c346:	f7fc fd57 	bl	8008df8 <InitPosition>
		printf("bbb\r\n");
 800c34a:	4882      	ldr	r0, [pc, #520]	; (800c554 <Explore+0x29c>)
 800c34c:	f009 fd74 	bl	8015e38 <puts>

	wall_init();
 800c350:	f7fe ff4e 	bl	800b1f0 <wall_init>
		printf("ccc\r\n");
 800c354:	4880      	ldr	r0, [pc, #512]	; (800c558 <Explore+0x2a0>)
 800c356:	f009 fd6f 	bl	8015e38 <puts>

	TotalPulse[RIGHT] = 0;
 800c35a:	4b80      	ldr	r3, [pc, #512]	; (800c55c <Explore+0x2a4>)
 800c35c:	2200      	movs	r2, #0
 800c35e:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c360:	4b7e      	ldr	r3, [pc, #504]	; (800c55c <Explore+0x2a4>)
 800c362:	2200      	movs	r2, #0
 800c364:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c366:	4b7d      	ldr	r3, [pc, #500]	; (800c55c <Explore+0x2a4>)
 800c368:	2200      	movs	r2, #0
 800c36a:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c36c:	2101      	movs	r1, #1
 800c36e:	2004      	movs	r0, #4
 800c370:	f003 fb5a 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c374:	2101      	movs	r1, #1
 800c376:	2005      	movs	r0, #5
 800c378:	f003 fb56 	bl	800fa28 <PIDChangeFlag>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c37c:	2100      	movs	r1, #0
 800c37e:	2001      	movs	r0, #1
 800c380:	f003 fb52 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c384:	2100      	movs	r1, #0
 800c386:	2002      	movs	r0, #2
 800c388:	f003 fb4e 	bl	800fa28 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c38c:	2100      	movs	r1, #0
 800c38e:	2003      	movs	r0, #3
 800c390:	f003 fb4a 	bl	800fa28 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);

	ChangeLED(2);
 800c394:	2002      	movs	r0, #2
 800c396:	f002 fdb1 	bl	800eefc <ChangeLED>

	//
	char turn_mode;
	if(mode == 1)
 800c39a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c39e:	2b01      	cmp	r3, #1
 800c3a0:	d105      	bne.n	800c3ae <Explore+0xf6>
	{
		turn_mode = 'T';
 800c3a2:	2354      	movs	r3, #84	; 0x54
 800c3a4:	71fb      	strb	r3, [r7, #7]
		ExploreVelocity=300;
 800c3a6:	4b6e      	ldr	r3, [pc, #440]	; (800c560 <Explore+0x2a8>)
 800c3a8:	4a6e      	ldr	r2, [pc, #440]	; (800c564 <Explore+0x2ac>)
 800c3aa:	601a      	str	r2, [r3, #0]
 800c3ac:	e005      	b.n	800c3ba <Explore+0x102>
	}
	else if(mode == 2)
 800c3ae:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800c3b2:	2b02      	cmp	r3, #2
 800c3b4:	d101      	bne.n	800c3ba <Explore+0x102>
	{
		turn_mode = 'S';
 800c3b6:	2353      	movs	r3, #83	; 0x53
 800c3b8:	71fb      	strb	r3, [r7, #7]
	}

	switch(mode2)
 800c3ba:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800c3be:	3b01      	subs	r3, #1
 800c3c0:	2b03      	cmp	r3, #3
 800c3c2:	d867      	bhi.n	800c494 <Explore+0x1dc>
 800c3c4:	a201      	add	r2, pc, #4	; (adr r2, 800c3cc <Explore+0x114>)
 800c3c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3ca:	bf00      	nop
 800c3cc:	0800c3dd 	.word	0x0800c3dd
 800c3d0:	0800c40b 	.word	0x0800c40b
 800c3d4:	0800c439 	.word	0x0800c439
 800c3d8:	0800c465 	.word	0x0800c465
	{
	case 1:
		ExploreVelocity=90;
 800c3dc:	4b60      	ldr	r3, [pc, #384]	; (800c560 <Explore+0x2a8>)
 800c3de:	4a62      	ldr	r2, [pc, #392]	; (800c568 <Explore+0x2b0>)
 800c3e0:	601a      	str	r2, [r3, #0]
		//
		Sla.Pre = 8;
 800c3e2:	4b62      	ldr	r3, [pc, #392]	; (800c56c <Explore+0x2b4>)
 800c3e4:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 800c3e8:	601a      	str	r2, [r3, #0]
		Sla.Fol = 13;
 800c3ea:	4b60      	ldr	r3, [pc, #384]	; (800c56c <Explore+0x2b4>)
 800c3ec:	4a60      	ldr	r2, [pc, #384]	; (800c570 <Explore+0x2b8>)
 800c3ee:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.014;
 800c3f0:	4b5e      	ldr	r3, [pc, #376]	; (800c56c <Explore+0x2b4>)
 800c3f2:	4a60      	ldr	r2, [pc, #384]	; (800c574 <Explore+0x2bc>)
 800c3f4:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c3f6:	4b5d      	ldr	r3, [pc, #372]	; (800c56c <Explore+0x2b4>)
 800c3f8:	4a5f      	ldr	r2, [pc, #380]	; (800c578 <Explore+0x2c0>)
 800c3fa:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c3fc:	4b5b      	ldr	r3, [pc, #364]	; (800c56c <Explore+0x2b4>)
 800c3fe:	4a5f      	ldr	r2, [pc, #380]	; (800c57c <Explore+0x2c4>)
 800c400:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c402:	4b5a      	ldr	r3, [pc, #360]	; (800c56c <Explore+0x2b4>)
 800c404:	4a58      	ldr	r2, [pc, #352]	; (800c568 <Explore+0x2b0>)
 800c406:	619a      	str	r2, [r3, #24]
//		Sla.Fol = 12;
//		Sla.Alalpha = 0.0007;
//		Sla.Theta1 = 30;
//		Sla.Theta2 = 60;
//		Sla.Theta3 = 90;
		break;
 800c408:	e044      	b.n	800c494 <Explore+0x1dc>
//		Sla.Theta2 = 60;
//		Sla.Theta3 = 90;



		ExploreVelocity=180;
 800c40a:	4b55      	ldr	r3, [pc, #340]	; (800c560 <Explore+0x2a8>)
 800c40c:	4a5c      	ldr	r2, [pc, #368]	; (800c580 <Explore+0x2c8>)
 800c40e:	601a      	str	r2, [r3, #0]
		Sla.Pre = 2;
 800c410:	4b56      	ldr	r3, [pc, #344]	; (800c56c <Explore+0x2b4>)
 800c412:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c416:	601a      	str	r2, [r3, #0]
		Sla.Fol = 3.5;
 800c418:	4b54      	ldr	r3, [pc, #336]	; (800c56c <Explore+0x2b4>)
 800c41a:	4a5a      	ldr	r2, [pc, #360]	; (800c584 <Explore+0x2cc>)
 800c41c:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.04;
 800c41e:	4b53      	ldr	r3, [pc, #332]	; (800c56c <Explore+0x2b4>)
 800c420:	4a59      	ldr	r2, [pc, #356]	; (800c588 <Explore+0x2d0>)
 800c422:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c424:	4b51      	ldr	r3, [pc, #324]	; (800c56c <Explore+0x2b4>)
 800c426:	4a54      	ldr	r2, [pc, #336]	; (800c578 <Explore+0x2c0>)
 800c428:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c42a:	4b50      	ldr	r3, [pc, #320]	; (800c56c <Explore+0x2b4>)
 800c42c:	4a53      	ldr	r2, [pc, #332]	; (800c57c <Explore+0x2c4>)
 800c42e:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c430:	4b4e      	ldr	r3, [pc, #312]	; (800c56c <Explore+0x2b4>)
 800c432:	4a4d      	ldr	r2, [pc, #308]	; (800c568 <Explore+0x2b0>)
 800c434:	619a      	str	r2, [r3, #24]
		break;
 800c436:	e02d      	b.n	800c494 <Explore+0x1dc>
	case 3:
		ExploreVelocity=240;
 800c438:	4b49      	ldr	r3, [pc, #292]	; (800c560 <Explore+0x2a8>)
 800c43a:	4a54      	ldr	r2, [pc, #336]	; (800c58c <Explore+0x2d4>)
 800c43c:	601a      	str	r2, [r3, #0]
		Sla.Pre = 3;
 800c43e:	4b4b      	ldr	r3, [pc, #300]	; (800c56c <Explore+0x2b4>)
 800c440:	4a53      	ldr	r2, [pc, #332]	; (800c590 <Explore+0x2d8>)
 800c442:	601a      	str	r2, [r3, #0]
		Sla.Fol = 10;
 800c444:	4b49      	ldr	r3, [pc, #292]	; (800c56c <Explore+0x2b4>)
 800c446:	4a53      	ldr	r2, [pc, #332]	; (800c594 <Explore+0x2dc>)
 800c448:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.08;
 800c44a:	4b48      	ldr	r3, [pc, #288]	; (800c56c <Explore+0x2b4>)
 800c44c:	4a52      	ldr	r2, [pc, #328]	; (800c598 <Explore+0x2e0>)
 800c44e:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800c450:	4b46      	ldr	r3, [pc, #280]	; (800c56c <Explore+0x2b4>)
 800c452:	4a49      	ldr	r2, [pc, #292]	; (800c578 <Explore+0x2c0>)
 800c454:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c456:	4b45      	ldr	r3, [pc, #276]	; (800c56c <Explore+0x2b4>)
 800c458:	4a48      	ldr	r2, [pc, #288]	; (800c57c <Explore+0x2c4>)
 800c45a:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c45c:	4b43      	ldr	r3, [pc, #268]	; (800c56c <Explore+0x2b4>)
 800c45e:	4a42      	ldr	r2, [pc, #264]	; (800c568 <Explore+0x2b0>)
 800c460:	619a      	str	r2, [r3, #24]
		break;
 800c462:	e017      	b.n	800c494 <Explore+0x1dc>
	case 4:
		ExploreVelocity=300;
 800c464:	4b3e      	ldr	r3, [pc, #248]	; (800c560 <Explore+0x2a8>)
 800c466:	4a3f      	ldr	r2, [pc, #252]	; (800c564 <Explore+0x2ac>)
 800c468:	601a      	str	r2, [r3, #0]
		Sla.Pre = 2;
 800c46a:	4b40      	ldr	r3, [pc, #256]	; (800c56c <Explore+0x2b4>)
 800c46c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c470:	601a      	str	r2, [r3, #0]
		Sla.Fol = 4;
 800c472:	4b3e      	ldr	r3, [pc, #248]	; (800c56c <Explore+0x2b4>)
 800c474:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800c478:	605a      	str	r2, [r3, #4]
		Sla.Alalpha = 0.12;
 800c47a:	4b3c      	ldr	r3, [pc, #240]	; (800c56c <Explore+0x2b4>)
 800c47c:	4a47      	ldr	r2, [pc, #284]	; (800c59c <Explore+0x2e4>)
 800c47e:	60da      	str	r2, [r3, #12]
		Sla.Theta1 = 30;
 800c480:	4b3a      	ldr	r3, [pc, #232]	; (800c56c <Explore+0x2b4>)
 800c482:	4a3d      	ldr	r2, [pc, #244]	; (800c578 <Explore+0x2c0>)
 800c484:	611a      	str	r2, [r3, #16]
		Sla.Theta2 = 60;
 800c486:	4b39      	ldr	r3, [pc, #228]	; (800c56c <Explore+0x2b4>)
 800c488:	4a3c      	ldr	r2, [pc, #240]	; (800c57c <Explore+0x2c4>)
 800c48a:	615a      	str	r2, [r3, #20]
		Sla.Theta3 = 90;
 800c48c:	4b37      	ldr	r3, [pc, #220]	; (800c56c <Explore+0x2b4>)
 800c48e:	4a36      	ldr	r2, [pc, #216]	; (800c568 <Explore+0x2b0>)
 800c490:	619a      	str	r2, [r3, #24]
		//		//

		break;
 800c492:	bf00      	nop

	}
	SearchOrFast = 0;
 800c494:	4b42      	ldr	r3, [pc, #264]	; (800c5a0 <Explore+0x2e8>)
 800c496:	2200      	movs	r2, #0
 800c498:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800c49a:	4b42      	ldr	r3, [pc, #264]	; (800c5a4 <Explore+0x2ec>)
 800c49c:	2200      	movs	r2, #0
 800c49e:	709a      	strb	r2, [r3, #2]
	Pos.Car = north;
 800c4a0:	4b40      	ldr	r3, [pc, #256]	; (800c5a4 <Explore+0x2ec>)
 800c4a2:	2200      	movs	r2, #0
 800c4a4:	70da      	strb	r2, [r3, #3]
	Pos.NextX = Pos.X;
 800c4a6:	4b3f      	ldr	r3, [pc, #252]	; (800c5a4 <Explore+0x2ec>)
 800c4a8:	781a      	ldrb	r2, [r3, #0]
 800c4aa:	4b3e      	ldr	r3, [pc, #248]	; (800c5a4 <Explore+0x2ec>)
 800c4ac:	719a      	strb	r2, [r3, #6]
	Pos.NextY = Pos.Y + 1;
 800c4ae:	4b3d      	ldr	r3, [pc, #244]	; (800c5a4 <Explore+0x2ec>)
 800c4b0:	785b      	ldrb	r3, [r3, #1]
 800c4b2:	3301      	adds	r3, #1
 800c4b4:	b2da      	uxtb	r2, r3
 800c4b6:	4b3b      	ldr	r3, [pc, #236]	; (800c5a4 <Explore+0x2ec>)
 800c4b8:	71da      	strb	r2, [r3, #7]
	Pos.NextCar = north;
 800c4ba:	4b3a      	ldr	r3, [pc, #232]	; (800c5a4 <Explore+0x2ec>)
 800c4bc:	2200      	movs	r2, #0
 800c4be:	725a      	strb	r2, [r3, #9]
	Accel(61.5, ExploreVelocity);
 800c4c0:	4b27      	ldr	r3, [pc, #156]	; (800c560 <Explore+0x2a8>)
 800c4c2:	edd3 7a00 	vldr	s15, [r3]
 800c4c6:	eef0 0a67 	vmov.f32	s1, s15
 800c4ca:	ed9f 0a37 	vldr	s0, [pc, #220]	; 800c5a8 <Explore+0x2f0>
 800c4ce:	f7fd fcdf 	bl	8009e90 <Accel>
 	Pos.X = Pos.NextX;
 800c4d2:	4b34      	ldr	r3, [pc, #208]	; (800c5a4 <Explore+0x2ec>)
 800c4d4:	799a      	ldrb	r2, [r3, #6]
 800c4d6:	4b33      	ldr	r3, [pc, #204]	; (800c5a4 <Explore+0x2ec>)
 800c4d8:	701a      	strb	r2, [r3, #0]
    Pos.Y = Pos.NextY;
 800c4da:	4b32      	ldr	r3, [pc, #200]	; (800c5a4 <Explore+0x2ec>)
 800c4dc:	79da      	ldrb	r2, [r3, #7]
 800c4de:	4b31      	ldr	r3, [pc, #196]	; (800c5a4 <Explore+0x2ec>)
 800c4e0:	705a      	strb	r2, [r3, #1]
	Pos.Car = Pos.NextCar;
 800c4e2:	4b30      	ldr	r3, [pc, #192]	; (800c5a4 <Explore+0x2ec>)
 800c4e4:	7a5a      	ldrb	r2, [r3, #9]
 800c4e6:	4b2f      	ldr	r3, [pc, #188]	; (800c5a4 <Explore+0x2ec>)
 800c4e8:	70da      	strb	r2, [r3, #3]

	while(  !( (X_GOAL_LESSER <= Pos.X) && (Pos.X <= X_GOAL_LARGER) ) ||  !( ( Y_GOAL_LESSER <= Pos.Y) && (Pos.Y <= Y_GOAL_LARGER) )  ) //&&  (1/*0)*/ //
 800c4ea:	e008      	b.n	800c4fe <Explore+0x246>
	{
		ChangeLED(Pos.Car);
 800c4ec:	4b2d      	ldr	r3, [pc, #180]	; (800c5a4 <Explore+0x2ec>)
 800c4ee:	78db      	ldrb	r3, [r3, #3]
 800c4f0:	4618      	mov	r0, r3
 800c4f2:	f002 fd03 	bl	800eefc <ChangeLED>
		KyushinJudge( turn_mode );
 800c4f6:	79fb      	ldrb	r3, [r7, #7]
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	f000 f85b 	bl	800c5b4 <KyushinJudge>
	while(  !( (X_GOAL_LESSER <= Pos.X) && (Pos.X <= X_GOAL_LARGER) ) ||  !( ( Y_GOAL_LESSER <= Pos.Y) && (Pos.Y <= Y_GOAL_LARGER) )  ) //&&  (1/*0)*/ //
 800c4fe:	4b29      	ldr	r3, [pc, #164]	; (800c5a4 <Explore+0x2ec>)
 800c500:	781b      	ldrb	r3, [r3, #0]
 800c502:	2b03      	cmp	r3, #3
 800c504:	d9f2      	bls.n	800c4ec <Explore+0x234>
 800c506:	4b27      	ldr	r3, [pc, #156]	; (800c5a4 <Explore+0x2ec>)
 800c508:	781b      	ldrb	r3, [r3, #0]
 800c50a:	2b05      	cmp	r3, #5
 800c50c:	d8ee      	bhi.n	800c4ec <Explore+0x234>
 800c50e:	4b25      	ldr	r3, [pc, #148]	; (800c5a4 <Explore+0x2ec>)
 800c510:	785b      	ldrb	r3, [r3, #1]
 800c512:	2b03      	cmp	r3, #3
 800c514:	d9ea      	bls.n	800c4ec <Explore+0x234>
 800c516:	4b23      	ldr	r3, [pc, #140]	; (800c5a4 <Explore+0x2ec>)
 800c518:	785b      	ldrb	r3, [r3, #1]
 800c51a:	2b05      	cmp	r3, #5
 800c51c:	d8e6      	bhi.n	800c4ec <Explore+0x234>
	}
//	while(1)
//	{
//		TargetVelocity[BODY] = 0;
//	}
	Decel(45, 0);
 800c51e:	eddf 0a23 	vldr	s1, [pc, #140]	; 800c5ac <Explore+0x2f4>
 800c522:	ed9f 0a23 	vldr	s0, [pc, #140]	; 800c5b0 <Explore+0x2f8>
 800c526:	f7fd fd7b 	bl	800a020 <Decel>

	//flash
	Flash_clear_sector1();
 800c52a:	f002 faf3 	bl	800eb14 <Flash_clear_sector1>
	//
	flash_store_init();
 800c52e:	f7fe fdff 	bl	800b130 <flash_store_init>

	//
	Signal(7);
 800c532:	2007      	movs	r0, #7
 800c534:	f003 fbfc 	bl	800fd30 <Signal>

	//flash
	while(1)
	{
		wall_ram_print();
 800c538:	f7ff f95a 	bl	800b7f0 <wall_ram_print>
 800c53c:	e7fc      	b.n	800c538 <Explore+0x280>
 800c53e:	bf00      	nop
 800c540:	200004d8 	.word	0x200004d8
 800c544:	20000554 	.word	0x20000554
 800c548:	0801a1f0 	.word	0x0801a1f0
 800c54c:	0801a1fc 	.word	0x0801a1fc
 800c550:	0801a214 	.word	0x0801a214
 800c554:	0801a21c 	.word	0x0801a21c
 800c558:	0801a224 	.word	0x0801a224
 800c55c:	20000514 	.word	0x20000514
 800c560:	20000764 	.word	0x20000764
 800c564:	43960000 	.word	0x43960000
 800c568:	42b40000 	.word	0x42b40000
 800c56c:	2000052c 	.word	0x2000052c
 800c570:	41500000 	.word	0x41500000
 800c574:	3c656042 	.word	0x3c656042
 800c578:	41f00000 	.word	0x41f00000
 800c57c:	42700000 	.word	0x42700000
 800c580:	43340000 	.word	0x43340000
 800c584:	40600000 	.word	0x40600000
 800c588:	3d23d70a 	.word	0x3d23d70a
 800c58c:	43700000 	.word	0x43700000
 800c590:	40400000 	.word	0x40400000
 800c594:	41200000 	.word	0x41200000
 800c598:	3da3d70a 	.word	0x3da3d70a
 800c59c:	3df5c28f 	.word	0x3df5c28f
 800c5a0:	20000b94 	.word	0x20000b94
 800c5a4:	20000000 	.word	0x20000000
 800c5a8:	42760000 	.word	0x42760000
 800c5ac:	00000000 	.word	0x00000000
 800c5b0:	42340000 	.word	0x42340000

0800c5b4 <KyushinJudge>:
int SearchOrFast;

void AdachiJudge(){
}
void KyushinJudge(char turn_mode)
{
 800c5b4:	b590      	push	{r4, r7, lr}
 800c5b6:	b083      	sub	sp, #12
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	4603      	mov	r3, r0
 800c5bc:	71fb      	strb	r3, [r7, #7]
	//
	switch(Pos.Car)
 800c5be:	4b8d      	ldr	r3, [pc, #564]	; (800c7f4 <KyushinJudge+0x240>)
 800c5c0:	78db      	ldrb	r3, [r3, #3]
 800c5c2:	2b03      	cmp	r3, #3
 800c5c4:	f200 8445 	bhi.w	800ce52 <KyushinJudge+0x89e>
 800c5c8:	a201      	add	r2, pc, #4	; (adr r2, 800c5d0 <KyushinJudge+0x1c>)
 800c5ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5ce:	bf00      	nop
 800c5d0:	0800c5e1 	.word	0x0800c5e1
 800c5d4:	0800c801 	.word	0x0800c801
 800c5d8:	0800ca21 	.word	0x0800ca21
 800c5dc:	0800cc41 	.word	0x0800cc41
	{
		  case north:
			  if(Wall[Pos.X][Pos.Y].north == NOWALL && walk_map[Pos.X][Pos.Y+1] < walk_map[Pos.X][Pos.Y] && Pos.Y < NUMBER_OF_SQUARES-1){
 800c5e0:	4b84      	ldr	r3, [pc, #528]	; (800c7f4 <KyushinJudge+0x240>)
 800c5e2:	781b      	ldrb	r3, [r3, #0]
 800c5e4:	4618      	mov	r0, r3
 800c5e6:	4b83      	ldr	r3, [pc, #524]	; (800c7f4 <KyushinJudge+0x240>)
 800c5e8:	785b      	ldrb	r3, [r3, #1]
 800c5ea:	4619      	mov	r1, r3
 800c5ec:	4a82      	ldr	r2, [pc, #520]	; (800c7f8 <KyushinJudge+0x244>)
 800c5ee:	0103      	lsls	r3, r0, #4
 800c5f0:	440b      	add	r3, r1
 800c5f2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c5f6:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800c5fa:	b2db      	uxtb	r3, r3
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d13c      	bne.n	800c67a <KyushinJudge+0xc6>
 800c600:	4b7c      	ldr	r3, [pc, #496]	; (800c7f4 <KyushinJudge+0x240>)
 800c602:	781b      	ldrb	r3, [r3, #0]
 800c604:	461a      	mov	r2, r3
 800c606:	4b7b      	ldr	r3, [pc, #492]	; (800c7f4 <KyushinJudge+0x240>)
 800c608:	785b      	ldrb	r3, [r3, #1]
 800c60a:	3301      	adds	r3, #1
 800c60c:	497b      	ldr	r1, [pc, #492]	; (800c7fc <KyushinJudge+0x248>)
 800c60e:	0112      	lsls	r2, r2, #4
 800c610:	4413      	add	r3, r2
 800c612:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800c616:	4b77      	ldr	r3, [pc, #476]	; (800c7f4 <KyushinJudge+0x240>)
 800c618:	781b      	ldrb	r3, [r3, #0]
 800c61a:	461c      	mov	r4, r3
 800c61c:	4b75      	ldr	r3, [pc, #468]	; (800c7f4 <KyushinJudge+0x240>)
 800c61e:	785b      	ldrb	r3, [r3, #1]
 800c620:	4618      	mov	r0, r3
 800c622:	4976      	ldr	r1, [pc, #472]	; (800c7fc <KyushinJudge+0x248>)
 800c624:	0123      	lsls	r3, r4, #4
 800c626:	4403      	add	r3, r0
 800c628:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c62c:	429a      	cmp	r2, r3
 800c62e:	d224      	bcs.n	800c67a <KyushinJudge+0xc6>
 800c630:	4b70      	ldr	r3, [pc, #448]	; (800c7f4 <KyushinJudge+0x240>)
 800c632:	785b      	ldrb	r3, [r3, #1]
 800c634:	2b0e      	cmp	r3, #14
 800c636:	d820      	bhi.n	800c67a <KyushinJudge+0xc6>
				  //
				  Pos.Dir = front;
 800c638:	4b6e      	ldr	r3, [pc, #440]	; (800c7f4 <KyushinJudge+0x240>)
 800c63a:	2200      	movs	r2, #0
 800c63c:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800c63e:	4b6d      	ldr	r3, [pc, #436]	; (800c7f4 <KyushinJudge+0x240>)
 800c640:	781a      	ldrb	r2, [r3, #0]
 800c642:	4b6c      	ldr	r3, [pc, #432]	; (800c7f4 <KyushinJudge+0x240>)
 800c644:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y+1;
 800c646:	4b6b      	ldr	r3, [pc, #428]	; (800c7f4 <KyushinJudge+0x240>)
 800c648:	785b      	ldrb	r3, [r3, #1]
 800c64a:	3301      	adds	r3, #1
 800c64c:	b2da      	uxtb	r2, r3
 800c64e:	4b69      	ldr	r3, [pc, #420]	; (800c7f4 <KyushinJudge+0x240>)
 800c650:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = north;
 800c652:	4b68      	ldr	r3, [pc, #416]	; (800c7f4 <KyushinJudge+0x240>)
 800c654:	2200      	movs	r2, #0
 800c656:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c658:	79fb      	ldrb	r3, [r7, #7]
 800c65a:	4618      	mov	r0, r3
 800c65c:	f7fe f8fc 	bl	800a858 <SelectAction>
				  Pos.Car = Pos.NextCar;
 800c660:	4b64      	ldr	r3, [pc, #400]	; (800c7f4 <KyushinJudge+0x240>)
 800c662:	7a5a      	ldrb	r2, [r3, #9]
 800c664:	4b63      	ldr	r3, [pc, #396]	; (800c7f4 <KyushinJudge+0x240>)
 800c666:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c668:	4b62      	ldr	r3, [pc, #392]	; (800c7f4 <KyushinJudge+0x240>)
 800c66a:	799a      	ldrb	r2, [r3, #6]
 800c66c:	4b61      	ldr	r3, [pc, #388]	; (800c7f4 <KyushinJudge+0x240>)
 800c66e:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c670:	4b60      	ldr	r3, [pc, #384]	; (800c7f4 <KyushinJudge+0x240>)
 800c672:	79da      	ldrb	r2, [r3, #7]
 800c674:	4b5f      	ldr	r3, [pc, #380]	; (800c7f4 <KyushinJudge+0x240>)
 800c676:	705a      	strb	r2, [r3, #1]
 800c678:	e0ba      	b.n	800c7f0 <KyushinJudge+0x23c>
			  }
			  else if(Wall[Pos.X][Pos.Y].west == NOWALL &&walk_map[Pos.X-1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X > 0){
 800c67a:	4b5e      	ldr	r3, [pc, #376]	; (800c7f4 <KyushinJudge+0x240>)
 800c67c:	781b      	ldrb	r3, [r3, #0]
 800c67e:	4618      	mov	r0, r3
 800c680:	4b5c      	ldr	r3, [pc, #368]	; (800c7f4 <KyushinJudge+0x240>)
 800c682:	785b      	ldrb	r3, [r3, #1]
 800c684:	4619      	mov	r1, r3
 800c686:	4a5c      	ldr	r2, [pc, #368]	; (800c7f8 <KyushinJudge+0x244>)
 800c688:	0103      	lsls	r3, r0, #4
 800c68a:	440b      	add	r3, r1
 800c68c:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c690:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800c694:	b2db      	uxtb	r3, r3
 800c696:	2b00      	cmp	r3, #0
 800c698:	d13c      	bne.n	800c714 <KyushinJudge+0x160>
 800c69a:	4b56      	ldr	r3, [pc, #344]	; (800c7f4 <KyushinJudge+0x240>)
 800c69c:	781b      	ldrb	r3, [r3, #0]
 800c69e:	3b01      	subs	r3, #1
 800c6a0:	4a54      	ldr	r2, [pc, #336]	; (800c7f4 <KyushinJudge+0x240>)
 800c6a2:	7852      	ldrb	r2, [r2, #1]
 800c6a4:	4611      	mov	r1, r2
 800c6a6:	4a55      	ldr	r2, [pc, #340]	; (800c7fc <KyushinJudge+0x248>)
 800c6a8:	011b      	lsls	r3, r3, #4
 800c6aa:	440b      	add	r3, r1
 800c6ac:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800c6b0:	4b50      	ldr	r3, [pc, #320]	; (800c7f4 <KyushinJudge+0x240>)
 800c6b2:	781b      	ldrb	r3, [r3, #0]
 800c6b4:	461c      	mov	r4, r3
 800c6b6:	4b4f      	ldr	r3, [pc, #316]	; (800c7f4 <KyushinJudge+0x240>)
 800c6b8:	785b      	ldrb	r3, [r3, #1]
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	494f      	ldr	r1, [pc, #316]	; (800c7fc <KyushinJudge+0x248>)
 800c6be:	0123      	lsls	r3, r4, #4
 800c6c0:	4403      	add	r3, r0
 800c6c2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c6c6:	429a      	cmp	r2, r3
 800c6c8:	d224      	bcs.n	800c714 <KyushinJudge+0x160>
 800c6ca:	4b4a      	ldr	r3, [pc, #296]	; (800c7f4 <KyushinJudge+0x240>)
 800c6cc:	781b      	ldrb	r3, [r3, #0]
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d020      	beq.n	800c714 <KyushinJudge+0x160>
				  //
    			  Pos.Dir = left;
 800c6d2:	4b48      	ldr	r3, [pc, #288]	; (800c7f4 <KyushinJudge+0x240>)
 800c6d4:	2203      	movs	r2, #3
 800c6d6:	709a      	strb	r2, [r3, #2]
    			  Pos.NextX = Pos.X - 1;
 800c6d8:	4b46      	ldr	r3, [pc, #280]	; (800c7f4 <KyushinJudge+0x240>)
 800c6da:	781b      	ldrb	r3, [r3, #0]
 800c6dc:	3b01      	subs	r3, #1
 800c6de:	b2da      	uxtb	r2, r3
 800c6e0:	4b44      	ldr	r3, [pc, #272]	; (800c7f4 <KyushinJudge+0x240>)
 800c6e2:	719a      	strb	r2, [r3, #6]
    			  Pos.NextY = Pos.Y;
 800c6e4:	4b43      	ldr	r3, [pc, #268]	; (800c7f4 <KyushinJudge+0x240>)
 800c6e6:	785a      	ldrb	r2, [r3, #1]
 800c6e8:	4b42      	ldr	r3, [pc, #264]	; (800c7f4 <KyushinJudge+0x240>)
 800c6ea:	71da      	strb	r2, [r3, #7]
    			  Pos.NextCar = west;
 800c6ec:	4b41      	ldr	r3, [pc, #260]	; (800c7f4 <KyushinJudge+0x240>)
 800c6ee:	2203      	movs	r2, #3
 800c6f0:	725a      	strb	r2, [r3, #9]
    			  SelectAction(turn_mode);
 800c6f2:	79fb      	ldrb	r3, [r7, #7]
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	f7fe f8af 	bl	800a858 <SelectAction>
    			  Pos.Car = Pos.NextCar;
 800c6fa:	4b3e      	ldr	r3, [pc, #248]	; (800c7f4 <KyushinJudge+0x240>)
 800c6fc:	7a5a      	ldrb	r2, [r3, #9]
 800c6fe:	4b3d      	ldr	r3, [pc, #244]	; (800c7f4 <KyushinJudge+0x240>)
 800c700:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c702:	4b3c      	ldr	r3, [pc, #240]	; (800c7f4 <KyushinJudge+0x240>)
 800c704:	799a      	ldrb	r2, [r3, #6]
 800c706:	4b3b      	ldr	r3, [pc, #236]	; (800c7f4 <KyushinJudge+0x240>)
 800c708:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c70a:	4b3a      	ldr	r3, [pc, #232]	; (800c7f4 <KyushinJudge+0x240>)
 800c70c:	79da      	ldrb	r2, [r3, #7]
 800c70e:	4b39      	ldr	r3, [pc, #228]	; (800c7f4 <KyushinJudge+0x240>)
 800c710:	705a      	strb	r2, [r3, #1]
 800c712:	e06d      	b.n	800c7f0 <KyushinJudge+0x23c>
			  }
			  else if(Wall[Pos.X][Pos.Y].east == NOWALL &&walk_map[Pos.X+1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X <  NUMBER_OF_SQUARES-1){
 800c714:	4b37      	ldr	r3, [pc, #220]	; (800c7f4 <KyushinJudge+0x240>)
 800c716:	781b      	ldrb	r3, [r3, #0]
 800c718:	4618      	mov	r0, r3
 800c71a:	4b36      	ldr	r3, [pc, #216]	; (800c7f4 <KyushinJudge+0x240>)
 800c71c:	785b      	ldrb	r3, [r3, #1]
 800c71e:	4619      	mov	r1, r3
 800c720:	4a35      	ldr	r2, [pc, #212]	; (800c7f8 <KyushinJudge+0x244>)
 800c722:	0103      	lsls	r3, r0, #4
 800c724:	440b      	add	r3, r1
 800c726:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c72a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800c72e:	b2db      	uxtb	r3, r3
 800c730:	2b00      	cmp	r3, #0
 800c732:	d13c      	bne.n	800c7ae <KyushinJudge+0x1fa>
 800c734:	4b2f      	ldr	r3, [pc, #188]	; (800c7f4 <KyushinJudge+0x240>)
 800c736:	781b      	ldrb	r3, [r3, #0]
 800c738:	3301      	adds	r3, #1
 800c73a:	4a2e      	ldr	r2, [pc, #184]	; (800c7f4 <KyushinJudge+0x240>)
 800c73c:	7852      	ldrb	r2, [r2, #1]
 800c73e:	4611      	mov	r1, r2
 800c740:	4a2e      	ldr	r2, [pc, #184]	; (800c7fc <KyushinJudge+0x248>)
 800c742:	011b      	lsls	r3, r3, #4
 800c744:	440b      	add	r3, r1
 800c746:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800c74a:	4b2a      	ldr	r3, [pc, #168]	; (800c7f4 <KyushinJudge+0x240>)
 800c74c:	781b      	ldrb	r3, [r3, #0]
 800c74e:	461c      	mov	r4, r3
 800c750:	4b28      	ldr	r3, [pc, #160]	; (800c7f4 <KyushinJudge+0x240>)
 800c752:	785b      	ldrb	r3, [r3, #1]
 800c754:	4618      	mov	r0, r3
 800c756:	4929      	ldr	r1, [pc, #164]	; (800c7fc <KyushinJudge+0x248>)
 800c758:	0123      	lsls	r3, r4, #4
 800c75a:	4403      	add	r3, r0
 800c75c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c760:	429a      	cmp	r2, r3
 800c762:	d224      	bcs.n	800c7ae <KyushinJudge+0x1fa>
 800c764:	4b23      	ldr	r3, [pc, #140]	; (800c7f4 <KyushinJudge+0x240>)
 800c766:	781b      	ldrb	r3, [r3, #0]
 800c768:	2b0e      	cmp	r3, #14
 800c76a:	d820      	bhi.n	800c7ae <KyushinJudge+0x1fa>
				  //
				  Pos.Dir = right;//
 800c76c:	4b21      	ldr	r3, [pc, #132]	; (800c7f4 <KyushinJudge+0x240>)
 800c76e:	2201      	movs	r2, #1
 800c770:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X + 1;
 800c772:	4b20      	ldr	r3, [pc, #128]	; (800c7f4 <KyushinJudge+0x240>)
 800c774:	781b      	ldrb	r3, [r3, #0]
 800c776:	3301      	adds	r3, #1
 800c778:	b2da      	uxtb	r2, r3
 800c77a:	4b1e      	ldr	r3, [pc, #120]	; (800c7f4 <KyushinJudge+0x240>)
 800c77c:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800c77e:	4b1d      	ldr	r3, [pc, #116]	; (800c7f4 <KyushinJudge+0x240>)
 800c780:	785a      	ldrb	r2, [r3, #1]
 800c782:	4b1c      	ldr	r3, [pc, #112]	; (800c7f4 <KyushinJudge+0x240>)
 800c784:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = east;
 800c786:	4b1b      	ldr	r3, [pc, #108]	; (800c7f4 <KyushinJudge+0x240>)
 800c788:	2201      	movs	r2, #1
 800c78a:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c78c:	79fb      	ldrb	r3, [r7, #7]
 800c78e:	4618      	mov	r0, r3
 800c790:	f7fe f862 	bl	800a858 <SelectAction>
		          Pos.Car = Pos.NextCar;
 800c794:	4b17      	ldr	r3, [pc, #92]	; (800c7f4 <KyushinJudge+0x240>)
 800c796:	7a5a      	ldrb	r2, [r3, #9]
 800c798:	4b16      	ldr	r3, [pc, #88]	; (800c7f4 <KyushinJudge+0x240>)
 800c79a:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c79c:	4b15      	ldr	r3, [pc, #84]	; (800c7f4 <KyushinJudge+0x240>)
 800c79e:	799a      	ldrb	r2, [r3, #6]
 800c7a0:	4b14      	ldr	r3, [pc, #80]	; (800c7f4 <KyushinJudge+0x240>)
 800c7a2:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c7a4:	4b13      	ldr	r3, [pc, #76]	; (800c7f4 <KyushinJudge+0x240>)
 800c7a6:	79da      	ldrb	r2, [r3, #7]
 800c7a8:	4b12      	ldr	r3, [pc, #72]	; (800c7f4 <KyushinJudge+0x240>)
 800c7aa:	705a      	strb	r2, [r3, #1]
 800c7ac:	e020      	b.n	800c7f0 <KyushinJudge+0x23c>
			  }
			  else {
				  Pos.Dir = back;
 800c7ae:	4b11      	ldr	r3, [pc, #68]	; (800c7f4 <KyushinJudge+0x240>)
 800c7b0:	2202      	movs	r2, #2
 800c7b2:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800c7b4:	4b0f      	ldr	r3, [pc, #60]	; (800c7f4 <KyushinJudge+0x240>)
 800c7b6:	781a      	ldrb	r2, [r3, #0]
 800c7b8:	4b0e      	ldr	r3, [pc, #56]	; (800c7f4 <KyushinJudge+0x240>)
 800c7ba:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y - 1;
 800c7bc:	4b0d      	ldr	r3, [pc, #52]	; (800c7f4 <KyushinJudge+0x240>)
 800c7be:	785b      	ldrb	r3, [r3, #1]
 800c7c0:	3b01      	subs	r3, #1
 800c7c2:	b2da      	uxtb	r2, r3
 800c7c4:	4b0b      	ldr	r3, [pc, #44]	; (800c7f4 <KyushinJudge+0x240>)
 800c7c6:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = south;
 800c7c8:	4b0a      	ldr	r3, [pc, #40]	; (800c7f4 <KyushinJudge+0x240>)
 800c7ca:	2202      	movs	r2, #2
 800c7cc:	725a      	strb	r2, [r3, #9]
				  //
				  SelectAction(turn_mode);
 800c7ce:	79fb      	ldrb	r3, [r7, #7]
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	f7fe f841 	bl	800a858 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800c7d6:	4b07      	ldr	r3, [pc, #28]	; (800c7f4 <KyushinJudge+0x240>)
 800c7d8:	7a5a      	ldrb	r2, [r3, #9]
 800c7da:	4b06      	ldr	r3, [pc, #24]	; (800c7f4 <KyushinJudge+0x240>)
 800c7dc:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c7de:	4b05      	ldr	r3, [pc, #20]	; (800c7f4 <KyushinJudge+0x240>)
 800c7e0:	799a      	ldrb	r2, [r3, #6]
 800c7e2:	4b04      	ldr	r3, [pc, #16]	; (800c7f4 <KyushinJudge+0x240>)
 800c7e4:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c7e6:	4b03      	ldr	r3, [pc, #12]	; (800c7f4 <KyushinJudge+0x240>)
 800c7e8:	79da      	ldrb	r2, [r3, #7]
 800c7ea:	4b02      	ldr	r3, [pc, #8]	; (800c7f4 <KyushinJudge+0x240>)
 800c7ec:	705a      	strb	r2, [r3, #1]
			  }
			  break;
 800c7ee:	e331      	b.n	800ce54 <KyushinJudge+0x8a0>
 800c7f0:	e330      	b.n	800ce54 <KyushinJudge+0x8a0>
 800c7f2:	bf00      	nop
 800c7f4:	20000000 	.word	0x20000000
 800c7f8:	20000994 	.word	0x20000994
 800c7fc:	20000564 	.word	0x20000564

		  case east:

			  if(Wall[Pos.X][Pos.Y].east == NOWALL && walk_map[Pos.X+1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X < NUMBER_OF_SQUARES-1){
 800c800:	4b84      	ldr	r3, [pc, #528]	; (800ca14 <KyushinJudge+0x460>)
 800c802:	781b      	ldrb	r3, [r3, #0]
 800c804:	4618      	mov	r0, r3
 800c806:	4b83      	ldr	r3, [pc, #524]	; (800ca14 <KyushinJudge+0x460>)
 800c808:	785b      	ldrb	r3, [r3, #1]
 800c80a:	4619      	mov	r1, r3
 800c80c:	4a82      	ldr	r2, [pc, #520]	; (800ca18 <KyushinJudge+0x464>)
 800c80e:	0103      	lsls	r3, r0, #4
 800c810:	440b      	add	r3, r1
 800c812:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c816:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800c81a:	b2db      	uxtb	r3, r3
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d13c      	bne.n	800c89a <KyushinJudge+0x2e6>
 800c820:	4b7c      	ldr	r3, [pc, #496]	; (800ca14 <KyushinJudge+0x460>)
 800c822:	781b      	ldrb	r3, [r3, #0]
 800c824:	3301      	adds	r3, #1
 800c826:	4a7b      	ldr	r2, [pc, #492]	; (800ca14 <KyushinJudge+0x460>)
 800c828:	7852      	ldrb	r2, [r2, #1]
 800c82a:	4611      	mov	r1, r2
 800c82c:	4a7b      	ldr	r2, [pc, #492]	; (800ca1c <KyushinJudge+0x468>)
 800c82e:	011b      	lsls	r3, r3, #4
 800c830:	440b      	add	r3, r1
 800c832:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800c836:	4b77      	ldr	r3, [pc, #476]	; (800ca14 <KyushinJudge+0x460>)
 800c838:	781b      	ldrb	r3, [r3, #0]
 800c83a:	461c      	mov	r4, r3
 800c83c:	4b75      	ldr	r3, [pc, #468]	; (800ca14 <KyushinJudge+0x460>)
 800c83e:	785b      	ldrb	r3, [r3, #1]
 800c840:	4618      	mov	r0, r3
 800c842:	4976      	ldr	r1, [pc, #472]	; (800ca1c <KyushinJudge+0x468>)
 800c844:	0123      	lsls	r3, r4, #4
 800c846:	4403      	add	r3, r0
 800c848:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c84c:	429a      	cmp	r2, r3
 800c84e:	d224      	bcs.n	800c89a <KyushinJudge+0x2e6>
 800c850:	4b70      	ldr	r3, [pc, #448]	; (800ca14 <KyushinJudge+0x460>)
 800c852:	781b      	ldrb	r3, [r3, #0]
 800c854:	2b0e      	cmp	r3, #14
 800c856:	d820      	bhi.n	800c89a <KyushinJudge+0x2e6>
				  //
				  Pos.Dir = front;
 800c858:	4b6e      	ldr	r3, [pc, #440]	; (800ca14 <KyushinJudge+0x460>)
 800c85a:	2200      	movs	r2, #0
 800c85c:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X + 1;
 800c85e:	4b6d      	ldr	r3, [pc, #436]	; (800ca14 <KyushinJudge+0x460>)
 800c860:	781b      	ldrb	r3, [r3, #0]
 800c862:	3301      	adds	r3, #1
 800c864:	b2da      	uxtb	r2, r3
 800c866:	4b6b      	ldr	r3, [pc, #428]	; (800ca14 <KyushinJudge+0x460>)
 800c868:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800c86a:	4b6a      	ldr	r3, [pc, #424]	; (800ca14 <KyushinJudge+0x460>)
 800c86c:	785a      	ldrb	r2, [r3, #1]
 800c86e:	4b69      	ldr	r3, [pc, #420]	; (800ca14 <KyushinJudge+0x460>)
 800c870:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = east;
 800c872:	4b68      	ldr	r3, [pc, #416]	; (800ca14 <KyushinJudge+0x460>)
 800c874:	2201      	movs	r2, #1
 800c876:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c878:	79fb      	ldrb	r3, [r7, #7]
 800c87a:	4618      	mov	r0, r3
 800c87c:	f7fd ffec 	bl	800a858 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800c880:	4b64      	ldr	r3, [pc, #400]	; (800ca14 <KyushinJudge+0x460>)
 800c882:	7a5a      	ldrb	r2, [r3, #9]
 800c884:	4b63      	ldr	r3, [pc, #396]	; (800ca14 <KyushinJudge+0x460>)
 800c886:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c888:	4b62      	ldr	r3, [pc, #392]	; (800ca14 <KyushinJudge+0x460>)
 800c88a:	799a      	ldrb	r2, [r3, #6]
 800c88c:	4b61      	ldr	r3, [pc, #388]	; (800ca14 <KyushinJudge+0x460>)
 800c88e:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c890:	4b60      	ldr	r3, [pc, #384]	; (800ca14 <KyushinJudge+0x460>)
 800c892:	79da      	ldrb	r2, [r3, #7]
 800c894:	4b5f      	ldr	r3, [pc, #380]	; (800ca14 <KyushinJudge+0x460>)
 800c896:	705a      	strb	r2, [r3, #1]
 800c898:	e0ba      	b.n	800ca10 <KyushinJudge+0x45c>
			  }
			  else if(Wall[Pos.X][Pos.Y].north == NOWALL && walk_map[Pos.X][Pos.Y+1] < walk_map[Pos.X][Pos.Y] && Pos.Y < NUMBER_OF_SQUARES-1){
 800c89a:	4b5e      	ldr	r3, [pc, #376]	; (800ca14 <KyushinJudge+0x460>)
 800c89c:	781b      	ldrb	r3, [r3, #0]
 800c89e:	4618      	mov	r0, r3
 800c8a0:	4b5c      	ldr	r3, [pc, #368]	; (800ca14 <KyushinJudge+0x460>)
 800c8a2:	785b      	ldrb	r3, [r3, #1]
 800c8a4:	4619      	mov	r1, r3
 800c8a6:	4a5c      	ldr	r2, [pc, #368]	; (800ca18 <KyushinJudge+0x464>)
 800c8a8:	0103      	lsls	r3, r0, #4
 800c8aa:	440b      	add	r3, r1
 800c8ac:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c8b0:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800c8b4:	b2db      	uxtb	r3, r3
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d13c      	bne.n	800c934 <KyushinJudge+0x380>
 800c8ba:	4b56      	ldr	r3, [pc, #344]	; (800ca14 <KyushinJudge+0x460>)
 800c8bc:	781b      	ldrb	r3, [r3, #0]
 800c8be:	461a      	mov	r2, r3
 800c8c0:	4b54      	ldr	r3, [pc, #336]	; (800ca14 <KyushinJudge+0x460>)
 800c8c2:	785b      	ldrb	r3, [r3, #1]
 800c8c4:	3301      	adds	r3, #1
 800c8c6:	4955      	ldr	r1, [pc, #340]	; (800ca1c <KyushinJudge+0x468>)
 800c8c8:	0112      	lsls	r2, r2, #4
 800c8ca:	4413      	add	r3, r2
 800c8cc:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800c8d0:	4b50      	ldr	r3, [pc, #320]	; (800ca14 <KyushinJudge+0x460>)
 800c8d2:	781b      	ldrb	r3, [r3, #0]
 800c8d4:	461c      	mov	r4, r3
 800c8d6:	4b4f      	ldr	r3, [pc, #316]	; (800ca14 <KyushinJudge+0x460>)
 800c8d8:	785b      	ldrb	r3, [r3, #1]
 800c8da:	4618      	mov	r0, r3
 800c8dc:	494f      	ldr	r1, [pc, #316]	; (800ca1c <KyushinJudge+0x468>)
 800c8de:	0123      	lsls	r3, r4, #4
 800c8e0:	4403      	add	r3, r0
 800c8e2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c8e6:	429a      	cmp	r2, r3
 800c8e8:	d224      	bcs.n	800c934 <KyushinJudge+0x380>
 800c8ea:	4b4a      	ldr	r3, [pc, #296]	; (800ca14 <KyushinJudge+0x460>)
 800c8ec:	785b      	ldrb	r3, [r3, #1]
 800c8ee:	2b0e      	cmp	r3, #14
 800c8f0:	d820      	bhi.n	800c934 <KyushinJudge+0x380>
				  //??

    			  Pos.Dir = left;
 800c8f2:	4b48      	ldr	r3, [pc, #288]	; (800ca14 <KyushinJudge+0x460>)
 800c8f4:	2203      	movs	r2, #3
 800c8f6:	709a      	strb	r2, [r3, #2]
    			  Pos.NextX = Pos.X;
 800c8f8:	4b46      	ldr	r3, [pc, #280]	; (800ca14 <KyushinJudge+0x460>)
 800c8fa:	781a      	ldrb	r2, [r3, #0]
 800c8fc:	4b45      	ldr	r3, [pc, #276]	; (800ca14 <KyushinJudge+0x460>)
 800c8fe:	719a      	strb	r2, [r3, #6]
    			  Pos.NextY = Pos.Y+1;
 800c900:	4b44      	ldr	r3, [pc, #272]	; (800ca14 <KyushinJudge+0x460>)
 800c902:	785b      	ldrb	r3, [r3, #1]
 800c904:	3301      	adds	r3, #1
 800c906:	b2da      	uxtb	r2, r3
 800c908:	4b42      	ldr	r3, [pc, #264]	; (800ca14 <KyushinJudge+0x460>)
 800c90a:	71da      	strb	r2, [r3, #7]
    			  Pos.NextCar = north;
 800c90c:	4b41      	ldr	r3, [pc, #260]	; (800ca14 <KyushinJudge+0x460>)
 800c90e:	2200      	movs	r2, #0
 800c910:	725a      	strb	r2, [r3, #9]
    			  SelectAction(turn_mode);
 800c912:	79fb      	ldrb	r3, [r7, #7]
 800c914:	4618      	mov	r0, r3
 800c916:	f7fd ff9f 	bl	800a858 <SelectAction>
    			  Pos.Car = Pos.NextCar;
 800c91a:	4b3e      	ldr	r3, [pc, #248]	; (800ca14 <KyushinJudge+0x460>)
 800c91c:	7a5a      	ldrb	r2, [r3, #9]
 800c91e:	4b3d      	ldr	r3, [pc, #244]	; (800ca14 <KyushinJudge+0x460>)
 800c920:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c922:	4b3c      	ldr	r3, [pc, #240]	; (800ca14 <KyushinJudge+0x460>)
 800c924:	799a      	ldrb	r2, [r3, #6]
 800c926:	4b3b      	ldr	r3, [pc, #236]	; (800ca14 <KyushinJudge+0x460>)
 800c928:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c92a:	4b3a      	ldr	r3, [pc, #232]	; (800ca14 <KyushinJudge+0x460>)
 800c92c:	79da      	ldrb	r2, [r3, #7]
 800c92e:	4b39      	ldr	r3, [pc, #228]	; (800ca14 <KyushinJudge+0x460>)
 800c930:	705a      	strb	r2, [r3, #1]
 800c932:	e06d      	b.n	800ca10 <KyushinJudge+0x45c>
			  }
			  else if(Wall[Pos.X][Pos.Y].south == NOWALL && walk_map[Pos.X][Pos.Y-1] < walk_map[Pos.X][Pos.Y] && Pos.Y > 0){
 800c934:	4b37      	ldr	r3, [pc, #220]	; (800ca14 <KyushinJudge+0x460>)
 800c936:	781b      	ldrb	r3, [r3, #0]
 800c938:	4618      	mov	r0, r3
 800c93a:	4b36      	ldr	r3, [pc, #216]	; (800ca14 <KyushinJudge+0x460>)
 800c93c:	785b      	ldrb	r3, [r3, #1]
 800c93e:	4619      	mov	r1, r3
 800c940:	4a35      	ldr	r2, [pc, #212]	; (800ca18 <KyushinJudge+0x464>)
 800c942:	0103      	lsls	r3, r0, #4
 800c944:	440b      	add	r3, r1
 800c946:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c94a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800c94e:	b2db      	uxtb	r3, r3
 800c950:	2b00      	cmp	r3, #0
 800c952:	d13c      	bne.n	800c9ce <KyushinJudge+0x41a>
 800c954:	4b2f      	ldr	r3, [pc, #188]	; (800ca14 <KyushinJudge+0x460>)
 800c956:	781b      	ldrb	r3, [r3, #0]
 800c958:	461a      	mov	r2, r3
 800c95a:	4b2e      	ldr	r3, [pc, #184]	; (800ca14 <KyushinJudge+0x460>)
 800c95c:	785b      	ldrb	r3, [r3, #1]
 800c95e:	3b01      	subs	r3, #1
 800c960:	492e      	ldr	r1, [pc, #184]	; (800ca1c <KyushinJudge+0x468>)
 800c962:	0112      	lsls	r2, r2, #4
 800c964:	4413      	add	r3, r2
 800c966:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800c96a:	4b2a      	ldr	r3, [pc, #168]	; (800ca14 <KyushinJudge+0x460>)
 800c96c:	781b      	ldrb	r3, [r3, #0]
 800c96e:	461c      	mov	r4, r3
 800c970:	4b28      	ldr	r3, [pc, #160]	; (800ca14 <KyushinJudge+0x460>)
 800c972:	785b      	ldrb	r3, [r3, #1]
 800c974:	4618      	mov	r0, r3
 800c976:	4929      	ldr	r1, [pc, #164]	; (800ca1c <KyushinJudge+0x468>)
 800c978:	0123      	lsls	r3, r4, #4
 800c97a:	4403      	add	r3, r0
 800c97c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c980:	429a      	cmp	r2, r3
 800c982:	d224      	bcs.n	800c9ce <KyushinJudge+0x41a>
 800c984:	4b23      	ldr	r3, [pc, #140]	; (800ca14 <KyushinJudge+0x460>)
 800c986:	785b      	ldrb	r3, [r3, #1]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d020      	beq.n	800c9ce <KyushinJudge+0x41a>
				  //??
				  Pos.Dir = right;
 800c98c:	4b21      	ldr	r3, [pc, #132]	; (800ca14 <KyushinJudge+0x460>)
 800c98e:	2201      	movs	r2, #1
 800c990:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800c992:	4b20      	ldr	r3, [pc, #128]	; (800ca14 <KyushinJudge+0x460>)
 800c994:	781a      	ldrb	r2, [r3, #0]
 800c996:	4b1f      	ldr	r3, [pc, #124]	; (800ca14 <KyushinJudge+0x460>)
 800c998:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y - 1;
 800c99a:	4b1e      	ldr	r3, [pc, #120]	; (800ca14 <KyushinJudge+0x460>)
 800c99c:	785b      	ldrb	r3, [r3, #1]
 800c99e:	3b01      	subs	r3, #1
 800c9a0:	b2da      	uxtb	r2, r3
 800c9a2:	4b1c      	ldr	r3, [pc, #112]	; (800ca14 <KyushinJudge+0x460>)
 800c9a4:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = south;
 800c9a6:	4b1b      	ldr	r3, [pc, #108]	; (800ca14 <KyushinJudge+0x460>)
 800c9a8:	2202      	movs	r2, #2
 800c9aa:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c9ac:	79fb      	ldrb	r3, [r7, #7]
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	f7fd ff52 	bl	800a858 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800c9b4:	4b17      	ldr	r3, [pc, #92]	; (800ca14 <KyushinJudge+0x460>)
 800c9b6:	7a5a      	ldrb	r2, [r3, #9]
 800c9b8:	4b16      	ldr	r3, [pc, #88]	; (800ca14 <KyushinJudge+0x460>)
 800c9ba:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c9bc:	4b15      	ldr	r3, [pc, #84]	; (800ca14 <KyushinJudge+0x460>)
 800c9be:	799a      	ldrb	r2, [r3, #6]
 800c9c0:	4b14      	ldr	r3, [pc, #80]	; (800ca14 <KyushinJudge+0x460>)
 800c9c2:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c9c4:	4b13      	ldr	r3, [pc, #76]	; (800ca14 <KyushinJudge+0x460>)
 800c9c6:	79da      	ldrb	r2, [r3, #7]
 800c9c8:	4b12      	ldr	r3, [pc, #72]	; (800ca14 <KyushinJudge+0x460>)
 800c9ca:	705a      	strb	r2, [r3, #1]
 800c9cc:	e020      	b.n	800ca10 <KyushinJudge+0x45c>
			  }
			  else {
				  //
				  Pos.Dir = back;
 800c9ce:	4b11      	ldr	r3, [pc, #68]	; (800ca14 <KyushinJudge+0x460>)
 800c9d0:	2202      	movs	r2, #2
 800c9d2:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X - 1;
 800c9d4:	4b0f      	ldr	r3, [pc, #60]	; (800ca14 <KyushinJudge+0x460>)
 800c9d6:	781b      	ldrb	r3, [r3, #0]
 800c9d8:	3b01      	subs	r3, #1
 800c9da:	b2da      	uxtb	r2, r3
 800c9dc:	4b0d      	ldr	r3, [pc, #52]	; (800ca14 <KyushinJudge+0x460>)
 800c9de:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800c9e0:	4b0c      	ldr	r3, [pc, #48]	; (800ca14 <KyushinJudge+0x460>)
 800c9e2:	785a      	ldrb	r2, [r3, #1]
 800c9e4:	4b0b      	ldr	r3, [pc, #44]	; (800ca14 <KyushinJudge+0x460>)
 800c9e6:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = west;
 800c9e8:	4b0a      	ldr	r3, [pc, #40]	; (800ca14 <KyushinJudge+0x460>)
 800c9ea:	2203      	movs	r2, #3
 800c9ec:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c9ee:	79fb      	ldrb	r3, [r7, #7]
 800c9f0:	4618      	mov	r0, r3
 800c9f2:	f7fd ff31 	bl	800a858 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800c9f6:	4b07      	ldr	r3, [pc, #28]	; (800ca14 <KyushinJudge+0x460>)
 800c9f8:	7a5a      	ldrb	r2, [r3, #9]
 800c9fa:	4b06      	ldr	r3, [pc, #24]	; (800ca14 <KyushinJudge+0x460>)
 800c9fc:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c9fe:	4b05      	ldr	r3, [pc, #20]	; (800ca14 <KyushinJudge+0x460>)
 800ca00:	799a      	ldrb	r2, [r3, #6]
 800ca02:	4b04      	ldr	r3, [pc, #16]	; (800ca14 <KyushinJudge+0x460>)
 800ca04:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800ca06:	4b03      	ldr	r3, [pc, #12]	; (800ca14 <KyushinJudge+0x460>)
 800ca08:	79da      	ldrb	r2, [r3, #7]
 800ca0a:	4b02      	ldr	r3, [pc, #8]	; (800ca14 <KyushinJudge+0x460>)
 800ca0c:	705a      	strb	r2, [r3, #1]
			  }
			  break;
 800ca0e:	e221      	b.n	800ce54 <KyushinJudge+0x8a0>
 800ca10:	e220      	b.n	800ce54 <KyushinJudge+0x8a0>
 800ca12:	bf00      	nop
 800ca14:	20000000 	.word	0x20000000
 800ca18:	20000994 	.word	0x20000994
 800ca1c:	20000564 	.word	0x20000564

		  case south:

			  if(Wall[Pos.X][Pos.Y].south == NOWALL &&walk_map[Pos.X][Pos.Y-1] < walk_map[Pos.X][Pos.Y] && Pos.Y > 0){
 800ca20:	4b84      	ldr	r3, [pc, #528]	; (800cc34 <KyushinJudge+0x680>)
 800ca22:	781b      	ldrb	r3, [r3, #0]
 800ca24:	4618      	mov	r0, r3
 800ca26:	4b83      	ldr	r3, [pc, #524]	; (800cc34 <KyushinJudge+0x680>)
 800ca28:	785b      	ldrb	r3, [r3, #1]
 800ca2a:	4619      	mov	r1, r3
 800ca2c:	4a82      	ldr	r2, [pc, #520]	; (800cc38 <KyushinJudge+0x684>)
 800ca2e:	0103      	lsls	r3, r0, #4
 800ca30:	440b      	add	r3, r1
 800ca32:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800ca36:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800ca3a:	b2db      	uxtb	r3, r3
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d13c      	bne.n	800caba <KyushinJudge+0x506>
 800ca40:	4b7c      	ldr	r3, [pc, #496]	; (800cc34 <KyushinJudge+0x680>)
 800ca42:	781b      	ldrb	r3, [r3, #0]
 800ca44:	461a      	mov	r2, r3
 800ca46:	4b7b      	ldr	r3, [pc, #492]	; (800cc34 <KyushinJudge+0x680>)
 800ca48:	785b      	ldrb	r3, [r3, #1]
 800ca4a:	3b01      	subs	r3, #1
 800ca4c:	497b      	ldr	r1, [pc, #492]	; (800cc3c <KyushinJudge+0x688>)
 800ca4e:	0112      	lsls	r2, r2, #4
 800ca50:	4413      	add	r3, r2
 800ca52:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800ca56:	4b77      	ldr	r3, [pc, #476]	; (800cc34 <KyushinJudge+0x680>)
 800ca58:	781b      	ldrb	r3, [r3, #0]
 800ca5a:	461c      	mov	r4, r3
 800ca5c:	4b75      	ldr	r3, [pc, #468]	; (800cc34 <KyushinJudge+0x680>)
 800ca5e:	785b      	ldrb	r3, [r3, #1]
 800ca60:	4618      	mov	r0, r3
 800ca62:	4976      	ldr	r1, [pc, #472]	; (800cc3c <KyushinJudge+0x688>)
 800ca64:	0123      	lsls	r3, r4, #4
 800ca66:	4403      	add	r3, r0
 800ca68:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ca6c:	429a      	cmp	r2, r3
 800ca6e:	d224      	bcs.n	800caba <KyushinJudge+0x506>
 800ca70:	4b70      	ldr	r3, [pc, #448]	; (800cc34 <KyushinJudge+0x680>)
 800ca72:	785b      	ldrb	r3, [r3, #1]
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d020      	beq.n	800caba <KyushinJudge+0x506>
				  //
				  Pos.Dir = front;
 800ca78:	4b6e      	ldr	r3, [pc, #440]	; (800cc34 <KyushinJudge+0x680>)
 800ca7a:	2200      	movs	r2, #0
 800ca7c:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800ca7e:	4b6d      	ldr	r3, [pc, #436]	; (800cc34 <KyushinJudge+0x680>)
 800ca80:	781a      	ldrb	r2, [r3, #0]
 800ca82:	4b6c      	ldr	r3, [pc, #432]	; (800cc34 <KyushinJudge+0x680>)
 800ca84:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y - 1;
 800ca86:	4b6b      	ldr	r3, [pc, #428]	; (800cc34 <KyushinJudge+0x680>)
 800ca88:	785b      	ldrb	r3, [r3, #1]
 800ca8a:	3b01      	subs	r3, #1
 800ca8c:	b2da      	uxtb	r2, r3
 800ca8e:	4b69      	ldr	r3, [pc, #420]	; (800cc34 <KyushinJudge+0x680>)
 800ca90:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = south;
 800ca92:	4b68      	ldr	r3, [pc, #416]	; (800cc34 <KyushinJudge+0x680>)
 800ca94:	2202      	movs	r2, #2
 800ca96:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800ca98:	79fb      	ldrb	r3, [r7, #7]
 800ca9a:	4618      	mov	r0, r3
 800ca9c:	f7fd fedc 	bl	800a858 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800caa0:	4b64      	ldr	r3, [pc, #400]	; (800cc34 <KyushinJudge+0x680>)
 800caa2:	7a5a      	ldrb	r2, [r3, #9]
 800caa4:	4b63      	ldr	r3, [pc, #396]	; (800cc34 <KyushinJudge+0x680>)
 800caa6:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800caa8:	4b62      	ldr	r3, [pc, #392]	; (800cc34 <KyushinJudge+0x680>)
 800caaa:	799a      	ldrb	r2, [r3, #6]
 800caac:	4b61      	ldr	r3, [pc, #388]	; (800cc34 <KyushinJudge+0x680>)
 800caae:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800cab0:	4b60      	ldr	r3, [pc, #384]	; (800cc34 <KyushinJudge+0x680>)
 800cab2:	79da      	ldrb	r2, [r3, #7]
 800cab4:	4b5f      	ldr	r3, [pc, #380]	; (800cc34 <KyushinJudge+0x680>)
 800cab6:	705a      	strb	r2, [r3, #1]
 800cab8:	e0ba      	b.n	800cc30 <KyushinJudge+0x67c>
			  }
			  else if(Wall[Pos.X][Pos.Y].east == NOWALL &&walk_map[Pos.X+1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X < NUMBER_OF_SQUARES-1){
 800caba:	4b5e      	ldr	r3, [pc, #376]	; (800cc34 <KyushinJudge+0x680>)
 800cabc:	781b      	ldrb	r3, [r3, #0]
 800cabe:	4618      	mov	r0, r3
 800cac0:	4b5c      	ldr	r3, [pc, #368]	; (800cc34 <KyushinJudge+0x680>)
 800cac2:	785b      	ldrb	r3, [r3, #1]
 800cac4:	4619      	mov	r1, r3
 800cac6:	4a5c      	ldr	r2, [pc, #368]	; (800cc38 <KyushinJudge+0x684>)
 800cac8:	0103      	lsls	r3, r0, #4
 800caca:	440b      	add	r3, r1
 800cacc:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cad0:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800cad4:	b2db      	uxtb	r3, r3
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d13c      	bne.n	800cb54 <KyushinJudge+0x5a0>
 800cada:	4b56      	ldr	r3, [pc, #344]	; (800cc34 <KyushinJudge+0x680>)
 800cadc:	781b      	ldrb	r3, [r3, #0]
 800cade:	3301      	adds	r3, #1
 800cae0:	4a54      	ldr	r2, [pc, #336]	; (800cc34 <KyushinJudge+0x680>)
 800cae2:	7852      	ldrb	r2, [r2, #1]
 800cae4:	4611      	mov	r1, r2
 800cae6:	4a55      	ldr	r2, [pc, #340]	; (800cc3c <KyushinJudge+0x688>)
 800cae8:	011b      	lsls	r3, r3, #4
 800caea:	440b      	add	r3, r1
 800caec:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800caf0:	4b50      	ldr	r3, [pc, #320]	; (800cc34 <KyushinJudge+0x680>)
 800caf2:	781b      	ldrb	r3, [r3, #0]
 800caf4:	461c      	mov	r4, r3
 800caf6:	4b4f      	ldr	r3, [pc, #316]	; (800cc34 <KyushinJudge+0x680>)
 800caf8:	785b      	ldrb	r3, [r3, #1]
 800cafa:	4618      	mov	r0, r3
 800cafc:	494f      	ldr	r1, [pc, #316]	; (800cc3c <KyushinJudge+0x688>)
 800cafe:	0123      	lsls	r3, r4, #4
 800cb00:	4403      	add	r3, r0
 800cb02:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cb06:	429a      	cmp	r2, r3
 800cb08:	d224      	bcs.n	800cb54 <KyushinJudge+0x5a0>
 800cb0a:	4b4a      	ldr	r3, [pc, #296]	; (800cc34 <KyushinJudge+0x680>)
 800cb0c:	781b      	ldrb	r3, [r3, #0]
 800cb0e:	2b0e      	cmp	r3, #14
 800cb10:	d820      	bhi.n	800cb54 <KyushinJudge+0x5a0>
				  //
    			  Pos.Dir = left;
 800cb12:	4b48      	ldr	r3, [pc, #288]	; (800cc34 <KyushinJudge+0x680>)
 800cb14:	2203      	movs	r2, #3
 800cb16:	709a      	strb	r2, [r3, #2]
    			  Pos.NextX = Pos.X + 1;
 800cb18:	4b46      	ldr	r3, [pc, #280]	; (800cc34 <KyushinJudge+0x680>)
 800cb1a:	781b      	ldrb	r3, [r3, #0]
 800cb1c:	3301      	adds	r3, #1
 800cb1e:	b2da      	uxtb	r2, r3
 800cb20:	4b44      	ldr	r3, [pc, #272]	; (800cc34 <KyushinJudge+0x680>)
 800cb22:	719a      	strb	r2, [r3, #6]
    			  Pos.NextY = Pos.Y;
 800cb24:	4b43      	ldr	r3, [pc, #268]	; (800cc34 <KyushinJudge+0x680>)
 800cb26:	785a      	ldrb	r2, [r3, #1]
 800cb28:	4b42      	ldr	r3, [pc, #264]	; (800cc34 <KyushinJudge+0x680>)
 800cb2a:	71da      	strb	r2, [r3, #7]
    			  Pos.NextCar = east;
 800cb2c:	4b41      	ldr	r3, [pc, #260]	; (800cc34 <KyushinJudge+0x680>)
 800cb2e:	2201      	movs	r2, #1
 800cb30:	725a      	strb	r2, [r3, #9]
    			  SelectAction(turn_mode);
 800cb32:	79fb      	ldrb	r3, [r7, #7]
 800cb34:	4618      	mov	r0, r3
 800cb36:	f7fd fe8f 	bl	800a858 <SelectAction>
    			  Pos.Car = Pos.NextCar;
 800cb3a:	4b3e      	ldr	r3, [pc, #248]	; (800cc34 <KyushinJudge+0x680>)
 800cb3c:	7a5a      	ldrb	r2, [r3, #9]
 800cb3e:	4b3d      	ldr	r3, [pc, #244]	; (800cc34 <KyushinJudge+0x680>)
 800cb40:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800cb42:	4b3c      	ldr	r3, [pc, #240]	; (800cc34 <KyushinJudge+0x680>)
 800cb44:	799a      	ldrb	r2, [r3, #6]
 800cb46:	4b3b      	ldr	r3, [pc, #236]	; (800cc34 <KyushinJudge+0x680>)
 800cb48:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800cb4a:	4b3a      	ldr	r3, [pc, #232]	; (800cc34 <KyushinJudge+0x680>)
 800cb4c:	79da      	ldrb	r2, [r3, #7]
 800cb4e:	4b39      	ldr	r3, [pc, #228]	; (800cc34 <KyushinJudge+0x680>)
 800cb50:	705a      	strb	r2, [r3, #1]
 800cb52:	e06d      	b.n	800cc30 <KyushinJudge+0x67c>
			  }
			  else if(Wall[Pos.X][Pos.Y].west == NOWALL &&walk_map[Pos.X-1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X > 0){
 800cb54:	4b37      	ldr	r3, [pc, #220]	; (800cc34 <KyushinJudge+0x680>)
 800cb56:	781b      	ldrb	r3, [r3, #0]
 800cb58:	4618      	mov	r0, r3
 800cb5a:	4b36      	ldr	r3, [pc, #216]	; (800cc34 <KyushinJudge+0x680>)
 800cb5c:	785b      	ldrb	r3, [r3, #1]
 800cb5e:	4619      	mov	r1, r3
 800cb60:	4a35      	ldr	r2, [pc, #212]	; (800cc38 <KyushinJudge+0x684>)
 800cb62:	0103      	lsls	r3, r0, #4
 800cb64:	440b      	add	r3, r1
 800cb66:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cb6a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800cb6e:	b2db      	uxtb	r3, r3
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d13c      	bne.n	800cbee <KyushinJudge+0x63a>
 800cb74:	4b2f      	ldr	r3, [pc, #188]	; (800cc34 <KyushinJudge+0x680>)
 800cb76:	781b      	ldrb	r3, [r3, #0]
 800cb78:	3b01      	subs	r3, #1
 800cb7a:	4a2e      	ldr	r2, [pc, #184]	; (800cc34 <KyushinJudge+0x680>)
 800cb7c:	7852      	ldrb	r2, [r2, #1]
 800cb7e:	4611      	mov	r1, r2
 800cb80:	4a2e      	ldr	r2, [pc, #184]	; (800cc3c <KyushinJudge+0x688>)
 800cb82:	011b      	lsls	r3, r3, #4
 800cb84:	440b      	add	r3, r1
 800cb86:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800cb8a:	4b2a      	ldr	r3, [pc, #168]	; (800cc34 <KyushinJudge+0x680>)
 800cb8c:	781b      	ldrb	r3, [r3, #0]
 800cb8e:	461c      	mov	r4, r3
 800cb90:	4b28      	ldr	r3, [pc, #160]	; (800cc34 <KyushinJudge+0x680>)
 800cb92:	785b      	ldrb	r3, [r3, #1]
 800cb94:	4618      	mov	r0, r3
 800cb96:	4929      	ldr	r1, [pc, #164]	; (800cc3c <KyushinJudge+0x688>)
 800cb98:	0123      	lsls	r3, r4, #4
 800cb9a:	4403      	add	r3, r0
 800cb9c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cba0:	429a      	cmp	r2, r3
 800cba2:	d224      	bcs.n	800cbee <KyushinJudge+0x63a>
 800cba4:	4b23      	ldr	r3, [pc, #140]	; (800cc34 <KyushinJudge+0x680>)
 800cba6:	781b      	ldrb	r3, [r3, #0]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d020      	beq.n	800cbee <KyushinJudge+0x63a>
				  //
				  Pos.Dir = right;
 800cbac:	4b21      	ldr	r3, [pc, #132]	; (800cc34 <KyushinJudge+0x680>)
 800cbae:	2201      	movs	r2, #1
 800cbb0:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X - 1;
 800cbb2:	4b20      	ldr	r3, [pc, #128]	; (800cc34 <KyushinJudge+0x680>)
 800cbb4:	781b      	ldrb	r3, [r3, #0]
 800cbb6:	3b01      	subs	r3, #1
 800cbb8:	b2da      	uxtb	r2, r3
 800cbba:	4b1e      	ldr	r3, [pc, #120]	; (800cc34 <KyushinJudge+0x680>)
 800cbbc:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800cbbe:	4b1d      	ldr	r3, [pc, #116]	; (800cc34 <KyushinJudge+0x680>)
 800cbc0:	785a      	ldrb	r2, [r3, #1]
 800cbc2:	4b1c      	ldr	r3, [pc, #112]	; (800cc34 <KyushinJudge+0x680>)
 800cbc4:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = west;
 800cbc6:	4b1b      	ldr	r3, [pc, #108]	; (800cc34 <KyushinJudge+0x680>)
 800cbc8:	2203      	movs	r2, #3
 800cbca:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800cbcc:	79fb      	ldrb	r3, [r7, #7]
 800cbce:	4618      	mov	r0, r3
 800cbd0:	f7fd fe42 	bl	800a858 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800cbd4:	4b17      	ldr	r3, [pc, #92]	; (800cc34 <KyushinJudge+0x680>)
 800cbd6:	7a5a      	ldrb	r2, [r3, #9]
 800cbd8:	4b16      	ldr	r3, [pc, #88]	; (800cc34 <KyushinJudge+0x680>)
 800cbda:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800cbdc:	4b15      	ldr	r3, [pc, #84]	; (800cc34 <KyushinJudge+0x680>)
 800cbde:	799a      	ldrb	r2, [r3, #6]
 800cbe0:	4b14      	ldr	r3, [pc, #80]	; (800cc34 <KyushinJudge+0x680>)
 800cbe2:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800cbe4:	4b13      	ldr	r3, [pc, #76]	; (800cc34 <KyushinJudge+0x680>)
 800cbe6:	79da      	ldrb	r2, [r3, #7]
 800cbe8:	4b12      	ldr	r3, [pc, #72]	; (800cc34 <KyushinJudge+0x680>)
 800cbea:	705a      	strb	r2, [r3, #1]
 800cbec:	e020      	b.n	800cc30 <KyushinJudge+0x67c>
			  }
			  else {
				  //
				  Pos.Dir = back;
 800cbee:	4b11      	ldr	r3, [pc, #68]	; (800cc34 <KyushinJudge+0x680>)
 800cbf0:	2202      	movs	r2, #2
 800cbf2:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800cbf4:	4b0f      	ldr	r3, [pc, #60]	; (800cc34 <KyushinJudge+0x680>)
 800cbf6:	781a      	ldrb	r2, [r3, #0]
 800cbf8:	4b0e      	ldr	r3, [pc, #56]	; (800cc34 <KyushinJudge+0x680>)
 800cbfa:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y+1;
 800cbfc:	4b0d      	ldr	r3, [pc, #52]	; (800cc34 <KyushinJudge+0x680>)
 800cbfe:	785b      	ldrb	r3, [r3, #1]
 800cc00:	3301      	adds	r3, #1
 800cc02:	b2da      	uxtb	r2, r3
 800cc04:	4b0b      	ldr	r3, [pc, #44]	; (800cc34 <KyushinJudge+0x680>)
 800cc06:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = north;
 800cc08:	4b0a      	ldr	r3, [pc, #40]	; (800cc34 <KyushinJudge+0x680>)
 800cc0a:	2200      	movs	r2, #0
 800cc0c:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800cc0e:	79fb      	ldrb	r3, [r7, #7]
 800cc10:	4618      	mov	r0, r3
 800cc12:	f7fd fe21 	bl	800a858 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800cc16:	4b07      	ldr	r3, [pc, #28]	; (800cc34 <KyushinJudge+0x680>)
 800cc18:	7a5a      	ldrb	r2, [r3, #9]
 800cc1a:	4b06      	ldr	r3, [pc, #24]	; (800cc34 <KyushinJudge+0x680>)
 800cc1c:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800cc1e:	4b05      	ldr	r3, [pc, #20]	; (800cc34 <KyushinJudge+0x680>)
 800cc20:	799a      	ldrb	r2, [r3, #6]
 800cc22:	4b04      	ldr	r3, [pc, #16]	; (800cc34 <KyushinJudge+0x680>)
 800cc24:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800cc26:	4b03      	ldr	r3, [pc, #12]	; (800cc34 <KyushinJudge+0x680>)
 800cc28:	79da      	ldrb	r2, [r3, #7]
 800cc2a:	4b02      	ldr	r3, [pc, #8]	; (800cc34 <KyushinJudge+0x680>)
 800cc2c:	705a      	strb	r2, [r3, #1]
			  }
			  break;
 800cc2e:	e111      	b.n	800ce54 <KyushinJudge+0x8a0>
 800cc30:	e110      	b.n	800ce54 <KyushinJudge+0x8a0>
 800cc32:	bf00      	nop
 800cc34:	20000000 	.word	0x20000000
 800cc38:	20000994 	.word	0x20000994
 800cc3c:	20000564 	.word	0x20000564

		  case west:

			  if(Wall[Pos.X][Pos.Y].west == NOWALL &&walk_map[Pos.X-1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X > 0){
 800cc40:	4b86      	ldr	r3, [pc, #536]	; (800ce5c <KyushinJudge+0x8a8>)
 800cc42:	781b      	ldrb	r3, [r3, #0]
 800cc44:	4618      	mov	r0, r3
 800cc46:	4b85      	ldr	r3, [pc, #532]	; (800ce5c <KyushinJudge+0x8a8>)
 800cc48:	785b      	ldrb	r3, [r3, #1]
 800cc4a:	4619      	mov	r1, r3
 800cc4c:	4a84      	ldr	r2, [pc, #528]	; (800ce60 <KyushinJudge+0x8ac>)
 800cc4e:	0103      	lsls	r3, r0, #4
 800cc50:	440b      	add	r3, r1
 800cc52:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cc56:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800cc5a:	b2db      	uxtb	r3, r3
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d13c      	bne.n	800ccda <KyushinJudge+0x726>
 800cc60:	4b7e      	ldr	r3, [pc, #504]	; (800ce5c <KyushinJudge+0x8a8>)
 800cc62:	781b      	ldrb	r3, [r3, #0]
 800cc64:	3b01      	subs	r3, #1
 800cc66:	4a7d      	ldr	r2, [pc, #500]	; (800ce5c <KyushinJudge+0x8a8>)
 800cc68:	7852      	ldrb	r2, [r2, #1]
 800cc6a:	4611      	mov	r1, r2
 800cc6c:	4a7d      	ldr	r2, [pc, #500]	; (800ce64 <KyushinJudge+0x8b0>)
 800cc6e:	011b      	lsls	r3, r3, #4
 800cc70:	440b      	add	r3, r1
 800cc72:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800cc76:	4b79      	ldr	r3, [pc, #484]	; (800ce5c <KyushinJudge+0x8a8>)
 800cc78:	781b      	ldrb	r3, [r3, #0]
 800cc7a:	461c      	mov	r4, r3
 800cc7c:	4b77      	ldr	r3, [pc, #476]	; (800ce5c <KyushinJudge+0x8a8>)
 800cc7e:	785b      	ldrb	r3, [r3, #1]
 800cc80:	4618      	mov	r0, r3
 800cc82:	4978      	ldr	r1, [pc, #480]	; (800ce64 <KyushinJudge+0x8b0>)
 800cc84:	0123      	lsls	r3, r4, #4
 800cc86:	4403      	add	r3, r0
 800cc88:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cc8c:	429a      	cmp	r2, r3
 800cc8e:	d224      	bcs.n	800ccda <KyushinJudge+0x726>
 800cc90:	4b72      	ldr	r3, [pc, #456]	; (800ce5c <KyushinJudge+0x8a8>)
 800cc92:	781b      	ldrb	r3, [r3, #0]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d020      	beq.n	800ccda <KyushinJudge+0x726>
				  //
				  Pos.Dir = front;
 800cc98:	4b70      	ldr	r3, [pc, #448]	; (800ce5c <KyushinJudge+0x8a8>)
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X - 1;
 800cc9e:	4b6f      	ldr	r3, [pc, #444]	; (800ce5c <KyushinJudge+0x8a8>)
 800cca0:	781b      	ldrb	r3, [r3, #0]
 800cca2:	3b01      	subs	r3, #1
 800cca4:	b2da      	uxtb	r2, r3
 800cca6:	4b6d      	ldr	r3, [pc, #436]	; (800ce5c <KyushinJudge+0x8a8>)
 800cca8:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800ccaa:	4b6c      	ldr	r3, [pc, #432]	; (800ce5c <KyushinJudge+0x8a8>)
 800ccac:	785a      	ldrb	r2, [r3, #1]
 800ccae:	4b6b      	ldr	r3, [pc, #428]	; (800ce5c <KyushinJudge+0x8a8>)
 800ccb0:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = west;
 800ccb2:	4b6a      	ldr	r3, [pc, #424]	; (800ce5c <KyushinJudge+0x8a8>)
 800ccb4:	2203      	movs	r2, #3
 800ccb6:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800ccb8:	79fb      	ldrb	r3, [r7, #7]
 800ccba:	4618      	mov	r0, r3
 800ccbc:	f7fd fdcc 	bl	800a858 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800ccc0:	4b66      	ldr	r3, [pc, #408]	; (800ce5c <KyushinJudge+0x8a8>)
 800ccc2:	7a5a      	ldrb	r2, [r3, #9]
 800ccc4:	4b65      	ldr	r3, [pc, #404]	; (800ce5c <KyushinJudge+0x8a8>)
 800ccc6:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800ccc8:	4b64      	ldr	r3, [pc, #400]	; (800ce5c <KyushinJudge+0x8a8>)
 800ccca:	799a      	ldrb	r2, [r3, #6]
 800cccc:	4b63      	ldr	r3, [pc, #396]	; (800ce5c <KyushinJudge+0x8a8>)
 800ccce:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800ccd0:	4b62      	ldr	r3, [pc, #392]	; (800ce5c <KyushinJudge+0x8a8>)
 800ccd2:	79da      	ldrb	r2, [r3, #7]
 800ccd4:	4b61      	ldr	r3, [pc, #388]	; (800ce5c <KyushinJudge+0x8a8>)
 800ccd6:	705a      	strb	r2, [r3, #1]
 800ccd8:	e0ba      	b.n	800ce50 <KyushinJudge+0x89c>
			  }
			  else if(Wall[Pos.X][Pos.Y].south == NOWALL &&walk_map[Pos.X][Pos.Y-1] < walk_map[Pos.X][Pos.Y] && Pos.Y > 0){
 800ccda:	4b60      	ldr	r3, [pc, #384]	; (800ce5c <KyushinJudge+0x8a8>)
 800ccdc:	781b      	ldrb	r3, [r3, #0]
 800ccde:	4618      	mov	r0, r3
 800cce0:	4b5e      	ldr	r3, [pc, #376]	; (800ce5c <KyushinJudge+0x8a8>)
 800cce2:	785b      	ldrb	r3, [r3, #1]
 800cce4:	4619      	mov	r1, r3
 800cce6:	4a5e      	ldr	r2, [pc, #376]	; (800ce60 <KyushinJudge+0x8ac>)
 800cce8:	0103      	lsls	r3, r0, #4
 800ccea:	440b      	add	r3, r1
 800ccec:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800ccf0:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800ccf4:	b2db      	uxtb	r3, r3
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d13c      	bne.n	800cd74 <KyushinJudge+0x7c0>
 800ccfa:	4b58      	ldr	r3, [pc, #352]	; (800ce5c <KyushinJudge+0x8a8>)
 800ccfc:	781b      	ldrb	r3, [r3, #0]
 800ccfe:	461a      	mov	r2, r3
 800cd00:	4b56      	ldr	r3, [pc, #344]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd02:	785b      	ldrb	r3, [r3, #1]
 800cd04:	3b01      	subs	r3, #1
 800cd06:	4957      	ldr	r1, [pc, #348]	; (800ce64 <KyushinJudge+0x8b0>)
 800cd08:	0112      	lsls	r2, r2, #4
 800cd0a:	4413      	add	r3, r2
 800cd0c:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800cd10:	4b52      	ldr	r3, [pc, #328]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd12:	781b      	ldrb	r3, [r3, #0]
 800cd14:	461c      	mov	r4, r3
 800cd16:	4b51      	ldr	r3, [pc, #324]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd18:	785b      	ldrb	r3, [r3, #1]
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	4951      	ldr	r1, [pc, #324]	; (800ce64 <KyushinJudge+0x8b0>)
 800cd1e:	0123      	lsls	r3, r4, #4
 800cd20:	4403      	add	r3, r0
 800cd22:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cd26:	429a      	cmp	r2, r3
 800cd28:	d224      	bcs.n	800cd74 <KyushinJudge+0x7c0>
 800cd2a:	4b4c      	ldr	r3, [pc, #304]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd2c:	785b      	ldrb	r3, [r3, #1]
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d020      	beq.n	800cd74 <KyushinJudge+0x7c0>
				  //??
    			  Pos.Dir = left;
 800cd32:	4b4a      	ldr	r3, [pc, #296]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd34:	2203      	movs	r2, #3
 800cd36:	709a      	strb	r2, [r3, #2]
    			  Pos.NextX = Pos.X;
 800cd38:	4b48      	ldr	r3, [pc, #288]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd3a:	781a      	ldrb	r2, [r3, #0]
 800cd3c:	4b47      	ldr	r3, [pc, #284]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd3e:	719a      	strb	r2, [r3, #6]
    			  Pos.NextY = Pos.Y - 1;
 800cd40:	4b46      	ldr	r3, [pc, #280]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd42:	785b      	ldrb	r3, [r3, #1]
 800cd44:	3b01      	subs	r3, #1
 800cd46:	b2da      	uxtb	r2, r3
 800cd48:	4b44      	ldr	r3, [pc, #272]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd4a:	71da      	strb	r2, [r3, #7]
    			  Pos.NextCar = south;
 800cd4c:	4b43      	ldr	r3, [pc, #268]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd4e:	2202      	movs	r2, #2
 800cd50:	725a      	strb	r2, [r3, #9]
    			  SelectAction(turn_mode);
 800cd52:	79fb      	ldrb	r3, [r7, #7]
 800cd54:	4618      	mov	r0, r3
 800cd56:	f7fd fd7f 	bl	800a858 <SelectAction>
    			  Pos.Car = Pos.NextCar;
 800cd5a:	4b40      	ldr	r3, [pc, #256]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd5c:	7a5a      	ldrb	r2, [r3, #9]
 800cd5e:	4b3f      	ldr	r3, [pc, #252]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd60:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800cd62:	4b3e      	ldr	r3, [pc, #248]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd64:	799a      	ldrb	r2, [r3, #6]
 800cd66:	4b3d      	ldr	r3, [pc, #244]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd68:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800cd6a:	4b3c      	ldr	r3, [pc, #240]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd6c:	79da      	ldrb	r2, [r3, #7]
 800cd6e:	4b3b      	ldr	r3, [pc, #236]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd70:	705a      	strb	r2, [r3, #1]
 800cd72:	e06d      	b.n	800ce50 <KyushinJudge+0x89c>
			  }
			  else if(Wall[Pos.X][Pos.Y].north == NOWALL &&walk_map[Pos.X][Pos.Y+1] < walk_map[Pos.X][Pos.Y] && Pos.Y < NUMBER_OF_SQUARES-1){
 800cd74:	4b39      	ldr	r3, [pc, #228]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd76:	781b      	ldrb	r3, [r3, #0]
 800cd78:	4618      	mov	r0, r3
 800cd7a:	4b38      	ldr	r3, [pc, #224]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd7c:	785b      	ldrb	r3, [r3, #1]
 800cd7e:	4619      	mov	r1, r3
 800cd80:	4a37      	ldr	r2, [pc, #220]	; (800ce60 <KyushinJudge+0x8ac>)
 800cd82:	0103      	lsls	r3, r0, #4
 800cd84:	440b      	add	r3, r1
 800cd86:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cd8a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800cd8e:	b2db      	uxtb	r3, r3
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d13c      	bne.n	800ce0e <KyushinJudge+0x85a>
 800cd94:	4b31      	ldr	r3, [pc, #196]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd96:	781b      	ldrb	r3, [r3, #0]
 800cd98:	461a      	mov	r2, r3
 800cd9a:	4b30      	ldr	r3, [pc, #192]	; (800ce5c <KyushinJudge+0x8a8>)
 800cd9c:	785b      	ldrb	r3, [r3, #1]
 800cd9e:	3301      	adds	r3, #1
 800cda0:	4930      	ldr	r1, [pc, #192]	; (800ce64 <KyushinJudge+0x8b0>)
 800cda2:	0112      	lsls	r2, r2, #4
 800cda4:	4413      	add	r3, r2
 800cda6:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800cdaa:	4b2c      	ldr	r3, [pc, #176]	; (800ce5c <KyushinJudge+0x8a8>)
 800cdac:	781b      	ldrb	r3, [r3, #0]
 800cdae:	461c      	mov	r4, r3
 800cdb0:	4b2a      	ldr	r3, [pc, #168]	; (800ce5c <KyushinJudge+0x8a8>)
 800cdb2:	785b      	ldrb	r3, [r3, #1]
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	492b      	ldr	r1, [pc, #172]	; (800ce64 <KyushinJudge+0x8b0>)
 800cdb8:	0123      	lsls	r3, r4, #4
 800cdba:	4403      	add	r3, r0
 800cdbc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cdc0:	429a      	cmp	r2, r3
 800cdc2:	d224      	bcs.n	800ce0e <KyushinJudge+0x85a>
 800cdc4:	4b25      	ldr	r3, [pc, #148]	; (800ce5c <KyushinJudge+0x8a8>)
 800cdc6:	785b      	ldrb	r3, [r3, #1]
 800cdc8:	2b0e      	cmp	r3, #14
 800cdca:	d820      	bhi.n	800ce0e <KyushinJudge+0x85a>
				  //??
				  Pos.Dir = right;
 800cdcc:	4b23      	ldr	r3, [pc, #140]	; (800ce5c <KyushinJudge+0x8a8>)
 800cdce:	2201      	movs	r2, #1
 800cdd0:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800cdd2:	4b22      	ldr	r3, [pc, #136]	; (800ce5c <KyushinJudge+0x8a8>)
 800cdd4:	781a      	ldrb	r2, [r3, #0]
 800cdd6:	4b21      	ldr	r3, [pc, #132]	; (800ce5c <KyushinJudge+0x8a8>)
 800cdd8:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y+1;
 800cdda:	4b20      	ldr	r3, [pc, #128]	; (800ce5c <KyushinJudge+0x8a8>)
 800cddc:	785b      	ldrb	r3, [r3, #1]
 800cdde:	3301      	adds	r3, #1
 800cde0:	b2da      	uxtb	r2, r3
 800cde2:	4b1e      	ldr	r3, [pc, #120]	; (800ce5c <KyushinJudge+0x8a8>)
 800cde4:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = north;
 800cde6:	4b1d      	ldr	r3, [pc, #116]	; (800ce5c <KyushinJudge+0x8a8>)
 800cde8:	2200      	movs	r2, #0
 800cdea:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800cdec:	79fb      	ldrb	r3, [r7, #7]
 800cdee:	4618      	mov	r0, r3
 800cdf0:	f7fd fd32 	bl	800a858 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800cdf4:	4b19      	ldr	r3, [pc, #100]	; (800ce5c <KyushinJudge+0x8a8>)
 800cdf6:	7a5a      	ldrb	r2, [r3, #9]
 800cdf8:	4b18      	ldr	r3, [pc, #96]	; (800ce5c <KyushinJudge+0x8a8>)
 800cdfa:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800cdfc:	4b17      	ldr	r3, [pc, #92]	; (800ce5c <KyushinJudge+0x8a8>)
 800cdfe:	799a      	ldrb	r2, [r3, #6]
 800ce00:	4b16      	ldr	r3, [pc, #88]	; (800ce5c <KyushinJudge+0x8a8>)
 800ce02:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800ce04:	4b15      	ldr	r3, [pc, #84]	; (800ce5c <KyushinJudge+0x8a8>)
 800ce06:	79da      	ldrb	r2, [r3, #7]
 800ce08:	4b14      	ldr	r3, [pc, #80]	; (800ce5c <KyushinJudge+0x8a8>)
 800ce0a:	705a      	strb	r2, [r3, #1]
 800ce0c:	e020      	b.n	800ce50 <KyushinJudge+0x89c>
			  }
			  else {
				  //
				  Pos.Dir = back;
 800ce0e:	4b13      	ldr	r3, [pc, #76]	; (800ce5c <KyushinJudge+0x8a8>)
 800ce10:	2202      	movs	r2, #2
 800ce12:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X + 1;
 800ce14:	4b11      	ldr	r3, [pc, #68]	; (800ce5c <KyushinJudge+0x8a8>)
 800ce16:	781b      	ldrb	r3, [r3, #0]
 800ce18:	3301      	adds	r3, #1
 800ce1a:	b2da      	uxtb	r2, r3
 800ce1c:	4b0f      	ldr	r3, [pc, #60]	; (800ce5c <KyushinJudge+0x8a8>)
 800ce1e:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800ce20:	4b0e      	ldr	r3, [pc, #56]	; (800ce5c <KyushinJudge+0x8a8>)
 800ce22:	785a      	ldrb	r2, [r3, #1]
 800ce24:	4b0d      	ldr	r3, [pc, #52]	; (800ce5c <KyushinJudge+0x8a8>)
 800ce26:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = east;
 800ce28:	4b0c      	ldr	r3, [pc, #48]	; (800ce5c <KyushinJudge+0x8a8>)
 800ce2a:	2201      	movs	r2, #1
 800ce2c:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800ce2e:	79fb      	ldrb	r3, [r7, #7]
 800ce30:	4618      	mov	r0, r3
 800ce32:	f7fd fd11 	bl	800a858 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800ce36:	4b09      	ldr	r3, [pc, #36]	; (800ce5c <KyushinJudge+0x8a8>)
 800ce38:	7a5a      	ldrb	r2, [r3, #9]
 800ce3a:	4b08      	ldr	r3, [pc, #32]	; (800ce5c <KyushinJudge+0x8a8>)
 800ce3c:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800ce3e:	4b07      	ldr	r3, [pc, #28]	; (800ce5c <KyushinJudge+0x8a8>)
 800ce40:	799a      	ldrb	r2, [r3, #6]
 800ce42:	4b06      	ldr	r3, [pc, #24]	; (800ce5c <KyushinJudge+0x8a8>)
 800ce44:	701a      	strb	r2, [r3, #0]
		       	  Pos.Y = Pos.NextY;
 800ce46:	4b05      	ldr	r3, [pc, #20]	; (800ce5c <KyushinJudge+0x8a8>)
 800ce48:	79da      	ldrb	r2, [r3, #7]
 800ce4a:	4b04      	ldr	r3, [pc, #16]	; (800ce5c <KyushinJudge+0x8a8>)
 800ce4c:	705a      	strb	r2, [r3, #1]
			  }
			  break;
 800ce4e:	e001      	b.n	800ce54 <KyushinJudge+0x8a0>
 800ce50:	e000      	b.n	800ce54 <KyushinJudge+0x8a0>

		  default:
			  break;
 800ce52:	bf00      	nop
		  //swtich end
	}

}
 800ce54:	bf00      	nop
 800ce56:	370c      	adds	r7, #12
 800ce58:	46bd      	mov	sp, r7
 800ce5a:	bd90      	pop	{r4, r7, pc}
 800ce5c:	20000000 	.word	0x20000000
 800ce60:	20000994 	.word	0x20000994
 800ce64:	20000564 	.word	0x20000564

0800ce68 <is_unknown>:
    	  default:
    		  break;
    	  }//swtich end
}
_Bool is_unknown(int x, int y)	// :true:false
{
 800ce68:	b480      	push	{r7}
 800ce6a:	b083      	sub	sp, #12
 800ce6c:	af00      	add	r7, sp, #0
 800ce6e:	6078      	str	r0, [r7, #4]
 800ce70:	6039      	str	r1, [r7, #0]
	//x,y

	if((Wall[x][y].north == UNKNOWN) || (Wall[x][y].east == UNKNOWN) || (Wall[x][y].south == UNKNOWN) || (Wall[x][y].west == UNKNOWN))
 800ce72:	491c      	ldr	r1, [pc, #112]	; (800cee4 <is_unknown+0x7c>)
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	011a      	lsls	r2, r3, #4
 800ce78:	683b      	ldr	r3, [r7, #0]
 800ce7a:	4413      	add	r3, r2
 800ce7c:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800ce80:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800ce84:	b2db      	uxtb	r3, r3
 800ce86:	2b02      	cmp	r3, #2
 800ce88:	d023      	beq.n	800ced2 <is_unknown+0x6a>
 800ce8a:	4916      	ldr	r1, [pc, #88]	; (800cee4 <is_unknown+0x7c>)
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	011a      	lsls	r2, r3, #4
 800ce90:	683b      	ldr	r3, [r7, #0]
 800ce92:	4413      	add	r3, r2
 800ce94:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800ce98:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800ce9c:	b2db      	uxtb	r3, r3
 800ce9e:	2b02      	cmp	r3, #2
 800cea0:	d017      	beq.n	800ced2 <is_unknown+0x6a>
 800cea2:	4910      	ldr	r1, [pc, #64]	; (800cee4 <is_unknown+0x7c>)
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	011a      	lsls	r2, r3, #4
 800cea8:	683b      	ldr	r3, [r7, #0]
 800ceaa:	4413      	add	r3, r2
 800ceac:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800ceb0:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800ceb4:	b2db      	uxtb	r3, r3
 800ceb6:	2b02      	cmp	r3, #2
 800ceb8:	d00b      	beq.n	800ced2 <is_unknown+0x6a>
 800ceba:	490a      	ldr	r1, [pc, #40]	; (800cee4 <is_unknown+0x7c>)
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	011a      	lsls	r2, r3, #4
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	4413      	add	r3, r2
 800cec4:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800cec8:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800cecc:	b2db      	uxtb	r3, r3
 800cece:	2b02      	cmp	r3, #2
 800ced0:	d101      	bne.n	800ced6 <is_unknown+0x6e>
	{			//
		return true;	//
 800ced2:	2301      	movs	r3, #1
 800ced4:	e000      	b.n	800ced8 <is_unknown+0x70>
	}
	else
	{
		return false;	//
 800ced6:	2300      	movs	r3, #0
	}
}
 800ced8:	4618      	mov	r0, r3
 800ceda:	370c      	adds	r7, #12
 800cedc:	46bd      	mov	sp, r7
 800cede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee2:	4770      	bx	lr
 800cee4:	20000994 	.word	0x20000994

0800cee8 <get_priority>:
int get_priority(int x, int y, cardinal car)	//
{
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b086      	sub	sp, #24
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	60f8      	str	r0, [r7, #12]
 800cef0:	60b9      	str	r1, [r7, #8]
 800cef2:	4613      	mov	r3, r2
 800cef4:	71fb      	strb	r3, [r7, #7]
	//
	//(2)(1)(0)

	int priority;	//

	priority = 0;
 800cef6:	2300      	movs	r3, #0
 800cef8:	617b      	str	r3, [r7, #20]

	if(Pos.Car == car)				//
 800cefa:	4b15      	ldr	r3, [pc, #84]	; (800cf50 <get_priority+0x68>)
 800cefc:	78db      	ldrb	r3, [r3, #3]
 800cefe:	79fa      	ldrb	r2, [r7, #7]
 800cf00:	429a      	cmp	r2, r3
 800cf02:	d102      	bne.n	800cf0a <get_priority+0x22>
	{
		priority = 2;
 800cf04:	2302      	movs	r3, #2
 800cf06:	617b      	str	r3, [r7, #20]
 800cf08:	e012      	b.n	800cf30 <get_priority+0x48>
	}
	else if( ((4+Pos.Car-car)%4) == 2)		//
 800cf0a:	4b11      	ldr	r3, [pc, #68]	; (800cf50 <get_priority+0x68>)
 800cf0c:	78db      	ldrb	r3, [r3, #3]
 800cf0e:	1d1a      	adds	r2, r3, #4
 800cf10:	79fb      	ldrb	r3, [r7, #7]
 800cf12:	1ad3      	subs	r3, r2, r3
 800cf14:	425a      	negs	r2, r3
 800cf16:	f003 0303 	and.w	r3, r3, #3
 800cf1a:	f002 0203 	and.w	r2, r2, #3
 800cf1e:	bf58      	it	pl
 800cf20:	4253      	negpl	r3, r2
 800cf22:	2b02      	cmp	r3, #2
 800cf24:	d102      	bne.n	800cf2c <get_priority+0x44>
	{
		priority = 0;
 800cf26:	2300      	movs	r3, #0
 800cf28:	617b      	str	r3, [r7, #20]
 800cf2a:	e001      	b.n	800cf30 <get_priority+0x48>
	}
	else						//()
	{
		priority = 1;
 800cf2c:	2301      	movs	r3, #1
 800cf2e:	617b      	str	r3, [r7, #20]
	}


	if(is_unknown(x,y) == true)
 800cf30:	68b9      	ldr	r1, [r7, #8]
 800cf32:	68f8      	ldr	r0, [r7, #12]
 800cf34:	f7ff ff98 	bl	800ce68 <is_unknown>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d002      	beq.n	800cf44 <get_priority+0x5c>
	{
		priority += 4;				//
 800cf3e:	697b      	ldr	r3, [r7, #20]
 800cf40:	3304      	adds	r3, #4
 800cf42:	617b      	str	r3, [r7, #20]
	}

	return priority;				//
 800cf44:	697b      	ldr	r3, [r7, #20]

}
 800cf46:	4618      	mov	r0, r3
 800cf48:	3718      	adds	r7, #24
 800cf4a:	46bd      	mov	sp, r7
 800cf4c:	bd80      	pop	{r7, pc}
 800cf4e:	bf00      	nop
 800cf50:	20000000 	.word	0x20000000

0800cf54 <get_nextdir>:
int get_nextdir(int x, int y, int mask)
{
 800cf54:	b580      	push	{r7, lr}
 800cf56:	b088      	sub	sp, #32
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	60f8      	str	r0, [r7, #12]
 800cf5c:	60b9      	str	r1, [r7, #8]
 800cf5e:	607a      	str	r2, [r7, #4]
	//x,y
	//maskdir
	int little,priority,tmp_priority;		//


	make_map(x,y,mask);				//Map
 800cf60:	687a      	ldr	r2, [r7, #4]
 800cf62:	68b9      	ldr	r1, [r7, #8]
 800cf64:	68f8      	ldr	r0, [r7, #12]
 800cf66:	f7fe fb4b 	bl	800b600 <make_map>
	little = 255;					//255(mapunsigned char)
 800cf6a:	23ff      	movs	r3, #255	; 0xff
 800cf6c:	61fb      	str	r3, [r7, #28]

	priority = 0;					//0
 800cf6e:	2300      	movs	r3, #0
 800cf70:	61bb      	str	r3, [r7, #24]

		//maskstatic_parameter.h
	if( (Wall[Pos.X][Pos.Y].north & mask) == NOWALL)			//
 800cf72:	4ba1      	ldr	r3, [pc, #644]	; (800d1f8 <get_nextdir+0x2a4>)
 800cf74:	781b      	ldrb	r3, [r3, #0]
 800cf76:	4618      	mov	r0, r3
 800cf78:	4b9f      	ldr	r3, [pc, #636]	; (800d1f8 <get_nextdir+0x2a4>)
 800cf7a:	785b      	ldrb	r3, [r3, #1]
 800cf7c:	4619      	mov	r1, r3
 800cf7e:	4a9f      	ldr	r2, [pc, #636]	; (800d1fc <get_nextdir+0x2a8>)
 800cf80:	0103      	lsls	r3, r0, #4
 800cf82:	440b      	add	r3, r1
 800cf84:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cf88:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800cf8c:	b2db      	uxtb	r3, r3
 800cf8e:	461a      	mov	r2, r3
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	4013      	ands	r3, r2
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d143      	bne.n	800d020 <get_nextdir+0xcc>
	{
		tmp_priority = get_priority(Pos.X, Pos.Y + 1, north);	//
 800cf98:	4b97      	ldr	r3, [pc, #604]	; (800d1f8 <get_nextdir+0x2a4>)
 800cf9a:	781b      	ldrb	r3, [r3, #0]
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	4b96      	ldr	r3, [pc, #600]	; (800d1f8 <get_nextdir+0x2a4>)
 800cfa0:	785b      	ldrb	r3, [r3, #1]
 800cfa2:	3301      	adds	r3, #1
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	4619      	mov	r1, r3
 800cfa8:	f7ff ff9e 	bl	800cee8 <get_priority>
 800cfac:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X][Pos.Y+1] < little)				//
 800cfae:	4b92      	ldr	r3, [pc, #584]	; (800d1f8 <get_nextdir+0x2a4>)
 800cfb0:	781b      	ldrb	r3, [r3, #0]
 800cfb2:	461a      	mov	r2, r3
 800cfb4:	4b90      	ldr	r3, [pc, #576]	; (800d1f8 <get_nextdir+0x2a4>)
 800cfb6:	785b      	ldrb	r3, [r3, #1]
 800cfb8:	3301      	adds	r3, #1
 800cfba:	4991      	ldr	r1, [pc, #580]	; (800d200 <get_nextdir+0x2ac>)
 800cfbc:	0112      	lsls	r2, r2, #4
 800cfbe:	4413      	add	r3, r2
 800cfc0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cfc4:	461a      	mov	r2, r3
 800cfc6:	69fb      	ldr	r3, [r7, #28]
 800cfc8:	4293      	cmp	r3, r2
 800cfca:	dd11      	ble.n	800cff0 <get_nextdir+0x9c>
		{
			little = walk_map[Pos.X][Pos.Y+1];			//
 800cfcc:	4b8a      	ldr	r3, [pc, #552]	; (800d1f8 <get_nextdir+0x2a4>)
 800cfce:	781b      	ldrb	r3, [r3, #0]
 800cfd0:	461a      	mov	r2, r3
 800cfd2:	4b89      	ldr	r3, [pc, #548]	; (800d1f8 <get_nextdir+0x2a4>)
 800cfd4:	785b      	ldrb	r3, [r3, #1]
 800cfd6:	3301      	adds	r3, #1
 800cfd8:	4989      	ldr	r1, [pc, #548]	; (800d200 <get_nextdir+0x2ac>)
 800cfda:	0112      	lsls	r2, r2, #4
 800cfdc:	4413      	add	r3, r2
 800cfde:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cfe2:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = north;						//
 800cfe4:	4b84      	ldr	r3, [pc, #528]	; (800d1f8 <get_nextdir+0x2a4>)
 800cfe6:	2200      	movs	r2, #0
 800cfe8:	725a      	strb	r2, [r3, #9]
			priority = tmp_priority;				//
 800cfea:	697b      	ldr	r3, [r7, #20]
 800cfec:	61bb      	str	r3, [r7, #24]
 800cfee:	e017      	b.n	800d020 <get_nextdir+0xcc>
		}
		else if(walk_map[Pos.X][Pos.Y+1] == little)			//
 800cff0:	4b81      	ldr	r3, [pc, #516]	; (800d1f8 <get_nextdir+0x2a4>)
 800cff2:	781b      	ldrb	r3, [r3, #0]
 800cff4:	461a      	mov	r2, r3
 800cff6:	4b80      	ldr	r3, [pc, #512]	; (800d1f8 <get_nextdir+0x2a4>)
 800cff8:	785b      	ldrb	r3, [r3, #1]
 800cffa:	3301      	adds	r3, #1
 800cffc:	4980      	ldr	r1, [pc, #512]	; (800d200 <get_nextdir+0x2ac>)
 800cffe:	0112      	lsls	r2, r2, #4
 800d000:	4413      	add	r3, r2
 800d002:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d006:	461a      	mov	r2, r3
 800d008:	69fb      	ldr	r3, [r7, #28]
 800d00a:	4293      	cmp	r3, r2
 800d00c:	d108      	bne.n	800d020 <get_nextdir+0xcc>
		{
			if(priority < tmp_priority )				//
 800d00e:	69ba      	ldr	r2, [r7, #24]
 800d010:	697b      	ldr	r3, [r7, #20]
 800d012:	429a      	cmp	r2, r3
 800d014:	da04      	bge.n	800d020 <get_nextdir+0xcc>
			{
				Pos.NextCar = north;					//
 800d016:	4b78      	ldr	r3, [pc, #480]	; (800d1f8 <get_nextdir+0x2a4>)
 800d018:	2200      	movs	r2, #0
 800d01a:	725a      	strb	r2, [r3, #9]
				priority = tmp_priority;			//
 800d01c:	697b      	ldr	r3, [r7, #20]
 800d01e:	61bb      	str	r3, [r7, #24]
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].east & mask) == NOWALL)			//
 800d020:	4b75      	ldr	r3, [pc, #468]	; (800d1f8 <get_nextdir+0x2a4>)
 800d022:	781b      	ldrb	r3, [r3, #0]
 800d024:	4618      	mov	r0, r3
 800d026:	4b74      	ldr	r3, [pc, #464]	; (800d1f8 <get_nextdir+0x2a4>)
 800d028:	785b      	ldrb	r3, [r3, #1]
 800d02a:	4619      	mov	r1, r3
 800d02c:	4a73      	ldr	r2, [pc, #460]	; (800d1fc <get_nextdir+0x2a8>)
 800d02e:	0103      	lsls	r3, r0, #4
 800d030:	440b      	add	r3, r1
 800d032:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d036:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800d03a:	b2db      	uxtb	r3, r3
 800d03c:	461a      	mov	r2, r3
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	4013      	ands	r3, r2
 800d042:	2b00      	cmp	r3, #0
 800d044:	d142      	bne.n	800d0cc <get_nextdir+0x178>
	{
		tmp_priority = get_priority(Pos.X + 1, Pos.Y, east);	//
 800d046:	4b6c      	ldr	r3, [pc, #432]	; (800d1f8 <get_nextdir+0x2a4>)
 800d048:	781b      	ldrb	r3, [r3, #0]
 800d04a:	1c58      	adds	r0, r3, #1
 800d04c:	4b6a      	ldr	r3, [pc, #424]	; (800d1f8 <get_nextdir+0x2a4>)
 800d04e:	785b      	ldrb	r3, [r3, #1]
 800d050:	2201      	movs	r2, #1
 800d052:	4619      	mov	r1, r3
 800d054:	f7ff ff48 	bl	800cee8 <get_priority>
 800d058:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X + 1][Pos.Y] < little)				//
 800d05a:	4b67      	ldr	r3, [pc, #412]	; (800d1f8 <get_nextdir+0x2a4>)
 800d05c:	781b      	ldrb	r3, [r3, #0]
 800d05e:	3301      	adds	r3, #1
 800d060:	4a65      	ldr	r2, [pc, #404]	; (800d1f8 <get_nextdir+0x2a4>)
 800d062:	7852      	ldrb	r2, [r2, #1]
 800d064:	4611      	mov	r1, r2
 800d066:	4a66      	ldr	r2, [pc, #408]	; (800d200 <get_nextdir+0x2ac>)
 800d068:	011b      	lsls	r3, r3, #4
 800d06a:	440b      	add	r3, r1
 800d06c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d070:	461a      	mov	r2, r3
 800d072:	69fb      	ldr	r3, [r7, #28]
 800d074:	4293      	cmp	r3, r2
 800d076:	dd11      	ble.n	800d09c <get_nextdir+0x148>
		{
			little = walk_map[Pos.X+1][Pos.Y];			//
 800d078:	4b5f      	ldr	r3, [pc, #380]	; (800d1f8 <get_nextdir+0x2a4>)
 800d07a:	781b      	ldrb	r3, [r3, #0]
 800d07c:	3301      	adds	r3, #1
 800d07e:	4a5e      	ldr	r2, [pc, #376]	; (800d1f8 <get_nextdir+0x2a4>)
 800d080:	7852      	ldrb	r2, [r2, #1]
 800d082:	4611      	mov	r1, r2
 800d084:	4a5e      	ldr	r2, [pc, #376]	; (800d200 <get_nextdir+0x2ac>)
 800d086:	011b      	lsls	r3, r3, #4
 800d088:	440b      	add	r3, r1
 800d08a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d08e:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = east;						//
 800d090:	4b59      	ldr	r3, [pc, #356]	; (800d1f8 <get_nextdir+0x2a4>)
 800d092:	2201      	movs	r2, #1
 800d094:	725a      	strb	r2, [r3, #9]
			priority = tmp_priority;				//
 800d096:	697b      	ldr	r3, [r7, #20]
 800d098:	61bb      	str	r3, [r7, #24]
 800d09a:	e017      	b.n	800d0cc <get_nextdir+0x178>
		}
		else if(walk_map[Pos.X + 1][Pos.Y] == little)			//
 800d09c:	4b56      	ldr	r3, [pc, #344]	; (800d1f8 <get_nextdir+0x2a4>)
 800d09e:	781b      	ldrb	r3, [r3, #0]
 800d0a0:	3301      	adds	r3, #1
 800d0a2:	4a55      	ldr	r2, [pc, #340]	; (800d1f8 <get_nextdir+0x2a4>)
 800d0a4:	7852      	ldrb	r2, [r2, #1]
 800d0a6:	4611      	mov	r1, r2
 800d0a8:	4a55      	ldr	r2, [pc, #340]	; (800d200 <get_nextdir+0x2ac>)
 800d0aa:	011b      	lsls	r3, r3, #4
 800d0ac:	440b      	add	r3, r1
 800d0ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d0b2:	461a      	mov	r2, r3
 800d0b4:	69fb      	ldr	r3, [r7, #28]
 800d0b6:	4293      	cmp	r3, r2
 800d0b8:	d108      	bne.n	800d0cc <get_nextdir+0x178>
		{
			if(priority < tmp_priority)				//
 800d0ba:	69ba      	ldr	r2, [r7, #24]
 800d0bc:	697b      	ldr	r3, [r7, #20]
 800d0be:	429a      	cmp	r2, r3
 800d0c0:	da04      	bge.n	800d0cc <get_nextdir+0x178>
			{
				Pos.NextCar = east;					//
 800d0c2:	4b4d      	ldr	r3, [pc, #308]	; (800d1f8 <get_nextdir+0x2a4>)
 800d0c4:	2201      	movs	r2, #1
 800d0c6:	725a      	strb	r2, [r3, #9]
				priority = tmp_priority;			//
 800d0c8:	697b      	ldr	r3, [r7, #20]
 800d0ca:	61bb      	str	r3, [r7, #24]
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].south & mask) == NOWALL)			//
 800d0cc:	4b4a      	ldr	r3, [pc, #296]	; (800d1f8 <get_nextdir+0x2a4>)
 800d0ce:	781b      	ldrb	r3, [r3, #0]
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	4b49      	ldr	r3, [pc, #292]	; (800d1f8 <get_nextdir+0x2a4>)
 800d0d4:	785b      	ldrb	r3, [r3, #1]
 800d0d6:	4619      	mov	r1, r3
 800d0d8:	4a48      	ldr	r2, [pc, #288]	; (800d1fc <get_nextdir+0x2a8>)
 800d0da:	0103      	lsls	r3, r0, #4
 800d0dc:	440b      	add	r3, r1
 800d0de:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d0e2:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800d0e6:	b2db      	uxtb	r3, r3
 800d0e8:	461a      	mov	r2, r3
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	4013      	ands	r3, r2
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d143      	bne.n	800d17a <get_nextdir+0x226>
	{
		tmp_priority = get_priority(Pos.X, Pos.Y - 1, south);	//
 800d0f2:	4b41      	ldr	r3, [pc, #260]	; (800d1f8 <get_nextdir+0x2a4>)
 800d0f4:	781b      	ldrb	r3, [r3, #0]
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	4b3f      	ldr	r3, [pc, #252]	; (800d1f8 <get_nextdir+0x2a4>)
 800d0fa:	785b      	ldrb	r3, [r3, #1]
 800d0fc:	3b01      	subs	r3, #1
 800d0fe:	2202      	movs	r2, #2
 800d100:	4619      	mov	r1, r3
 800d102:	f7ff fef1 	bl	800cee8 <get_priority>
 800d106:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X][Pos.Y - 1] < little)				//
 800d108:	4b3b      	ldr	r3, [pc, #236]	; (800d1f8 <get_nextdir+0x2a4>)
 800d10a:	781b      	ldrb	r3, [r3, #0]
 800d10c:	461a      	mov	r2, r3
 800d10e:	4b3a      	ldr	r3, [pc, #232]	; (800d1f8 <get_nextdir+0x2a4>)
 800d110:	785b      	ldrb	r3, [r3, #1]
 800d112:	3b01      	subs	r3, #1
 800d114:	493a      	ldr	r1, [pc, #232]	; (800d200 <get_nextdir+0x2ac>)
 800d116:	0112      	lsls	r2, r2, #4
 800d118:	4413      	add	r3, r2
 800d11a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d11e:	461a      	mov	r2, r3
 800d120:	69fb      	ldr	r3, [r7, #28]
 800d122:	4293      	cmp	r3, r2
 800d124:	dd11      	ble.n	800d14a <get_nextdir+0x1f6>
		{
			little = walk_map[Pos.X][Pos.Y-1];			//
 800d126:	4b34      	ldr	r3, [pc, #208]	; (800d1f8 <get_nextdir+0x2a4>)
 800d128:	781b      	ldrb	r3, [r3, #0]
 800d12a:	461a      	mov	r2, r3
 800d12c:	4b32      	ldr	r3, [pc, #200]	; (800d1f8 <get_nextdir+0x2a4>)
 800d12e:	785b      	ldrb	r3, [r3, #1]
 800d130:	3b01      	subs	r3, #1
 800d132:	4933      	ldr	r1, [pc, #204]	; (800d200 <get_nextdir+0x2ac>)
 800d134:	0112      	lsls	r2, r2, #4
 800d136:	4413      	add	r3, r2
 800d138:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d13c:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = south;						//
 800d13e:	4b2e      	ldr	r3, [pc, #184]	; (800d1f8 <get_nextdir+0x2a4>)
 800d140:	2202      	movs	r2, #2
 800d142:	725a      	strb	r2, [r3, #9]
			priority = tmp_priority;				//
 800d144:	697b      	ldr	r3, [r7, #20]
 800d146:	61bb      	str	r3, [r7, #24]
 800d148:	e017      	b.n	800d17a <get_nextdir+0x226>
		}
		else if(walk_map[Pos.X][Pos.Y - 1] == little)			//
 800d14a:	4b2b      	ldr	r3, [pc, #172]	; (800d1f8 <get_nextdir+0x2a4>)
 800d14c:	781b      	ldrb	r3, [r3, #0]
 800d14e:	461a      	mov	r2, r3
 800d150:	4b29      	ldr	r3, [pc, #164]	; (800d1f8 <get_nextdir+0x2a4>)
 800d152:	785b      	ldrb	r3, [r3, #1]
 800d154:	3b01      	subs	r3, #1
 800d156:	492a      	ldr	r1, [pc, #168]	; (800d200 <get_nextdir+0x2ac>)
 800d158:	0112      	lsls	r2, r2, #4
 800d15a:	4413      	add	r3, r2
 800d15c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800d160:	461a      	mov	r2, r3
 800d162:	69fb      	ldr	r3, [r7, #28]
 800d164:	4293      	cmp	r3, r2
 800d166:	d108      	bne.n	800d17a <get_nextdir+0x226>
		{
			if(priority < tmp_priority)				//
 800d168:	69ba      	ldr	r2, [r7, #24]
 800d16a:	697b      	ldr	r3, [r7, #20]
 800d16c:	429a      	cmp	r2, r3
 800d16e:	da04      	bge.n	800d17a <get_nextdir+0x226>
			{
				Pos.NextCar = south;					//
 800d170:	4b21      	ldr	r3, [pc, #132]	; (800d1f8 <get_nextdir+0x2a4>)
 800d172:	2202      	movs	r2, #2
 800d174:	725a      	strb	r2, [r3, #9]
				priority = tmp_priority;			//
 800d176:	697b      	ldr	r3, [r7, #20]
 800d178:	61bb      	str	r3, [r7, #24]
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].west & mask) == NOWALL)			//
 800d17a:	4b1f      	ldr	r3, [pc, #124]	; (800d1f8 <get_nextdir+0x2a4>)
 800d17c:	781b      	ldrb	r3, [r3, #0]
 800d17e:	4618      	mov	r0, r3
 800d180:	4b1d      	ldr	r3, [pc, #116]	; (800d1f8 <get_nextdir+0x2a4>)
 800d182:	785b      	ldrb	r3, [r3, #1]
 800d184:	4619      	mov	r1, r3
 800d186:	4a1d      	ldr	r2, [pc, #116]	; (800d1fc <get_nextdir+0x2a8>)
 800d188:	0103      	lsls	r3, r0, #4
 800d18a:	440b      	add	r3, r1
 800d18c:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800d190:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d194:	b2db      	uxtb	r3, r3
 800d196:	461a      	mov	r2, r3
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	4013      	ands	r3, r2
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d145      	bne.n	800d22c <get_nextdir+0x2d8>
	{
		tmp_priority = get_priority(Pos.X - 1, Pos.Y, west);	//
 800d1a0:	4b15      	ldr	r3, [pc, #84]	; (800d1f8 <get_nextdir+0x2a4>)
 800d1a2:	781b      	ldrb	r3, [r3, #0]
 800d1a4:	1e58      	subs	r0, r3, #1
 800d1a6:	4b14      	ldr	r3, [pc, #80]	; (800d1f8 <get_nextdir+0x2a4>)
 800d1a8:	785b      	ldrb	r3, [r3, #1]
 800d1aa:	2203      	movs	r2, #3
 800d1ac:	4619      	mov	r1, r3
 800d1ae:	f7ff fe9b 	bl	800cee8 <get_priority>
 800d1b2:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X-1][Pos.Y] < little)				//
 800d1b4:	4b10      	ldr	r3, [pc, #64]	; (800d1f8 <get_nextdir+0x2a4>)
 800d1b6:	781b      	ldrb	r3, [r3, #0]
 800d1b8:	3b01      	subs	r3, #1
 800d1ba:	4a0f      	ldr	r2, [pc, #60]	; (800d1f8 <get_nextdir+0x2a4>)
 800d1bc:	7852      	ldrb	r2, [r2, #1]
 800d1be:	4611      	mov	r1, r2
 800d1c0:	4a0f      	ldr	r2, [pc, #60]	; (800d200 <get_nextdir+0x2ac>)
 800d1c2:	011b      	lsls	r3, r3, #4
 800d1c4:	440b      	add	r3, r1
 800d1c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d1ca:	461a      	mov	r2, r3
 800d1cc:	69fb      	ldr	r3, [r7, #28]
 800d1ce:	4293      	cmp	r3, r2
 800d1d0:	dd18      	ble.n	800d204 <get_nextdir+0x2b0>
		{
			little = walk_map[Pos.X-1][Pos.Y];			//
 800d1d2:	4b09      	ldr	r3, [pc, #36]	; (800d1f8 <get_nextdir+0x2a4>)
 800d1d4:	781b      	ldrb	r3, [r3, #0]
 800d1d6:	3b01      	subs	r3, #1
 800d1d8:	4a07      	ldr	r2, [pc, #28]	; (800d1f8 <get_nextdir+0x2a4>)
 800d1da:	7852      	ldrb	r2, [r2, #1]
 800d1dc:	4611      	mov	r1, r2
 800d1de:	4a08      	ldr	r2, [pc, #32]	; (800d200 <get_nextdir+0x2ac>)
 800d1e0:	011b      	lsls	r3, r3, #4
 800d1e2:	440b      	add	r3, r1
 800d1e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d1e8:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = west;						//
 800d1ea:	4b03      	ldr	r3, [pc, #12]	; (800d1f8 <get_nextdir+0x2a4>)
 800d1ec:	2203      	movs	r2, #3
 800d1ee:	725a      	strb	r2, [r3, #9]
			priority = tmp_priority;				//
 800d1f0:	697b      	ldr	r3, [r7, #20]
 800d1f2:	61bb      	str	r3, [r7, #24]
 800d1f4:	e01a      	b.n	800d22c <get_nextdir+0x2d8>
 800d1f6:	bf00      	nop
 800d1f8:	20000000 	.word	0x20000000
 800d1fc:	20000994 	.word	0x20000994
 800d200:	20000564 	.word	0x20000564
		}
		else if(walk_map[Pos.X - 1][Pos.Y] == little)			//
 800d204:	4b12      	ldr	r3, [pc, #72]	; (800d250 <get_nextdir+0x2fc>)
 800d206:	781b      	ldrb	r3, [r3, #0]
 800d208:	3b01      	subs	r3, #1
 800d20a:	4a11      	ldr	r2, [pc, #68]	; (800d250 <get_nextdir+0x2fc>)
 800d20c:	7852      	ldrb	r2, [r2, #1]
 800d20e:	4611      	mov	r1, r2
 800d210:	4a10      	ldr	r2, [pc, #64]	; (800d254 <get_nextdir+0x300>)
 800d212:	011b      	lsls	r3, r3, #4
 800d214:	440b      	add	r3, r1
 800d216:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d21a:	461a      	mov	r2, r3
 800d21c:	69fb      	ldr	r3, [r7, #28]
 800d21e:	4293      	cmp	r3, r2
 800d220:	d104      	bne.n	800d22c <get_nextdir+0x2d8>
		{
			Pos.NextCar = west;						//
 800d222:	4b0b      	ldr	r3, [pc, #44]	; (800d250 <get_nextdir+0x2fc>)
 800d224:	2203      	movs	r2, #3
 800d226:	725a      	strb	r2, [r3, #9]
			priority = tmp_priority;				//
 800d228:	697b      	ldr	r3, [r7, #20]
 800d22a:	61bb      	str	r3, [r7, #24]
		}
	}


	return ( (int)( ( 4 + Pos.NextCar - Pos.Car) % 4 ) );			//
 800d22c:	4b08      	ldr	r3, [pc, #32]	; (800d250 <get_nextdir+0x2fc>)
 800d22e:	7a5b      	ldrb	r3, [r3, #9]
 800d230:	3304      	adds	r3, #4
 800d232:	4a07      	ldr	r2, [pc, #28]	; (800d250 <get_nextdir+0x2fc>)
 800d234:	78d2      	ldrb	r2, [r2, #3]
 800d236:	1a9b      	subs	r3, r3, r2
 800d238:	425a      	negs	r2, r3
 800d23a:	f003 0303 	and.w	r3, r3, #3
 800d23e:	f002 0203 	and.w	r2, r2, #3
 800d242:	bf58      	it	pl
 800d244:	4253      	negpl	r3, r2
										//mytyedef.henum

}
 800d246:	4618      	mov	r0, r3
 800d248:	3720      	adds	r7, #32
 800d24a:	46bd      	mov	sp, r7
 800d24c:	bd80      	pop	{r7, pc}
 800d24e:	bf00      	nop
 800d250:	20000000 	.word	0x20000000
 800d254:	20000564 	.word	0x20000564

0800d258 <fast_run>:
void fast_run(int x, int y,int x2, int y2, char turn_mode)
{
 800d258:	b580      	push	{r7, lr}
 800d25a:	b084      	sub	sp, #16
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	60f8      	str	r0, [r7, #12]
 800d260:	60b9      	str	r1, [r7, #8]
 800d262:	607a      	str	r2, [r7, #4]
 800d264:	603b      	str	r3, [r7, #0]
//		case west:
//			Pos.X--;	//X
//			break;
//
//	}
	SearchOrFast = 1;
 800d266:	4b4e      	ldr	r3, [pc, #312]	; (800d3a0 <fast_run+0x148>)
 800d268:	2201      	movs	r2, #1
 800d26a:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800d26c:	4b4d      	ldr	r3, [pc, #308]	; (800d3a4 <fast_run+0x14c>)
 800d26e:	2200      	movs	r2, #0
 800d270:	709a      	strb	r2, [r3, #2]
	Pos.Car = north;
 800d272:	4b4c      	ldr	r3, [pc, #304]	; (800d3a4 <fast_run+0x14c>)
 800d274:	2200      	movs	r2, #0
 800d276:	70da      	strb	r2, [r3, #3]
	Pos.NextX = Pos.X;
 800d278:	4b4a      	ldr	r3, [pc, #296]	; (800d3a4 <fast_run+0x14c>)
 800d27a:	781a      	ldrb	r2, [r3, #0]
 800d27c:	4b49      	ldr	r3, [pc, #292]	; (800d3a4 <fast_run+0x14c>)
 800d27e:	719a      	strb	r2, [r3, #6]
	Pos.NextY = Pos.Y + 1;
 800d280:	4b48      	ldr	r3, [pc, #288]	; (800d3a4 <fast_run+0x14c>)
 800d282:	785b      	ldrb	r3, [r3, #1]
 800d284:	3301      	adds	r3, #1
 800d286:	b2da      	uxtb	r2, r3
 800d288:	4b46      	ldr	r3, [pc, #280]	; (800d3a4 <fast_run+0x14c>)
 800d28a:	71da      	strb	r2, [r3, #7]
	Pos.NextCar = north;
 800d28c:	4b45      	ldr	r3, [pc, #276]	; (800d3a4 <fast_run+0x14c>)
 800d28e:	2200      	movs	r2, #0
 800d290:	725a      	strb	r2, [r3, #9]
	Accel(61.75, ExploreVelocity);
 800d292:	4b45      	ldr	r3, [pc, #276]	; (800d3a8 <fast_run+0x150>)
 800d294:	edd3 7a00 	vldr	s15, [r3]
 800d298:	eef0 0a67 	vmov.f32	s1, s15
 800d29c:	ed9f 0a43 	vldr	s0, [pc, #268]	; 800d3ac <fast_run+0x154>
 800d2a0:	f7fc fdf6 	bl	8009e90 <Accel>
 	Pos.X = Pos.NextX;
 800d2a4:	4b3f      	ldr	r3, [pc, #252]	; (800d3a4 <fast_run+0x14c>)
 800d2a6:	799a      	ldrb	r2, [r3, #6]
 800d2a8:	4b3e      	ldr	r3, [pc, #248]	; (800d3a4 <fast_run+0x14c>)
 800d2aa:	701a      	strb	r2, [r3, #0]
    Pos.Y = Pos.NextY;
 800d2ac:	4b3d      	ldr	r3, [pc, #244]	; (800d3a4 <fast_run+0x14c>)
 800d2ae:	79da      	ldrb	r2, [r3, #7]
 800d2b0:	4b3c      	ldr	r3, [pc, #240]	; (800d3a4 <fast_run+0x14c>)
 800d2b2:	705a      	strb	r2, [r3, #1]
	Pos.Car = Pos.NextCar;	//
 800d2b4:	4b3b      	ldr	r3, [pc, #236]	; (800d3a4 <fast_run+0x14c>)
 800d2b6:	7a5a      	ldrb	r2, [r3, #9]
 800d2b8:	4b3a      	ldr	r3, [pc, #232]	; (800d3a4 <fast_run+0x14c>)
 800d2ba:	70da      	strb	r2, [r3, #3]

	while( !((x <= Pos.X && Pos.X <= x2) && (y <= Pos.Y && Pos.Y <= y2)) ){			//
 800d2bc:	e054      	b.n	800d368 <fast_run+0x110>
		Pos.Dir = get_nextdir(x,y,0x03);//
 800d2be:	2203      	movs	r2, #3
 800d2c0:	68b9      	ldr	r1, [r7, #8]
 800d2c2:	68f8      	ldr	r0, [r7, #12]
 800d2c4:	f7ff fe46 	bl	800cf54 <get_nextdir>
 800d2c8:	4603      	mov	r3, r0
 800d2ca:	b2da      	uxtb	r2, r3
 800d2cc:	4b35      	ldr	r3, [pc, #212]	; (800d3a4 <fast_run+0x14c>)
 800d2ce:	709a      	strb	r2, [r3, #2]
		//
		switch(Pos.NextCar)//
 800d2d0:	4b34      	ldr	r3, [pc, #208]	; (800d3a4 <fast_run+0x14c>)
 800d2d2:	7a5b      	ldrb	r3, [r3, #9]
 800d2d4:	2b03      	cmp	r3, #3
 800d2d6:	d837      	bhi.n	800d348 <fast_run+0xf0>
 800d2d8:	a201      	add	r2, pc, #4	; (adr r2, 800d2e0 <fast_run+0x88>)
 800d2da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2de:	bf00      	nop
 800d2e0:	0800d2f1 	.word	0x0800d2f1
 800d2e4:	0800d307 	.word	0x0800d307
 800d2e8:	0800d31d 	.word	0x0800d31d
 800d2ec:	0800d333 	.word	0x0800d333
		{
			case north:
				Pos.NextX = Pos.X;
 800d2f0:	4b2c      	ldr	r3, [pc, #176]	; (800d3a4 <fast_run+0x14c>)
 800d2f2:	781a      	ldrb	r2, [r3, #0]
 800d2f4:	4b2b      	ldr	r3, [pc, #172]	; (800d3a4 <fast_run+0x14c>)
 800d2f6:	719a      	strb	r2, [r3, #6]
				Pos.NextY = Pos.Y + 1;	//Y
 800d2f8:	4b2a      	ldr	r3, [pc, #168]	; (800d3a4 <fast_run+0x14c>)
 800d2fa:	785b      	ldrb	r3, [r3, #1]
 800d2fc:	3301      	adds	r3, #1
 800d2fe:	b2da      	uxtb	r2, r3
 800d300:	4b28      	ldr	r3, [pc, #160]	; (800d3a4 <fast_run+0x14c>)
 800d302:	71da      	strb	r2, [r3, #7]
				break;
 800d304:	e020      	b.n	800d348 <fast_run+0xf0>

			case east:
				Pos.NextX = Pos.X + 1;	//X
 800d306:	4b27      	ldr	r3, [pc, #156]	; (800d3a4 <fast_run+0x14c>)
 800d308:	781b      	ldrb	r3, [r3, #0]
 800d30a:	3301      	adds	r3, #1
 800d30c:	b2da      	uxtb	r2, r3
 800d30e:	4b25      	ldr	r3, [pc, #148]	; (800d3a4 <fast_run+0x14c>)
 800d310:	719a      	strb	r2, [r3, #6]
				Pos.NextY = Pos.Y;
 800d312:	4b24      	ldr	r3, [pc, #144]	; (800d3a4 <fast_run+0x14c>)
 800d314:	785a      	ldrb	r2, [r3, #1]
 800d316:	4b23      	ldr	r3, [pc, #140]	; (800d3a4 <fast_run+0x14c>)
 800d318:	71da      	strb	r2, [r3, #7]
				break;
 800d31a:	e015      	b.n	800d348 <fast_run+0xf0>

			case south:
				Pos.NextX = Pos.X;
 800d31c:	4b21      	ldr	r3, [pc, #132]	; (800d3a4 <fast_run+0x14c>)
 800d31e:	781a      	ldrb	r2, [r3, #0]
 800d320:	4b20      	ldr	r3, [pc, #128]	; (800d3a4 <fast_run+0x14c>)
 800d322:	719a      	strb	r2, [r3, #6]
				Pos.NextY = Pos.Y - 1;	//Y
 800d324:	4b1f      	ldr	r3, [pc, #124]	; (800d3a4 <fast_run+0x14c>)
 800d326:	785b      	ldrb	r3, [r3, #1]
 800d328:	3b01      	subs	r3, #1
 800d32a:	b2da      	uxtb	r2, r3
 800d32c:	4b1d      	ldr	r3, [pc, #116]	; (800d3a4 <fast_run+0x14c>)
 800d32e:	71da      	strb	r2, [r3, #7]
				break;
 800d330:	e00a      	b.n	800d348 <fast_run+0xf0>

			case west:
				Pos.NextX = Pos.X - 1;	//X
 800d332:	4b1c      	ldr	r3, [pc, #112]	; (800d3a4 <fast_run+0x14c>)
 800d334:	781b      	ldrb	r3, [r3, #0]
 800d336:	3b01      	subs	r3, #1
 800d338:	b2da      	uxtb	r2, r3
 800d33a:	4b1a      	ldr	r3, [pc, #104]	; (800d3a4 <fast_run+0x14c>)
 800d33c:	719a      	strb	r2, [r3, #6]
				Pos.NextY = Pos.Y;
 800d33e:	4b19      	ldr	r3, [pc, #100]	; (800d3a4 <fast_run+0x14c>)
 800d340:	785a      	ldrb	r2, [r3, #1]
 800d342:	4b18      	ldr	r3, [pc, #96]	; (800d3a4 <fast_run+0x14c>)
 800d344:	71da      	strb	r2, [r3, #7]
				break;
 800d346:	bf00      	nop

		}
		SelectAction(turn_mode);
 800d348:	7e3b      	ldrb	r3, [r7, #24]
 800d34a:	4618      	mov	r0, r3
 800d34c:	f7fd fa84 	bl	800a858 <SelectAction>
	 	Pos.X = Pos.NextX;
 800d350:	4b14      	ldr	r3, [pc, #80]	; (800d3a4 <fast_run+0x14c>)
 800d352:	799a      	ldrb	r2, [r3, #6]
 800d354:	4b13      	ldr	r3, [pc, #76]	; (800d3a4 <fast_run+0x14c>)
 800d356:	701a      	strb	r2, [r3, #0]
	    Pos.Y = Pos.NextY;
 800d358:	4b12      	ldr	r3, [pc, #72]	; (800d3a4 <fast_run+0x14c>)
 800d35a:	79da      	ldrb	r2, [r3, #7]
 800d35c:	4b11      	ldr	r3, [pc, #68]	; (800d3a4 <fast_run+0x14c>)
 800d35e:	705a      	strb	r2, [r3, #1]
		Pos.Car = Pos.NextCar;	//
 800d360:	4b10      	ldr	r3, [pc, #64]	; (800d3a4 <fast_run+0x14c>)
 800d362:	7a5a      	ldrb	r2, [r3, #9]
 800d364:	4b0f      	ldr	r3, [pc, #60]	; (800d3a4 <fast_run+0x14c>)
 800d366:	70da      	strb	r2, [r3, #3]
	while( !((x <= Pos.X && Pos.X <= x2) && (y <= Pos.Y && Pos.Y <= y2)) ){			//
 800d368:	4b0e      	ldr	r3, [pc, #56]	; (800d3a4 <fast_run+0x14c>)
 800d36a:	781b      	ldrb	r3, [r3, #0]
 800d36c:	461a      	mov	r2, r3
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	4293      	cmp	r3, r2
 800d372:	dca4      	bgt.n	800d2be <fast_run+0x66>
 800d374:	4b0b      	ldr	r3, [pc, #44]	; (800d3a4 <fast_run+0x14c>)
 800d376:	781b      	ldrb	r3, [r3, #0]
 800d378:	461a      	mov	r2, r3
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	4293      	cmp	r3, r2
 800d37e:	db9e      	blt.n	800d2be <fast_run+0x66>
 800d380:	4b08      	ldr	r3, [pc, #32]	; (800d3a4 <fast_run+0x14c>)
 800d382:	785b      	ldrb	r3, [r3, #1]
 800d384:	461a      	mov	r2, r3
 800d386:	68bb      	ldr	r3, [r7, #8]
 800d388:	4293      	cmp	r3, r2
 800d38a:	dc98      	bgt.n	800d2be <fast_run+0x66>
 800d38c:	4b05      	ldr	r3, [pc, #20]	; (800d3a4 <fast_run+0x14c>)
 800d38e:	785b      	ldrb	r3, [r3, #1]
 800d390:	461a      	mov	r2, r3
 800d392:	683b      	ldr	r3, [r7, #0]
 800d394:	4293      	cmp	r3, r2
 800d396:	db92      	blt.n	800d2be <fast_run+0x66>
//		Pos.Car = Pos.NextCar;	//
//
//
	}
//	straight(SECTION*straight_count,FAST_ACCEL,FAST_SPEED,0.0);
}
 800d398:	bf00      	nop
 800d39a:	3710      	adds	r7, #16
 800d39c:	46bd      	mov	sp, r7
 800d39e:	bd80      	pop	{r7, pc}
 800d3a0:	20000b94 	.word	0x20000b94
 800d3a4:	20000000 	.word	0x20000000
 800d3a8:	20000764 	.word	0x20000764
 800d3ac:	42770000 	.word	0x42770000

0800d3b0 <__io_putchar>:
	#define GETCHAR_PROTOTYPE int __io_getchar(void)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
	#define GETCHAR_PROTOTYPE int f getc(FILE* f)
#endif /*__GNUC__*/
PUTCHAR_PROTOTYPE {
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b082      	sub	sp, #8
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 800d3b8:	1d39      	adds	r1, r7, #4
 800d3ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d3be:	2201      	movs	r2, #1
 800d3c0:	4803      	ldr	r0, [pc, #12]	; (800d3d0 <__io_putchar+0x20>)
 800d3c2:	f007 f8f9 	bl	80145b8 <HAL_UART_Transmit>
	return ch;
 800d3c6:	687b      	ldr	r3, [r7, #4]
}
 800d3c8:	4618      	mov	r0, r3
 800d3ca:	3708      	adds	r7, #8
 800d3cc:	46bd      	mov	sp, r7
 800d3ce:	bd80      	pop	{r7, pc}
 800d3d0:	20000d44 	.word	0x20000d44

0800d3d4 <__io_getchar>:
int __io_getchar(void) {
 800d3d4:	b580      	push	{r7, lr}
 800d3d6:	b082      	sub	sp, #8
 800d3d8:	af00      	add	r7, sp, #0
HAL_StatusTypeDef Status = HAL_BUSY;
 800d3da:	2302      	movs	r3, #2
 800d3dc:	71fb      	strb	r3, [r7, #7]
uint8_t Data;

while(Status != HAL_OK)
 800d3de:	e007      	b.n	800d3f0 <__io_getchar+0x1c>
{
Status = HAL_UART_Receive(&huart1, &Data, sizeof(Data), 10);
 800d3e0:	1db9      	adds	r1, r7, #6
 800d3e2:	230a      	movs	r3, #10
 800d3e4:	2201      	movs	r2, #1
 800d3e6:	4806      	ldr	r0, [pc, #24]	; (800d400 <__io_getchar+0x2c>)
 800d3e8:	f007 f97f 	bl	80146ea <HAL_UART_Receive>
 800d3ec:	4603      	mov	r3, r0
 800d3ee:	71fb      	strb	r3, [r7, #7]
while(Status != HAL_OK)
 800d3f0:	79fb      	ldrb	r3, [r7, #7]
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d1f4      	bne.n	800d3e0 <__io_getchar+0xc>
//{
//	return 0;
//	break;
//}
}
return(Data);
 800d3f6:	79bb      	ldrb	r3, [r7, #6]
}
 800d3f8:	4618      	mov	r0, r3
 800d3fa:	3708      	adds	r7, #8
 800d3fc:	46bd      	mov	sp, r7
 800d3fe:	bd80      	pop	{r7, pc}
 800d400:	20000d44 	.word	0x20000d44

0800d404 <TIM5Init>:

void TIM5Init(){
 800d404:	b580      	push	{r7, lr}
 800d406:	af00      	add	r7, sp, #0
	MX_TIM5_Init();
 800d408:	f000 fbc0 	bl	800db8c <MX_TIM5_Init>
	printf("OKOK\r\n");
 800d40c:	4802      	ldr	r0, [pc, #8]	; (800d418 <TIM5Init+0x14>)
 800d40e:	f008 fd13 	bl	8015e38 <puts>
}
 800d412:	bf00      	nop
 800d414:	bd80      	pop	{r7, pc}
 800d416:	bf00      	nop
 800d418:	0801a22c 	.word	0x0801a22c

0800d41c <HAL_GPIO_EXTI_Callback>:
int gpio_callback_count=0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800d41c:	b480      	push	{r7}
 800d41e:	b083      	sub	sp, #12
 800d420:	af00      	add	r7, sp, #0
 800d422:	4603      	mov	r3, r0
 800d424:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_12)
 800d426:	88fb      	ldrh	r3, [r7, #6]
 800d428:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d42c:	d10b      	bne.n	800d446 <HAL_GPIO_EXTI_Callback+0x2a>
	{
	  gpio_callback_count++;
 800d42e:	4b09      	ldr	r3, [pc, #36]	; (800d454 <HAL_GPIO_EXTI_Callback+0x38>)
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	3301      	adds	r3, #1
 800d434:	4a07      	ldr	r2, [pc, #28]	; (800d454 <HAL_GPIO_EXTI_Callback+0x38>)
 800d436:	6013      	str	r3, [r2, #0]
	  //ChangeLED(gpio_callback_count);

	  if(gpio_callback_count > 1) gpio_callback_count=0;
 800d438:	4b06      	ldr	r3, [pc, #24]	; (800d454 <HAL_GPIO_EXTI_Callback+0x38>)
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	2b01      	cmp	r3, #1
 800d43e:	dd02      	ble.n	800d446 <HAL_GPIO_EXTI_Callback+0x2a>
 800d440:	4b04      	ldr	r3, [pc, #16]	; (800d454 <HAL_GPIO_EXTI_Callback+0x38>)
 800d442:	2200      	movs	r2, #0
 800d444:	601a      	str	r2, [r3, #0]
	}
}
 800d446:	bf00      	nop
 800d448:	370c      	adds	r7, #12
 800d44a:	46bd      	mov	sp, r7
 800d44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d450:	4770      	bx	lr
 800d452:	bf00      	nop
 800d454:	20000230 	.word	0x20000230

0800d458 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800d458:	b580      	push	{r7, lr}
 800d45a:	b082      	sub	sp, #8
 800d45c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800d45e:	f002 fd97 	bl	800ff90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800d462:	f000 f8b7 	bl	800d5d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800d466:	f000 fd01 	bl	800de6c <MX_GPIO_Init>
  MX_DMA_Init();
 800d46a:	f000 fcd7 	bl	800de1c <MX_DMA_Init>
  MX_ADC1_Init();
 800d46e:	f000 f91b 	bl	800d6a8 <MX_ADC1_Init>
  MX_ADC2_Init();
 800d472:	f000 f987 	bl	800d784 <MX_ADC2_Init>
  MX_TIM3_Init();
 800d476:	f000 fae1 	bl	800da3c <MX_TIM3_Init>
  MX_TIM2_Init();
 800d47a:	f000 fa69 	bl	800d950 <MX_TIM2_Init>
  MX_SPI3_Init();
 800d47e:	f000 f9e1 	bl	800d844 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800d482:	f000 fca1 	bl	800ddc8 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 800d486:	f000 fb81 	bl	800db8c <MX_TIM5_Init>
  MX_TIM4_Init();
 800d48a:	f000 fb2b 	bl	800dae4 <MX_TIM4_Init>
  MX_TIM8_Init();
 800d48e:	f000 fbf3 	bl	800dc78 <MX_TIM8_Init>
  MX_TIM1_Init();
 800d492:	f000 fa0d 	bl	800d8b0 <MX_TIM1_Init>
	  HAL_Delay(10000);

  }

#endif
  ADCStart();
 800d496:	f001 fa17 	bl	800e8c8 <ADCStart>
  HAL_Delay(500);
 800d49a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800d49e:	f002 fde9 	bl	8010074 <HAL_Delay>

  BatteryCheck( (int)adc1[2] );
 800d4a2:	4b46      	ldr	r3, [pc, #280]	; (800d5bc <main+0x164>)
 800d4a4:	689b      	ldr	r3, [r3, #8]
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	f002 fc60 	bl	800fd6c <BatteryCheck>


  int8_t mode=0;
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	71fb      	strb	r3, [r7, #7]
  printf("mode : %d\r\n", mode);
 800d4b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d4b4:	4619      	mov	r1, r3
 800d4b6:	4842      	ldr	r0, [pc, #264]	; (800d5c0 <main+0x168>)
 800d4b8:	f008 fc4a 	bl	8015d50 <iprintf>
  ModeSelect( 0, 7, &mode);
 800d4bc:	1dfb      	adds	r3, r7, #7
 800d4be:	461a      	mov	r2, r3
 800d4c0:	2107      	movs	r1, #7
 800d4c2:	2000      	movs	r0, #0
 800d4c4:	f002 fc86 	bl	800fdd4 <ModeSelect>
  MX_TIM5_Init();
 800d4c8:	f000 fb60 	bl	800db8c <MX_TIM5_Init>
  Signal( mode );
 800d4cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d4d0:	4618      	mov	r0, r3
 800d4d2:	f002 fc2d 	bl	800fd30 <Signal>
  printf("Switch\r\n");
 800d4d6:	483b      	ldr	r0, [pc, #236]	; (800d5c4 <main+0x16c>)
 800d4d8:	f008 fcae 	bl	8015e38 <puts>

  PIDSetGain(L_VELO_PID, 14.6, 1200,0);//2430,0);//7.3,1215,0);//40kHz//14.6, 2430,0);//(20khz??);//1200,0.0);//2430, 0.002);//21.96,2450,0.002);//14,6000,0.002);//11.1, 2430, 0.002);////D0.0036 //I2430 36.6*0.6=18+3.96
 800d4dc:	ed9f 1a3a 	vldr	s2, [pc, #232]	; 800d5c8 <main+0x170>
 800d4e0:	eddf 0a3a 	vldr	s1, [pc, #232]	; 800d5cc <main+0x174>
 800d4e4:	ed9f 0a3a 	vldr	s0, [pc, #232]	; 800d5d0 <main+0x178>
 800d4e8:	2004      	movs	r0, #4
 800d4ea:	f002 fa71 	bl	800f9d0 <PIDSetGain>
  PIDSetGain(R_VELO_PID, 14.6, 1200,0);//2430,0);//7.3,1215,0);//14.6, 2430,0);//1200,0.0);//, 2430,0);//17.5//2430, 0.002);//21.96,2450,0.002);//14,6000,0.002);//11.1, 2430, 0.002);//I150,
 800d4ee:	ed9f 1a36 	vldr	s2, [pc, #216]	; 800d5c8 <main+0x170>
 800d4f2:	eddf 0a36 	vldr	s1, [pc, #216]	; 800d5cc <main+0x174>
 800d4f6:	ed9f 0a36 	vldr	s0, [pc, #216]	; 800d5d0 <main+0x178>
 800d4fa:	2005      	movs	r0, #5
 800d4fc:	f002 fa68 	bl	800f9d0 <PIDSetGain>
  //PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
  PIDSetGain(A_VELO_PID, 12,0,0);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800d500:	ed9f 1a31 	vldr	s2, [pc, #196]	; 800d5c8 <main+0x170>
 800d504:	eddf 0a30 	vldr	s1, [pc, #192]	; 800d5c8 <main+0x170>
 800d508:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800d50c:	2000      	movs	r0, #0
 800d50e:	f002 fa5f 	bl	800f9d0 <PIDSetGain>
  PIDSetGain(F_WALL_PID, 6, 0, 0	);
 800d512:	ed9f 1a2d 	vldr	s2, [pc, #180]	; 800d5c8 <main+0x170>
 800d516:	eddf 0a2c 	vldr	s1, [pc, #176]	; 800d5c8 <main+0x170>
 800d51a:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 800d51e:	2008      	movs	r0, #8
 800d520:	f002 fa56 	bl	800f9d0 <PIDSetGain>
  PIDSetGain(D_WALL_PID, 6, 0, 0	);//3.2,0,0);/4.5,1.5,0.003);//3.6, 20, 0);//5.2//
 800d524:	ed9f 1a28 	vldr	s2, [pc, #160]	; 800d5c8 <main+0x170>
 800d528:	eddf 0a27 	vldr	s1, [pc, #156]	; 800d5c8 <main+0x170>
 800d52c:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 800d530:	2001      	movs	r0, #1
 800d532:	f002 fa4d 	bl	800f9d0 <PIDSetGain>
  PIDSetGain(L_WALL_PID, 12,0,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800d536:	ed9f 1a24 	vldr	s2, [pc, #144]	; 800d5c8 <main+0x170>
 800d53a:	eddf 0a23 	vldr	s1, [pc, #140]	; 800d5c8 <main+0x170>
 800d53e:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800d542:	2002      	movs	r0, #2
 800d544:	f002 fa44 	bl	800f9d0 <PIDSetGain>
  PIDSetGain(R_WALL_PID, 12,0,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800d548:	ed9f 1a1f 	vldr	s2, [pc, #124]	; 800d5c8 <main+0x170>
 800d54c:	eddf 0a1e 	vldr	s1, [pc, #120]	; 800d5c8 <main+0x170>
 800d550:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800d554:	2003      	movs	r0, #3
 800d556:	f002 fa3b 	bl	800f9d0 <PIDSetGain>

  while (1)
  {
	  switch( mode )
 800d55a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d55e:	2b07      	cmp	r3, #7
 800d560:	d82a      	bhi.n	800d5b8 <main+0x160>
 800d562:	a201      	add	r2, pc, #4	; (adr r2, 800d568 <main+0x110>)
 800d564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d568:	0800d589 	.word	0x0800d589
 800d56c:	0800d58f 	.word	0x0800d58f
 800d570:	0800d595 	.word	0x0800d595
 800d574:	0800d59b 	.word	0x0800d59b
 800d578:	0800d5a1 	.word	0x0800d5a1
 800d57c:	0800d5a7 	.word	0x0800d5a7
 800d580:	0800d5ad 	.word	0x0800d5ad
 800d584:	0800d5b3 	.word	0x0800d5b3
	  {
	  case 0:

		  ParameterSetting();
 800d588:	f7fe fbfa 	bl	800bd80 <ParameterSetting>
		//wall_flash_print();
		  break;
 800d58c:	e015      	b.n	800d5ba <main+0x162>
	  case 1:
		  GainTestRWall();
 800d58e:	f7fe fbff 	bl	800bd90 <GainTestRWall>
		  break;
 800d592:	e012      	b.n	800d5ba <main+0x162>
	  case 2:
		  GainTestDWall();
 800d594:	f7fe fc38 	bl	800be08 <GainTestDWall>
		  break;
 800d598:	e00f      	b.n	800d5ba <main+0x162>
	  case 3:
		  Debug();
 800d59a:	f7fe fb65 	bl	800bc68 <Debug>
		  break;
 800d59e:	e00c      	b.n	800d5ba <main+0x162>
	  case 4:
		  //GainTestLWall();
		  FastestRun();
 800d5a0:	f7fe fd6c 	bl	800c07c <FastestRun>
		  break;
 800d5a4:	e009      	b.n	800d5ba <main+0x162>
	  case 5:
		  GainTestAVelo();
 800d5a6:	f7fe fc99 	bl	800bedc <GainTestAVelo>
		  break;
 800d5aa:	e006      	b.n	800d5ba <main+0x162>
	  case 6:
		  Explore();
 800d5ac:	f7fe fe84 	bl	800c2b8 <Explore>
		  break;
 800d5b0:	e003      	b.n	800d5ba <main+0x162>
	  case 7:
		  WritingFree();
 800d5b2:	f7fe fcd3 	bl	800bf5c <WritingFree>
		  break;
 800d5b6:	e000      	b.n	800d5ba <main+0x162>
	  default :
		  break;
 800d5b8:	bf00      	nop
	  switch( mode )
 800d5ba:	e7ce      	b.n	800d55a <main+0x102>
 800d5bc:	200002b8 	.word	0x200002b8
 800d5c0:	0801a234 	.word	0x0801a234
 800d5c4:	0801a240 	.word	0x0801a240
 800d5c8:	00000000 	.word	0x00000000
 800d5cc:	44960000 	.word	0x44960000
 800d5d0:	4169999a 	.word	0x4169999a

0800d5d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800d5d4:	b580      	push	{r7, lr}
 800d5d6:	b094      	sub	sp, #80	; 0x50
 800d5d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800d5da:	f107 0320 	add.w	r3, r7, #32
 800d5de:	2230      	movs	r2, #48	; 0x30
 800d5e0:	2100      	movs	r1, #0
 800d5e2:	4618      	mov	r0, r3
 800d5e4:	f007 fd6d 	bl	80150c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800d5e8:	f107 030c 	add.w	r3, r7, #12
 800d5ec:	2200      	movs	r2, #0
 800d5ee:	601a      	str	r2, [r3, #0]
 800d5f0:	605a      	str	r2, [r3, #4]
 800d5f2:	609a      	str	r2, [r3, #8]
 800d5f4:	60da      	str	r2, [r3, #12]
 800d5f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	60bb      	str	r3, [r7, #8]
 800d5fc:	4b28      	ldr	r3, [pc, #160]	; (800d6a0 <SystemClock_Config+0xcc>)
 800d5fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d600:	4a27      	ldr	r2, [pc, #156]	; (800d6a0 <SystemClock_Config+0xcc>)
 800d602:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d606:	6413      	str	r3, [r2, #64]	; 0x40
 800d608:	4b25      	ldr	r3, [pc, #148]	; (800d6a0 <SystemClock_Config+0xcc>)
 800d60a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d60c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d610:	60bb      	str	r3, [r7, #8]
 800d612:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800d614:	2300      	movs	r3, #0
 800d616:	607b      	str	r3, [r7, #4]
 800d618:	4b22      	ldr	r3, [pc, #136]	; (800d6a4 <SystemClock_Config+0xd0>)
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	4a21      	ldr	r2, [pc, #132]	; (800d6a4 <SystemClock_Config+0xd0>)
 800d61e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d622:	6013      	str	r3, [r2, #0]
 800d624:	4b1f      	ldr	r3, [pc, #124]	; (800d6a4 <SystemClock_Config+0xd0>)
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d62c:	607b      	str	r3, [r7, #4]
 800d62e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800d630:	2301      	movs	r3, #1
 800d632:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800d634:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d638:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d63a:	2302      	movs	r3, #2
 800d63c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800d63e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800d642:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800d644:	2304      	movs	r3, #4
 800d646:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800d648:	23a8      	movs	r3, #168	; 0xa8
 800d64a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800d64c:	2302      	movs	r3, #2
 800d64e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800d650:	2304      	movs	r3, #4
 800d652:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d654:	f107 0320 	add.w	r3, r7, #32
 800d658:	4618      	mov	r0, r3
 800d65a:	f004 fa11 	bl	8011a80 <HAL_RCC_OscConfig>
 800d65e:	4603      	mov	r3, r0
 800d660:	2b00      	cmp	r3, #0
 800d662:	d001      	beq.n	800d668 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800d664:	f000 fcd6 	bl	800e014 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d668:	230f      	movs	r3, #15
 800d66a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d66c:	2302      	movs	r3, #2
 800d66e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800d670:	2300      	movs	r3, #0
 800d672:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800d674:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800d678:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800d67a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d67e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800d680:	f107 030c 	add.w	r3, r7, #12
 800d684:	2105      	movs	r1, #5
 800d686:	4618      	mov	r0, r3
 800d688:	f004 fc6a 	bl	8011f60 <HAL_RCC_ClockConfig>
 800d68c:	4603      	mov	r3, r0
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d001      	beq.n	800d696 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800d692:	f000 fcbf 	bl	800e014 <Error_Handler>
  }
}
 800d696:	bf00      	nop
 800d698:	3750      	adds	r7, #80	; 0x50
 800d69a:	46bd      	mov	sp, r7
 800d69c:	bd80      	pop	{r7, pc}
 800d69e:	bf00      	nop
 800d6a0:	40023800 	.word	0x40023800
 800d6a4:	40007000 	.word	0x40007000

0800d6a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800d6a8:	b580      	push	{r7, lr}
 800d6aa:	b084      	sub	sp, #16
 800d6ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800d6ae:	463b      	mov	r3, r7
 800d6b0:	2200      	movs	r2, #0
 800d6b2:	601a      	str	r2, [r3, #0]
 800d6b4:	605a      	str	r2, [r3, #4]
 800d6b6:	609a      	str	r2, [r3, #8]
 800d6b8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800d6ba:	4b2f      	ldr	r3, [pc, #188]	; (800d778 <MX_ADC1_Init+0xd0>)
 800d6bc:	4a2f      	ldr	r2, [pc, #188]	; (800d77c <MX_ADC1_Init+0xd4>)
 800d6be:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800d6c0:	4b2d      	ldr	r3, [pc, #180]	; (800d778 <MX_ADC1_Init+0xd0>)
 800d6c2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d6c6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800d6c8:	4b2b      	ldr	r3, [pc, #172]	; (800d778 <MX_ADC1_Init+0xd0>)
 800d6ca:	2200      	movs	r2, #0
 800d6cc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800d6ce:	4b2a      	ldr	r3, [pc, #168]	; (800d778 <MX_ADC1_Init+0xd0>)
 800d6d0:	2201      	movs	r2, #1
 800d6d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800d6d4:	4b28      	ldr	r3, [pc, #160]	; (800d778 <MX_ADC1_Init+0xd0>)
 800d6d6:	2201      	movs	r2, #1
 800d6d8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800d6da:	4b27      	ldr	r3, [pc, #156]	; (800d778 <MX_ADC1_Init+0xd0>)
 800d6dc:	2200      	movs	r2, #0
 800d6de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800d6e2:	4b25      	ldr	r3, [pc, #148]	; (800d778 <MX_ADC1_Init+0xd0>)
 800d6e4:	2200      	movs	r2, #0
 800d6e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800d6e8:	4b23      	ldr	r3, [pc, #140]	; (800d778 <MX_ADC1_Init+0xd0>)
 800d6ea:	4a25      	ldr	r2, [pc, #148]	; (800d780 <MX_ADC1_Init+0xd8>)
 800d6ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800d6ee:	4b22      	ldr	r3, [pc, #136]	; (800d778 <MX_ADC1_Init+0xd0>)
 800d6f0:	2200      	movs	r2, #0
 800d6f2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800d6f4:	4b20      	ldr	r3, [pc, #128]	; (800d778 <MX_ADC1_Init+0xd0>)
 800d6f6:	2203      	movs	r2, #3
 800d6f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800d6fa:	4b1f      	ldr	r3, [pc, #124]	; (800d778 <MX_ADC1_Init+0xd0>)
 800d6fc:	2201      	movs	r2, #1
 800d6fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800d702:	4b1d      	ldr	r3, [pc, #116]	; (800d778 <MX_ADC1_Init+0xd0>)
 800d704:	2201      	movs	r2, #1
 800d706:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800d708:	481b      	ldr	r0, [pc, #108]	; (800d778 <MX_ADC1_Init+0xd0>)
 800d70a:	f002 fcd5 	bl	80100b8 <HAL_ADC_Init>
 800d70e:	4603      	mov	r3, r0
 800d710:	2b00      	cmp	r3, #0
 800d712:	d001      	beq.n	800d718 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800d714:	f000 fc7e 	bl	800e014 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800d718:	230a      	movs	r3, #10
 800d71a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800d71c:	2301      	movs	r3, #1
 800d71e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800d720:	2303      	movs	r3, #3
 800d722:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d724:	463b      	mov	r3, r7
 800d726:	4619      	mov	r1, r3
 800d728:	4813      	ldr	r0, [pc, #76]	; (800d778 <MX_ADC1_Init+0xd0>)
 800d72a:	f002 fe63 	bl	80103f4 <HAL_ADC_ConfigChannel>
 800d72e:	4603      	mov	r3, r0
 800d730:	2b00      	cmp	r3, #0
 800d732:	d001      	beq.n	800d738 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800d734:	f000 fc6e 	bl	800e014 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800d738:	230e      	movs	r3, #14
 800d73a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800d73c:	2302      	movs	r3, #2
 800d73e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d740:	463b      	mov	r3, r7
 800d742:	4619      	mov	r1, r3
 800d744:	480c      	ldr	r0, [pc, #48]	; (800d778 <MX_ADC1_Init+0xd0>)
 800d746:	f002 fe55 	bl	80103f4 <HAL_ADC_ConfigChannel>
 800d74a:	4603      	mov	r3, r0
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d001      	beq.n	800d754 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800d750:	f000 fc60 	bl	800e014 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800d754:	2309      	movs	r3, #9
 800d756:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800d758:	2303      	movs	r3, #3
 800d75a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d75c:	463b      	mov	r3, r7
 800d75e:	4619      	mov	r1, r3
 800d760:	4805      	ldr	r0, [pc, #20]	; (800d778 <MX_ADC1_Init+0xd0>)
 800d762:	f002 fe47 	bl	80103f4 <HAL_ADC_ConfigChannel>
 800d766:	4603      	mov	r3, r0
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d001      	beq.n	800d770 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800d76c:	f000 fc52 	bl	800e014 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800d770:	bf00      	nop
 800d772:	3710      	adds	r7, #16
 800d774:	46bd      	mov	sp, r7
 800d776:	bd80      	pop	{r7, pc}
 800d778:	20000cfc 	.word	0x20000cfc
 800d77c:	40012000 	.word	0x40012000
 800d780:	0f000001 	.word	0x0f000001

0800d784 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b084      	sub	sp, #16
 800d788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800d78a:	463b      	mov	r3, r7
 800d78c:	2200      	movs	r2, #0
 800d78e:	601a      	str	r2, [r3, #0]
 800d790:	605a      	str	r2, [r3, #4]
 800d792:	609a      	str	r2, [r3, #8]
 800d794:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800d796:	4b28      	ldr	r3, [pc, #160]	; (800d838 <MX_ADC2_Init+0xb4>)
 800d798:	4a28      	ldr	r2, [pc, #160]	; (800d83c <MX_ADC2_Init+0xb8>)
 800d79a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800d79c:	4b26      	ldr	r3, [pc, #152]	; (800d838 <MX_ADC2_Init+0xb4>)
 800d79e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d7a2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800d7a4:	4b24      	ldr	r3, [pc, #144]	; (800d838 <MX_ADC2_Init+0xb4>)
 800d7a6:	2200      	movs	r2, #0
 800d7a8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800d7aa:	4b23      	ldr	r3, [pc, #140]	; (800d838 <MX_ADC2_Init+0xb4>)
 800d7ac:	2201      	movs	r2, #1
 800d7ae:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800d7b0:	4b21      	ldr	r3, [pc, #132]	; (800d838 <MX_ADC2_Init+0xb4>)
 800d7b2:	2201      	movs	r2, #1
 800d7b4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800d7b6:	4b20      	ldr	r3, [pc, #128]	; (800d838 <MX_ADC2_Init+0xb4>)
 800d7b8:	2200      	movs	r2, #0
 800d7ba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800d7be:	4b1e      	ldr	r3, [pc, #120]	; (800d838 <MX_ADC2_Init+0xb4>)
 800d7c0:	2200      	movs	r2, #0
 800d7c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800d7c4:	4b1c      	ldr	r3, [pc, #112]	; (800d838 <MX_ADC2_Init+0xb4>)
 800d7c6:	4a1e      	ldr	r2, [pc, #120]	; (800d840 <MX_ADC2_Init+0xbc>)
 800d7c8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800d7ca:	4b1b      	ldr	r3, [pc, #108]	; (800d838 <MX_ADC2_Init+0xb4>)
 800d7cc:	2200      	movs	r2, #0
 800d7ce:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 800d7d0:	4b19      	ldr	r3, [pc, #100]	; (800d838 <MX_ADC2_Init+0xb4>)
 800d7d2:	2202      	movs	r2, #2
 800d7d4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800d7d6:	4b18      	ldr	r3, [pc, #96]	; (800d838 <MX_ADC2_Init+0xb4>)
 800d7d8:	2201      	movs	r2, #1
 800d7da:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800d7de:	4b16      	ldr	r3, [pc, #88]	; (800d838 <MX_ADC2_Init+0xb4>)
 800d7e0:	2201      	movs	r2, #1
 800d7e2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800d7e4:	4814      	ldr	r0, [pc, #80]	; (800d838 <MX_ADC2_Init+0xb4>)
 800d7e6:	f002 fc67 	bl	80100b8 <HAL_ADC_Init>
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d001      	beq.n	800d7f4 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800d7f0:	f000 fc10 	bl	800e014 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800d7f4:	230b      	movs	r3, #11
 800d7f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800d7f8:	2301      	movs	r3, #1
 800d7fa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800d7fc:	2303      	movs	r3, #3
 800d7fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800d800:	463b      	mov	r3, r7
 800d802:	4619      	mov	r1, r3
 800d804:	480c      	ldr	r0, [pc, #48]	; (800d838 <MX_ADC2_Init+0xb4>)
 800d806:	f002 fdf5 	bl	80103f4 <HAL_ADC_ConfigChannel>
 800d80a:	4603      	mov	r3, r0
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d001      	beq.n	800d814 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800d810:	f000 fc00 	bl	800e014 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800d814:	230f      	movs	r3, #15
 800d816:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800d818:	2302      	movs	r3, #2
 800d81a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800d81c:	463b      	mov	r3, r7
 800d81e:	4619      	mov	r1, r3
 800d820:	4805      	ldr	r0, [pc, #20]	; (800d838 <MX_ADC2_Init+0xb4>)
 800d822:	f002 fde7 	bl	80103f4 <HAL_ADC_ConfigChannel>
 800d826:	4603      	mov	r3, r0
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d001      	beq.n	800d830 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800d82c:	f000 fbf2 	bl	800e014 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800d830:	bf00      	nop
 800d832:	3710      	adds	r7, #16
 800d834:	46bd      	mov	sp, r7
 800d836:	bd80      	pop	{r7, pc}
 800d838:	20000c1c 	.word	0x20000c1c
 800d83c:	40012100 	.word	0x40012100
 800d840:	0f000001 	.word	0x0f000001

0800d844 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800d844:	b580      	push	{r7, lr}
 800d846:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800d848:	4b17      	ldr	r3, [pc, #92]	; (800d8a8 <MX_SPI3_Init+0x64>)
 800d84a:	4a18      	ldr	r2, [pc, #96]	; (800d8ac <MX_SPI3_Init+0x68>)
 800d84c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800d84e:	4b16      	ldr	r3, [pc, #88]	; (800d8a8 <MX_SPI3_Init+0x64>)
 800d850:	f44f 7282 	mov.w	r2, #260	; 0x104
 800d854:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800d856:	4b14      	ldr	r3, [pc, #80]	; (800d8a8 <MX_SPI3_Init+0x64>)
 800d858:	2200      	movs	r2, #0
 800d85a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800d85c:	4b12      	ldr	r3, [pc, #72]	; (800d8a8 <MX_SPI3_Init+0x64>)
 800d85e:	2200      	movs	r2, #0
 800d860:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800d862:	4b11      	ldr	r3, [pc, #68]	; (800d8a8 <MX_SPI3_Init+0x64>)
 800d864:	2202      	movs	r2, #2
 800d866:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800d868:	4b0f      	ldr	r3, [pc, #60]	; (800d8a8 <MX_SPI3_Init+0x64>)
 800d86a:	2201      	movs	r2, #1
 800d86c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800d86e:	4b0e      	ldr	r3, [pc, #56]	; (800d8a8 <MX_SPI3_Init+0x64>)
 800d870:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d874:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800d876:	4b0c      	ldr	r3, [pc, #48]	; (800d8a8 <MX_SPI3_Init+0x64>)
 800d878:	2228      	movs	r2, #40	; 0x28
 800d87a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800d87c:	4b0a      	ldr	r3, [pc, #40]	; (800d8a8 <MX_SPI3_Init+0x64>)
 800d87e:	2200      	movs	r2, #0
 800d880:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800d882:	4b09      	ldr	r3, [pc, #36]	; (800d8a8 <MX_SPI3_Init+0x64>)
 800d884:	2200      	movs	r2, #0
 800d886:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d888:	4b07      	ldr	r3, [pc, #28]	; (800d8a8 <MX_SPI3_Init+0x64>)
 800d88a:	2200      	movs	r2, #0
 800d88c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800d88e:	4b06      	ldr	r3, [pc, #24]	; (800d8a8 <MX_SPI3_Init+0x64>)
 800d890:	220a      	movs	r2, #10
 800d892:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800d894:	4804      	ldr	r0, [pc, #16]	; (800d8a8 <MX_SPI3_Init+0x64>)
 800d896:	f004 fd55 	bl	8012344 <HAL_SPI_Init>
 800d89a:	4603      	mov	r3, r0
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d001      	beq.n	800d8a4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800d8a0:	f000 fbb8 	bl	800e014 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800d8a4:	bf00      	nop
 800d8a6:	bd80      	pop	{r7, pc}
 800d8a8:	20000ca4 	.word	0x20000ca4
 800d8ac:	40003c00 	.word	0x40003c00

0800d8b0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b086      	sub	sp, #24
 800d8b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800d8b6:	f107 0308 	add.w	r3, r7, #8
 800d8ba:	2200      	movs	r2, #0
 800d8bc:	601a      	str	r2, [r3, #0]
 800d8be:	605a      	str	r2, [r3, #4]
 800d8c0:	609a      	str	r2, [r3, #8]
 800d8c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d8c4:	463b      	mov	r3, r7
 800d8c6:	2200      	movs	r2, #0
 800d8c8:	601a      	str	r2, [r3, #0]
 800d8ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800d8cc:	4b1e      	ldr	r3, [pc, #120]	; (800d948 <MX_TIM1_Init+0x98>)
 800d8ce:	4a1f      	ldr	r2, [pc, #124]	; (800d94c <MX_TIM1_Init+0x9c>)
 800d8d0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 800d8d2:	4b1d      	ldr	r3, [pc, #116]	; (800d948 <MX_TIM1_Init+0x98>)
 800d8d4:	22a7      	movs	r2, #167	; 0xa7
 800d8d6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d8d8:	4b1b      	ldr	r3, [pc, #108]	; (800d948 <MX_TIM1_Init+0x98>)
 800d8da:	2200      	movs	r2, #0
 800d8dc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800d8de:	4b1a      	ldr	r3, [pc, #104]	; (800d948 <MX_TIM1_Init+0x98>)
 800d8e0:	f240 32e7 	movw	r2, #999	; 0x3e7
 800d8e4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d8e6:	4b18      	ldr	r3, [pc, #96]	; (800d948 <MX_TIM1_Init+0x98>)
 800d8e8:	2200      	movs	r2, #0
 800d8ea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800d8ec:	4b16      	ldr	r3, [pc, #88]	; (800d948 <MX_TIM1_Init+0x98>)
 800d8ee:	2200      	movs	r2, #0
 800d8f0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d8f2:	4b15      	ldr	r3, [pc, #84]	; (800d948 <MX_TIM1_Init+0x98>)
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800d8f8:	4813      	ldr	r0, [pc, #76]	; (800d948 <MX_TIM1_Init+0x98>)
 800d8fa:	f005 fa77 	bl	8012dec <HAL_TIM_Base_Init>
 800d8fe:	4603      	mov	r3, r0
 800d900:	2b00      	cmp	r3, #0
 800d902:	d001      	beq.n	800d908 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800d904:	f000 fb86 	bl	800e014 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d908:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d90c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800d90e:	f107 0308 	add.w	r3, r7, #8
 800d912:	4619      	mov	r1, r3
 800d914:	480c      	ldr	r0, [pc, #48]	; (800d948 <MX_TIM1_Init+0x98>)
 800d916:	f006 f841 	bl	801399c <HAL_TIM_ConfigClockSource>
 800d91a:	4603      	mov	r3, r0
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d001      	beq.n	800d924 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800d920:	f000 fb78 	bl	800e014 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d924:	2300      	movs	r3, #0
 800d926:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d928:	2300      	movs	r3, #0
 800d92a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800d92c:	463b      	mov	r3, r7
 800d92e:	4619      	mov	r1, r3
 800d930:	4805      	ldr	r0, [pc, #20]	; (800d948 <MX_TIM1_Init+0x98>)
 800d932:	f006 fced 	bl	8014310 <HAL_TIMEx_MasterConfigSynchronization>
 800d936:	4603      	mov	r3, r0
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d001      	beq.n	800d940 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800d93c:	f000 fb6a 	bl	800e014 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800d940:	bf00      	nop
 800d942:	3718      	adds	r7, #24
 800d944:	46bd      	mov	sp, r7
 800d946:	bd80      	pop	{r7, pc}
 800d948:	20000de4 	.word	0x20000de4
 800d94c:	40010000 	.word	0x40010000

0800d950 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800d950:	b580      	push	{r7, lr}
 800d952:	b08e      	sub	sp, #56	; 0x38
 800d954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800d956:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d95a:	2200      	movs	r2, #0
 800d95c:	601a      	str	r2, [r3, #0]
 800d95e:	605a      	str	r2, [r3, #4]
 800d960:	609a      	str	r2, [r3, #8]
 800d962:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d964:	f107 0320 	add.w	r3, r7, #32
 800d968:	2200      	movs	r2, #0
 800d96a:	601a      	str	r2, [r3, #0]
 800d96c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800d96e:	1d3b      	adds	r3, r7, #4
 800d970:	2200      	movs	r2, #0
 800d972:	601a      	str	r2, [r3, #0]
 800d974:	605a      	str	r2, [r3, #4]
 800d976:	609a      	str	r2, [r3, #8]
 800d978:	60da      	str	r2, [r3, #12]
 800d97a:	611a      	str	r2, [r3, #16]
 800d97c:	615a      	str	r2, [r3, #20]
 800d97e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800d980:	4b2d      	ldr	r3, [pc, #180]	; (800da38 <MX_TIM2_Init+0xe8>)
 800d982:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800d986:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800d988:	4b2b      	ldr	r3, [pc, #172]	; (800da38 <MX_TIM2_Init+0xe8>)
 800d98a:	2200      	movs	r2, #0
 800d98c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d98e:	4b2a      	ldr	r3, [pc, #168]	; (800da38 <MX_TIM2_Init+0xe8>)
 800d990:	2200      	movs	r2, #0
 800d992:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4200-1;
 800d994:	4b28      	ldr	r3, [pc, #160]	; (800da38 <MX_TIM2_Init+0xe8>)
 800d996:	f241 0267 	movw	r2, #4199	; 0x1067
 800d99a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d99c:	4b26      	ldr	r3, [pc, #152]	; (800da38 <MX_TIM2_Init+0xe8>)
 800d99e:	2200      	movs	r2, #0
 800d9a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d9a2:	4b25      	ldr	r3, [pc, #148]	; (800da38 <MX_TIM2_Init+0xe8>)
 800d9a4:	2200      	movs	r2, #0
 800d9a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800d9a8:	4823      	ldr	r0, [pc, #140]	; (800da38 <MX_TIM2_Init+0xe8>)
 800d9aa:	f005 fa1f 	bl	8012dec <HAL_TIM_Base_Init>
 800d9ae:	4603      	mov	r3, r0
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d001      	beq.n	800d9b8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800d9b4:	f000 fb2e 	bl	800e014 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d9b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d9bc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800d9be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d9c2:	4619      	mov	r1, r3
 800d9c4:	481c      	ldr	r0, [pc, #112]	; (800da38 <MX_TIM2_Init+0xe8>)
 800d9c6:	f005 ffe9 	bl	801399c <HAL_TIM_ConfigClockSource>
 800d9ca:	4603      	mov	r3, r0
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d001      	beq.n	800d9d4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800d9d0:	f000 fb20 	bl	800e014 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800d9d4:	4818      	ldr	r0, [pc, #96]	; (800da38 <MX_TIM2_Init+0xe8>)
 800d9d6:	f005 fbd7 	bl	8013188 <HAL_TIM_PWM_Init>
 800d9da:	4603      	mov	r3, r0
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d001      	beq.n	800d9e4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800d9e0:	f000 fb18 	bl	800e014 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d9e4:	2300      	movs	r3, #0
 800d9e6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800d9ec:	f107 0320 	add.w	r3, r7, #32
 800d9f0:	4619      	mov	r1, r3
 800d9f2:	4811      	ldr	r0, [pc, #68]	; (800da38 <MX_TIM2_Init+0xe8>)
 800d9f4:	f006 fc8c 	bl	8014310 <HAL_TIMEx_MasterConfigSynchronization>
 800d9f8:	4603      	mov	r3, r0
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d001      	beq.n	800da02 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800d9fe:	f000 fb09 	bl	800e014 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800da02:	2360      	movs	r3, #96	; 0x60
 800da04:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800da06:	2300      	movs	r3, #0
 800da08:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800da0a:	2300      	movs	r3, #0
 800da0c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800da0e:	2300      	movs	r3, #0
 800da10:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800da12:	1d3b      	adds	r3, r7, #4
 800da14:	220c      	movs	r2, #12
 800da16:	4619      	mov	r1, r3
 800da18:	4807      	ldr	r0, [pc, #28]	; (800da38 <MX_TIM2_Init+0xe8>)
 800da1a:	f005 fef9 	bl	8013810 <HAL_TIM_PWM_ConfigChannel>
 800da1e:	4603      	mov	r3, r0
 800da20:	2b00      	cmp	r3, #0
 800da22:	d001      	beq.n	800da28 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800da24:	f000 faf6 	bl	800e014 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800da28:	4803      	ldr	r0, [pc, #12]	; (800da38 <MX_TIM2_Init+0xe8>)
 800da2a:	f000 fd4d 	bl	800e4c8 <HAL_TIM_MspPostInit>

}
 800da2e:	bf00      	nop
 800da30:	3738      	adds	r7, #56	; 0x38
 800da32:	46bd      	mov	sp, r7
 800da34:	bd80      	pop	{r7, pc}
 800da36:	bf00      	nop
 800da38:	20000238 	.word	0x20000238

0800da3c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800da3c:	b580      	push	{r7, lr}
 800da3e:	b08c      	sub	sp, #48	; 0x30
 800da40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800da42:	f107 030c 	add.w	r3, r7, #12
 800da46:	2224      	movs	r2, #36	; 0x24
 800da48:	2100      	movs	r1, #0
 800da4a:	4618      	mov	r0, r3
 800da4c:	f007 fb39 	bl	80150c2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800da50:	1d3b      	adds	r3, r7, #4
 800da52:	2200      	movs	r2, #0
 800da54:	601a      	str	r2, [r3, #0]
 800da56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800da58:	4b20      	ldr	r3, [pc, #128]	; (800dadc <MX_TIM3_Init+0xa0>)
 800da5a:	4a21      	ldr	r2, [pc, #132]	; (800dae0 <MX_TIM3_Init+0xa4>)
 800da5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800da5e:	4b1f      	ldr	r3, [pc, #124]	; (800dadc <MX_TIM3_Init+0xa0>)
 800da60:	2200      	movs	r2, #0
 800da62:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800da64:	4b1d      	ldr	r3, [pc, #116]	; (800dadc <MX_TIM3_Init+0xa0>)
 800da66:	2200      	movs	r2, #0
 800da68:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 800da6a:	4b1c      	ldr	r3, [pc, #112]	; (800dadc <MX_TIM3_Init+0xa0>)
 800da6c:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800da70:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800da72:	4b1a      	ldr	r3, [pc, #104]	; (800dadc <MX_TIM3_Init+0xa0>)
 800da74:	2200      	movs	r2, #0
 800da76:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800da78:	4b18      	ldr	r3, [pc, #96]	; (800dadc <MX_TIM3_Init+0xa0>)
 800da7a:	2200      	movs	r2, #0
 800da7c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800da7e:	2303      	movs	r3, #3
 800da80:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800da82:	2300      	movs	r3, #0
 800da84:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800da86:	2301      	movs	r3, #1
 800da88:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800da8a:	2300      	movs	r3, #0
 800da8c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800da8e:	2300      	movs	r3, #0
 800da90:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800da92:	2300      	movs	r3, #0
 800da94:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800da96:	2301      	movs	r3, #1
 800da98:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800da9a:	2300      	movs	r3, #0
 800da9c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800da9e:	2300      	movs	r3, #0
 800daa0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800daa2:	f107 030c 	add.w	r3, r7, #12
 800daa6:	4619      	mov	r1, r3
 800daa8:	480c      	ldr	r0, [pc, #48]	; (800dadc <MX_TIM3_Init+0xa0>)
 800daaa:	f005 fc39 	bl	8013320 <HAL_TIM_Encoder_Init>
 800daae:	4603      	mov	r3, r0
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d001      	beq.n	800dab8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800dab4:	f000 faae 	bl	800e014 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dab8:	2300      	movs	r3, #0
 800daba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dabc:	2300      	movs	r3, #0
 800dabe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800dac0:	1d3b      	adds	r3, r7, #4
 800dac2:	4619      	mov	r1, r3
 800dac4:	4805      	ldr	r0, [pc, #20]	; (800dadc <MX_TIM3_Init+0xa0>)
 800dac6:	f006 fc23 	bl	8014310 <HAL_TIMEx_MasterConfigSynchronization>
 800daca:	4603      	mov	r3, r0
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d001      	beq.n	800dad4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800dad0:	f000 faa0 	bl	800e014 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800dad4:	bf00      	nop
 800dad6:	3730      	adds	r7, #48	; 0x30
 800dad8:	46bd      	mov	sp, r7
 800dada:	bd80      	pop	{r7, pc}
 800dadc:	20000c64 	.word	0x20000c64
 800dae0:	40000400 	.word	0x40000400

0800dae4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800dae4:	b580      	push	{r7, lr}
 800dae6:	b08c      	sub	sp, #48	; 0x30
 800dae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800daea:	f107 030c 	add.w	r3, r7, #12
 800daee:	2224      	movs	r2, #36	; 0x24
 800daf0:	2100      	movs	r1, #0
 800daf2:	4618      	mov	r0, r3
 800daf4:	f007 fae5 	bl	80150c2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800daf8:	1d3b      	adds	r3, r7, #4
 800dafa:	2200      	movs	r2, #0
 800dafc:	601a      	str	r2, [r3, #0]
 800dafe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800db00:	4b20      	ldr	r3, [pc, #128]	; (800db84 <MX_TIM4_Init+0xa0>)
 800db02:	4a21      	ldr	r2, [pc, #132]	; (800db88 <MX_TIM4_Init+0xa4>)
 800db04:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800db06:	4b1f      	ldr	r3, [pc, #124]	; (800db84 <MX_TIM4_Init+0xa0>)
 800db08:	2200      	movs	r2, #0
 800db0a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800db0c:	4b1d      	ldr	r3, [pc, #116]	; (800db84 <MX_TIM4_Init+0xa0>)
 800db0e:	2200      	movs	r2, #0
 800db10:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000-1;
 800db12:	4b1c      	ldr	r3, [pc, #112]	; (800db84 <MX_TIM4_Init+0xa0>)
 800db14:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800db18:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800db1a:	4b1a      	ldr	r3, [pc, #104]	; (800db84 <MX_TIM4_Init+0xa0>)
 800db1c:	2200      	movs	r2, #0
 800db1e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800db20:	4b18      	ldr	r3, [pc, #96]	; (800db84 <MX_TIM4_Init+0xa0>)
 800db22:	2200      	movs	r2, #0
 800db24:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800db26:	2303      	movs	r3, #3
 800db28:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800db2a:	2300      	movs	r3, #0
 800db2c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800db2e:	2301      	movs	r3, #1
 800db30:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800db32:	2300      	movs	r3, #0
 800db34:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800db36:	2300      	movs	r3, #0
 800db38:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800db3a:	2300      	movs	r3, #0
 800db3c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800db3e:	2301      	movs	r3, #1
 800db40:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800db42:	2300      	movs	r3, #0
 800db44:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800db46:	2300      	movs	r3, #0
 800db48:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800db4a:	f107 030c 	add.w	r3, r7, #12
 800db4e:	4619      	mov	r1, r3
 800db50:	480c      	ldr	r0, [pc, #48]	; (800db84 <MX_TIM4_Init+0xa0>)
 800db52:	f005 fbe5 	bl	8013320 <HAL_TIM_Encoder_Init>
 800db56:	4603      	mov	r3, r0
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d001      	beq.n	800db60 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800db5c:	f000 fa5a 	bl	800e014 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800db60:	2300      	movs	r3, #0
 800db62:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800db64:	2300      	movs	r3, #0
 800db66:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800db68:	1d3b      	adds	r3, r7, #4
 800db6a:	4619      	mov	r1, r3
 800db6c:	4805      	ldr	r0, [pc, #20]	; (800db84 <MX_TIM4_Init+0xa0>)
 800db6e:	f006 fbcf 	bl	8014310 <HAL_TIMEx_MasterConfigSynchronization>
 800db72:	4603      	mov	r3, r0
 800db74:	2b00      	cmp	r3, #0
 800db76:	d001      	beq.n	800db7c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800db78:	f000 fa4c 	bl	800e014 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800db7c:	bf00      	nop
 800db7e:	3730      	adds	r7, #48	; 0x30
 800db80:	46bd      	mov	sp, r7
 800db82:	bd80      	pop	{r7, pc}
 800db84:	20000bdc 	.word	0x20000bdc
 800db88:	40000800 	.word	0x40000800

0800db8c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b08e      	sub	sp, #56	; 0x38
 800db90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800db92:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800db96:	2200      	movs	r2, #0
 800db98:	601a      	str	r2, [r3, #0]
 800db9a:	605a      	str	r2, [r3, #4]
 800db9c:	609a      	str	r2, [r3, #8]
 800db9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dba0:	f107 0320 	add.w	r3, r7, #32
 800dba4:	2200      	movs	r2, #0
 800dba6:	601a      	str	r2, [r3, #0]
 800dba8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800dbaa:	1d3b      	adds	r3, r7, #4
 800dbac:	2200      	movs	r2, #0
 800dbae:	601a      	str	r2, [r3, #0]
 800dbb0:	605a      	str	r2, [r3, #4]
 800dbb2:	609a      	str	r2, [r3, #8]
 800dbb4:	60da      	str	r2, [r3, #12]
 800dbb6:	611a      	str	r2, [r3, #16]
 800dbb8:	615a      	str	r2, [r3, #20]
 800dbba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800dbbc:	4b2c      	ldr	r3, [pc, #176]	; (800dc70 <MX_TIM5_Init+0xe4>)
 800dbbe:	4a2d      	ldr	r2, [pc, #180]	; (800dc74 <MX_TIM5_Init+0xe8>)
 800dbc0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800dbc2:	4b2b      	ldr	r3, [pc, #172]	; (800dc70 <MX_TIM5_Init+0xe4>)
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dbc8:	4b29      	ldr	r3, [pc, #164]	; (800dc70 <MX_TIM5_Init+0xe4>)
 800dbca:	2200      	movs	r2, #0
 800dbcc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4200-1;
 800dbce:	4b28      	ldr	r3, [pc, #160]	; (800dc70 <MX_TIM5_Init+0xe4>)
 800dbd0:	f241 0267 	movw	r2, #4199	; 0x1067
 800dbd4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dbd6:	4b26      	ldr	r3, [pc, #152]	; (800dc70 <MX_TIM5_Init+0xe4>)
 800dbd8:	2200      	movs	r2, #0
 800dbda:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800dbdc:	4b24      	ldr	r3, [pc, #144]	; (800dc70 <MX_TIM5_Init+0xe4>)
 800dbde:	2200      	movs	r2, #0
 800dbe0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800dbe2:	4823      	ldr	r0, [pc, #140]	; (800dc70 <MX_TIM5_Init+0xe4>)
 800dbe4:	f005 f902 	bl	8012dec <HAL_TIM_Base_Init>
 800dbe8:	4603      	mov	r3, r0
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d001      	beq.n	800dbf2 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800dbee:	f000 fa11 	bl	800e014 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dbf2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dbf6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800dbf8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dbfc:	4619      	mov	r1, r3
 800dbfe:	481c      	ldr	r0, [pc, #112]	; (800dc70 <MX_TIM5_Init+0xe4>)
 800dc00:	f005 fecc 	bl	801399c <HAL_TIM_ConfigClockSource>
 800dc04:	4603      	mov	r3, r0
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d001      	beq.n	800dc0e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800dc0a:	f000 fa03 	bl	800e014 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800dc0e:	4818      	ldr	r0, [pc, #96]	; (800dc70 <MX_TIM5_Init+0xe4>)
 800dc10:	f005 faba 	bl	8013188 <HAL_TIM_PWM_Init>
 800dc14:	4603      	mov	r3, r0
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d001      	beq.n	800dc1e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800dc1a:	f000 f9fb 	bl	800e014 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dc1e:	2300      	movs	r3, #0
 800dc20:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dc22:	2300      	movs	r3, #0
 800dc24:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800dc26:	f107 0320 	add.w	r3, r7, #32
 800dc2a:	4619      	mov	r1, r3
 800dc2c:	4810      	ldr	r0, [pc, #64]	; (800dc70 <MX_TIM5_Init+0xe4>)
 800dc2e:	f006 fb6f 	bl	8014310 <HAL_TIMEx_MasterConfigSynchronization>
 800dc32:	4603      	mov	r3, r0
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d001      	beq.n	800dc3c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800dc38:	f000 f9ec 	bl	800e014 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800dc3c:	2360      	movs	r3, #96	; 0x60
 800dc3e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800dc40:	2300      	movs	r3, #0
 800dc42:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dc44:	2300      	movs	r3, #0
 800dc46:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800dc48:	2300      	movs	r3, #0
 800dc4a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800dc4c:	1d3b      	adds	r3, r7, #4
 800dc4e:	2204      	movs	r2, #4
 800dc50:	4619      	mov	r1, r3
 800dc52:	4807      	ldr	r0, [pc, #28]	; (800dc70 <MX_TIM5_Init+0xe4>)
 800dc54:	f005 fddc 	bl	8013810 <HAL_TIM_PWM_ConfigChannel>
 800dc58:	4603      	mov	r3, r0
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d001      	beq.n	800dc62 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800dc5e:	f000 f9d9 	bl	800e014 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800dc62:	4803      	ldr	r0, [pc, #12]	; (800dc70 <MX_TIM5_Init+0xe4>)
 800dc64:	f000 fc30 	bl	800e4c8 <HAL_TIM_MspPostInit>

}
 800dc68:	bf00      	nop
 800dc6a:	3738      	adds	r7, #56	; 0x38
 800dc6c:	46bd      	mov	sp, r7
 800dc6e:	bd80      	pop	{r7, pc}
 800dc70:	20000278 	.word	0x20000278
 800dc74:	40000c00 	.word	0x40000c00

0800dc78 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800dc78:	b580      	push	{r7, lr}
 800dc7a:	b096      	sub	sp, #88	; 0x58
 800dc7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800dc7e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800dc82:	2200      	movs	r2, #0
 800dc84:	601a      	str	r2, [r3, #0]
 800dc86:	605a      	str	r2, [r3, #4]
 800dc88:	609a      	str	r2, [r3, #8]
 800dc8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800dc8c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800dc90:	2200      	movs	r2, #0
 800dc92:	601a      	str	r2, [r3, #0]
 800dc94:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800dc96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dc9a:	2200      	movs	r2, #0
 800dc9c:	601a      	str	r2, [r3, #0]
 800dc9e:	605a      	str	r2, [r3, #4]
 800dca0:	609a      	str	r2, [r3, #8]
 800dca2:	60da      	str	r2, [r3, #12]
 800dca4:	611a      	str	r2, [r3, #16]
 800dca6:	615a      	str	r2, [r3, #20]
 800dca8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800dcaa:	1d3b      	adds	r3, r7, #4
 800dcac:	2220      	movs	r2, #32
 800dcae:	2100      	movs	r1, #0
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	f007 fa06 	bl	80150c2 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800dcb6:	4b42      	ldr	r3, [pc, #264]	; (800ddc0 <MX_TIM8_Init+0x148>)
 800dcb8:	4a42      	ldr	r2, [pc, #264]	; (800ddc4 <MX_TIM8_Init+0x14c>)
 800dcba:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 800dcbc:	4b40      	ldr	r3, [pc, #256]	; (800ddc0 <MX_TIM8_Init+0x148>)
 800dcbe:	22a7      	movs	r2, #167	; 0xa7
 800dcc0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dcc2:	4b3f      	ldr	r3, [pc, #252]	; (800ddc0 <MX_TIM8_Init+0x148>)
 800dcc4:	2200      	movs	r2, #0
 800dcc6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 50-1;
 800dcc8:	4b3d      	ldr	r3, [pc, #244]	; (800ddc0 <MX_TIM8_Init+0x148>)
 800dcca:	2231      	movs	r2, #49	; 0x31
 800dccc:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dcce:	4b3c      	ldr	r3, [pc, #240]	; (800ddc0 <MX_TIM8_Init+0x148>)
 800dcd0:	2200      	movs	r2, #0
 800dcd2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800dcd4:	4b3a      	ldr	r3, [pc, #232]	; (800ddc0 <MX_TIM8_Init+0x148>)
 800dcd6:	2200      	movs	r2, #0
 800dcd8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800dcda:	4b39      	ldr	r3, [pc, #228]	; (800ddc0 <MX_TIM8_Init+0x148>)
 800dcdc:	2280      	movs	r2, #128	; 0x80
 800dcde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800dce0:	4837      	ldr	r0, [pc, #220]	; (800ddc0 <MX_TIM8_Init+0x148>)
 800dce2:	f005 f883 	bl	8012dec <HAL_TIM_Base_Init>
 800dce6:	4603      	mov	r3, r0
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d001      	beq.n	800dcf0 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 800dcec:	f000 f992 	bl	800e014 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dcf0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800dcf4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800dcf6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800dcfa:	4619      	mov	r1, r3
 800dcfc:	4830      	ldr	r0, [pc, #192]	; (800ddc0 <MX_TIM8_Init+0x148>)
 800dcfe:	f005 fe4d 	bl	801399c <HAL_TIM_ConfigClockSource>
 800dd02:	4603      	mov	r3, r0
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d001      	beq.n	800dd0c <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 800dd08:	f000 f984 	bl	800e014 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 800dd0c:	482c      	ldr	r0, [pc, #176]	; (800ddc0 <MX_TIM8_Init+0x148>)
 800dd0e:	f005 f8e7 	bl	8012ee0 <HAL_TIM_OC_Init>
 800dd12:	4603      	mov	r3, r0
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d001      	beq.n	800dd1c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800dd18:	f000 f97c 	bl	800e014 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dd1c:	2300      	movs	r3, #0
 800dd1e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dd20:	2300      	movs	r3, #0
 800dd22:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800dd24:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800dd28:	4619      	mov	r1, r3
 800dd2a:	4825      	ldr	r0, [pc, #148]	; (800ddc0 <MX_TIM8_Init+0x148>)
 800dd2c:	f006 faf0 	bl	8014310 <HAL_TIMEx_MasterConfigSynchronization>
 800dd30:	4603      	mov	r3, r0
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d001      	beq.n	800dd3a <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800dd36:	f000 f96d 	bl	800e014 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800dd3a:	2330      	movs	r3, #48	; 0x30
 800dd3c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 25-1;
 800dd3e:	2318      	movs	r3, #24
 800dd40:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dd42:	2300      	movs	r3, #0
 800dd44:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800dd46:	2300      	movs	r3, #0
 800dd48:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800dd4a:	2300      	movs	r3, #0
 800dd4c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800dd4e:	2300      	movs	r3, #0
 800dd50:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800dd52:	2300      	movs	r3, #0
 800dd54:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800dd56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dd5a:	2200      	movs	r2, #0
 800dd5c:	4619      	mov	r1, r3
 800dd5e:	4818      	ldr	r0, [pc, #96]	; (800ddc0 <MX_TIM8_Init+0x148>)
 800dd60:	f005 fcf6 	bl	8013750 <HAL_TIM_OC_ConfigChannel>
 800dd64:	4603      	mov	r3, r0
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d001      	beq.n	800dd6e <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 800dd6a:	f000 f953 	bl	800e014 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 800dd6e:	4b14      	ldr	r3, [pc, #80]	; (800ddc0 <MX_TIM8_Init+0x148>)
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	699a      	ldr	r2, [r3, #24]
 800dd74:	4b12      	ldr	r3, [pc, #72]	; (800ddc0 <MX_TIM8_Init+0x148>)
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	f042 0208 	orr.w	r2, r2, #8
 800dd7c:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800dd7e:	2300      	movs	r3, #0
 800dd80:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800dd82:	2300      	movs	r3, #0
 800dd84:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800dd86:	2300      	movs	r3, #0
 800dd88:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800dd8a:	2300      	movs	r3, #0
 800dd8c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800dd8e:	2300      	movs	r3, #0
 800dd90:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800dd92:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800dd96:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800dd98:	2300      	movs	r3, #0
 800dd9a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800dd9c:	1d3b      	adds	r3, r7, #4
 800dd9e:	4619      	mov	r1, r3
 800dda0:	4807      	ldr	r0, [pc, #28]	; (800ddc0 <MX_TIM8_Init+0x148>)
 800dda2:	f006 fb31 	bl	8014408 <HAL_TIMEx_ConfigBreakDeadTime>
 800dda6:	4603      	mov	r3, r0
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d001      	beq.n	800ddb0 <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 800ddac:	f000 f932 	bl	800e014 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800ddb0:	4803      	ldr	r0, [pc, #12]	; (800ddc0 <MX_TIM8_Init+0x148>)
 800ddb2:	f000 fb89 	bl	800e4c8 <HAL_TIM_MspPostInit>

}
 800ddb6:	bf00      	nop
 800ddb8:	3758      	adds	r7, #88	; 0x58
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	bd80      	pop	{r7, pc}
 800ddbe:	bf00      	nop
 800ddc0:	20000b9c 	.word	0x20000b9c
 800ddc4:	40010400 	.word	0x40010400

0800ddc8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800ddc8:	b580      	push	{r7, lr}
 800ddca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800ddcc:	4b11      	ldr	r3, [pc, #68]	; (800de14 <MX_USART1_UART_Init+0x4c>)
 800ddce:	4a12      	ldr	r2, [pc, #72]	; (800de18 <MX_USART1_UART_Init+0x50>)
 800ddd0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800ddd2:	4b10      	ldr	r3, [pc, #64]	; (800de14 <MX_USART1_UART_Init+0x4c>)
 800ddd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800ddd8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800ddda:	4b0e      	ldr	r3, [pc, #56]	; (800de14 <MX_USART1_UART_Init+0x4c>)
 800dddc:	2200      	movs	r2, #0
 800ddde:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800dde0:	4b0c      	ldr	r3, [pc, #48]	; (800de14 <MX_USART1_UART_Init+0x4c>)
 800dde2:	2200      	movs	r2, #0
 800dde4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800dde6:	4b0b      	ldr	r3, [pc, #44]	; (800de14 <MX_USART1_UART_Init+0x4c>)
 800dde8:	2200      	movs	r2, #0
 800ddea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800ddec:	4b09      	ldr	r3, [pc, #36]	; (800de14 <MX_USART1_UART_Init+0x4c>)
 800ddee:	220c      	movs	r2, #12
 800ddf0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800ddf2:	4b08      	ldr	r3, [pc, #32]	; (800de14 <MX_USART1_UART_Init+0x4c>)
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800ddf8:	4b06      	ldr	r3, [pc, #24]	; (800de14 <MX_USART1_UART_Init+0x4c>)
 800ddfa:	2200      	movs	r2, #0
 800ddfc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800ddfe:	4805      	ldr	r0, [pc, #20]	; (800de14 <MX_USART1_UART_Init+0x4c>)
 800de00:	f006 fb8d 	bl	801451e <HAL_UART_Init>
 800de04:	4603      	mov	r3, r0
 800de06:	2b00      	cmp	r3, #0
 800de08:	d001      	beq.n	800de0e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800de0a:	f000 f903 	bl	800e014 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800de0e:	bf00      	nop
 800de10:	bd80      	pop	{r7, pc}
 800de12:	bf00      	nop
 800de14:	20000d44 	.word	0x20000d44
 800de18:	40011000 	.word	0x40011000

0800de1c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	b082      	sub	sp, #8
 800de20:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800de22:	2300      	movs	r3, #0
 800de24:	607b      	str	r3, [r7, #4]
 800de26:	4b10      	ldr	r3, [pc, #64]	; (800de68 <MX_DMA_Init+0x4c>)
 800de28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de2a:	4a0f      	ldr	r2, [pc, #60]	; (800de68 <MX_DMA_Init+0x4c>)
 800de2c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800de30:	6313      	str	r3, [r2, #48]	; 0x30
 800de32:	4b0d      	ldr	r3, [pc, #52]	; (800de68 <MX_DMA_Init+0x4c>)
 800de34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800de3a:	607b      	str	r3, [r7, #4]
 800de3c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800de3e:	2200      	movs	r2, #0
 800de40:	2100      	movs	r1, #0
 800de42:	2038      	movs	r0, #56	; 0x38
 800de44:	f002 fe51 	bl	8010aea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800de48:	2038      	movs	r0, #56	; 0x38
 800de4a:	f002 fe6a 	bl	8010b22 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800de4e:	2200      	movs	r2, #0
 800de50:	2100      	movs	r1, #0
 800de52:	203a      	movs	r0, #58	; 0x3a
 800de54:	f002 fe49 	bl	8010aea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800de58:	203a      	movs	r0, #58	; 0x3a
 800de5a:	f002 fe62 	bl	8010b22 <HAL_NVIC_EnableIRQ>

}
 800de5e:	bf00      	nop
 800de60:	3708      	adds	r7, #8
 800de62:	46bd      	mov	sp, r7
 800de64:	bd80      	pop	{r7, pc}
 800de66:	bf00      	nop
 800de68:	40023800 	.word	0x40023800

0800de6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b08a      	sub	sp, #40	; 0x28
 800de70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800de72:	f107 0314 	add.w	r3, r7, #20
 800de76:	2200      	movs	r2, #0
 800de78:	601a      	str	r2, [r3, #0]
 800de7a:	605a      	str	r2, [r3, #4]
 800de7c:	609a      	str	r2, [r3, #8]
 800de7e:	60da      	str	r2, [r3, #12]
 800de80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800de82:	2300      	movs	r3, #0
 800de84:	613b      	str	r3, [r7, #16]
 800de86:	4b5d      	ldr	r3, [pc, #372]	; (800dffc <MX_GPIO_Init+0x190>)
 800de88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de8a:	4a5c      	ldr	r2, [pc, #368]	; (800dffc <MX_GPIO_Init+0x190>)
 800de8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800de90:	6313      	str	r3, [r2, #48]	; 0x30
 800de92:	4b5a      	ldr	r3, [pc, #360]	; (800dffc <MX_GPIO_Init+0x190>)
 800de94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800de9a:	613b      	str	r3, [r7, #16]
 800de9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800de9e:	2300      	movs	r3, #0
 800dea0:	60fb      	str	r3, [r7, #12]
 800dea2:	4b56      	ldr	r3, [pc, #344]	; (800dffc <MX_GPIO_Init+0x190>)
 800dea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dea6:	4a55      	ldr	r2, [pc, #340]	; (800dffc <MX_GPIO_Init+0x190>)
 800dea8:	f043 0304 	orr.w	r3, r3, #4
 800deac:	6313      	str	r3, [r2, #48]	; 0x30
 800deae:	4b53      	ldr	r3, [pc, #332]	; (800dffc <MX_GPIO_Init+0x190>)
 800deb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800deb2:	f003 0304 	and.w	r3, r3, #4
 800deb6:	60fb      	str	r3, [r7, #12]
 800deb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800deba:	2300      	movs	r3, #0
 800debc:	60bb      	str	r3, [r7, #8]
 800debe:	4b4f      	ldr	r3, [pc, #316]	; (800dffc <MX_GPIO_Init+0x190>)
 800dec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dec2:	4a4e      	ldr	r2, [pc, #312]	; (800dffc <MX_GPIO_Init+0x190>)
 800dec4:	f043 0301 	orr.w	r3, r3, #1
 800dec8:	6313      	str	r3, [r2, #48]	; 0x30
 800deca:	4b4c      	ldr	r3, [pc, #304]	; (800dffc <MX_GPIO_Init+0x190>)
 800decc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dece:	f003 0301 	and.w	r3, r3, #1
 800ded2:	60bb      	str	r3, [r7, #8]
 800ded4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ded6:	2300      	movs	r3, #0
 800ded8:	607b      	str	r3, [r7, #4]
 800deda:	4b48      	ldr	r3, [pc, #288]	; (800dffc <MX_GPIO_Init+0x190>)
 800dedc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dede:	4a47      	ldr	r2, [pc, #284]	; (800dffc <MX_GPIO_Init+0x190>)
 800dee0:	f043 0302 	orr.w	r3, r3, #2
 800dee4:	6313      	str	r3, [r2, #48]	; 0x30
 800dee6:	4b45      	ldr	r3, [pc, #276]	; (800dffc <MX_GPIO_Init+0x190>)
 800dee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800deea:	f003 0302 	and.w	r3, r3, #2
 800deee:	607b      	str	r3, [r7, #4]
 800def0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800def2:	2300      	movs	r3, #0
 800def4:	603b      	str	r3, [r7, #0]
 800def6:	4b41      	ldr	r3, [pc, #260]	; (800dffc <MX_GPIO_Init+0x190>)
 800def8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800defa:	4a40      	ldr	r2, [pc, #256]	; (800dffc <MX_GPIO_Init+0x190>)
 800defc:	f043 0308 	orr.w	r3, r3, #8
 800df00:	6313      	str	r3, [r2, #48]	; 0x30
 800df02:	4b3e      	ldr	r3, [pc, #248]	; (800dffc <MX_GPIO_Init+0x190>)
 800df04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df06:	f003 0308 	and.w	r3, r3, #8
 800df0a:	603b      	str	r3, [r7, #0]
 800df0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800df0e:	2200      	movs	r2, #0
 800df10:	f44f 7141 	mov.w	r1, #772	; 0x304
 800df14:	483a      	ldr	r0, [pc, #232]	; (800e000 <MX_GPIO_Init+0x194>)
 800df16:	f003 fd81 	bl	8011a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800df1a:	2200      	movs	r2, #0
 800df1c:	2105      	movs	r1, #5
 800df1e:	4839      	ldr	r0, [pc, #228]	; (800e004 <MX_GPIO_Init+0x198>)
 800df20:	f003 fd7c 	bl	8011a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800df24:	2200      	movs	r2, #0
 800df26:	2104      	movs	r1, #4
 800df28:	4837      	ldr	r0, [pc, #220]	; (800e008 <MX_GPIO_Init+0x19c>)
 800df2a:	f003 fd77 	bl	8011a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800df2e:	2200      	movs	r2, #0
 800df30:	f44f 7100 	mov.w	r1, #512	; 0x200
 800df34:	4835      	ldr	r0, [pc, #212]	; (800e00c <MX_GPIO_Init+0x1a0>)
 800df36:	f003 fd71 	bl	8011a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9;
 800df3a:	f44f 7341 	mov.w	r3, #772	; 0x304
 800df3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800df40:	2301      	movs	r3, #1
 800df42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800df44:	2300      	movs	r3, #0
 800df46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800df48:	2300      	movs	r3, #0
 800df4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800df4c:	f107 0314 	add.w	r3, r7, #20
 800df50:	4619      	mov	r1, r3
 800df52:	482b      	ldr	r0, [pc, #172]	; (800e000 <MX_GPIO_Init+0x194>)
 800df54:	f003 fbc8 	bl	80116e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800df58:	2305      	movs	r3, #5
 800df5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800df5c:	2301      	movs	r3, #1
 800df5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800df60:	2300      	movs	r3, #0
 800df62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800df64:	2300      	movs	r3, #0
 800df66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800df68:	f107 0314 	add.w	r3, r7, #20
 800df6c:	4619      	mov	r1, r3
 800df6e:	4825      	ldr	r0, [pc, #148]	; (800e004 <MX_GPIO_Init+0x198>)
 800df70:	f003 fbba 	bl	80116e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800df74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800df78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800df7a:	4b25      	ldr	r3, [pc, #148]	; (800e010 <MX_GPIO_Init+0x1a4>)
 800df7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800df7e:	2300      	movs	r3, #0
 800df80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800df82:	f107 0314 	add.w	r3, r7, #20
 800df86:	4619      	mov	r1, r3
 800df88:	4820      	ldr	r0, [pc, #128]	; (800e00c <MX_GPIO_Init+0x1a0>)
 800df8a:	f003 fbad 	bl	80116e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800df8e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800df92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800df94:	2300      	movs	r3, #0
 800df96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800df98:	2300      	movs	r3, #0
 800df9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800df9c:	f107 0314 	add.w	r3, r7, #20
 800dfa0:	4619      	mov	r1, r3
 800dfa2:	4818      	ldr	r0, [pc, #96]	; (800e004 <MX_GPIO_Init+0x198>)
 800dfa4:	f003 fba0 	bl	80116e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800dfa8:	2304      	movs	r3, #4
 800dfaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800dfac:	2301      	movs	r3, #1
 800dfae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dfb4:	2300      	movs	r3, #0
 800dfb6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800dfb8:	f107 0314 	add.w	r3, r7, #20
 800dfbc:	4619      	mov	r1, r3
 800dfbe:	4812      	ldr	r0, [pc, #72]	; (800e008 <MX_GPIO_Init+0x19c>)
 800dfc0:	f003 fb92 	bl	80116e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800dfc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dfc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800dfca:	2301      	movs	r3, #1
 800dfcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dfce:	2300      	movs	r3, #0
 800dfd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dfd2:	2300      	movs	r3, #0
 800dfd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800dfd6:	f107 0314 	add.w	r3, r7, #20
 800dfda:	4619      	mov	r1, r3
 800dfdc:	480b      	ldr	r0, [pc, #44]	; (800e00c <MX_GPIO_Init+0x1a0>)
 800dfde:	f003 fb83 	bl	80116e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800dfe2:	2200      	movs	r2, #0
 800dfe4:	2100      	movs	r1, #0
 800dfe6:	2028      	movs	r0, #40	; 0x28
 800dfe8:	f002 fd7f 	bl	8010aea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800dfec:	2028      	movs	r0, #40	; 0x28
 800dfee:	f002 fd98 	bl	8010b22 <HAL_NVIC_EnableIRQ>

}
 800dff2:	bf00      	nop
 800dff4:	3728      	adds	r7, #40	; 0x28
 800dff6:	46bd      	mov	sp, r7
 800dff8:	bd80      	pop	{r7, pc}
 800dffa:	bf00      	nop
 800dffc:	40023800 	.word	0x40023800
 800e000:	40020800 	.word	0x40020800
 800e004:	40020000 	.word	0x40020000
 800e008:	40020c00 	.word	0x40020c00
 800e00c:	40020400 	.word	0x40020400
 800e010:	10110000 	.word	0x10110000

0800e014 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800e014:	b480      	push	{r7}
 800e016:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800e018:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800e01a:	e7fe      	b.n	800e01a <Error_Handler+0x6>

0800e01c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800e01c:	b480      	push	{r7}
 800e01e:	b083      	sub	sp, #12
 800e020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e022:	2300      	movs	r3, #0
 800e024:	607b      	str	r3, [r7, #4]
 800e026:	4b10      	ldr	r3, [pc, #64]	; (800e068 <HAL_MspInit+0x4c>)
 800e028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e02a:	4a0f      	ldr	r2, [pc, #60]	; (800e068 <HAL_MspInit+0x4c>)
 800e02c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e030:	6453      	str	r3, [r2, #68]	; 0x44
 800e032:	4b0d      	ldr	r3, [pc, #52]	; (800e068 <HAL_MspInit+0x4c>)
 800e034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e036:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e03a:	607b      	str	r3, [r7, #4]
 800e03c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800e03e:	2300      	movs	r3, #0
 800e040:	603b      	str	r3, [r7, #0]
 800e042:	4b09      	ldr	r3, [pc, #36]	; (800e068 <HAL_MspInit+0x4c>)
 800e044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e046:	4a08      	ldr	r2, [pc, #32]	; (800e068 <HAL_MspInit+0x4c>)
 800e048:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e04c:	6413      	str	r3, [r2, #64]	; 0x40
 800e04e:	4b06      	ldr	r3, [pc, #24]	; (800e068 <HAL_MspInit+0x4c>)
 800e050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e056:	603b      	str	r3, [r7, #0]
 800e058:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800e05a:	bf00      	nop
 800e05c:	370c      	adds	r7, #12
 800e05e:	46bd      	mov	sp, r7
 800e060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e064:	4770      	bx	lr
 800e066:	bf00      	nop
 800e068:	40023800 	.word	0x40023800

0800e06c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800e06c:	b580      	push	{r7, lr}
 800e06e:	b08c      	sub	sp, #48	; 0x30
 800e070:	af00      	add	r7, sp, #0
 800e072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e074:	f107 031c 	add.w	r3, r7, #28
 800e078:	2200      	movs	r2, #0
 800e07a:	601a      	str	r2, [r3, #0]
 800e07c:	605a      	str	r2, [r3, #4]
 800e07e:	609a      	str	r2, [r3, #8]
 800e080:	60da      	str	r2, [r3, #12]
 800e082:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	4a6b      	ldr	r2, [pc, #428]	; (800e238 <HAL_ADC_MspInit+0x1cc>)
 800e08a:	4293      	cmp	r3, r2
 800e08c:	d172      	bne.n	800e174 <HAL_ADC_MspInit+0x108>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800e08e:	2300      	movs	r3, #0
 800e090:	61bb      	str	r3, [r7, #24]
 800e092:	4b6a      	ldr	r3, [pc, #424]	; (800e23c <HAL_ADC_MspInit+0x1d0>)
 800e094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e096:	4a69      	ldr	r2, [pc, #420]	; (800e23c <HAL_ADC_MspInit+0x1d0>)
 800e098:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e09c:	6453      	str	r3, [r2, #68]	; 0x44
 800e09e:	4b67      	ldr	r3, [pc, #412]	; (800e23c <HAL_ADC_MspInit+0x1d0>)
 800e0a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e0a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e0a6:	61bb      	str	r3, [r7, #24]
 800e0a8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e0aa:	2300      	movs	r3, #0
 800e0ac:	617b      	str	r3, [r7, #20]
 800e0ae:	4b63      	ldr	r3, [pc, #396]	; (800e23c <HAL_ADC_MspInit+0x1d0>)
 800e0b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0b2:	4a62      	ldr	r2, [pc, #392]	; (800e23c <HAL_ADC_MspInit+0x1d0>)
 800e0b4:	f043 0304 	orr.w	r3, r3, #4
 800e0b8:	6313      	str	r3, [r2, #48]	; 0x30
 800e0ba:	4b60      	ldr	r3, [pc, #384]	; (800e23c <HAL_ADC_MspInit+0x1d0>)
 800e0bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0be:	f003 0304 	and.w	r3, r3, #4
 800e0c2:	617b      	str	r3, [r7, #20]
 800e0c4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e0c6:	2300      	movs	r3, #0
 800e0c8:	613b      	str	r3, [r7, #16]
 800e0ca:	4b5c      	ldr	r3, [pc, #368]	; (800e23c <HAL_ADC_MspInit+0x1d0>)
 800e0cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0ce:	4a5b      	ldr	r2, [pc, #364]	; (800e23c <HAL_ADC_MspInit+0x1d0>)
 800e0d0:	f043 0302 	orr.w	r3, r3, #2
 800e0d4:	6313      	str	r3, [r2, #48]	; 0x30
 800e0d6:	4b59      	ldr	r3, [pc, #356]	; (800e23c <HAL_ADC_MspInit+0x1d0>)
 800e0d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0da:	f003 0302 	and.w	r3, r3, #2
 800e0de:	613b      	str	r3, [r7, #16]
 800e0e0:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800e0e2:	2311      	movs	r3, #17
 800e0e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e0e6:	2303      	movs	r3, #3
 800e0e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e0ee:	f107 031c 	add.w	r3, r7, #28
 800e0f2:	4619      	mov	r1, r3
 800e0f4:	4852      	ldr	r0, [pc, #328]	; (800e240 <HAL_ADC_MspInit+0x1d4>)
 800e0f6:	f003 faf7 	bl	80116e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800e0fa:	2302      	movs	r3, #2
 800e0fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e0fe:	2303      	movs	r3, #3
 800e100:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e102:	2300      	movs	r3, #0
 800e104:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e106:	f107 031c 	add.w	r3, r7, #28
 800e10a:	4619      	mov	r1, r3
 800e10c:	484d      	ldr	r0, [pc, #308]	; (800e244 <HAL_ADC_MspInit+0x1d8>)
 800e10e:	f003 faeb 	bl	80116e8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800e112:	4b4d      	ldr	r3, [pc, #308]	; (800e248 <HAL_ADC_MspInit+0x1dc>)
 800e114:	4a4d      	ldr	r2, [pc, #308]	; (800e24c <HAL_ADC_MspInit+0x1e0>)
 800e116:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800e118:	4b4b      	ldr	r3, [pc, #300]	; (800e248 <HAL_ADC_MspInit+0x1dc>)
 800e11a:	2200      	movs	r2, #0
 800e11c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e11e:	4b4a      	ldr	r3, [pc, #296]	; (800e248 <HAL_ADC_MspInit+0x1dc>)
 800e120:	2200      	movs	r2, #0
 800e122:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800e124:	4b48      	ldr	r3, [pc, #288]	; (800e248 <HAL_ADC_MspInit+0x1dc>)
 800e126:	2200      	movs	r2, #0
 800e128:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800e12a:	4b47      	ldr	r3, [pc, #284]	; (800e248 <HAL_ADC_MspInit+0x1dc>)
 800e12c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e130:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800e132:	4b45      	ldr	r3, [pc, #276]	; (800e248 <HAL_ADC_MspInit+0x1dc>)
 800e134:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e138:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800e13a:	4b43      	ldr	r3, [pc, #268]	; (800e248 <HAL_ADC_MspInit+0x1dc>)
 800e13c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800e140:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800e142:	4b41      	ldr	r3, [pc, #260]	; (800e248 <HAL_ADC_MspInit+0x1dc>)
 800e144:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e148:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800e14a:	4b3f      	ldr	r3, [pc, #252]	; (800e248 <HAL_ADC_MspInit+0x1dc>)
 800e14c:	2200      	movs	r2, #0
 800e14e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e150:	4b3d      	ldr	r3, [pc, #244]	; (800e248 <HAL_ADC_MspInit+0x1dc>)
 800e152:	2200      	movs	r2, #0
 800e154:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800e156:	483c      	ldr	r0, [pc, #240]	; (800e248 <HAL_ADC_MspInit+0x1dc>)
 800e158:	f002 fcfe 	bl	8010b58 <HAL_DMA_Init>
 800e15c:	4603      	mov	r3, r0
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d001      	beq.n	800e166 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800e162:	f7ff ff57 	bl	800e014 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	4a37      	ldr	r2, [pc, #220]	; (800e248 <HAL_ADC_MspInit+0x1dc>)
 800e16a:	639a      	str	r2, [r3, #56]	; 0x38
 800e16c:	4a36      	ldr	r2, [pc, #216]	; (800e248 <HAL_ADC_MspInit+0x1dc>)
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800e172:	e05d      	b.n	800e230 <HAL_ADC_MspInit+0x1c4>
  else if(hadc->Instance==ADC2)
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	4a35      	ldr	r2, [pc, #212]	; (800e250 <HAL_ADC_MspInit+0x1e4>)
 800e17a:	4293      	cmp	r3, r2
 800e17c:	d158      	bne.n	800e230 <HAL_ADC_MspInit+0x1c4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800e17e:	2300      	movs	r3, #0
 800e180:	60fb      	str	r3, [r7, #12]
 800e182:	4b2e      	ldr	r3, [pc, #184]	; (800e23c <HAL_ADC_MspInit+0x1d0>)
 800e184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e186:	4a2d      	ldr	r2, [pc, #180]	; (800e23c <HAL_ADC_MspInit+0x1d0>)
 800e188:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e18c:	6453      	str	r3, [r2, #68]	; 0x44
 800e18e:	4b2b      	ldr	r3, [pc, #172]	; (800e23c <HAL_ADC_MspInit+0x1d0>)
 800e190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e192:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e196:	60fb      	str	r3, [r7, #12]
 800e198:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e19a:	2300      	movs	r3, #0
 800e19c:	60bb      	str	r3, [r7, #8]
 800e19e:	4b27      	ldr	r3, [pc, #156]	; (800e23c <HAL_ADC_MspInit+0x1d0>)
 800e1a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1a2:	4a26      	ldr	r2, [pc, #152]	; (800e23c <HAL_ADC_MspInit+0x1d0>)
 800e1a4:	f043 0304 	orr.w	r3, r3, #4
 800e1a8:	6313      	str	r3, [r2, #48]	; 0x30
 800e1aa:	4b24      	ldr	r3, [pc, #144]	; (800e23c <HAL_ADC_MspInit+0x1d0>)
 800e1ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1ae:	f003 0304 	and.w	r3, r3, #4
 800e1b2:	60bb      	str	r3, [r7, #8]
 800e1b4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800e1b6:	2322      	movs	r3, #34	; 0x22
 800e1b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e1ba:	2303      	movs	r3, #3
 800e1bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e1be:	2300      	movs	r3, #0
 800e1c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e1c2:	f107 031c 	add.w	r3, r7, #28
 800e1c6:	4619      	mov	r1, r3
 800e1c8:	481d      	ldr	r0, [pc, #116]	; (800e240 <HAL_ADC_MspInit+0x1d4>)
 800e1ca:	f003 fa8d 	bl	80116e8 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800e1ce:	4b21      	ldr	r3, [pc, #132]	; (800e254 <HAL_ADC_MspInit+0x1e8>)
 800e1d0:	4a21      	ldr	r2, [pc, #132]	; (800e258 <HAL_ADC_MspInit+0x1ec>)
 800e1d2:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800e1d4:	4b1f      	ldr	r3, [pc, #124]	; (800e254 <HAL_ADC_MspInit+0x1e8>)
 800e1d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e1da:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e1dc:	4b1d      	ldr	r3, [pc, #116]	; (800e254 <HAL_ADC_MspInit+0x1e8>)
 800e1de:	2200      	movs	r2, #0
 800e1e0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800e1e2:	4b1c      	ldr	r3, [pc, #112]	; (800e254 <HAL_ADC_MspInit+0x1e8>)
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800e1e8:	4b1a      	ldr	r3, [pc, #104]	; (800e254 <HAL_ADC_MspInit+0x1e8>)
 800e1ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e1ee:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800e1f0:	4b18      	ldr	r3, [pc, #96]	; (800e254 <HAL_ADC_MspInit+0x1e8>)
 800e1f2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e1f6:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800e1f8:	4b16      	ldr	r3, [pc, #88]	; (800e254 <HAL_ADC_MspInit+0x1e8>)
 800e1fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800e1fe:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800e200:	4b14      	ldr	r3, [pc, #80]	; (800e254 <HAL_ADC_MspInit+0x1e8>)
 800e202:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e206:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800e208:	4b12      	ldr	r3, [pc, #72]	; (800e254 <HAL_ADC_MspInit+0x1e8>)
 800e20a:	2200      	movs	r2, #0
 800e20c:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e20e:	4b11      	ldr	r3, [pc, #68]	; (800e254 <HAL_ADC_MspInit+0x1e8>)
 800e210:	2200      	movs	r2, #0
 800e212:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800e214:	480f      	ldr	r0, [pc, #60]	; (800e254 <HAL_ADC_MspInit+0x1e8>)
 800e216:	f002 fc9f 	bl	8010b58 <HAL_DMA_Init>
 800e21a:	4603      	mov	r3, r0
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d001      	beq.n	800e224 <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 800e220:	f7ff fef8 	bl	800e014 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	4a0b      	ldr	r2, [pc, #44]	; (800e254 <HAL_ADC_MspInit+0x1e8>)
 800e228:	639a      	str	r2, [r3, #56]	; 0x38
 800e22a:	4a0a      	ldr	r2, [pc, #40]	; (800e254 <HAL_ADC_MspInit+0x1e8>)
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	6393      	str	r3, [r2, #56]	; 0x38
}
 800e230:	bf00      	nop
 800e232:	3730      	adds	r7, #48	; 0x30
 800e234:	46bd      	mov	sp, r7
 800e236:	bd80      	pop	{r7, pc}
 800e238:	40012000 	.word	0x40012000
 800e23c:	40023800 	.word	0x40023800
 800e240:	40020800 	.word	0x40020800
 800e244:	40020400 	.word	0x40020400
 800e248:	20000d84 	.word	0x20000d84
 800e24c:	40026410 	.word	0x40026410
 800e250:	40012100 	.word	0x40012100
 800e254:	20000e24 	.word	0x20000e24
 800e258:	40026440 	.word	0x40026440

0800e25c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b08a      	sub	sp, #40	; 0x28
 800e260:	af00      	add	r7, sp, #0
 800e262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e264:	f107 0314 	add.w	r3, r7, #20
 800e268:	2200      	movs	r2, #0
 800e26a:	601a      	str	r2, [r3, #0]
 800e26c:	605a      	str	r2, [r3, #4]
 800e26e:	609a      	str	r2, [r3, #8]
 800e270:	60da      	str	r2, [r3, #12]
 800e272:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	4a19      	ldr	r2, [pc, #100]	; (800e2e0 <HAL_SPI_MspInit+0x84>)
 800e27a:	4293      	cmp	r3, r2
 800e27c:	d12c      	bne.n	800e2d8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800e27e:	2300      	movs	r3, #0
 800e280:	613b      	str	r3, [r7, #16]
 800e282:	4b18      	ldr	r3, [pc, #96]	; (800e2e4 <HAL_SPI_MspInit+0x88>)
 800e284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e286:	4a17      	ldr	r2, [pc, #92]	; (800e2e4 <HAL_SPI_MspInit+0x88>)
 800e288:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e28c:	6413      	str	r3, [r2, #64]	; 0x40
 800e28e:	4b15      	ldr	r3, [pc, #84]	; (800e2e4 <HAL_SPI_MspInit+0x88>)
 800e290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e292:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e296:	613b      	str	r3, [r7, #16]
 800e298:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e29a:	2300      	movs	r3, #0
 800e29c:	60fb      	str	r3, [r7, #12]
 800e29e:	4b11      	ldr	r3, [pc, #68]	; (800e2e4 <HAL_SPI_MspInit+0x88>)
 800e2a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e2a2:	4a10      	ldr	r2, [pc, #64]	; (800e2e4 <HAL_SPI_MspInit+0x88>)
 800e2a4:	f043 0304 	orr.w	r3, r3, #4
 800e2a8:	6313      	str	r3, [r2, #48]	; 0x30
 800e2aa:	4b0e      	ldr	r3, [pc, #56]	; (800e2e4 <HAL_SPI_MspInit+0x88>)
 800e2ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e2ae:	f003 0304 	and.w	r3, r3, #4
 800e2b2:	60fb      	str	r3, [r7, #12]
 800e2b4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800e2b6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800e2ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e2bc:	2302      	movs	r3, #2
 800e2be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2c0:	2300      	movs	r3, #0
 800e2c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e2c4:	2303      	movs	r3, #3
 800e2c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800e2c8:	2306      	movs	r3, #6
 800e2ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e2cc:	f107 0314 	add.w	r3, r7, #20
 800e2d0:	4619      	mov	r1, r3
 800e2d2:	4805      	ldr	r0, [pc, #20]	; (800e2e8 <HAL_SPI_MspInit+0x8c>)
 800e2d4:	f003 fa08 	bl	80116e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800e2d8:	bf00      	nop
 800e2da:	3728      	adds	r7, #40	; 0x28
 800e2dc:	46bd      	mov	sp, r7
 800e2de:	bd80      	pop	{r7, pc}
 800e2e0:	40003c00 	.word	0x40003c00
 800e2e4:	40023800 	.word	0x40023800
 800e2e8:	40020800 	.word	0x40020800

0800e2ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800e2ec:	b580      	push	{r7, lr}
 800e2ee:	b086      	sub	sp, #24
 800e2f0:	af00      	add	r7, sp, #0
 800e2f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	4a30      	ldr	r2, [pc, #192]	; (800e3bc <HAL_TIM_Base_MspInit+0xd0>)
 800e2fa:	4293      	cmp	r3, r2
 800e2fc:	d116      	bne.n	800e32c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800e2fe:	2300      	movs	r3, #0
 800e300:	617b      	str	r3, [r7, #20]
 800e302:	4b2f      	ldr	r3, [pc, #188]	; (800e3c0 <HAL_TIM_Base_MspInit+0xd4>)
 800e304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e306:	4a2e      	ldr	r2, [pc, #184]	; (800e3c0 <HAL_TIM_Base_MspInit+0xd4>)
 800e308:	f043 0301 	orr.w	r3, r3, #1
 800e30c:	6453      	str	r3, [r2, #68]	; 0x44
 800e30e:	4b2c      	ldr	r3, [pc, #176]	; (800e3c0 <HAL_TIM_Base_MspInit+0xd4>)
 800e310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e312:	f003 0301 	and.w	r3, r3, #1
 800e316:	617b      	str	r3, [r7, #20]
 800e318:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800e31a:	2200      	movs	r2, #0
 800e31c:	2100      	movs	r1, #0
 800e31e:	2019      	movs	r0, #25
 800e320:	f002 fbe3 	bl	8010aea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800e324:	2019      	movs	r0, #25
 800e326:	f002 fbfc 	bl	8010b22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800e32a:	e042      	b.n	800e3b2 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e334:	d10e      	bne.n	800e354 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800e336:	2300      	movs	r3, #0
 800e338:	613b      	str	r3, [r7, #16]
 800e33a:	4b21      	ldr	r3, [pc, #132]	; (800e3c0 <HAL_TIM_Base_MspInit+0xd4>)
 800e33c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e33e:	4a20      	ldr	r2, [pc, #128]	; (800e3c0 <HAL_TIM_Base_MspInit+0xd4>)
 800e340:	f043 0301 	orr.w	r3, r3, #1
 800e344:	6413      	str	r3, [r2, #64]	; 0x40
 800e346:	4b1e      	ldr	r3, [pc, #120]	; (800e3c0 <HAL_TIM_Base_MspInit+0xd4>)
 800e348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e34a:	f003 0301 	and.w	r3, r3, #1
 800e34e:	613b      	str	r3, [r7, #16]
 800e350:	693b      	ldr	r3, [r7, #16]
}
 800e352:	e02e      	b.n	800e3b2 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM5)
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	4a1a      	ldr	r2, [pc, #104]	; (800e3c4 <HAL_TIM_Base_MspInit+0xd8>)
 800e35a:	4293      	cmp	r3, r2
 800e35c:	d10e      	bne.n	800e37c <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800e35e:	2300      	movs	r3, #0
 800e360:	60fb      	str	r3, [r7, #12]
 800e362:	4b17      	ldr	r3, [pc, #92]	; (800e3c0 <HAL_TIM_Base_MspInit+0xd4>)
 800e364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e366:	4a16      	ldr	r2, [pc, #88]	; (800e3c0 <HAL_TIM_Base_MspInit+0xd4>)
 800e368:	f043 0308 	orr.w	r3, r3, #8
 800e36c:	6413      	str	r3, [r2, #64]	; 0x40
 800e36e:	4b14      	ldr	r3, [pc, #80]	; (800e3c0 <HAL_TIM_Base_MspInit+0xd4>)
 800e370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e372:	f003 0308 	and.w	r3, r3, #8
 800e376:	60fb      	str	r3, [r7, #12]
 800e378:	68fb      	ldr	r3, [r7, #12]
}
 800e37a:	e01a      	b.n	800e3b2 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM8)
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	4a11      	ldr	r2, [pc, #68]	; (800e3c8 <HAL_TIM_Base_MspInit+0xdc>)
 800e382:	4293      	cmp	r3, r2
 800e384:	d115      	bne.n	800e3b2 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800e386:	2300      	movs	r3, #0
 800e388:	60bb      	str	r3, [r7, #8]
 800e38a:	4b0d      	ldr	r3, [pc, #52]	; (800e3c0 <HAL_TIM_Base_MspInit+0xd4>)
 800e38c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e38e:	4a0c      	ldr	r2, [pc, #48]	; (800e3c0 <HAL_TIM_Base_MspInit+0xd4>)
 800e390:	f043 0302 	orr.w	r3, r3, #2
 800e394:	6453      	str	r3, [r2, #68]	; 0x44
 800e396:	4b0a      	ldr	r3, [pc, #40]	; (800e3c0 <HAL_TIM_Base_MspInit+0xd4>)
 800e398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e39a:	f003 0302 	and.w	r3, r3, #2
 800e39e:	60bb      	str	r3, [r7, #8]
 800e3a0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 800e3a2:	2200      	movs	r2, #0
 800e3a4:	2101      	movs	r1, #1
 800e3a6:	202c      	movs	r0, #44	; 0x2c
 800e3a8:	f002 fb9f 	bl	8010aea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800e3ac:	202c      	movs	r0, #44	; 0x2c
 800e3ae:	f002 fbb8 	bl	8010b22 <HAL_NVIC_EnableIRQ>
}
 800e3b2:	bf00      	nop
 800e3b4:	3718      	adds	r7, #24
 800e3b6:	46bd      	mov	sp, r7
 800e3b8:	bd80      	pop	{r7, pc}
 800e3ba:	bf00      	nop
 800e3bc:	40010000 	.word	0x40010000
 800e3c0:	40023800 	.word	0x40023800
 800e3c4:	40000c00 	.word	0x40000c00
 800e3c8:	40010400 	.word	0x40010400

0800e3cc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800e3cc:	b580      	push	{r7, lr}
 800e3ce:	b08c      	sub	sp, #48	; 0x30
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e3d4:	f107 031c 	add.w	r3, r7, #28
 800e3d8:	2200      	movs	r2, #0
 800e3da:	601a      	str	r2, [r3, #0]
 800e3dc:	605a      	str	r2, [r3, #4]
 800e3de:	609a      	str	r2, [r3, #8]
 800e3e0:	60da      	str	r2, [r3, #12]
 800e3e2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	4a32      	ldr	r2, [pc, #200]	; (800e4b4 <HAL_TIM_Encoder_MspInit+0xe8>)
 800e3ea:	4293      	cmp	r3, r2
 800e3ec:	d12c      	bne.n	800e448 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800e3ee:	2300      	movs	r3, #0
 800e3f0:	61bb      	str	r3, [r7, #24]
 800e3f2:	4b31      	ldr	r3, [pc, #196]	; (800e4b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800e3f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e3f6:	4a30      	ldr	r2, [pc, #192]	; (800e4b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800e3f8:	f043 0302 	orr.w	r3, r3, #2
 800e3fc:	6413      	str	r3, [r2, #64]	; 0x40
 800e3fe:	4b2e      	ldr	r3, [pc, #184]	; (800e4b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800e400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e402:	f003 0302 	and.w	r3, r3, #2
 800e406:	61bb      	str	r3, [r7, #24]
 800e408:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e40a:	2300      	movs	r3, #0
 800e40c:	617b      	str	r3, [r7, #20]
 800e40e:	4b2a      	ldr	r3, [pc, #168]	; (800e4b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800e410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e412:	4a29      	ldr	r2, [pc, #164]	; (800e4b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800e414:	f043 0301 	orr.w	r3, r3, #1
 800e418:	6313      	str	r3, [r2, #48]	; 0x30
 800e41a:	4b27      	ldr	r3, [pc, #156]	; (800e4b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800e41c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e41e:	f003 0301 	and.w	r3, r3, #1
 800e422:	617b      	str	r3, [r7, #20]
 800e424:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800e426:	23c0      	movs	r3, #192	; 0xc0
 800e428:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e42a:	2302      	movs	r3, #2
 800e42c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e42e:	2300      	movs	r3, #0
 800e430:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e432:	2300      	movs	r3, #0
 800e434:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800e436:	2302      	movs	r3, #2
 800e438:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e43a:	f107 031c 	add.w	r3, r7, #28
 800e43e:	4619      	mov	r1, r3
 800e440:	481e      	ldr	r0, [pc, #120]	; (800e4bc <HAL_TIM_Encoder_MspInit+0xf0>)
 800e442:	f003 f951 	bl	80116e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800e446:	e030      	b.n	800e4aa <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	4a1c      	ldr	r2, [pc, #112]	; (800e4c0 <HAL_TIM_Encoder_MspInit+0xf4>)
 800e44e:	4293      	cmp	r3, r2
 800e450:	d12b      	bne.n	800e4aa <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800e452:	2300      	movs	r3, #0
 800e454:	613b      	str	r3, [r7, #16]
 800e456:	4b18      	ldr	r3, [pc, #96]	; (800e4b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800e458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e45a:	4a17      	ldr	r2, [pc, #92]	; (800e4b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800e45c:	f043 0304 	orr.w	r3, r3, #4
 800e460:	6413      	str	r3, [r2, #64]	; 0x40
 800e462:	4b15      	ldr	r3, [pc, #84]	; (800e4b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800e464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e466:	f003 0304 	and.w	r3, r3, #4
 800e46a:	613b      	str	r3, [r7, #16]
 800e46c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e46e:	2300      	movs	r3, #0
 800e470:	60fb      	str	r3, [r7, #12]
 800e472:	4b11      	ldr	r3, [pc, #68]	; (800e4b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800e474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e476:	4a10      	ldr	r2, [pc, #64]	; (800e4b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800e478:	f043 0302 	orr.w	r3, r3, #2
 800e47c:	6313      	str	r3, [r2, #48]	; 0x30
 800e47e:	4b0e      	ldr	r3, [pc, #56]	; (800e4b8 <HAL_TIM_Encoder_MspInit+0xec>)
 800e480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e482:	f003 0302 	and.w	r3, r3, #2
 800e486:	60fb      	str	r3, [r7, #12]
 800e488:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800e48a:	23c0      	movs	r3, #192	; 0xc0
 800e48c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e48e:	2302      	movs	r3, #2
 800e490:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e492:	2300      	movs	r3, #0
 800e494:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e496:	2300      	movs	r3, #0
 800e498:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800e49a:	2302      	movs	r3, #2
 800e49c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e49e:	f107 031c 	add.w	r3, r7, #28
 800e4a2:	4619      	mov	r1, r3
 800e4a4:	4807      	ldr	r0, [pc, #28]	; (800e4c4 <HAL_TIM_Encoder_MspInit+0xf8>)
 800e4a6:	f003 f91f 	bl	80116e8 <HAL_GPIO_Init>
}
 800e4aa:	bf00      	nop
 800e4ac:	3730      	adds	r7, #48	; 0x30
 800e4ae:	46bd      	mov	sp, r7
 800e4b0:	bd80      	pop	{r7, pc}
 800e4b2:	bf00      	nop
 800e4b4:	40000400 	.word	0x40000400
 800e4b8:	40023800 	.word	0x40023800
 800e4bc:	40020000 	.word	0x40020000
 800e4c0:	40000800 	.word	0x40000800
 800e4c4:	40020400 	.word	0x40020400

0800e4c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b08c      	sub	sp, #48	; 0x30
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e4d0:	f107 031c 	add.w	r3, r7, #28
 800e4d4:	2200      	movs	r2, #0
 800e4d6:	601a      	str	r2, [r3, #0]
 800e4d8:	605a      	str	r2, [r3, #4]
 800e4da:	609a      	str	r2, [r3, #8]
 800e4dc:	60da      	str	r2, [r3, #12]
 800e4de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e4e8:	d11e      	bne.n	800e528 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e4ea:	2300      	movs	r3, #0
 800e4ec:	61bb      	str	r3, [r7, #24]
 800e4ee:	4b43      	ldr	r3, [pc, #268]	; (800e5fc <HAL_TIM_MspPostInit+0x134>)
 800e4f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4f2:	4a42      	ldr	r2, [pc, #264]	; (800e5fc <HAL_TIM_MspPostInit+0x134>)
 800e4f4:	f043 0301 	orr.w	r3, r3, #1
 800e4f8:	6313      	str	r3, [r2, #48]	; 0x30
 800e4fa:	4b40      	ldr	r3, [pc, #256]	; (800e5fc <HAL_TIM_MspPostInit+0x134>)
 800e4fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4fe:	f003 0301 	and.w	r3, r3, #1
 800e502:	61bb      	str	r3, [r7, #24]
 800e504:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800e506:	2308      	movs	r3, #8
 800e508:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e50a:	2302      	movs	r3, #2
 800e50c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e50e:	2300      	movs	r3, #0
 800e510:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e512:	2303      	movs	r3, #3
 800e514:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800e516:	2301      	movs	r3, #1
 800e518:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e51a:	f107 031c 	add.w	r3, r7, #28
 800e51e:	4619      	mov	r1, r3
 800e520:	4837      	ldr	r0, [pc, #220]	; (800e600 <HAL_TIM_MspPostInit+0x138>)
 800e522:	f003 f8e1 	bl	80116e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800e526:	e064      	b.n	800e5f2 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM5)
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	4a35      	ldr	r2, [pc, #212]	; (800e604 <HAL_TIM_MspPostInit+0x13c>)
 800e52e:	4293      	cmp	r3, r2
 800e530:	d11e      	bne.n	800e570 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e532:	2300      	movs	r3, #0
 800e534:	617b      	str	r3, [r7, #20]
 800e536:	4b31      	ldr	r3, [pc, #196]	; (800e5fc <HAL_TIM_MspPostInit+0x134>)
 800e538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e53a:	4a30      	ldr	r2, [pc, #192]	; (800e5fc <HAL_TIM_MspPostInit+0x134>)
 800e53c:	f043 0301 	orr.w	r3, r3, #1
 800e540:	6313      	str	r3, [r2, #48]	; 0x30
 800e542:	4b2e      	ldr	r3, [pc, #184]	; (800e5fc <HAL_TIM_MspPostInit+0x134>)
 800e544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e546:	f003 0301 	and.w	r3, r3, #1
 800e54a:	617b      	str	r3, [r7, #20]
 800e54c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800e54e:	2302      	movs	r3, #2
 800e550:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e552:	2302      	movs	r3, #2
 800e554:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e556:	2300      	movs	r3, #0
 800e558:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e55a:	2300      	movs	r3, #0
 800e55c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800e55e:	2302      	movs	r3, #2
 800e560:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e562:	f107 031c 	add.w	r3, r7, #28
 800e566:	4619      	mov	r1, r3
 800e568:	4825      	ldr	r0, [pc, #148]	; (800e600 <HAL_TIM_MspPostInit+0x138>)
 800e56a:	f003 f8bd 	bl	80116e8 <HAL_GPIO_Init>
}
 800e56e:	e040      	b.n	800e5f2 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM8)
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	4a24      	ldr	r2, [pc, #144]	; (800e608 <HAL_TIM_MspPostInit+0x140>)
 800e576:	4293      	cmp	r3, r2
 800e578:	d13b      	bne.n	800e5f2 <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e57a:	2300      	movs	r3, #0
 800e57c:	613b      	str	r3, [r7, #16]
 800e57e:	4b1f      	ldr	r3, [pc, #124]	; (800e5fc <HAL_TIM_MspPostInit+0x134>)
 800e580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e582:	4a1e      	ldr	r2, [pc, #120]	; (800e5fc <HAL_TIM_MspPostInit+0x134>)
 800e584:	f043 0301 	orr.w	r3, r3, #1
 800e588:	6313      	str	r3, [r2, #48]	; 0x30
 800e58a:	4b1c      	ldr	r3, [pc, #112]	; (800e5fc <HAL_TIM_MspPostInit+0x134>)
 800e58c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e58e:	f003 0301 	and.w	r3, r3, #1
 800e592:	613b      	str	r3, [r7, #16]
 800e594:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e596:	2300      	movs	r3, #0
 800e598:	60fb      	str	r3, [r7, #12]
 800e59a:	4b18      	ldr	r3, [pc, #96]	; (800e5fc <HAL_TIM_MspPostInit+0x134>)
 800e59c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e59e:	4a17      	ldr	r2, [pc, #92]	; (800e5fc <HAL_TIM_MspPostInit+0x134>)
 800e5a0:	f043 0304 	orr.w	r3, r3, #4
 800e5a4:	6313      	str	r3, [r2, #48]	; 0x30
 800e5a6:	4b15      	ldr	r3, [pc, #84]	; (800e5fc <HAL_TIM_MspPostInit+0x134>)
 800e5a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5aa:	f003 0304 	and.w	r3, r3, #4
 800e5ae:	60fb      	str	r3, [r7, #12]
 800e5b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800e5b2:	2320      	movs	r3, #32
 800e5b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e5b6:	2302      	movs	r3, #2
 800e5b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e5be:	2300      	movs	r3, #0
 800e5c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800e5c2:	2303      	movs	r3, #3
 800e5c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e5c6:	f107 031c 	add.w	r3, r7, #28
 800e5ca:	4619      	mov	r1, r3
 800e5cc:	480c      	ldr	r0, [pc, #48]	; (800e600 <HAL_TIM_MspPostInit+0x138>)
 800e5ce:	f003 f88b 	bl	80116e8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800e5d2:	2340      	movs	r3, #64	; 0x40
 800e5d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e5d6:	2302      	movs	r3, #2
 800e5d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e5da:	2300      	movs	r3, #0
 800e5dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e5de:	2300      	movs	r3, #0
 800e5e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800e5e2:	2303      	movs	r3, #3
 800e5e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e5e6:	f107 031c 	add.w	r3, r7, #28
 800e5ea:	4619      	mov	r1, r3
 800e5ec:	4807      	ldr	r0, [pc, #28]	; (800e60c <HAL_TIM_MspPostInit+0x144>)
 800e5ee:	f003 f87b 	bl	80116e8 <HAL_GPIO_Init>
}
 800e5f2:	bf00      	nop
 800e5f4:	3730      	adds	r7, #48	; 0x30
 800e5f6:	46bd      	mov	sp, r7
 800e5f8:	bd80      	pop	{r7, pc}
 800e5fa:	bf00      	nop
 800e5fc:	40023800 	.word	0x40023800
 800e600:	40020000 	.word	0x40020000
 800e604:	40000c00 	.word	0x40000c00
 800e608:	40010400 	.word	0x40010400
 800e60c:	40020800 	.word	0x40020800

0800e610 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800e610:	b580      	push	{r7, lr}
 800e612:	b08a      	sub	sp, #40	; 0x28
 800e614:	af00      	add	r7, sp, #0
 800e616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e618:	f107 0314 	add.w	r3, r7, #20
 800e61c:	2200      	movs	r2, #0
 800e61e:	601a      	str	r2, [r3, #0]
 800e620:	605a      	str	r2, [r3, #4]
 800e622:	609a      	str	r2, [r3, #8]
 800e624:	60da      	str	r2, [r3, #12]
 800e626:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	4a19      	ldr	r2, [pc, #100]	; (800e694 <HAL_UART_MspInit+0x84>)
 800e62e:	4293      	cmp	r3, r2
 800e630:	d12c      	bne.n	800e68c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800e632:	2300      	movs	r3, #0
 800e634:	613b      	str	r3, [r7, #16]
 800e636:	4b18      	ldr	r3, [pc, #96]	; (800e698 <HAL_UART_MspInit+0x88>)
 800e638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e63a:	4a17      	ldr	r2, [pc, #92]	; (800e698 <HAL_UART_MspInit+0x88>)
 800e63c:	f043 0310 	orr.w	r3, r3, #16
 800e640:	6453      	str	r3, [r2, #68]	; 0x44
 800e642:	4b15      	ldr	r3, [pc, #84]	; (800e698 <HAL_UART_MspInit+0x88>)
 800e644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e646:	f003 0310 	and.w	r3, r3, #16
 800e64a:	613b      	str	r3, [r7, #16]
 800e64c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e64e:	2300      	movs	r3, #0
 800e650:	60fb      	str	r3, [r7, #12]
 800e652:	4b11      	ldr	r3, [pc, #68]	; (800e698 <HAL_UART_MspInit+0x88>)
 800e654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e656:	4a10      	ldr	r2, [pc, #64]	; (800e698 <HAL_UART_MspInit+0x88>)
 800e658:	f043 0301 	orr.w	r3, r3, #1
 800e65c:	6313      	str	r3, [r2, #48]	; 0x30
 800e65e:	4b0e      	ldr	r3, [pc, #56]	; (800e698 <HAL_UART_MspInit+0x88>)
 800e660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e662:	f003 0301 	and.w	r3, r3, #1
 800e666:	60fb      	str	r3, [r7, #12]
 800e668:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800e66a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800e66e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e670:	2302      	movs	r3, #2
 800e672:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e674:	2300      	movs	r3, #0
 800e676:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e678:	2303      	movs	r3, #3
 800e67a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800e67c:	2307      	movs	r3, #7
 800e67e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e680:	f107 0314 	add.w	r3, r7, #20
 800e684:	4619      	mov	r1, r3
 800e686:	4805      	ldr	r0, [pc, #20]	; (800e69c <HAL_UART_MspInit+0x8c>)
 800e688:	f003 f82e 	bl	80116e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800e68c:	bf00      	nop
 800e68e:	3728      	adds	r7, #40	; 0x28
 800e690:	46bd      	mov	sp, r7
 800e692:	bd80      	pop	{r7, pc}
 800e694:	40011000 	.word	0x40011000
 800e698:	40023800 	.word	0x40023800
 800e69c:	40020000 	.word	0x40020000

0800e6a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800e6a0:	b480      	push	{r7}
 800e6a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800e6a4:	e7fe      	b.n	800e6a4 <NMI_Handler+0x4>

0800e6a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800e6a6:	b480      	push	{r7}
 800e6a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800e6aa:	e7fe      	b.n	800e6aa <HardFault_Handler+0x4>

0800e6ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800e6ac:	b480      	push	{r7}
 800e6ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800e6b0:	e7fe      	b.n	800e6b0 <MemManage_Handler+0x4>

0800e6b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800e6b2:	b480      	push	{r7}
 800e6b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800e6b6:	e7fe      	b.n	800e6b6 <BusFault_Handler+0x4>

0800e6b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800e6b8:	b480      	push	{r7}
 800e6ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800e6bc:	e7fe      	b.n	800e6bc <UsageFault_Handler+0x4>

0800e6be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800e6be:	b480      	push	{r7}
 800e6c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800e6c2:	bf00      	nop
 800e6c4:	46bd      	mov	sp, r7
 800e6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ca:	4770      	bx	lr

0800e6cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800e6cc:	b480      	push	{r7}
 800e6ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800e6d0:	bf00      	nop
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d8:	4770      	bx	lr

0800e6da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800e6da:	b480      	push	{r7}
 800e6dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800e6de:	bf00      	nop
 800e6e0:	46bd      	mov	sp, r7
 800e6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e6:	4770      	bx	lr

0800e6e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800e6e8:	b580      	push	{r7, lr}
 800e6ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800e6ec:	f001 fca2 	bl	8010034 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800e6f0:	bf00      	nop
 800e6f2:	bd80      	pop	{r7, pc}

0800e6f4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800e6f4:	b580      	push	{r7, lr}
 800e6f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800e6f8:	4802      	ldr	r0, [pc, #8]	; (800e704 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800e6fa:	f004 ff21 	bl	8013540 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800e6fe:	bf00      	nop
 800e700:	bd80      	pop	{r7, pc}
 800e702:	bf00      	nop
 800e704:	20000de4 	.word	0x20000de4

0800e708 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800e708:	b580      	push	{r7, lr}
 800e70a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800e70c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800e710:	f003 f99e 	bl	8011a50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800e714:	bf00      	nop
 800e716:	bd80      	pop	{r7, pc}

0800e718 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800e718:	b580      	push	{r7, lr}
 800e71a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800e71c:	4802      	ldr	r0, [pc, #8]	; (800e728 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800e71e:	f004 ff0f 	bl	8013540 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800e722:	bf00      	nop
 800e724:	bd80      	pop	{r7, pc}
 800e726:	bf00      	nop
 800e728:	20000b9c 	.word	0x20000b9c

0800e72c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800e72c:	b580      	push	{r7, lr}
 800e72e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800e730:	4802      	ldr	r0, [pc, #8]	; (800e73c <DMA2_Stream0_IRQHandler+0x10>)
 800e732:	f002 fb87 	bl	8010e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800e736:	bf00      	nop
 800e738:	bd80      	pop	{r7, pc}
 800e73a:	bf00      	nop
 800e73c:	20000d84 	.word	0x20000d84

0800e740 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800e740:	b580      	push	{r7, lr}
 800e742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800e744:	4802      	ldr	r0, [pc, #8]	; (800e750 <DMA2_Stream2_IRQHandler+0x10>)
 800e746:	f002 fb7d 	bl	8010e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800e74a:	bf00      	nop
 800e74c:	bd80      	pop	{r7, pc}
 800e74e:	bf00      	nop
 800e750:	20000e24 	.word	0x20000e24

0800e754 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800e754:	b480      	push	{r7}
 800e756:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800e758:	4b08      	ldr	r3, [pc, #32]	; (800e77c <SystemInit+0x28>)
 800e75a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e75e:	4a07      	ldr	r2, [pc, #28]	; (800e77c <SystemInit+0x28>)
 800e760:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e764:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800e768:	4b04      	ldr	r3, [pc, #16]	; (800e77c <SystemInit+0x28>)
 800e76a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800e76e:	609a      	str	r2, [r3, #8]
#endif
}
 800e770:	bf00      	nop
 800e772:	46bd      	mov	sp, r7
 800e774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e778:	4770      	bx	lr
 800e77a:	bf00      	nop
 800e77c:	e000ed00 	.word	0xe000ed00

0800e780 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800e780:	b580      	push	{r7, lr}
 800e782:	b086      	sub	sp, #24
 800e784:	af00      	add	r7, sp, #0
 800e786:	60f8      	str	r0, [r7, #12]
 800e788:	60b9      	str	r1, [r7, #8]
 800e78a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e78c:	2300      	movs	r3, #0
 800e78e:	617b      	str	r3, [r7, #20]
 800e790:	e00a      	b.n	800e7a8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800e792:	f7fe fe1f 	bl	800d3d4 <__io_getchar>
 800e796:	4601      	mov	r1, r0
 800e798:	68bb      	ldr	r3, [r7, #8]
 800e79a:	1c5a      	adds	r2, r3, #1
 800e79c:	60ba      	str	r2, [r7, #8]
 800e79e:	b2ca      	uxtb	r2, r1
 800e7a0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e7a2:	697b      	ldr	r3, [r7, #20]
 800e7a4:	3301      	adds	r3, #1
 800e7a6:	617b      	str	r3, [r7, #20]
 800e7a8:	697a      	ldr	r2, [r7, #20]
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	429a      	cmp	r2, r3
 800e7ae:	dbf0      	blt.n	800e792 <_read+0x12>
	}

return len;
 800e7b0:	687b      	ldr	r3, [r7, #4]
}
 800e7b2:	4618      	mov	r0, r3
 800e7b4:	3718      	adds	r7, #24
 800e7b6:	46bd      	mov	sp, r7
 800e7b8:	bd80      	pop	{r7, pc}

0800e7ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800e7ba:	b580      	push	{r7, lr}
 800e7bc:	b086      	sub	sp, #24
 800e7be:	af00      	add	r7, sp, #0
 800e7c0:	60f8      	str	r0, [r7, #12]
 800e7c2:	60b9      	str	r1, [r7, #8]
 800e7c4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e7c6:	2300      	movs	r3, #0
 800e7c8:	617b      	str	r3, [r7, #20]
 800e7ca:	e009      	b.n	800e7e0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800e7cc:	68bb      	ldr	r3, [r7, #8]
 800e7ce:	1c5a      	adds	r2, r3, #1
 800e7d0:	60ba      	str	r2, [r7, #8]
 800e7d2:	781b      	ldrb	r3, [r3, #0]
 800e7d4:	4618      	mov	r0, r3
 800e7d6:	f7fe fdeb 	bl	800d3b0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e7da:	697b      	ldr	r3, [r7, #20]
 800e7dc:	3301      	adds	r3, #1
 800e7de:	617b      	str	r3, [r7, #20]
 800e7e0:	697a      	ldr	r2, [r7, #20]
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	429a      	cmp	r2, r3
 800e7e6:	dbf1      	blt.n	800e7cc <_write+0x12>
	}
	return len;
 800e7e8:	687b      	ldr	r3, [r7, #4]
}
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	3718      	adds	r7, #24
 800e7ee:	46bd      	mov	sp, r7
 800e7f0:	bd80      	pop	{r7, pc}

0800e7f2 <_close>:

int _close(int file)
{
 800e7f2:	b480      	push	{r7}
 800e7f4:	b083      	sub	sp, #12
 800e7f6:	af00      	add	r7, sp, #0
 800e7f8:	6078      	str	r0, [r7, #4]
	return -1;
 800e7fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e7fe:	4618      	mov	r0, r3
 800e800:	370c      	adds	r7, #12
 800e802:	46bd      	mov	sp, r7
 800e804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e808:	4770      	bx	lr

0800e80a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800e80a:	b480      	push	{r7}
 800e80c:	b083      	sub	sp, #12
 800e80e:	af00      	add	r7, sp, #0
 800e810:	6078      	str	r0, [r7, #4]
 800e812:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800e814:	683b      	ldr	r3, [r7, #0]
 800e816:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800e81a:	605a      	str	r2, [r3, #4]
	return 0;
 800e81c:	2300      	movs	r3, #0
}
 800e81e:	4618      	mov	r0, r3
 800e820:	370c      	adds	r7, #12
 800e822:	46bd      	mov	sp, r7
 800e824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e828:	4770      	bx	lr

0800e82a <_isatty>:

int _isatty(int file)
{
 800e82a:	b480      	push	{r7}
 800e82c:	b083      	sub	sp, #12
 800e82e:	af00      	add	r7, sp, #0
 800e830:	6078      	str	r0, [r7, #4]
	return 1;
 800e832:	2301      	movs	r3, #1
}
 800e834:	4618      	mov	r0, r3
 800e836:	370c      	adds	r7, #12
 800e838:	46bd      	mov	sp, r7
 800e83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e83e:	4770      	bx	lr

0800e840 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800e840:	b480      	push	{r7}
 800e842:	b085      	sub	sp, #20
 800e844:	af00      	add	r7, sp, #0
 800e846:	60f8      	str	r0, [r7, #12]
 800e848:	60b9      	str	r1, [r7, #8]
 800e84a:	607a      	str	r2, [r7, #4]
	return 0;
 800e84c:	2300      	movs	r3, #0
}
 800e84e:	4618      	mov	r0, r3
 800e850:	3714      	adds	r7, #20
 800e852:	46bd      	mov	sp, r7
 800e854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e858:	4770      	bx	lr
	...

0800e85c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800e85c:	b580      	push	{r7, lr}
 800e85e:	b086      	sub	sp, #24
 800e860:	af00      	add	r7, sp, #0
 800e862:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800e864:	4a14      	ldr	r2, [pc, #80]	; (800e8b8 <_sbrk+0x5c>)
 800e866:	4b15      	ldr	r3, [pc, #84]	; (800e8bc <_sbrk+0x60>)
 800e868:	1ad3      	subs	r3, r2, r3
 800e86a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800e86c:	697b      	ldr	r3, [r7, #20]
 800e86e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800e870:	4b13      	ldr	r3, [pc, #76]	; (800e8c0 <_sbrk+0x64>)
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	2b00      	cmp	r3, #0
 800e876:	d102      	bne.n	800e87e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800e878:	4b11      	ldr	r3, [pc, #68]	; (800e8c0 <_sbrk+0x64>)
 800e87a:	4a12      	ldr	r2, [pc, #72]	; (800e8c4 <_sbrk+0x68>)
 800e87c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800e87e:	4b10      	ldr	r3, [pc, #64]	; (800e8c0 <_sbrk+0x64>)
 800e880:	681a      	ldr	r2, [r3, #0]
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	4413      	add	r3, r2
 800e886:	693a      	ldr	r2, [r7, #16]
 800e888:	429a      	cmp	r2, r3
 800e88a:	d207      	bcs.n	800e89c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800e88c:	f006 fbe4 	bl	8015058 <__errno>
 800e890:	4602      	mov	r2, r0
 800e892:	230c      	movs	r3, #12
 800e894:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800e896:	f04f 33ff 	mov.w	r3, #4294967295
 800e89a:	e009      	b.n	800e8b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800e89c:	4b08      	ldr	r3, [pc, #32]	; (800e8c0 <_sbrk+0x64>)
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800e8a2:	4b07      	ldr	r3, [pc, #28]	; (800e8c0 <_sbrk+0x64>)
 800e8a4:	681a      	ldr	r2, [r3, #0]
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	4413      	add	r3, r2
 800e8aa:	4a05      	ldr	r2, [pc, #20]	; (800e8c0 <_sbrk+0x64>)
 800e8ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800e8ae:	68fb      	ldr	r3, [r7, #12]
}
 800e8b0:	4618      	mov	r0, r3
 800e8b2:	3718      	adds	r7, #24
 800e8b4:	46bd      	mov	sp, r7
 800e8b6:	bd80      	pop	{r7, pc}
 800e8b8:	20020000 	.word	0x20020000
 800e8bc:	00000400 	.word	0x00000400
 800e8c0:	20000234 	.word	0x20000234
 800e8c4:	20000eb0 	.word	0x20000eb0

0800e8c8 <ADCStart>:
#include <stdio.h>
uint32_t adc1[3]={0};
uint32_t adc2[2]={0};

void ADCStart()
{  //ADDMA
 800e8c8:	b580      	push	{r7, lr}
 800e8ca:	af00      	add	r7, sp, #0
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc1, 3) != HAL_OK)
 800e8cc:	2203      	movs	r2, #3
 800e8ce:	490a      	ldr	r1, [pc, #40]	; (800e8f8 <ADCStart+0x30>)
 800e8d0:	480a      	ldr	r0, [pc, #40]	; (800e8fc <ADCStart+0x34>)
 800e8d2:	f001 fc35 	bl	8010140 <HAL_ADC_Start_DMA>
 800e8d6:	4603      	mov	r3, r0
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d001      	beq.n	800e8e0 <ADCStart+0x18>
	{
		Error_Handler();
 800e8dc:	f7ff fb9a 	bl	800e014 <Error_Handler>
	}
	if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2) != HAL_OK)
 800e8e0:	2202      	movs	r2, #2
 800e8e2:	4907      	ldr	r1, [pc, #28]	; (800e900 <ADCStart+0x38>)
 800e8e4:	4807      	ldr	r0, [pc, #28]	; (800e904 <ADCStart+0x3c>)
 800e8e6:	f001 fc2b 	bl	8010140 <HAL_ADC_Start_DMA>
 800e8ea:	4603      	mov	r3, r0
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d001      	beq.n	800e8f4 <ADCStart+0x2c>
	{
		Error_Handler();
 800e8f0:	f7ff fb90 	bl	800e014 <Error_Handler>
	}

}
 800e8f4:	bf00      	nop
 800e8f6:	bd80      	pop	{r7, pc}
 800e8f8:	200002b8 	.word	0x200002b8
 800e8fc:	20000cfc 	.word	0x20000cfc
 800e900:	200002c4 	.word	0x200002c4
 800e904:	20000c1c 	.word	0x20000c1c

0800e908 <ADCStop>:
void ADCStop()
{
 800e908:	b580      	push	{r7, lr}
 800e90a:	af00      	add	r7, sp, #0
	if (HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 800e90c:	480e      	ldr	r0, [pc, #56]	; (800e948 <ADCStop+0x40>)
 800e90e:	f001 fd09 	bl	8010324 <HAL_ADC_Stop_DMA>
 800e912:	4603      	mov	r3, r0
 800e914:	2b00      	cmp	r3, #0
 800e916:	d007      	beq.n	800e928 <ADCStop+0x20>
	{
		printf("\r\n");
 800e918:	480c      	ldr	r0, [pc, #48]	; (800e94c <ADCStop+0x44>)
 800e91a:	f007 fa8d 	bl	8015e38 <puts>
		Error_Handler();
 800e91e:	f7ff fb79 	bl	800e014 <Error_Handler>
		printf("\r\n");
 800e922:	480b      	ldr	r0, [pc, #44]	; (800e950 <ADCStop+0x48>)
 800e924:	f007 fa88 	bl	8015e38 <puts>
	}
	if (HAL_ADC_Stop_DMA(&hadc2) != HAL_OK)
 800e928:	480a      	ldr	r0, [pc, #40]	; (800e954 <ADCStop+0x4c>)
 800e92a:	f001 fcfb 	bl	8010324 <HAL_ADC_Stop_DMA>
 800e92e:	4603      	mov	r3, r0
 800e930:	2b00      	cmp	r3, #0
 800e932:	d007      	beq.n	800e944 <ADCStop+0x3c>
	{
		printf("\r\n");
 800e934:	4808      	ldr	r0, [pc, #32]	; (800e958 <ADCStop+0x50>)
 800e936:	f007 fa7f 	bl	8015e38 <puts>
		Error_Handler();
 800e93a:	f7ff fb6b 	bl	800e014 <Error_Handler>
		printf("\r\n");
 800e93e:	4807      	ldr	r0, [pc, #28]	; (800e95c <ADCStop+0x54>)
 800e940:	f007 fa7a 	bl	8015e38 <puts>
	}
}
 800e944:	bf00      	nop
 800e946:	bd80      	pop	{r7, pc}
 800e948:	20000cfc 	.word	0x20000cfc
 800e94c:	0801a248 	.word	0x0801a248
 800e950:	0801a250 	.word	0x0801a250
 800e954:	20000c1c 	.word	0x20000c1c
 800e958:	0801a258 	.word	0x0801a258
 800e95c:	0801a260 	.word	0x0801a260

0800e960 <FLASH_Unlock>:
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;
uint32_t run_log_address;


inline static void FLASH_Unlock(void)
{
 800e960:	b480      	push	{r7}
 800e962:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 800e964:	4b05      	ldr	r3, [pc, #20]	; (800e97c <FLASH_Unlock+0x1c>)
 800e966:	4a06      	ldr	r2, [pc, #24]	; (800e980 <FLASH_Unlock+0x20>)
 800e968:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800e96a:	4b04      	ldr	r3, [pc, #16]	; (800e97c <FLASH_Unlock+0x1c>)
 800e96c:	4a05      	ldr	r2, [pc, #20]	; (800e984 <FLASH_Unlock+0x24>)
 800e96e:	605a      	str	r2, [r3, #4]
}
 800e970:	bf00      	nop
 800e972:	46bd      	mov	sp, r7
 800e974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e978:	4770      	bx	lr
 800e97a:	bf00      	nop
 800e97c:	40023c00 	.word	0x40023c00
 800e980:	45670123 	.word	0x45670123
 800e984:	cdef89ab 	.word	0xcdef89ab

0800e988 <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 800e988:	b480      	push	{r7}
 800e98a:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 800e98c:	4b05      	ldr	r3, [pc, #20]	; (800e9a4 <FLASH_Lock+0x1c>)
 800e98e:	691b      	ldr	r3, [r3, #16]
 800e990:	4a04      	ldr	r2, [pc, #16]	; (800e9a4 <FLASH_Lock+0x1c>)
 800e992:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e996:	6113      	str	r3, [r2, #16]

}
 800e998:	bf00      	nop
 800e99a:	46bd      	mov	sp, r7
 800e99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9a0:	4770      	bx	lr
 800e9a2:	bf00      	nop
 800e9a4:	40023c00 	.word	0x40023c00

0800e9a8 <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 800e9a8:	b480      	push	{r7}
 800e9aa:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800e9ac:	bf00      	nop
 800e9ae:	4b05      	ldr	r3, [pc, #20]	; (800e9c4 <FLASH_WaitBusy+0x1c>)
 800e9b0:	68db      	ldr	r3, [r3, #12]
 800e9b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d1f9      	bne.n	800e9ae <FLASH_WaitBusy+0x6>
}
 800e9ba:	bf00      	nop
 800e9bc:	46bd      	mov	sp, r7
 800e9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c2:	4770      	bx	lr
 800e9c4:	40023c00 	.word	0x40023c00

0800e9c8 <FLASH_Write_Word>:

	FLASH_Lock();
}

void FLASH_Write_Word(uint32_t address, uint32_t data)
{
 800e9c8:	b580      	push	{r7, lr}
 800e9ca:	b082      	sub	sp, #8
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	6078      	str	r0, [r7, #4]
 800e9d0:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800e9d2:	f7ff ffc5 	bl	800e960 <FLASH_Unlock>

	FLASH_WaitBusy();
 800e9d6:	f7ff ffe7 	bl	800e9a8 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800e9da:	4b0e      	ldr	r3, [pc, #56]	; (800ea14 <FLASH_Write_Word+0x4c>)
 800e9dc:	691b      	ldr	r3, [r3, #16]
 800e9de:	4a0d      	ldr	r2, [pc, #52]	; (800ea14 <FLASH_Write_Word+0x4c>)
 800e9e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e9e4:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800e9e6:	4b0b      	ldr	r3, [pc, #44]	; (800ea14 <FLASH_Write_Word+0x4c>)
 800e9e8:	691b      	ldr	r3, [r3, #16]
 800e9ea:	4a0a      	ldr	r2, [pc, #40]	; (800ea14 <FLASH_Write_Word+0x4c>)
 800e9ec:	f043 0301 	orr.w	r3, r3, #1
 800e9f0:	6113      	str	r3, [r2, #16]

	*(__IO uint32_t*)address = data;
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	683a      	ldr	r2, [r7, #0]
 800e9f6:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800e9f8:	f7ff ffd6 	bl	800e9a8 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800e9fc:	4b05      	ldr	r3, [pc, #20]	; (800ea14 <FLASH_Write_Word+0x4c>)
 800e9fe:	691b      	ldr	r3, [r3, #16]
 800ea00:	4a04      	ldr	r2, [pc, #16]	; (800ea14 <FLASH_Write_Word+0x4c>)
 800ea02:	f023 0301 	bic.w	r3, r3, #1
 800ea06:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800ea08:	f7ff ffbe 	bl	800e988 <FLASH_Lock>
}
 800ea0c:	bf00      	nop
 800ea0e:	3708      	adds	r7, #8
 800ea10:	46bd      	mov	sp, r7
 800ea12:	bd80      	pop	{r7, pc}
 800ea14:	40023c00 	.word	0x40023c00

0800ea18 <FLASH_Read_Word>:
void FLASH_Read_Word(uint32_t address, uint32_t * data)
{
 800ea18:	b580      	push	{r7, lr}
 800ea1a:	b082      	sub	sp, #8
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	6078      	str	r0, [r7, #4]
 800ea20:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800ea22:	f7ff ff9d 	bl	800e960 <FLASH_Unlock>

	FLASH_WaitBusy();
 800ea26:	f7ff ffbf 	bl	800e9a8 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800ea2a:	4b0f      	ldr	r3, [pc, #60]	; (800ea68 <FLASH_Read_Word+0x50>)
 800ea2c:	691b      	ldr	r3, [r3, #16]
 800ea2e:	4a0e      	ldr	r2, [pc, #56]	; (800ea68 <FLASH_Read_Word+0x50>)
 800ea30:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ea34:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800ea36:	4b0c      	ldr	r3, [pc, #48]	; (800ea68 <FLASH_Read_Word+0x50>)
 800ea38:	691b      	ldr	r3, [r3, #16]
 800ea3a:	4a0b      	ldr	r2, [pc, #44]	; (800ea68 <FLASH_Read_Word+0x50>)
 800ea3c:	f043 0301 	orr.w	r3, r3, #1
 800ea40:	6113      	str	r3, [r2, #16]

	* data = *(__IO uint32_t*)address;
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	681a      	ldr	r2, [r3, #0]
 800ea46:	683b      	ldr	r3, [r7, #0]
 800ea48:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800ea4a:	f7ff ffad 	bl	800e9a8 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800ea4e:	4b06      	ldr	r3, [pc, #24]	; (800ea68 <FLASH_Read_Word+0x50>)
 800ea50:	691b      	ldr	r3, [r3, #16]
 800ea52:	4a05      	ldr	r2, [pc, #20]	; (800ea68 <FLASH_Read_Word+0x50>)
 800ea54:	f023 0301 	bic.w	r3, r3, #1
 800ea58:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800ea5a:	f7ff ff95 	bl	800e988 <FLASH_Lock>
}
 800ea5e:	bf00      	nop
 800ea60:	3708      	adds	r7, #8
 800ea62:	46bd      	mov	sp, r7
 800ea64:	bd80      	pop	{r7, pc}
 800ea66:	bf00      	nop
 800ea68:	40023c00 	.word	0x40023c00

0800ea6c <FLASH_Write_Word_F>:

	FLASH_Lock();
}

void FLASH_Write_Word_F(uint32_t address, float data)
{
 800ea6c:	b580      	push	{r7, lr}
 800ea6e:	b082      	sub	sp, #8
 800ea70:	af00      	add	r7, sp, #0
 800ea72:	6078      	str	r0, [r7, #4]
 800ea74:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 800ea78:	f7ff ff72 	bl	800e960 <FLASH_Unlock>

	FLASH_WaitBusy();
 800ea7c:	f7ff ff94 	bl	800e9a8 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800ea80:	4b0e      	ldr	r3, [pc, #56]	; (800eabc <FLASH_Write_Word_F+0x50>)
 800ea82:	691b      	ldr	r3, [r3, #16]
 800ea84:	4a0d      	ldr	r2, [pc, #52]	; (800eabc <FLASH_Write_Word_F+0x50>)
 800ea86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ea8a:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800ea8c:	4b0b      	ldr	r3, [pc, #44]	; (800eabc <FLASH_Write_Word_F+0x50>)
 800ea8e:	691b      	ldr	r3, [r3, #16]
 800ea90:	4a0a      	ldr	r2, [pc, #40]	; (800eabc <FLASH_Write_Word_F+0x50>)
 800ea92:	f043 0301 	orr.w	r3, r3, #1
 800ea96:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	683a      	ldr	r2, [r7, #0]
 800ea9c:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800ea9e:	f7ff ff83 	bl	800e9a8 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800eaa2:	4b06      	ldr	r3, [pc, #24]	; (800eabc <FLASH_Write_Word_F+0x50>)
 800eaa4:	691b      	ldr	r3, [r3, #16]
 800eaa6:	4a05      	ldr	r2, [pc, #20]	; (800eabc <FLASH_Write_Word_F+0x50>)
 800eaa8:	f023 0301 	bic.w	r3, r3, #1
 800eaac:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800eaae:	f7ff ff6b 	bl	800e988 <FLASH_Lock>
}
 800eab2:	bf00      	nop
 800eab4:	3708      	adds	r7, #8
 800eab6:	46bd      	mov	sp, r7
 800eab8:	bd80      	pop	{r7, pc}
 800eaba:	bf00      	nop
 800eabc:	40023c00 	.word	0x40023c00

0800eac0 <FLASH_Read_Word_F>:
void FLASH_Read_Word_F(uint32_t address, float * data)
{
 800eac0:	b580      	push	{r7, lr}
 800eac2:	b082      	sub	sp, #8
 800eac4:	af00      	add	r7, sp, #0
 800eac6:	6078      	str	r0, [r7, #4]
 800eac8:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800eaca:	f7ff ff49 	bl	800e960 <FLASH_Unlock>

	FLASH_WaitBusy();
 800eace:	f7ff ff6b 	bl	800e9a8 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800ead2:	4b0f      	ldr	r3, [pc, #60]	; (800eb10 <FLASH_Read_Word_F+0x50>)
 800ead4:	691b      	ldr	r3, [r3, #16]
 800ead6:	4a0e      	ldr	r2, [pc, #56]	; (800eb10 <FLASH_Read_Word_F+0x50>)
 800ead8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800eadc:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800eade:	4b0c      	ldr	r3, [pc, #48]	; (800eb10 <FLASH_Read_Word_F+0x50>)
 800eae0:	691b      	ldr	r3, [r3, #16]
 800eae2:	4a0b      	ldr	r2, [pc, #44]	; (800eb10 <FLASH_Read_Word_F+0x50>)
 800eae4:	f043 0301 	orr.w	r3, r3, #1
 800eae8:	6113      	str	r3, [r2, #16]

	* data = *(__IO float*)address;
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	681a      	ldr	r2, [r3, #0]
 800eaee:	683b      	ldr	r3, [r7, #0]
 800eaf0:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800eaf2:	f7ff ff59 	bl	800e9a8 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800eaf6:	4b06      	ldr	r3, [pc, #24]	; (800eb10 <FLASH_Read_Word_F+0x50>)
 800eaf8:	691b      	ldr	r3, [r3, #16]
 800eafa:	4a05      	ldr	r2, [pc, #20]	; (800eb10 <FLASH_Read_Word_F+0x50>)
 800eafc:	f023 0301 	bic.w	r3, r3, #1
 800eb00:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800eb02:	f7ff ff41 	bl	800e988 <FLASH_Lock>
}
 800eb06:	bf00      	nop
 800eb08:	3708      	adds	r7, #8
 800eb0a:	46bd      	mov	sp, r7
 800eb0c:	bd80      	pop	{r7, pc}
 800eb0e:	bf00      	nop
 800eb10:	40023c00 	.word	0x40023c00

0800eb14 <Flash_clear_sector1>:
//char _backup_flash_start_3;
//char _backup_flash_start_11;
// 

bool Flash_clear_sector1()// Flashsectoe1
{
 800eb14:	b580      	push	{r7, lr}
 800eb16:	b088      	sub	sp, #32
 800eb18:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800eb1a:	f002 fbfb 	bl	8011314 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800eb1e:	2300      	movs	r3, #0
 800eb20:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_1;
 800eb22:	2301      	movs	r3, #1
 800eb24:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800eb26:	2302      	movs	r3, #2
 800eb28:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800eb2a:	2301      	movs	r3, #1
 800eb2c:	617b      	str	r3, [r7, #20]

    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800eb2e:	1d3a      	adds	r2, r7, #4
 800eb30:	f107 0308 	add.w	r3, r7, #8
 800eb34:	4611      	mov	r1, r2
 800eb36:	4618      	mov	r0, r3
 800eb38:	f002 fcb4 	bl	80114a4 <HAL_FLASHEx_Erase>
 800eb3c:	4603      	mov	r3, r0
 800eb3e:	77fb      	strb	r3, [r7, #31]

    HAL_FLASH_Lock();
 800eb40:	f002 fc0a 	bl	8011358 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800eb44:	7ffb      	ldrb	r3, [r7, #31]
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d105      	bne.n	800eb56 <Flash_clear_sector1+0x42>
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb50:	d101      	bne.n	800eb56 <Flash_clear_sector1+0x42>
 800eb52:	2301      	movs	r3, #1
 800eb54:	e000      	b.n	800eb58 <Flash_clear_sector1+0x44>
 800eb56:	2300      	movs	r3, #0
 800eb58:	f003 0301 	and.w	r3, r3, #1
 800eb5c:	b2db      	uxtb	r3, r3
}
 800eb5e:	4618      	mov	r0, r3
 800eb60:	3720      	adds	r7, #32
 800eb62:	46bd      	mov	sp, r7
 800eb64:	bd80      	pop	{r7, pc}

0800eb66 <Flash_clear_sector9>:
//    HAL_FLASH_Lock();
//
//    return result_3 == HAL_OK;
//}
bool Flash_clear_sector9()// Flashsectoe1
{
 800eb66:	b580      	push	{r7, lr}
 800eb68:	b088      	sub	sp, #32
 800eb6a:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800eb6c:	f002 fbd2 	bl	8011314 <HAL_FLASH_Unlock>

    //printf("\r\n1?\r\n");
    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800eb70:	2300      	movs	r3, #0
 800eb72:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_9;
 800eb74:	2309      	movs	r3, #9
 800eb76:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800eb78:	2302      	movs	r3, #2
 800eb7a:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800eb7c:	2301      	movs	r3, #1
 800eb7e:	617b      	str	r3, [r7, #20]

    //printf("\r\n12?\r\n");
    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800eb80:	1d3a      	adds	r2, r7, #4
 800eb82:	f107 0308 	add.w	r3, r7, #8
 800eb86:	4611      	mov	r1, r2
 800eb88:	4618      	mov	r0, r3
 800eb8a:	f002 fc8b 	bl	80114a4 <HAL_FLASHEx_Erase>
 800eb8e:	4603      	mov	r3, r0
 800eb90:	77fb      	strb	r3, [r7, #31]

    //printf("\r\n3?\r\n");
    HAL_FLASH_Lock();
 800eb92:	f002 fbe1 	bl	8011358 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800eb96:	7ffb      	ldrb	r3, [r7, #31]
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	d105      	bne.n	800eba8 <Flash_clear_sector9+0x42>
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eba2:	d101      	bne.n	800eba8 <Flash_clear_sector9+0x42>
 800eba4:	2301      	movs	r3, #1
 800eba6:	e000      	b.n	800ebaa <Flash_clear_sector9+0x44>
 800eba8:	2300      	movs	r3, #0
 800ebaa:	f003 0301 	and.w	r3, r3, #1
 800ebae:	b2db      	uxtb	r3, r3
}
 800ebb0:	4618      	mov	r0, r3
 800ebb2:	3720      	adds	r7, #32
 800ebb4:	46bd      	mov	sp, r7
 800ebb6:	bd80      	pop	{r7, pc}

0800ebb8 <read_byte>:
//		Error_Handler();
//		printf("2\r\n");
//	}
//	printf("ok\r\n");
//}
inline uint8_t read_byte( uint8_t reg ) {
 800ebb8:	b580      	push	{r7, lr}
 800ebba:	b084      	sub	sp, #16
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	4603      	mov	r3, r0
 800ebc0:	71fb      	strb	r3, [r7, #7]

	uint8_t ret,val;

	ret = reg | 0x80;
 800ebc2:	79fb      	ldrb	r3, [r7, #7]
 800ebc4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ebc8:	b2db      	uxtb	r3, r3
 800ebca:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800ebcc:	2200      	movs	r2, #0
 800ebce:	2104      	movs	r1, #4
 800ebd0:	480d      	ldr	r0, [pc, #52]	; (800ec08 <read_byte+0x50>)
 800ebd2:	f002 ff23 	bl	8011a1c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800ebd6:	f107 010f 	add.w	r1, r7, #15
 800ebda:	2364      	movs	r3, #100	; 0x64
 800ebdc:	2201      	movs	r2, #1
 800ebde:	480b      	ldr	r0, [pc, #44]	; (800ec0c <read_byte+0x54>)
 800ebe0:	f003 fc14 	bl	801240c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 800ebe4:	f107 010e 	add.w	r1, r7, #14
 800ebe8:	2364      	movs	r3, #100	; 0x64
 800ebea:	2201      	movs	r2, #1
 800ebec:	4807      	ldr	r0, [pc, #28]	; (800ec0c <read_byte+0x54>)
 800ebee:	f003 fd41 	bl	8012674 <HAL_SPI_Receive>
	CS_SET;
 800ebf2:	2201      	movs	r2, #1
 800ebf4:	2104      	movs	r1, #4
 800ebf6:	4804      	ldr	r0, [pc, #16]	; (800ec08 <read_byte+0x50>)
 800ebf8:	f002 ff10 	bl	8011a1c <HAL_GPIO_WritePin>
	//10.2ms
	//40.8ms = 1.25kHz . 656250Bit/s 1131.25bit, 4525Bit=65.625byte
	//1ms2as5047P4.5MHz
	return val;
 800ebfc:	7bbb      	ldrb	r3, [r7, #14]
}
 800ebfe:	4618      	mov	r0, r3
 800ec00:	3710      	adds	r7, #16
 800ec02:	46bd      	mov	sp, r7
 800ec04:	bd80      	pop	{r7, pc}
 800ec06:	bf00      	nop
 800ec08:	40020c00 	.word	0x40020c00
 800ec0c:	20000ca4 	.word	0x20000ca4

0800ec10 <ReadIMU>:
inline float ReadIMU(uint8_t a, uint8_t b) {
 800ec10:	b580      	push	{r7, lr}
 800ec12:	b086      	sub	sp, #24
 800ec14:	af00      	add	r7, sp, #0
 800ec16:	4603      	mov	r3, r0
 800ec18:	460a      	mov	r2, r1
 800ec1a:	71fb      	strb	r3, [r7, #7]
 800ec1c:	4613      	mov	r3, r2
 800ec1e:	71bb      	strb	r3, [r7, #6]

	uint8_t ret1, ret2,val1,val2;
	uint8_t ret[2] = {
 800ec20:	79fb      	ldrb	r3, [r7, #7]
 800ec22:	723b      	strb	r3, [r7, #8]
 800ec24:	79bb      	ldrb	r3, [r7, #6]
 800ec26:	727b      	strb	r3, [r7, #9]
			a,//0x37,
			b//0x38,
	};
	int16_t law_data;
	float res;
	ret1 = ret[0] | 0x80;
 800ec28:	7a3b      	ldrb	r3, [r7, #8]
 800ec2a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ec2e:	b2db      	uxtb	r3, r3
 800ec30:	73fb      	strb	r3, [r7, #15]
	ret2 = ret[1] | 0x80;
 800ec32:	7a7b      	ldrb	r3, [r7, #9]
 800ec34:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ec38:	b2db      	uxtb	r3, r3
 800ec3a:	73bb      	strb	r3, [r7, #14]
//	reg[0] = 0x37;
//	reg[1] = 0x38;
//
//	ret = reg[0] | 0x80;
	CS_RESET;
 800ec3c:	2200      	movs	r2, #0
 800ec3e:	2104      	movs	r1, #4
 800ec40:	4822      	ldr	r0, [pc, #136]	; (800eccc <ReadIMU+0xbc>)
 800ec42:	f002 feeb 	bl	8011a1c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800ec46:	f107 010f 	add.w	r1, r7, #15
 800ec4a:	2364      	movs	r3, #100	; 0x64
 800ec4c:	2201      	movs	r2, #1
 800ec4e:	4820      	ldr	r0, [pc, #128]	; (800ecd0 <ReadIMU+0xc0>)
 800ec50:	f003 fbdc 	bl	801240c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val1,1,100);
 800ec54:	f107 010d 	add.w	r1, r7, #13
 800ec58:	2364      	movs	r3, #100	; 0x64
 800ec5a:	2201      	movs	r2, #1
 800ec5c:	481c      	ldr	r0, [pc, #112]	; (800ecd0 <ReadIMU+0xc0>)
 800ec5e:	f003 fd09 	bl	8012674 <HAL_SPI_Receive>
	CS_SET;
 800ec62:	2201      	movs	r2, #1
 800ec64:	2104      	movs	r1, #4
 800ec66:	4819      	ldr	r0, [pc, #100]	; (800eccc <ReadIMU+0xbc>)
 800ec68:	f002 fed8 	bl	8011a1c <HAL_GPIO_WritePin>

//	ret = reg[1] | 0x80;
	CS_RESET;
 800ec6c:	2200      	movs	r2, #0
 800ec6e:	2104      	movs	r1, #4
 800ec70:	4816      	ldr	r0, [pc, #88]	; (800eccc <ReadIMU+0xbc>)
 800ec72:	f002 fed3 	bl	8011a1c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret2,1,100);
 800ec76:	f107 010e 	add.w	r1, r7, #14
 800ec7a:	2364      	movs	r3, #100	; 0x64
 800ec7c:	2201      	movs	r2, #1
 800ec7e:	4814      	ldr	r0, [pc, #80]	; (800ecd0 <ReadIMU+0xc0>)
 800ec80:	f003 fbc4 	bl	801240c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val2,1,100);
 800ec84:	f107 010c 	add.w	r1, r7, #12
 800ec88:	2364      	movs	r3, #100	; 0x64
 800ec8a:	2201      	movs	r2, #1
 800ec8c:	4810      	ldr	r0, [pc, #64]	; (800ecd0 <ReadIMU+0xc0>)
 800ec8e:	f003 fcf1 	bl	8012674 <HAL_SPI_Receive>
	CS_SET;
 800ec92:	2201      	movs	r2, #1
 800ec94:	2104      	movs	r1, #4
 800ec96:	480d      	ldr	r0, [pc, #52]	; (800eccc <ReadIMU+0xbc>)
 800ec98:	f002 fec0 	bl	8011a1c <HAL_GPIO_WritePin>
	law_data = ( ((uint16_t)val1 << 8) | ((uint16_t)val2) );//8bit16bitADC
 800ec9c:	7b7b      	ldrb	r3, [r7, #13]
 800ec9e:	021b      	lsls	r3, r3, #8
 800eca0:	b21a      	sxth	r2, r3
 800eca2:	7b3b      	ldrb	r3, [r7, #12]
 800eca4:	b21b      	sxth	r3, r3
 800eca6:	4313      	orrs	r3, r2
 800eca8:	82fb      	strh	r3, [r7, #22]
	res = (float)law_data;
 800ecaa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800ecae:	ee07 3a90 	vmov	s15, r3
 800ecb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ecb6:	edc7 7a04 	vstr	s15, [r7, #16]
	//10.2ms
	//40.8ms = 1.25kHz . 656250Bit/s 1131.25bit, 4525Bit=65.625byte
	//1ms2as5047P4.5MHz
	return res;
 800ecba:	693b      	ldr	r3, [r7, #16]
 800ecbc:	ee07 3a90 	vmov	s15, r3
}
 800ecc0:	eeb0 0a67 	vmov.f32	s0, s15
 800ecc4:	3718      	adds	r7, #24
 800ecc6:	46bd      	mov	sp, r7
 800ecc8:	bd80      	pop	{r7, pc}
 800ecca:	bf00      	nop
 800eccc:	40020c00 	.word	0x40020c00
 800ecd0:	20000ca4 	.word	0x20000ca4

0800ecd4 <write_byte>:
void write_byte( uint8_t reg, uint8_t val )  {
 800ecd4:	b580      	push	{r7, lr}
 800ecd6:	b084      	sub	sp, #16
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	4603      	mov	r3, r0
 800ecdc:	460a      	mov	r2, r1
 800ecde:	71fb      	strb	r3, [r7, #7]
 800ece0:	4613      	mov	r3, r2
 800ece2:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 800ece4:	79fb      	ldrb	r3, [r7, #7]
 800ece6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ecea:	b2db      	uxtb	r3, r3
 800ecec:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800ecee:	2200      	movs	r2, #0
 800ecf0:	2104      	movs	r1, #4
 800ecf2:	480c      	ldr	r0, [pc, #48]	; (800ed24 <write_byte+0x50>)
 800ecf4:	f002 fe92 	bl	8011a1c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800ecf8:	f107 010f 	add.w	r1, r7, #15
 800ecfc:	2364      	movs	r3, #100	; 0x64
 800ecfe:	2201      	movs	r2, #1
 800ed00:	4809      	ldr	r0, [pc, #36]	; (800ed28 <write_byte+0x54>)
 800ed02:	f003 fb83 	bl	801240c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3,&val,1,100);
 800ed06:	1db9      	adds	r1, r7, #6
 800ed08:	2364      	movs	r3, #100	; 0x64
 800ed0a:	2201      	movs	r2, #1
 800ed0c:	4806      	ldr	r0, [pc, #24]	; (800ed28 <write_byte+0x54>)
 800ed0e:	f003 fb7d 	bl	801240c <HAL_SPI_Transmit>
	CS_SET;
 800ed12:	2201      	movs	r2, #1
 800ed14:	2104      	movs	r1, #4
 800ed16:	4803      	ldr	r0, [pc, #12]	; (800ed24 <write_byte+0x50>)
 800ed18:	f002 fe80 	bl	8011a1c <HAL_GPIO_WritePin>
}
 800ed1c:	bf00      	nop
 800ed1e:	3710      	adds	r7, #16
 800ed20:	46bd      	mov	sp, r7
 800ed22:	bd80      	pop	{r7, pc}
 800ed24:	40020c00 	.word	0x40020c00
 800ed28:	20000ca4 	.word	0x20000ca4

0800ed2c <IMU_init>:

uint8_t IMU_init() {
 800ed2c:	b580      	push	{r7, lr}
 800ed2e:	b082      	sub	sp, #8
 800ed30:	af00      	add	r7, sp, #0
	uint8_t who_am_i,ret;

	who_am_i = read_byte(0x00);	//IMU0xE0
 800ed32:	2000      	movs	r0, #0
 800ed34:	f7ff ff40 	bl	800ebb8 <read_byte>
 800ed38:	4603      	mov	r3, r0
 800ed3a:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0xE0 ) {
 800ed3c:	79bb      	ldrb	r3, [r7, #6]
 800ed3e:	2be0      	cmp	r3, #224	; 0xe0
 800ed40:	d119      	bne.n	800ed76 <IMU_init+0x4a>
		ret = 1;
 800ed42:	2301      	movs	r3, #1
 800ed44:	71fb      	strb	r3, [r7, #7]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800ed46:	2101      	movs	r1, #1
 800ed48:	2006      	movs	r0, #6
 800ed4a:	f7ff ffc3 	bl	800ecd4 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 800ed4e:	2110      	movs	r1, #16
 800ed50:	2003      	movs	r0, #3
 800ed52:	f7ff ffbf 	bl	800ecd4 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800ed56:	2120      	movs	r1, #32
 800ed58:	207f      	movs	r0, #127	; 0x7f
 800ed5a:	f7ff ffbb 	bl	800ecd4 <write_byte>

		//write_byte(0x01,0x06);	//	2000dps DLPF disable
		//write_byte(0x01,0x07);	//range2000dps DLPF enable DLPFCFG = 0
		//write_byte(0x01,0x0F);	//range2000dps DLPF enable DLPFCFG = 1
		write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
 800ed5e:	2117      	movs	r1, #23
 800ed60:	2001      	movs	r0, #1
 800ed62:	f7ff ffb7 	bl	800ecd4 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000

		write_byte(0x14,0x17);	//	16g 0x06
 800ed66:	2117      	movs	r1, #23
 800ed68:	2014      	movs	r0, #20
 800ed6a:	f7ff ffb3 	bl	800ecd4 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16

		write_byte(0x7F,0x00);	//USER_BANK0
 800ed6e:	2100      	movs	r1, #0
 800ed70:	207f      	movs	r0, #127	; 0x7f
 800ed72:	f7ff ffaf 	bl	800ecd4 <write_byte>
	}
	return ret;
 800ed76:	79fb      	ldrb	r3, [r7, #7]
	//0x14, 0x7F : 0000 1110, 0111 1111
	//retreg
}
 800ed78:	4618      	mov	r0, r3
 800ed7a:	3708      	adds	r7, #8
 800ed7c:	46bd      	mov	sp, r7
 800ed7e:	bd80      	pop	{r7, pc}

0800ed80 <IMU_Calib>:
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
}

void IMU_Calib(){
 800ed80:	b580      	push	{r7, lr}
 800ed82:	f5ad 5dfa 	sub.w	sp, sp, #8000	; 0x1f40
 800ed86:	b084      	sub	sp, #16
 800ed88:	af00      	add	r7, sp, #0


	HAL_Delay(100);
 800ed8a:	2064      	movs	r0, #100	; 0x64
 800ed8c:	f001 f972 	bl	8010074 <HAL_Delay>

	int num = 2000;
 800ed90:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800ed94:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800ed98:	f102 0204 	add.w	r2, r2, #4
 800ed9c:	6013      	str	r3, [r2, #0]
	float zg_vals[2000]={0.0f};
 800ed9e:	f107 0310 	add.w	r3, r7, #16
 800eda2:	3b0c      	subs	r3, #12
 800eda4:	4618      	mov	r0, r3
 800eda6:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800edaa:	461a      	mov	r2, r3
 800edac:	2100      	movs	r1, #0
 800edae:	f006 f988 	bl	80150c2 <memset>
	float sum=0;
 800edb2:	f04f 0300 	mov.w	r3, #0
 800edb6:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800edba:	f102 020c 	add.w	r2, r2, #12
 800edbe:	6013      	str	r3, [r2, #0]
	for(int i = 0; i < num; i++){
 800edc0:	2300      	movs	r3, #0
 800edc2:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800edc6:	f102 0208 	add.w	r2, r2, #8
 800edca:	6013      	str	r3, [r2, #0]
 800edcc:	e034      	b.n	800ee38 <IMU_Calib+0xb8>
		zg_vals[i] = ZGyro;
 800edce:	4b2a      	ldr	r3, [pc, #168]	; (800ee78 <IMU_Calib+0xf8>)
 800edd0:	681a      	ldr	r2, [r3, #0]
 800edd2:	f107 0310 	add.w	r3, r7, #16
 800edd6:	3b0c      	subs	r3, #12
 800edd8:	f507 51fa 	add.w	r1, r7, #8000	; 0x1f40
 800eddc:	f101 0108 	add.w	r1, r1, #8
 800ede0:	6809      	ldr	r1, [r1, #0]
 800ede2:	0089      	lsls	r1, r1, #2
 800ede4:	440b      	add	r3, r1
 800ede6:	601a      	str	r2, [r3, #0]
		sum += zg_vals[i];
 800ede8:	f107 0310 	add.w	r3, r7, #16
 800edec:	3b0c      	subs	r3, #12
 800edee:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800edf2:	f102 0208 	add.w	r2, r2, #8
 800edf6:	6812      	ldr	r2, [r2, #0]
 800edf8:	0092      	lsls	r2, r2, #2
 800edfa:	4413      	add	r3, r2
 800edfc:	edd3 7a00 	vldr	s15, [r3]
 800ee00:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800ee04:	f103 030c 	add.w	r3, r3, #12
 800ee08:	ed93 7a00 	vldr	s14, [r3]
 800ee0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ee10:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800ee14:	f103 030c 	add.w	r3, r3, #12
 800ee18:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 800ee1c:	2002      	movs	r0, #2
 800ee1e:	f001 f929 	bl	8010074 <HAL_Delay>
	for(int i = 0; i < num; i++){
 800ee22:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800ee26:	f103 0308 	add.w	r3, r3, #8
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	3301      	adds	r3, #1
 800ee2e:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800ee32:	f102 0208 	add.w	r2, r2, #8
 800ee36:	6013      	str	r3, [r2, #0]
 800ee38:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800ee3c:	f103 0308 	add.w	r3, r3, #8
 800ee40:	681a      	ldr	r2, [r3, #0]
 800ee42:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800ee46:	f103 0304 	add.w	r3, r3, #4
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	429a      	cmp	r2, r3
 800ee4e:	dbbe      	blt.n	800edce <IMU_Calib+0x4e>
//	for(int i=0; i < num; i++)
//	{
//		printf("zg_vals[%d]: %lf\r\n",i,zg_vals[i]);
//	}
//	printf("sum:%lf",sum);
	zg_offset = sum / 2000.0f;
 800ee50:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800ee54:	f103 030c 	add.w	r3, r3, #12
 800ee58:	ed93 7a00 	vldr	s14, [r3]
 800ee5c:	eddf 6a07 	vldr	s13, [pc, #28]	; 800ee7c <IMU_Calib+0xfc>
 800ee60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ee64:	4b06      	ldr	r3, [pc, #24]	; (800ee80 <IMU_Calib+0x100>)
 800ee66:	edc3 7a00 	vstr	s15, [r3]
}
 800ee6a:	bf00      	nop
 800ee6c:	f507 57fa 	add.w	r7, r7, #8000	; 0x1f40
 800ee70:	3710      	adds	r7, #16
 800ee72:	46bd      	mov	sp, r7
 800ee74:	bd80      	pop	{r7, pc}
 800ee76:	bf00      	nop
 800ee78:	200002d0 	.word	0x200002d0
 800ee7c:	44fa0000 	.word	0x44fa0000
 800ee80:	200002cc 	.word	0x200002cc

0800ee84 <EncoderStart>:
#include "IEH2_4096.h"

//TIM3_Left, TIM4_Right

void EncoderStart()
{
 800ee84:	b580      	push	{r7, lr}
 800ee86:	af00      	add	r7, sp, #0
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800ee88:	213c      	movs	r1, #60	; 0x3c
 800ee8a:	4804      	ldr	r0, [pc, #16]	; (800ee9c <EncoderStart+0x18>)
 800ee8c:	f004 fada 	bl	8013444 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800ee90:	213c      	movs	r1, #60	; 0x3c
 800ee92:	4803      	ldr	r0, [pc, #12]	; (800eea0 <EncoderStart+0x1c>)
 800ee94:	f004 fad6 	bl	8013444 <HAL_TIM_Encoder_Start>
}
 800ee98:	bf00      	nop
 800ee9a:	bd80      	pop	{r7, pc}
 800ee9c:	20000c64 	.word	0x20000c64
 800eea0:	20000bdc 	.word	0x20000bdc

0800eea4 <EncoderStop>:
//PulseInit((int *) (&(TIM3->CNT) ), INITIAL_PULSE_L);
//PulseInit((int *) (&(TIM4->CNT) ), INITIAL_PUSEL_R );
void EncoderStop()
{
 800eea4:	b580      	push	{r7, lr}
 800eea6:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_ALL);
 800eea8:	213c      	movs	r1, #60	; 0x3c
 800eeaa:	4804      	ldr	r0, [pc, #16]	; (800eebc <EncoderStop+0x18>)
 800eeac:	f004 fb01 	bl	80134b2 <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim4,TIM_CHANNEL_ALL);
 800eeb0:	213c      	movs	r1, #60	; 0x3c
 800eeb2:	4803      	ldr	r0, [pc, #12]	; (800eec0 <EncoderStop+0x1c>)
 800eeb4:	f004 fafd 	bl	80134b2 <HAL_TIM_Encoder_Stop>
}
 800eeb8:	bf00      	nop
 800eeba:	bd80      	pop	{r7, pc}
 800eebc:	20000c64 	.word	0x20000c64
 800eec0:	20000bdc 	.word	0x20000bdc

0800eec4 <EmitterON>:
 */

#include "IR_Emitter.h"

void EmitterON()
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Start_IT(&htim8,TIM_CHANNEL_1);
 800eec8:	2100      	movs	r1, #0
 800eeca:	4804      	ldr	r0, [pc, #16]	; (800eedc <EmitterON+0x18>)
 800eecc:	f004 f83e 	bl	8012f4c <HAL_TIM_OC_Start_IT>
	  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 800eed0:	2100      	movs	r1, #0
 800eed2:	4802      	ldr	r0, [pc, #8]	; (800eedc <EmitterON+0x18>)
 800eed4:	f005 f951 	bl	801417a <HAL_TIMEx_OCN_Start_IT>

}
 800eed8:	bf00      	nop
 800eeda:	bd80      	pop	{r7, pc}
 800eedc:	20000b9c 	.word	0x20000b9c

0800eee0 <EmitterOFF>:
void EmitterOFF()
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Stop_IT(&htim8,TIM_CHANNEL_1);
 800eee4:	2100      	movs	r1, #0
 800eee6:	4804      	ldr	r0, [pc, #16]	; (800eef8 <EmitterOFF+0x18>)
 800eee8:	f004 f8b4 	bl	8013054 <HAL_TIM_OC_Stop_IT>
	  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 800eeec:	2100      	movs	r1, #0
 800eeee:	4802      	ldr	r0, [pc, #8]	; (800eef8 <EmitterOFF+0x18>)
 800eef0:	f005 f998 	bl	8014224 <HAL_TIMEx_OCN_Stop_IT>

}
 800eef4:	bf00      	nop
 800eef6:	bd80      	pop	{r7, pc}
 800eef8:	20000b9c 	.word	0x20000b9c

0800eefc <ChangeLED>:

#include "LED_Driver.h"
//
//
void ChangeLED(int mode)
{
 800eefc:	b580      	push	{r7, lr}
 800eefe:	b082      	sub	sp, #8
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	6078      	str	r0, [r7, #4]
	//Switch
	switch(mode){
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	2b07      	cmp	r3, #7
 800ef08:	f200 80ac 	bhi.w	800f064 <ChangeLED+0x168>
 800ef0c:	a201      	add	r2, pc, #4	; (adr r2, 800ef14 <ChangeLED+0x18>)
 800ef0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef12:	bf00      	nop
 800ef14:	0800ef35 	.word	0x0800ef35
 800ef18:	0800ef5b 	.word	0x0800ef5b
 800ef1c:	0800ef81 	.word	0x0800ef81
 800ef20:	0800efa7 	.word	0x0800efa7
 800ef24:	0800efcd 	.word	0x0800efcd
 800ef28:	0800eff3 	.word	0x0800eff3
 800ef2c:	0800f019 	.word	0x0800f019
 800ef30:	0800f03f 	.word	0x0800f03f
	//oD4,5,3. B9c9c8
	case 0:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800ef34:	2200      	movs	r2, #0
 800ef36:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ef3a:	484d      	ldr	r0, [pc, #308]	; (800f070 <ChangeLED+0x174>)
 800ef3c:	f002 fd6e 	bl	8011a1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800ef40:	2200      	movs	r2, #0
 800ef42:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ef46:	484a      	ldr	r0, [pc, #296]	; (800f070 <ChangeLED+0x174>)
 800ef48:	f002 fd68 	bl	8011a1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800ef4c:	2200      	movs	r2, #0
 800ef4e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ef52:	4848      	ldr	r0, [pc, #288]	; (800f074 <ChangeLED+0x178>)
 800ef54:	f002 fd62 	bl	8011a1c <HAL_GPIO_WritePin>
		break;
 800ef58:	e085      	b.n	800f066 <ChangeLED+0x16a>
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800ef5a:	2201      	movs	r2, #1
 800ef5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ef60:	4843      	ldr	r0, [pc, #268]	; (800f070 <ChangeLED+0x174>)
 800ef62:	f002 fd5b 	bl	8011a1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800ef66:	2200      	movs	r2, #0
 800ef68:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ef6c:	4840      	ldr	r0, [pc, #256]	; (800f070 <ChangeLED+0x174>)
 800ef6e:	f002 fd55 	bl	8011a1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800ef72:	2200      	movs	r2, #0
 800ef74:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ef78:	483e      	ldr	r0, [pc, #248]	; (800f074 <ChangeLED+0x178>)
 800ef7a:	f002 fd4f 	bl	8011a1c <HAL_GPIO_WritePin>
		break;
 800ef7e:	e072      	b.n	800f066 <ChangeLED+0x16a>
	case 2:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800ef80:	2200      	movs	r2, #0
 800ef82:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ef86:	483a      	ldr	r0, [pc, #232]	; (800f070 <ChangeLED+0x174>)
 800ef88:	f002 fd48 	bl	8011a1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800ef8c:	2201      	movs	r2, #1
 800ef8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ef92:	4837      	ldr	r0, [pc, #220]	; (800f070 <ChangeLED+0x174>)
 800ef94:	f002 fd42 	bl	8011a1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800ef98:	2200      	movs	r2, #0
 800ef9a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ef9e:	4835      	ldr	r0, [pc, #212]	; (800f074 <ChangeLED+0x178>)
 800efa0:	f002 fd3c 	bl	8011a1c <HAL_GPIO_WritePin>

		break;
 800efa4:	e05f      	b.n	800f066 <ChangeLED+0x16a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800efa6:	2201      	movs	r2, #1
 800efa8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800efac:	4830      	ldr	r0, [pc, #192]	; (800f070 <ChangeLED+0x174>)
 800efae:	f002 fd35 	bl	8011a1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800efb2:	2201      	movs	r2, #1
 800efb4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800efb8:	482d      	ldr	r0, [pc, #180]	; (800f070 <ChangeLED+0x174>)
 800efba:	f002 fd2f 	bl	8011a1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800efbe:	2200      	movs	r2, #0
 800efc0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800efc4:	482b      	ldr	r0, [pc, #172]	; (800f074 <ChangeLED+0x178>)
 800efc6:	f002 fd29 	bl	8011a1c <HAL_GPIO_WritePin>
		break;
 800efca:	e04c      	b.n	800f066 <ChangeLED+0x16a>
	case 4:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800efcc:	2200      	movs	r2, #0
 800efce:	f44f 7100 	mov.w	r1, #512	; 0x200
 800efd2:	4827      	ldr	r0, [pc, #156]	; (800f070 <ChangeLED+0x174>)
 800efd4:	f002 fd22 	bl	8011a1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800efd8:	2200      	movs	r2, #0
 800efda:	f44f 7180 	mov.w	r1, #256	; 0x100
 800efde:	4824      	ldr	r0, [pc, #144]	; (800f070 <ChangeLED+0x174>)
 800efe0:	f002 fd1c 	bl	8011a1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800efe4:	2201      	movs	r2, #1
 800efe6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800efea:	4822      	ldr	r0, [pc, #136]	; (800f074 <ChangeLED+0x178>)
 800efec:	f002 fd16 	bl	8011a1c <HAL_GPIO_WritePin>
		break;
 800eff0:	e039      	b.n	800f066 <ChangeLED+0x16a>
	case 5:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800eff2:	2201      	movs	r2, #1
 800eff4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800eff8:	481d      	ldr	r0, [pc, #116]	; (800f070 <ChangeLED+0x174>)
 800effa:	f002 fd0f 	bl	8011a1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800effe:	2200      	movs	r2, #0
 800f000:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f004:	481a      	ldr	r0, [pc, #104]	; (800f070 <ChangeLED+0x174>)
 800f006:	f002 fd09 	bl	8011a1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800f00a:	2201      	movs	r2, #1
 800f00c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f010:	4818      	ldr	r0, [pc, #96]	; (800f074 <ChangeLED+0x178>)
 800f012:	f002 fd03 	bl	8011a1c <HAL_GPIO_WritePin>
		break;
 800f016:	e026      	b.n	800f066 <ChangeLED+0x16a>
	case 6:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800f018:	2200      	movs	r2, #0
 800f01a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f01e:	4814      	ldr	r0, [pc, #80]	; (800f070 <ChangeLED+0x174>)
 800f020:	f002 fcfc 	bl	8011a1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800f024:	2201      	movs	r2, #1
 800f026:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f02a:	4811      	ldr	r0, [pc, #68]	; (800f070 <ChangeLED+0x174>)
 800f02c:	f002 fcf6 	bl	8011a1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800f030:	2201      	movs	r2, #1
 800f032:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f036:	480f      	ldr	r0, [pc, #60]	; (800f074 <ChangeLED+0x178>)
 800f038:	f002 fcf0 	bl	8011a1c <HAL_GPIO_WritePin>

		break;
 800f03c:	e013      	b.n	800f066 <ChangeLED+0x16a>
	case 7:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800f03e:	2201      	movs	r2, #1
 800f040:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f044:	480a      	ldr	r0, [pc, #40]	; (800f070 <ChangeLED+0x174>)
 800f046:	f002 fce9 	bl	8011a1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800f04a:	2201      	movs	r2, #1
 800f04c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f050:	4807      	ldr	r0, [pc, #28]	; (800f070 <ChangeLED+0x174>)
 800f052:	f002 fce3 	bl	8011a1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800f056:	2201      	movs	r2, #1
 800f058:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f05c:	4805      	ldr	r0, [pc, #20]	; (800f074 <ChangeLED+0x178>)
 800f05e:	f002 fcdd 	bl	8011a1c <HAL_GPIO_WritePin>

		break;
 800f062:	e000      	b.n	800f066 <ChangeLED+0x16a>
	default: break;
 800f064:	bf00      	nop

	}
}
 800f066:	bf00      	nop
 800f068:	3708      	adds	r7, #8
 800f06a:	46bd      	mov	sp, r7
 800f06c:	bd80      	pop	{r7, pc}
 800f06e:	bf00      	nop
 800f070:	40020800 	.word	0x40020800
 800f074:	40020400 	.word	0x40020400

0800f078 <Motor_PWM_Start>:

#include "Motor_Driver.h"


//HAL
void Motor_PWM_Start(){ // PWMCCR
 800f078:	b580      	push	{r7, lr}
 800f07a:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800f07c:	210c      	movs	r1, #12
 800f07e:	4809      	ldr	r0, [pc, #36]	; (800f0a4 <Motor_PWM_Start+0x2c>)
 800f080:	f004 f8b8 	bl	80131f4 <HAL_TIM_PWM_Start>
 800f084:	4603      	mov	r3, r0
 800f086:	2b00      	cmp	r3, #0
 800f088:	d001      	beq.n	800f08e <Motor_PWM_Start+0x16>
  {
	  Error_Handler();
 800f08a:	f7fe ffc3 	bl	800e014 <Error_Handler>
  }
  if (HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800f08e:	2104      	movs	r1, #4
 800f090:	4805      	ldr	r0, [pc, #20]	; (800f0a8 <Motor_PWM_Start+0x30>)
 800f092:	f004 f8af 	bl	80131f4 <HAL_TIM_PWM_Start>
 800f096:	4603      	mov	r3, r0
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d001      	beq.n	800f0a0 <Motor_PWM_Start+0x28>
  {
	  Error_Handler();
 800f09c:	f7fe ffba 	bl	800e014 <Error_Handler>
  }
#endif
}
 800f0a0:	bf00      	nop
 800f0a2:	bd80      	pop	{r7, pc}
 800f0a4:	20000238 	.word	0x20000238
 800f0a8:	20000278 	.word	0x20000278

0800f0ac <Motor_PWM_Stop>:

void Motor_PWM_Stop(){ // PWMCCR
 800f0ac:	b580      	push	{r7, lr}
 800f0ae:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800f0b0:	210c      	movs	r1, #12
 800f0b2:	4809      	ldr	r0, [pc, #36]	; (800f0d8 <Motor_PWM_Stop+0x2c>)
 800f0b4:	f004 f8dc 	bl	8013270 <HAL_TIM_PWM_Stop>
 800f0b8:	4603      	mov	r3, r0
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d001      	beq.n	800f0c2 <Motor_PWM_Stop+0x16>
  {
	  Error_Handler();
 800f0be:	f7fe ffa9 	bl	800e014 <Error_Handler>
  }
  if (HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800f0c2:	2104      	movs	r1, #4
 800f0c4:	4805      	ldr	r0, [pc, #20]	; (800f0dc <Motor_PWM_Stop+0x30>)
 800f0c6:	f004 f8d3 	bl	8013270 <HAL_TIM_PWM_Stop>
 800f0ca:	4603      	mov	r3, r0
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d001      	beq.n	800f0d4 <Motor_PWM_Stop+0x28>
  {
	  Error_Handler();
 800f0d0:	f7fe ffa0 	bl	800e014 <Error_Handler>
  }
#endif
}
 800f0d4:	bf00      	nop
 800f0d6:	bd80      	pop	{r7, pc}
 800f0d8:	20000238 	.word	0x20000238
 800f0dc:	20000278 	.word	0x20000278

0800f0e0 <Motor_Switch>:
inline void Motor_Switch(int left, int right){
 800f0e0:	b580      	push	{r7, lr}
 800f0e2:	b082      	sub	sp, #8
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	6078      	str	r0, [r7, #4]
 800f0e8:	6039      	str	r1, [r7, #0]
	if (left > 0 ){
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	dd05      	ble.n	800f0fc <Motor_Switch+0x1c>
		//to -
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_SET); //A2SET:1
 800f0f0:	2201      	movs	r2, #1
 800f0f2:	2104      	movs	r1, #4
 800f0f4:	4828      	ldr	r0, [pc, #160]	; (800f198 <Motor_Switch+0xb8>)
 800f0f6:	f002 fc91 	bl	8011a1c <HAL_GPIO_WritePin>
 800f0fa:	e00a      	b.n	800f112 <Motor_Switch+0x32>

	}
	else  if (left < 0){
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	da07      	bge.n	800f112 <Motor_Switch+0x32>
		//to +
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_RESET); //A2,RESET:0
 800f102:	2200      	movs	r2, #0
 800f104:	2104      	movs	r1, #4
 800f106:	4824      	ldr	r0, [pc, #144]	; (800f198 <Motor_Switch+0xb8>)
 800f108:	f002 fc88 	bl	8011a1c <HAL_GPIO_WritePin>
		left = -left;
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	425b      	negs	r3, r3
 800f110:	607b      	str	r3, [r7, #4]
	}
	if (right > 0){
 800f112:	683b      	ldr	r3, [r7, #0]
 800f114:	2b00      	cmp	r3, #0
 800f116:	dd05      	ble.n	800f124 <Motor_Switch+0x44>
		//to -
		HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_RESET); //A0,RESET:0
 800f118:	2200      	movs	r2, #0
 800f11a:	2101      	movs	r1, #1
 800f11c:	481e      	ldr	r0, [pc, #120]	; (800f198 <Motor_Switch+0xb8>)
 800f11e:	f002 fc7d 	bl	8011a1c <HAL_GPIO_WritePin>
 800f122:	e00a      	b.n	800f13a <Motor_Switch+0x5a>

	}

	else if (right < 0){
 800f124:	683b      	ldr	r3, [r7, #0]
 800f126:	2b00      	cmp	r3, #0
 800f128:	da07      	bge.n	800f13a <Motor_Switch+0x5a>
	  	//to +
	  	HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_SET); //A0,SET:1
 800f12a:	2201      	movs	r2, #1
 800f12c:	2101      	movs	r1, #1
 800f12e:	481a      	ldr	r0, [pc, #104]	; (800f198 <Motor_Switch+0xb8>)
 800f130:	f002 fc74 	bl	8011a1c <HAL_GPIO_WritePin>
	  	right = -right;
 800f134:	683b      	ldr	r3, [r7, #0]
 800f136:	425b      	negs	r3, r3
 800f138:	603b      	str	r3, [r7, #0]
	}

	//
	if(left > 4200*0.6) left = 4200*0.6;
 800f13a:	6878      	ldr	r0, [r7, #4]
 800f13c:	f7f9 f92a 	bl	8008394 <__aeabi_i2d>
 800f140:	a313      	add	r3, pc, #76	; (adr r3, 800f190 <Motor_Switch+0xb0>)
 800f142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f146:	f7f9 fc1f 	bl	8008988 <__aeabi_dcmpgt>
 800f14a:	4603      	mov	r3, r0
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d002      	beq.n	800f156 <Motor_Switch+0x76>
 800f150:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800f154:	607b      	str	r3, [r7, #4]
	if(right > 4200*0.6) right = 4200*0.6;
 800f156:	6838      	ldr	r0, [r7, #0]
 800f158:	f7f9 f91c 	bl	8008394 <__aeabi_i2d>
 800f15c:	a30c      	add	r3, pc, #48	; (adr r3, 800f190 <Motor_Switch+0xb0>)
 800f15e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f162:	f7f9 fc11 	bl	8008988 <__aeabi_dcmpgt>
 800f166:	4603      	mov	r3, r0
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d002      	beq.n	800f172 <Motor_Switch+0x92>
 800f16c:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800f170:	603b      	str	r3, [r7, #0]


	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800f172:	4b0a      	ldr	r3, [pc, #40]	; (800f19c <Motor_Switch+0xbc>)
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	683a      	ldr	r2, [r7, #0]
 800f178:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800f17a:	4b09      	ldr	r3, [pc, #36]	; (800f1a0 <Motor_Switch+0xc0>)
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	687a      	ldr	r2, [r7, #4]
 800f180:	641a      	str	r2, [r3, #64]	; 0x40
}
 800f182:	bf00      	nop
 800f184:	3708      	adds	r7, #8
 800f186:	46bd      	mov	sp, r7
 800f188:	bd80      	pop	{r7, pc}
 800f18a:	bf00      	nop
 800f18c:	f3af 8000 	nop.w
 800f190:	00000000 	.word	0x00000000
 800f194:	40a3b000 	.word	0x40a3b000
 800f198:	40020000 	.word	0x40020000
 800f19c:	20000278 	.word	0x20000278
 800f1a0:	20000238 	.word	0x20000238

0800f1a4 <InitPulse>:
// : ()
// : 
// : 
//-------------------------//
void InitPulse(int *timer_counter, int initial_pulse)
{
 800f1a4:	b480      	push	{r7}
 800f1a6:	b083      	sub	sp, #12
 800f1a8:	af00      	add	r7, sp, #0
 800f1aa:	6078      	str	r0, [r7, #4]
 800f1ac:	6039      	str	r1, [r7, #0]
	* timer_counter = initial_pulse;
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	683a      	ldr	r2, [r7, #0]
 800f1b2:	601a      	str	r2, [r3, #0]
	//printf("timer_counter : %d\r\n", *timer_counter);
}
 800f1b4:	bf00      	nop
 800f1b6:	370c      	adds	r7, #12
 800f1b8:	46bd      	mov	sp, r7
 800f1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1be:	4770      	bx	lr

0800f1c0 <GetWallDataAverage>:
// : 2n
// : n adc 0~
// : 
//-------------------------//
float GetWallDataAverage(int average_of_n_times, int adc_data, int receiver_num)
{
 800f1c0:	b480      	push	{r7}
 800f1c2:	b087      	sub	sp, #28
 800f1c4:	af00      	add	r7, sp, #0
 800f1c6:	60f8      	str	r0, [r7, #12]
 800f1c8:	60b9      	str	r1, [r7, #8]
 800f1ca:	607a      	str	r2, [r7, #4]
	static int count[4] = {0}, last[4]={0}, integrate[4]={0};
	int raw, error;
	static float average[4]={0};

	raw = adc_data;
 800f1cc:	68bb      	ldr	r3, [r7, #8]
 800f1ce:	617b      	str	r3, [r7, #20]
	error = abs( last[receiver_num] - raw );
 800f1d0:	4a2c      	ldr	r2, [pc, #176]	; (800f284 <GetWallDataAverage+0xc4>)
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f1d8:	697b      	ldr	r3, [r7, #20]
 800f1da:	1ad3      	subs	r3, r2, r3
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	bfb8      	it	lt
 800f1e0:	425b      	neglt	r3, r3
 800f1e2:	613b      	str	r3, [r7, #16]
	last[receiver_num] = raw;
 800f1e4:	4927      	ldr	r1, [pc, #156]	; (800f284 <GetWallDataAverage+0xc4>)
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	697a      	ldr	r2, [r7, #20]
 800f1ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	integrate[receiver_num] += error;
 800f1ee:	4a26      	ldr	r2, [pc, #152]	; (800f288 <GetWallDataAverage+0xc8>)
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f1f6:	693b      	ldr	r3, [r7, #16]
 800f1f8:	441a      	add	r2, r3
 800f1fa:	4923      	ldr	r1, [pc, #140]	; (800f288 <GetWallDataAverage+0xc8>)
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	count[receiver_num]++;
 800f202:	4a22      	ldr	r2, [pc, #136]	; (800f28c <GetWallDataAverage+0xcc>)
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f20a:	1c5a      	adds	r2, r3, #1
 800f20c:	491f      	ldr	r1, [pc, #124]	; (800f28c <GetWallDataAverage+0xcc>)
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(count[receiver_num] == average_of_n_times)
 800f214:	4a1d      	ldr	r2, [pc, #116]	; (800f28c <GetWallDataAverage+0xcc>)
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f21c:	68fa      	ldr	r2, [r7, #12]
 800f21e:	429a      	cmp	r2, r3
 800f220:	d121      	bne.n	800f266 <GetWallDataAverage+0xa6>
	{
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800f222:	4a19      	ldr	r2, [pc, #100]	; (800f288 <GetWallDataAverage+0xc8>)
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f22a:	ee07 3a90 	vmov	s15, r3
 800f22e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f232:	4a16      	ldr	r2, [pc, #88]	; (800f28c <GetWallDataAverage+0xcc>)
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f23a:	ee07 3a90 	vmov	s15, r3
 800f23e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f242:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f246:	4a12      	ldr	r2, [pc, #72]	; (800f290 <GetWallDataAverage+0xd0>)
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	009b      	lsls	r3, r3, #2
 800f24c:	4413      	add	r3, r2
 800f24e:	edc3 7a00 	vstr	s15, [r3]
		integrate[receiver_num] = 0;
 800f252:	4a0d      	ldr	r2, [pc, #52]	; (800f288 <GetWallDataAverage+0xc8>)
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	2100      	movs	r1, #0
 800f258:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		count[receiver_num] = 0;
 800f25c:	4a0b      	ldr	r2, [pc, #44]	; (800f28c <GetWallDataAverage+0xcc>)
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	2100      	movs	r1, #0
 800f262:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
	return average[receiver_num];
 800f266:	4a0a      	ldr	r2, [pc, #40]	; (800f290 <GetWallDataAverage+0xd0>)
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	009b      	lsls	r3, r3, #2
 800f26c:	4413      	add	r3, r2
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	ee07 3a90 	vmov	s15, r3
}
 800f274:	eeb0 0a67 	vmov.f32	s0, s15
 800f278:	371c      	adds	r7, #28
 800f27a:	46bd      	mov	sp, r7
 800f27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f280:	4770      	bx	lr
 800f282:	bf00      	nop
 800f284:	200002d4 	.word	0x200002d4
 800f288:	200002e4 	.word	0x200002e4
 800f28c:	200002f4 	.word	0x200002f4
 800f290:	20000304 	.word	0x20000304

0800f294 <ADCToBatteryVoltage>:
// : adc
// : adc
// : 
//-------------------------//
float ADCToBatteryVoltage(int adc_data, float split, float pin_v_max, float adc_resolution)	//adc
{
 800f294:	b480      	push	{r7}
 800f296:	b087      	sub	sp, #28
 800f298:	af00      	add	r7, sp, #0
 800f29a:	60f8      	str	r0, [r7, #12]
 800f29c:	ed87 0a02 	vstr	s0, [r7, #8]
 800f2a0:	edc7 0a01 	vstr	s1, [r7, #4]
 800f2a4:	ed87 1a00 	vstr	s2, [r7]
	float battery_voltage = 0;
 800f2a8:	f04f 0300 	mov.w	r3, #0
 800f2ac:	617b      	str	r3, [r7, #20]
	battery_voltage =  adc_data * split* pin_v_max / adc_resolution;//V_SPLIT_NUM * PIN_V_MAX / ADC_RESOLUTION;	//
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	ee07 3a90 	vmov	s15, r3
 800f2b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f2b8:	edd7 7a02 	vldr	s15, [r7, #8]
 800f2bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f2c0:	edd7 7a01 	vldr	s15, [r7, #4]
 800f2c4:	ee67 6a27 	vmul.f32	s13, s14, s15
 800f2c8:	ed97 7a00 	vldr	s14, [r7]
 800f2cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f2d0:	edc7 7a05 	vstr	s15, [r7, #20]
	return battery_voltage;
 800f2d4:	697b      	ldr	r3, [r7, #20]
 800f2d6:	ee07 3a90 	vmov	s15, r3
}
 800f2da:	eeb0 0a67 	vmov.f32	s0, s15
 800f2de:	371c      	adds	r7, #28
 800f2e0:	46bd      	mov	sp, r7
 800f2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2e6:	4770      	bx	lr

0800f2e8 <IntegerPower>:
// : 
// : 
//-------------------------//

int IntegerPower(int integer, int exponential)
{
 800f2e8:	b480      	push	{r7}
 800f2ea:	b085      	sub	sp, #20
 800f2ec:	af00      	add	r7, sp, #0
 800f2ee:	6078      	str	r0, [r7, #4]
 800f2f0:	6039      	str	r1, [r7, #0]
	int pattern_num = 1;
 800f2f2:	2301      	movs	r3, #1
 800f2f4:	60fb      	str	r3, [r7, #12]
	for(int i=0; i < exponential ; i++)
 800f2f6:	2300      	movs	r3, #0
 800f2f8:	60bb      	str	r3, [r7, #8]
 800f2fa:	e007      	b.n	800f30c <IntegerPower+0x24>
	{
		pattern_num *= integer;
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	687a      	ldr	r2, [r7, #4]
 800f300:	fb02 f303 	mul.w	r3, r2, r3
 800f304:	60fb      	str	r3, [r7, #12]
	for(int i=0; i < exponential ; i++)
 800f306:	68bb      	ldr	r3, [r7, #8]
 800f308:	3301      	adds	r3, #1
 800f30a:	60bb      	str	r3, [r7, #8]
 800f30c:	68ba      	ldr	r2, [r7, #8]
 800f30e:	683b      	ldr	r3, [r7, #0]
 800f310:	429a      	cmp	r2, r3
 800f312:	dbf3      	blt.n	800f2fc <IntegerPower+0x14>
	}
	return pattern_num;
 800f314:	68fb      	ldr	r3, [r7, #12]
}
 800f316:	4618      	mov	r0, r3
 800f318:	3714      	adds	r7, #20
 800f31a:	46bd      	mov	sp, r7
 800f31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f320:	4770      	bx	lr

0800f322 <GetBatteryLevel>:
// : 
//-------------------------//

//
int GetBatteryLevel(float current_voltage, float battery_min, float battery_max, int level_num)	//
{
 800f322:	b480      	push	{r7}
 800f324:	b08b      	sub	sp, #44	; 0x2c
 800f326:	af00      	add	r7, sp, #0
 800f328:	ed87 0a03 	vstr	s0, [r7, #12]
 800f32c:	edc7 0a02 	vstr	s1, [r7, #8]
 800f330:	ed87 1a01 	vstr	s2, [r7, #4]
 800f334:	6038      	str	r0, [r7, #0]
	float current_percentage = current_voltage / battery_max;
 800f336:	edd7 6a03 	vldr	s13, [r7, #12]
 800f33a:	ed97 7a01 	vldr	s14, [r7, #4]
 800f33e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f342:	edc7 7a07 	vstr	s15, [r7, #28]
	float lowest_percentage =  battery_min / battery_max;
 800f346:	edd7 6a02 	vldr	s13, [r7, #8]
 800f34a:	ed97 7a01 	vldr	s14, [r7, #4]
 800f34e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f352:	edc7 7a06 	vstr	s15, [r7, #24]

	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;
 800f356:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f35a:	edd7 7a06 	vldr	s15, [r7, #24]
 800f35e:	ee77 6a67 	vsub.f32	s13, s14, s15
 800f362:	683b      	ldr	r3, [r7, #0]
 800f364:	ee07 3a90 	vmov	s15, r3
 800f368:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f36c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f370:	edc7 7a05 	vstr	s15, [r7, #20]

	int pattern = 0;
 800f374:	2300      	movs	r3, #0
 800f376:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i=0; i < level_num; i++)
 800f378:	2300      	movs	r3, #0
 800f37a:	623b      	str	r3, [r7, #32]
 800f37c:	e018      	b.n	800f3b0 <GetBatteryLevel+0x8e>
	{
		if( ( lowest_percentage + (percentage_per_pattern* i) )  <= current_percentage )
 800f37e:	6a3b      	ldr	r3, [r7, #32]
 800f380:	ee07 3a90 	vmov	s15, r3
 800f384:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f388:	edd7 7a05 	vldr	s15, [r7, #20]
 800f38c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f390:	edd7 7a06 	vldr	s15, [r7, #24]
 800f394:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f398:	ed97 7a07 	vldr	s14, [r7, #28]
 800f39c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f3a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3a4:	db01      	blt.n	800f3aa <GetBatteryLevel+0x88>
		{
			pattern = i;
 800f3a6:	6a3b      	ldr	r3, [r7, #32]
 800f3a8:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i=0; i < level_num; i++)
 800f3aa:	6a3b      	ldr	r3, [r7, #32]
 800f3ac:	3301      	adds	r3, #1
 800f3ae:	623b      	str	r3, [r7, #32]
 800f3b0:	6a3a      	ldr	r2, [r7, #32]
 800f3b2:	683b      	ldr	r3, [r7, #0]
 800f3b4:	429a      	cmp	r2, r3
 800f3b6:	dbe2      	blt.n	800f37e <GetBatteryLevel+0x5c>
		}
	}
	return pattern;
 800f3b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f3ba:	4618      	mov	r0, r3
 800f3bc:	372c      	adds	r7, #44	; 0x2c
 800f3be:	46bd      	mov	sp, r7
 800f3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c4:	4770      	bx	lr
	...

0800f3c8 <Buffering>:
//{
//	Photo[SL];
//	FLASH_Write_Word_F(address, data);
//}
void Buffering()
{
 800f3c8:	b580      	push	{r7, lr}
 800f3ca:	af00      	add	r7, sp, #0
	  setbuf(stdout,NULL);
 800f3cc:	4b07      	ldr	r3, [pc, #28]	; (800f3ec <Buffering+0x24>)
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	689b      	ldr	r3, [r3, #8]
 800f3d2:	2100      	movs	r1, #0
 800f3d4:	4618      	mov	r0, r3
 800f3d6:	f006 fd4f 	bl	8015e78 <setbuf>
	  setbuf(stdin,NULL);
 800f3da:	4b04      	ldr	r3, [pc, #16]	; (800f3ec <Buffering+0x24>)
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	685b      	ldr	r3, [r3, #4]
 800f3e0:	2100      	movs	r1, #0
 800f3e2:	4618      	mov	r0, r3
 800f3e4:	f006 fd48 	bl	8015e78 <setbuf>
}
 800f3e8:	bf00      	nop
 800f3ea:	bd80      	pop	{r7, pc}
 800f3ec:	20000028 	.word	0x20000028

0800f3f0 <Copy_Gain>:
void Copy_Gain()
{
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b092      	sub	sp, #72	; 0x48
 800f3f4:	af00      	add	r7, sp, #0
	//
	//
	//printf("\r\n\r\n");

	uint32_t address = start_adress_sector9;
 800f3f6:	4b2c      	ldr	r3, [pc, #176]	; (800f4a8 <Copy_Gain+0xb8>)
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	647b      	str	r3, [r7, #68]	; 0x44
	float data[16]={0};
 800f3fc:	463b      	mov	r3, r7
 800f3fe:	2240      	movs	r2, #64	; 0x40
 800f400:	2100      	movs	r1, #0
 800f402:	4618      	mov	r0, r3
 800f404:	f005 fe5d 	bl	80150c2 <memset>
	data[0] = Pid[L_VELO_PID].KP;
 800f408:	4b28      	ldr	r3, [pc, #160]	; (800f4ac <Copy_Gain+0xbc>)
 800f40a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800f40e:	603b      	str	r3, [r7, #0]
	data[1] = Pid[L_VELO_PID].KI;
 800f410:	4b26      	ldr	r3, [pc, #152]	; (800f4ac <Copy_Gain+0xbc>)
 800f412:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f416:	607b      	str	r3, [r7, #4]
	data[2] = Pid[L_VELO_PID].KD;
 800f418:	4b24      	ldr	r3, [pc, #144]	; (800f4ac <Copy_Gain+0xbc>)
 800f41a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800f41e:	60bb      	str	r3, [r7, #8]

	data[3] = Pid[A_VELO_PID].KP;
 800f420:	4b22      	ldr	r3, [pc, #136]	; (800f4ac <Copy_Gain+0xbc>)
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	60fb      	str	r3, [r7, #12]
	data[4] = Pid[A_VELO_PID].KI;
 800f426:	4b21      	ldr	r3, [pc, #132]	; (800f4ac <Copy_Gain+0xbc>)
 800f428:	685b      	ldr	r3, [r3, #4]
 800f42a:	613b      	str	r3, [r7, #16]
	data[5] = Pid[A_VELO_PID].KD;
 800f42c:	4b1f      	ldr	r3, [pc, #124]	; (800f4ac <Copy_Gain+0xbc>)
 800f42e:	689b      	ldr	r3, [r3, #8]
 800f430:	617b      	str	r3, [r7, #20]

	data[6] = Pid[L_WALL_PID].KP;
 800f432:	4b1e      	ldr	r3, [pc, #120]	; (800f4ac <Copy_Gain+0xbc>)
 800f434:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f436:	61bb      	str	r3, [r7, #24]
	data[7] = Pid[L_WALL_PID].KI;
 800f438:	4b1c      	ldr	r3, [pc, #112]	; (800f4ac <Copy_Gain+0xbc>)
 800f43a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f43c:	61fb      	str	r3, [r7, #28]
	data[8] = Pid[L_WALL_PID].KD;
 800f43e:	4b1b      	ldr	r3, [pc, #108]	; (800f4ac <Copy_Gain+0xbc>)
 800f440:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f442:	623b      	str	r3, [r7, #32]

	data[9] = Pid[R_WALL_PID].KP;
 800f444:	4b19      	ldr	r3, [pc, #100]	; (800f4ac <Copy_Gain+0xbc>)
 800f446:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f44a:	627b      	str	r3, [r7, #36]	; 0x24
	data[10] = Pid[R_WALL_PID].KI;
 800f44c:	4b17      	ldr	r3, [pc, #92]	; (800f4ac <Copy_Gain+0xbc>)
 800f44e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f452:	62bb      	str	r3, [r7, #40]	; 0x28
	data[11] = Pid[R_WALL_PID].KD;
 800f454:	4b15      	ldr	r3, [pc, #84]	; (800f4ac <Copy_Gain+0xbc>)
 800f456:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f45a:	62fb      	str	r3, [r7, #44]	; 0x2c

	data[12] = Pid[D_WALL_PID].KP;
 800f45c:	4b13      	ldr	r3, [pc, #76]	; (800f4ac <Copy_Gain+0xbc>)
 800f45e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f460:	633b      	str	r3, [r7, #48]	; 0x30
	data[13] = Pid[D_WALL_PID].KI;
 800f462:	4b12      	ldr	r3, [pc, #72]	; (800f4ac <Copy_Gain+0xbc>)
 800f464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f466:	637b      	str	r3, [r7, #52]	; 0x34
	data[14] = Pid[D_WALL_PID].KD;
 800f468:	4b10      	ldr	r3, [pc, #64]	; (800f4ac <Copy_Gain+0xbc>)
 800f46a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f46c:	63bb      	str	r3, [r7, #56]	; 0x38
	for(int i=0; i < 15; i++)
 800f46e:	2300      	movs	r3, #0
 800f470:	643b      	str	r3, [r7, #64]	; 0x40
 800f472:	e012      	b.n	800f49a <Copy_Gain+0xaa>
	{

		FLASH_Write_Word_F( address, data[i]);
 800f474:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f476:	009b      	lsls	r3, r3, #2
 800f478:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800f47c:	4413      	add	r3, r2
 800f47e:	3b48      	subs	r3, #72	; 0x48
 800f480:	edd3 7a00 	vldr	s15, [r3]
 800f484:	eeb0 0a67 	vmov.f32	s0, s15
 800f488:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f48a:	f7ff faef 	bl	800ea6c <FLASH_Write_Word_F>
		address += 0x04;
 800f48e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f490:	3304      	adds	r3, #4
 800f492:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i=0; i < 15; i++)
 800f494:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f496:	3301      	adds	r3, #1
 800f498:	643b      	str	r3, [r7, #64]	; 0x40
 800f49a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f49c:	2b0e      	cmp	r3, #14
 800f49e:	dde9      	ble.n	800f474 <Copy_Gain+0x84>

	//printf("\r\n\r\n");
	//Copy_Gain
	//Flash_clear_sector9();

}
 800f4a0:	bf00      	nop
 800f4a2:	3748      	adds	r7, #72	; 0x48
 800f4a4:	46bd      	mov	sp, r7
 800f4a6:	bd80      	pop	{r7, pc}
 800f4a8:	0801a400 	.word	0x0801a400
 800f4ac:	20000314 	.word	0x20000314

0800f4b0 <Load_Gain>:
void Load_Gain()
{
 800f4b0:	b590      	push	{r4, r7, lr}
 800f4b2:	b095      	sub	sp, #84	; 0x54
 800f4b4:	af00      	add	r7, sp, #0
	//
	//
	//Flash_load_sector9();

	//
	uint32_t address = start_adress_sector9;//
 800f4b6:	4b59      	ldr	r3, [pc, #356]	; (800f61c <Load_Gain+0x16c>)
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	64fb      	str	r3, [r7, #76]	; 0x4c
	float data[16]={0};//1
 800f4bc:	463b      	mov	r3, r7
 800f4be:	2240      	movs	r2, #64	; 0x40
 800f4c0:	2100      	movs	r1, #0
 800f4c2:	4618      	mov	r0, r3
 800f4c4:	f005 fdfd 	bl	80150c2 <memset>

	//
	int judge;
	uint8_t j=0;
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for(int i=0; i < 15; i++)
 800f4ce:	2300      	movs	r3, #0
 800f4d0:	647b      	str	r3, [r7, #68]	; 0x44
 800f4d2:	e038      	b.n	800f546 <Load_Gain+0x96>
	{
		FLASH_Read_Word_F( address, &data[i]);//
 800f4d4:	463a      	mov	r2, r7
 800f4d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f4d8:	009b      	lsls	r3, r3, #2
 800f4da:	4413      	add	r3, r2
 800f4dc:	4619      	mov	r1, r3
 800f4de:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800f4e0:	f7ff faee 	bl	800eac0 <FLASH_Read_Word_F>
		address += 0x04;
 800f4e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f4e6:	3304      	adds	r3, #4
 800f4e8:	64fb      	str	r3, [r7, #76]	; 0x4c
		printf("%d, %f\r\n",i,data[i]);
 800f4ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f4ec:	009b      	lsls	r3, r3, #2
 800f4ee:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f4f2:	4413      	add	r3, r2
 800f4f4:	3b50      	subs	r3, #80	; 0x50
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	4618      	mov	r0, r3
 800f4fa:	f7f8 ff5d 	bl	80083b8 <__aeabi_f2d>
 800f4fe:	4603      	mov	r3, r0
 800f500:	460c      	mov	r4, r1
 800f502:	461a      	mov	r2, r3
 800f504:	4623      	mov	r3, r4
 800f506:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f508:	4845      	ldr	r0, [pc, #276]	; (800f620 <Load_Gain+0x170>)
 800f50a:	f006 fc21 	bl	8015d50 <iprintf>
		//work_ram[]
		judge = isnanf(data[i]);
 800f50e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f510:	009b      	lsls	r3, r3, #2
 800f512:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f516:	4413      	add	r3, r2
 800f518:	3b50      	subs	r3, #80	; 0x50
 800f51a:	edd3 7a00 	vldr	s15, [r3]
 800f51e:	eef4 7a67 	vcmp.f32	s15, s15
 800f522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f526:	bf6c      	ite	vs
 800f528:	2301      	movvs	r3, #1
 800f52a:	2300      	movvc	r3, #0
 800f52c:	b2db      	uxtb	r3, r3
 800f52e:	643b      	str	r3, [r7, #64]	; 0x40
		if(judge != 0)
 800f530:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f532:	2b00      	cmp	r3, #0
 800f534:	d004      	beq.n	800f540 <Load_Gain+0x90>
		{
			j++;
 800f536:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800f53a:	3301      	adds	r3, #1
 800f53c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for(int i=0; i < 15; i++)
 800f540:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f542:	3301      	adds	r3, #1
 800f544:	647b      	str	r3, [r7, #68]	; 0x44
 800f546:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f548:	2b0e      	cmp	r3, #14
 800f54a:	ddc3      	ble.n	800f4d4 <Load_Gain+0x24>


	}
	//flash0
	//
	printf("%d\r\n",j);
 800f54c:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800f550:	4619      	mov	r1, r3
 800f552:	4834      	ldr	r0, [pc, #208]	; (800f624 <Load_Gain+0x174>)
 800f554:	f006 fbfc 	bl	8015d50 <iprintf>
		if(j == 15)//nan0
 800f558:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800f55c:	2b0f      	cmp	r3, #15
 800f55e:	d059      	beq.n	800f614 <Load_Gain+0x164>
//			Pid[A_VELO_PID].KD = data[5];
//
//			Pid[L_WALL_PID].KP = data[6];
//			Pid[L_WALL_PID].KI = data[7];
//			Pid[L_WALL_PID].KD = data[8];
			PIDSetGain(L_VELO_PID, data[0], data[1], data[2]);
 800f560:	edd7 7a00 	vldr	s15, [r7]
 800f564:	ed97 7a01 	vldr	s14, [r7, #4]
 800f568:	edd7 6a02 	vldr	s13, [r7, #8]
 800f56c:	eeb0 1a66 	vmov.f32	s2, s13
 800f570:	eef0 0a47 	vmov.f32	s1, s14
 800f574:	eeb0 0a67 	vmov.f32	s0, s15
 800f578:	2004      	movs	r0, #4
 800f57a:	f000 fa29 	bl	800f9d0 <PIDSetGain>
			PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
 800f57e:	edd7 7a00 	vldr	s15, [r7]
 800f582:	ed97 7a01 	vldr	s14, [r7, #4]
 800f586:	edd7 6a02 	vldr	s13, [r7, #8]
 800f58a:	eeb0 1a66 	vmov.f32	s2, s13
 800f58e:	eef0 0a47 	vmov.f32	s1, s14
 800f592:	eeb0 0a67 	vmov.f32	s0, s15
 800f596:	2005      	movs	r0, #5
 800f598:	f000 fa1a 	bl	800f9d0 <PIDSetGain>
			//PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
			//PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
			//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
			PIDSetGain(A_VELO_PID, data[3], data[4], data[5]);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800f59c:	edd7 7a03 	vldr	s15, [r7, #12]
 800f5a0:	ed97 7a04 	vldr	s14, [r7, #16]
 800f5a4:	edd7 6a05 	vldr	s13, [r7, #20]
 800f5a8:	eeb0 1a66 	vmov.f32	s2, s13
 800f5ac:	eef0 0a47 	vmov.f32	s1, s14
 800f5b0:	eeb0 0a67 	vmov.f32	s0, s15
 800f5b4:	2000      	movs	r0, #0
 800f5b6:	f000 fa0b 	bl	800f9d0 <PIDSetGain>
			//I=
			//D= 
			//PIDSetGain(D_WALL_PID, data[0], data[1], data[2]);
			PIDSetGain(L_WALL_PID, data[6], data[7], data[8]);
 800f5ba:	edd7 7a06 	vldr	s15, [r7, #24]
 800f5be:	ed97 7a07 	vldr	s14, [r7, #28]
 800f5c2:	edd7 6a08 	vldr	s13, [r7, #32]
 800f5c6:	eeb0 1a66 	vmov.f32	s2, s13
 800f5ca:	eef0 0a47 	vmov.f32	s1, s14
 800f5ce:	eeb0 0a67 	vmov.f32	s0, s15
 800f5d2:	2002      	movs	r0, #2
 800f5d4:	f000 f9fc 	bl	800f9d0 <PIDSetGain>
			PIDSetGain(R_WALL_PID, data[9], data[10], data[11]);
 800f5d8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800f5dc:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800f5e0:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800f5e4:	eeb0 1a66 	vmov.f32	s2, s13
 800f5e8:	eef0 0a47 	vmov.f32	s1, s14
 800f5ec:	eeb0 0a67 	vmov.f32	s0, s15
 800f5f0:	2003      	movs	r0, #3
 800f5f2:	f000 f9ed 	bl	800f9d0 <PIDSetGain>
			PIDSetGain(D_WALL_PID, data[12], data[13], data[14]);
 800f5f6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800f5fa:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800f5fe:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 800f602:	eeb0 1a66 	vmov.f32	s2, s13
 800f606:	eef0 0a47 	vmov.f32	s1, s14
 800f60a:	eeb0 0a67 	vmov.f32	s0, s15
 800f60e:	2001      	movs	r0, #1
 800f610:	f000 f9de 	bl	800f9d0 <PIDSetGain>
			//PIDSetGain(R_WALL_PID, data[0], data[1], data[2]);
		}

}
 800f614:	bf00      	nop
 800f616:	3754      	adds	r7, #84	; 0x54
 800f618:	46bd      	mov	sp, r7
 800f61a:	bd90      	pop	{r4, r7, pc}
 800f61c:	0801a400 	.word	0x0801a400
 800f620:	0801a268 	.word	0x0801a268
 800f624:	0801a274 	.word	0x0801a274

0800f628 <Change_Gain>:
void Change_Gain()
{
 800f628:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800f62c:	b086      	sub	sp, #24
 800f62e:	af04      	add	r7, sp, #16
	//

	HAL_TIM_Base_Stop_IT(&htim1);
 800f630:	48af      	ldr	r0, [pc, #700]	; (800f8f0 <Change_Gain+0x2c8>)
 800f632:	f003 fc2a 	bl	8012e8a <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim8);
 800f636:	48af      	ldr	r0, [pc, #700]	; (800f8f4 <Change_Gain+0x2cc>)
 800f638:	f003 fc27 	bl	8012e8a <HAL_TIM_Base_Stop_IT>
	Motor_PWM_Stop();
 800f63c:	f7ff fd36 	bl	800f0ac <Motor_PWM_Stop>
	EmitterOFF();
 800f640:	f7ff fc4e 	bl	800eee0 <EmitterOFF>
//	ADCStart();
//	printf("start\r\n");
	//ADCStop();//
	HAL_Delay(200);
 800f644:	20c8      	movs	r0, #200	; 0xc8
 800f646:	f000 fd15 	bl	8010074 <HAL_Delay>

	//
	char change_mode='0';
 800f64a:	2330      	movs	r3, #48	; 0x30
 800f64c:	71fb      	strb	r3, [r7, #7]
	char pid = '0';
 800f64e:	2330      	movs	r3, #48	; 0x30
 800f650:	71bb      	strb	r3, [r7, #6]
	char nl;

	while(1)
	{
		//float a = Pid[2].KP;
		printf("PID\r\n");
 800f652:	48a9      	ldr	r0, [pc, #676]	; (800f8f8 <Change_Gain+0x2d0>)
 800f654:	f006 fbf0 	bl	8015e38 <puts>
		printf("[1]  : %f, %f, %f\r\n",Pid[L_VELO_PID].KP, Pid[L_VELO_PID].KI, Pid[L_VELO_PID].KD);
 800f658:	4ba8      	ldr	r3, [pc, #672]	; (800f8fc <Change_Gain+0x2d4>)
 800f65a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800f65e:	4618      	mov	r0, r3
 800f660:	f7f8 feaa 	bl	80083b8 <__aeabi_f2d>
 800f664:	4680      	mov	r8, r0
 800f666:	4689      	mov	r9, r1
 800f668:	4ba4      	ldr	r3, [pc, #656]	; (800f8fc <Change_Gain+0x2d4>)
 800f66a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f66e:	4618      	mov	r0, r3
 800f670:	f7f8 fea2 	bl	80083b8 <__aeabi_f2d>
 800f674:	4604      	mov	r4, r0
 800f676:	460d      	mov	r5, r1
 800f678:	4ba0      	ldr	r3, [pc, #640]	; (800f8fc <Change_Gain+0x2d4>)
 800f67a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800f67e:	4618      	mov	r0, r3
 800f680:	f7f8 fe9a 	bl	80083b8 <__aeabi_f2d>
 800f684:	4602      	mov	r2, r0
 800f686:	460b      	mov	r3, r1
 800f688:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f68c:	e9cd 4500 	strd	r4, r5, [sp]
 800f690:	4642      	mov	r2, r8
 800f692:	464b      	mov	r3, r9
 800f694:	489a      	ldr	r0, [pc, #616]	; (800f900 <Change_Gain+0x2d8>)
 800f696:	f006 fb5b 	bl	8015d50 <iprintf>
		printf("[2]  : %f, %f, %f\r\n", Pid[A_VELO_PID].KP, Pid[A_VELO_PID].KI, Pid[A_VELO_PID].KD);	//
 800f69a:	4b98      	ldr	r3, [pc, #608]	; (800f8fc <Change_Gain+0x2d4>)
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	4618      	mov	r0, r3
 800f6a0:	f7f8 fe8a 	bl	80083b8 <__aeabi_f2d>
 800f6a4:	4680      	mov	r8, r0
 800f6a6:	4689      	mov	r9, r1
 800f6a8:	4b94      	ldr	r3, [pc, #592]	; (800f8fc <Change_Gain+0x2d4>)
 800f6aa:	685b      	ldr	r3, [r3, #4]
 800f6ac:	4618      	mov	r0, r3
 800f6ae:	f7f8 fe83 	bl	80083b8 <__aeabi_f2d>
 800f6b2:	4604      	mov	r4, r0
 800f6b4:	460d      	mov	r5, r1
 800f6b6:	4b91      	ldr	r3, [pc, #580]	; (800f8fc <Change_Gain+0x2d4>)
 800f6b8:	689b      	ldr	r3, [r3, #8]
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	f7f8 fe7c 	bl	80083b8 <__aeabi_f2d>
 800f6c0:	4602      	mov	r2, r0
 800f6c2:	460b      	mov	r3, r1
 800f6c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f6c8:	e9cd 4500 	strd	r4, r5, [sp]
 800f6cc:	4642      	mov	r2, r8
 800f6ce:	464b      	mov	r3, r9
 800f6d0:	488c      	ldr	r0, [pc, #560]	; (800f904 <Change_Gain+0x2dc>)
 800f6d2:	f006 fb3d 	bl	8015d50 <iprintf>
		printf("[3]  : %f, %f, %f\r\n", Pid[L_WALL_PID].KP, Pid[L_WALL_PID].KI, Pid[L_WALL_PID].KD);
 800f6d6:	4b89      	ldr	r3, [pc, #548]	; (800f8fc <Change_Gain+0x2d4>)
 800f6d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f6da:	4618      	mov	r0, r3
 800f6dc:	f7f8 fe6c 	bl	80083b8 <__aeabi_f2d>
 800f6e0:	4680      	mov	r8, r0
 800f6e2:	4689      	mov	r9, r1
 800f6e4:	4b85      	ldr	r3, [pc, #532]	; (800f8fc <Change_Gain+0x2d4>)
 800f6e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f6e8:	4618      	mov	r0, r3
 800f6ea:	f7f8 fe65 	bl	80083b8 <__aeabi_f2d>
 800f6ee:	4604      	mov	r4, r0
 800f6f0:	460d      	mov	r5, r1
 800f6f2:	4b82      	ldr	r3, [pc, #520]	; (800f8fc <Change_Gain+0x2d4>)
 800f6f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f6f6:	4618      	mov	r0, r3
 800f6f8:	f7f8 fe5e 	bl	80083b8 <__aeabi_f2d>
 800f6fc:	4602      	mov	r2, r0
 800f6fe:	460b      	mov	r3, r1
 800f700:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f704:	e9cd 4500 	strd	r4, r5, [sp]
 800f708:	4642      	mov	r2, r8
 800f70a:	464b      	mov	r3, r9
 800f70c:	487e      	ldr	r0, [pc, #504]	; (800f908 <Change_Gain+0x2e0>)
 800f70e:	f006 fb1f 	bl	8015d50 <iprintf>
		printf("[4]  : %f, %f, %f\r\n", Pid[R_WALL_PID].KP, Pid[R_WALL_PID].KI, Pid[R_WALL_PID].KD);
 800f712:	4b7a      	ldr	r3, [pc, #488]	; (800f8fc <Change_Gain+0x2d4>)
 800f714:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f718:	4618      	mov	r0, r3
 800f71a:	f7f8 fe4d 	bl	80083b8 <__aeabi_f2d>
 800f71e:	4680      	mov	r8, r0
 800f720:	4689      	mov	r9, r1
 800f722:	4b76      	ldr	r3, [pc, #472]	; (800f8fc <Change_Gain+0x2d4>)
 800f724:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f728:	4618      	mov	r0, r3
 800f72a:	f7f8 fe45 	bl	80083b8 <__aeabi_f2d>
 800f72e:	4604      	mov	r4, r0
 800f730:	460d      	mov	r5, r1
 800f732:	4b72      	ldr	r3, [pc, #456]	; (800f8fc <Change_Gain+0x2d4>)
 800f734:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f738:	4618      	mov	r0, r3
 800f73a:	f7f8 fe3d 	bl	80083b8 <__aeabi_f2d>
 800f73e:	4602      	mov	r2, r0
 800f740:	460b      	mov	r3, r1
 800f742:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f746:	e9cd 4500 	strd	r4, r5, [sp]
 800f74a:	4642      	mov	r2, r8
 800f74c:	464b      	mov	r3, r9
 800f74e:	486f      	ldr	r0, [pc, #444]	; (800f90c <Change_Gain+0x2e4>)
 800f750:	f006 fafe 	bl	8015d50 <iprintf>
		printf("[5]  : %f, %f, %f\r\n", Pid[D_WALL_PID].KP, Pid[D_WALL_PID].KI, Pid[D_WALL_PID].KD);
 800f754:	4b69      	ldr	r3, [pc, #420]	; (800f8fc <Change_Gain+0x2d4>)
 800f756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f758:	4618      	mov	r0, r3
 800f75a:	f7f8 fe2d 	bl	80083b8 <__aeabi_f2d>
 800f75e:	4680      	mov	r8, r0
 800f760:	4689      	mov	r9, r1
 800f762:	4b66      	ldr	r3, [pc, #408]	; (800f8fc <Change_Gain+0x2d4>)
 800f764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f766:	4618      	mov	r0, r3
 800f768:	f7f8 fe26 	bl	80083b8 <__aeabi_f2d>
 800f76c:	4604      	mov	r4, r0
 800f76e:	460d      	mov	r5, r1
 800f770:	4b62      	ldr	r3, [pc, #392]	; (800f8fc <Change_Gain+0x2d4>)
 800f772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f774:	4618      	mov	r0, r3
 800f776:	f7f8 fe1f 	bl	80083b8 <__aeabi_f2d>
 800f77a:	4602      	mov	r2, r0
 800f77c:	460b      	mov	r3, r1
 800f77e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f782:	e9cd 4500 	strd	r4, r5, [sp]
 800f786:	4642      	mov	r2, r8
 800f788:	464b      	mov	r3, r9
 800f78a:	4861      	ldr	r0, [pc, #388]	; (800f910 <Change_Gain+0x2e8>)
 800f78c:	f006 fae0 	bl	8015d50 <iprintf>

		Buffering();
 800f790:	f7ff fe1a 	bl	800f3c8 <Buffering>
		printf("(0) :"); scanf("%c",&change_mode);
 800f794:	485f      	ldr	r0, [pc, #380]	; (800f914 <Change_Gain+0x2ec>)
 800f796:	f006 fadb 	bl	8015d50 <iprintf>
 800f79a:	1dfb      	adds	r3, r7, #7
 800f79c:	4619      	mov	r1, r3
 800f79e:	485e      	ldr	r0, [pc, #376]	; (800f918 <Change_Gain+0x2f0>)
 800f7a0:	f006 fb52 	bl	8015e48 <iscanf>
		if(change_mode == '0')
 800f7a4:	79fb      	ldrb	r3, [r7, #7]
 800f7a6:	2b30      	cmp	r3, #48	; 0x30
 800f7a8:	f000 80f4 	beq.w	800f994 <Change_Gain+0x36c>
			break;
		}
		else
		{

			Buffering();
 800f7ac:	f7ff fe0c 	bl	800f3c8 <Buffering>
			printf("\r\nP , I or D ? : "); scanf("%c",&pid);
 800f7b0:	485a      	ldr	r0, [pc, #360]	; (800f91c <Change_Gain+0x2f4>)
 800f7b2:	f006 facd 	bl	8015d50 <iprintf>
 800f7b6:	1dbb      	adds	r3, r7, #6
 800f7b8:	4619      	mov	r1, r3
 800f7ba:	4857      	ldr	r0, [pc, #348]	; (800f918 <Change_Gain+0x2f0>)
 800f7bc:	f006 fb44 	bl	8015e48 <iscanf>
			printf("\r\n%c %c \r\n",change_mode,pid);
 800f7c0:	79fb      	ldrb	r3, [r7, #7]
 800f7c2:	4619      	mov	r1, r3
 800f7c4:	79bb      	ldrb	r3, [r7, #6]
 800f7c6:	461a      	mov	r2, r3
 800f7c8:	4855      	ldr	r0, [pc, #340]	; (800f920 <Change_Gain+0x2f8>)
 800f7ca:	f006 fac1 	bl	8015d50 <iprintf>

			Buffering();
 800f7ce:	f7ff fdfb 	bl	800f3c8 <Buffering>
			printf("\r\n : ");
 800f7d2:	4854      	ldr	r0, [pc, #336]	; (800f924 <Change_Gain+0x2fc>)
 800f7d4:	f006 fabc 	bl	8015d50 <iprintf>

			switch(change_mode)
 800f7d8:	79fb      	ldrb	r3, [r7, #7]
 800f7da:	3b31      	subs	r3, #49	; 0x31
 800f7dc:	2b04      	cmp	r3, #4
 800f7de:	f200 80c1 	bhi.w	800f964 <Change_Gain+0x33c>
 800f7e2:	a201      	add	r2, pc, #4	; (adr r2, 800f7e8 <Change_Gain+0x1c0>)
 800f7e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7e8:	0800f7fd 	.word	0x0800f7fd
 800f7ec:	0800f82f 	.word	0x0800f82f
 800f7f0:	0800f861 	.word	0x0800f861
 800f7f4:	0800f891 	.word	0x0800f891
 800f7f8:	0800f8c1 	.word	0x0800f8c1
			{
			case '1'://
				//printf("p , i or d ?");scanf("%c",pid);

				if(pid == 'p')
 800f7fc:	79bb      	ldrb	r3, [r7, #6]
 800f7fe:	2b70      	cmp	r3, #112	; 0x70
 800f800:	d104      	bne.n	800f80c <Change_Gain+0x1e4>
				{
					scanf("%f",&Pid[L_VELO_PID].KP);
 800f802:	4949      	ldr	r1, [pc, #292]	; (800f928 <Change_Gain+0x300>)
 800f804:	4849      	ldr	r0, [pc, #292]	; (800f92c <Change_Gain+0x304>)
 800f806:	f006 fb1f 	bl	8015e48 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[L_VELO_PID].KD);
				}
				break;
 800f80a:	e0af      	b.n	800f96c <Change_Gain+0x344>
				else if(pid == 'i')
 800f80c:	79bb      	ldrb	r3, [r7, #6]
 800f80e:	2b69      	cmp	r3, #105	; 0x69
 800f810:	d104      	bne.n	800f81c <Change_Gain+0x1f4>
					scanf("%f",&Pid[L_VELO_PID].KI);
 800f812:	4947      	ldr	r1, [pc, #284]	; (800f930 <Change_Gain+0x308>)
 800f814:	4845      	ldr	r0, [pc, #276]	; (800f92c <Change_Gain+0x304>)
 800f816:	f006 fb17 	bl	8015e48 <iscanf>
				break;
 800f81a:	e0a7      	b.n	800f96c <Change_Gain+0x344>
				else if(pid == 'd')
 800f81c:	79bb      	ldrb	r3, [r7, #6]
 800f81e:	2b64      	cmp	r3, #100	; 0x64
 800f820:	f040 80a4 	bne.w	800f96c <Change_Gain+0x344>
					scanf("%f",&Pid[L_VELO_PID].KD);
 800f824:	4943      	ldr	r1, [pc, #268]	; (800f934 <Change_Gain+0x30c>)
 800f826:	4841      	ldr	r0, [pc, #260]	; (800f92c <Change_Gain+0x304>)
 800f828:	f006 fb0e 	bl	8015e48 <iscanf>
				break;
 800f82c:	e09e      	b.n	800f96c <Change_Gain+0x344>

			case '2'://
				if(pid == 'p')
 800f82e:	79bb      	ldrb	r3, [r7, #6]
 800f830:	2b70      	cmp	r3, #112	; 0x70
 800f832:	d104      	bne.n	800f83e <Change_Gain+0x216>
				{
					scanf("%f",&Pid[A_VELO_PID].KP);
 800f834:	4931      	ldr	r1, [pc, #196]	; (800f8fc <Change_Gain+0x2d4>)
 800f836:	483d      	ldr	r0, [pc, #244]	; (800f92c <Change_Gain+0x304>)
 800f838:	f006 fb06 	bl	8015e48 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[A_VELO_PID].KD);
				}
				break;
 800f83c:	e098      	b.n	800f970 <Change_Gain+0x348>
				else if(pid == 'i')
 800f83e:	79bb      	ldrb	r3, [r7, #6]
 800f840:	2b69      	cmp	r3, #105	; 0x69
 800f842:	d104      	bne.n	800f84e <Change_Gain+0x226>
					scanf("%f",&Pid[A_VELO_PID].KI);
 800f844:	493c      	ldr	r1, [pc, #240]	; (800f938 <Change_Gain+0x310>)
 800f846:	4839      	ldr	r0, [pc, #228]	; (800f92c <Change_Gain+0x304>)
 800f848:	f006 fafe 	bl	8015e48 <iscanf>
				break;
 800f84c:	e090      	b.n	800f970 <Change_Gain+0x348>
				else if(pid == 'd')
 800f84e:	79bb      	ldrb	r3, [r7, #6]
 800f850:	2b64      	cmp	r3, #100	; 0x64
 800f852:	f040 808d 	bne.w	800f970 <Change_Gain+0x348>
					scanf("%f",&Pid[A_VELO_PID].KD);
 800f856:	4939      	ldr	r1, [pc, #228]	; (800f93c <Change_Gain+0x314>)
 800f858:	4834      	ldr	r0, [pc, #208]	; (800f92c <Change_Gain+0x304>)
 800f85a:	f006 faf5 	bl	8015e48 <iscanf>
				break;
 800f85e:	e087      	b.n	800f970 <Change_Gain+0x348>

			case '3'://
				if(pid == 'p')
 800f860:	79bb      	ldrb	r3, [r7, #6]
 800f862:	2b70      	cmp	r3, #112	; 0x70
 800f864:	d104      	bne.n	800f870 <Change_Gain+0x248>
				{
					scanf("%f",&Pid[L_WALL_PID].KP);
 800f866:	4936      	ldr	r1, [pc, #216]	; (800f940 <Change_Gain+0x318>)
 800f868:	4830      	ldr	r0, [pc, #192]	; (800f92c <Change_Gain+0x304>)
 800f86a:	f006 faed 	bl	8015e48 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[L_WALL_PID].KD);
				}
				break;
 800f86e:	e081      	b.n	800f974 <Change_Gain+0x34c>
				else if(pid == 'i')
 800f870:	79bb      	ldrb	r3, [r7, #6]
 800f872:	2b69      	cmp	r3, #105	; 0x69
 800f874:	d104      	bne.n	800f880 <Change_Gain+0x258>
					scanf("%f",&Pid[L_WALL_PID].KI);
 800f876:	4933      	ldr	r1, [pc, #204]	; (800f944 <Change_Gain+0x31c>)
 800f878:	482c      	ldr	r0, [pc, #176]	; (800f92c <Change_Gain+0x304>)
 800f87a:	f006 fae5 	bl	8015e48 <iscanf>
				break;
 800f87e:	e079      	b.n	800f974 <Change_Gain+0x34c>
				else if(pid == 'd')
 800f880:	79bb      	ldrb	r3, [r7, #6]
 800f882:	2b64      	cmp	r3, #100	; 0x64
 800f884:	d176      	bne.n	800f974 <Change_Gain+0x34c>
					scanf("%f",&Pid[L_WALL_PID].KD);
 800f886:	4930      	ldr	r1, [pc, #192]	; (800f948 <Change_Gain+0x320>)
 800f888:	4828      	ldr	r0, [pc, #160]	; (800f92c <Change_Gain+0x304>)
 800f88a:	f006 fadd 	bl	8015e48 <iscanf>
				break;
 800f88e:	e071      	b.n	800f974 <Change_Gain+0x34c>
			case '4'://
				if(pid == 'p')
 800f890:	79bb      	ldrb	r3, [r7, #6]
 800f892:	2b70      	cmp	r3, #112	; 0x70
 800f894:	d104      	bne.n	800f8a0 <Change_Gain+0x278>
				{
					scanf("%f",&Pid[R_WALL_PID].KP);
 800f896:	492d      	ldr	r1, [pc, #180]	; (800f94c <Change_Gain+0x324>)
 800f898:	4824      	ldr	r0, [pc, #144]	; (800f92c <Change_Gain+0x304>)
 800f89a:	f006 fad5 	bl	8015e48 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[R_WALL_PID].KD);
				}
				break;
 800f89e:	e06b      	b.n	800f978 <Change_Gain+0x350>
				else if(pid == 'i')
 800f8a0:	79bb      	ldrb	r3, [r7, #6]
 800f8a2:	2b69      	cmp	r3, #105	; 0x69
 800f8a4:	d104      	bne.n	800f8b0 <Change_Gain+0x288>
					scanf("%f",&Pid[R_WALL_PID].KI);
 800f8a6:	492a      	ldr	r1, [pc, #168]	; (800f950 <Change_Gain+0x328>)
 800f8a8:	4820      	ldr	r0, [pc, #128]	; (800f92c <Change_Gain+0x304>)
 800f8aa:	f006 facd 	bl	8015e48 <iscanf>
				break;
 800f8ae:	e063      	b.n	800f978 <Change_Gain+0x350>
				else if(pid == 'd')
 800f8b0:	79bb      	ldrb	r3, [r7, #6]
 800f8b2:	2b64      	cmp	r3, #100	; 0x64
 800f8b4:	d160      	bne.n	800f978 <Change_Gain+0x350>
					scanf("%f",&Pid[R_WALL_PID].KD);
 800f8b6:	4927      	ldr	r1, [pc, #156]	; (800f954 <Change_Gain+0x32c>)
 800f8b8:	481c      	ldr	r0, [pc, #112]	; (800f92c <Change_Gain+0x304>)
 800f8ba:	f006 fac5 	bl	8015e48 <iscanf>
				break;
 800f8be:	e05b      	b.n	800f978 <Change_Gain+0x350>
			case '5'://
				if(pid == 'p')
 800f8c0:	79bb      	ldrb	r3, [r7, #6]
 800f8c2:	2b70      	cmp	r3, #112	; 0x70
 800f8c4:	d104      	bne.n	800f8d0 <Change_Gain+0x2a8>
				{
					scanf("%f",&Pid[D_WALL_PID].KP);
 800f8c6:	4924      	ldr	r1, [pc, #144]	; (800f958 <Change_Gain+0x330>)
 800f8c8:	4818      	ldr	r0, [pc, #96]	; (800f92c <Change_Gain+0x304>)
 800f8ca:	f006 fabd 	bl	8015e48 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[D_WALL_PID].KD);
				}
				break;
 800f8ce:	e055      	b.n	800f97c <Change_Gain+0x354>
				else if(pid == 'i')
 800f8d0:	79bb      	ldrb	r3, [r7, #6]
 800f8d2:	2b69      	cmp	r3, #105	; 0x69
 800f8d4:	d104      	bne.n	800f8e0 <Change_Gain+0x2b8>
					scanf("%f",&Pid[D_WALL_PID].KI);
 800f8d6:	4921      	ldr	r1, [pc, #132]	; (800f95c <Change_Gain+0x334>)
 800f8d8:	4814      	ldr	r0, [pc, #80]	; (800f92c <Change_Gain+0x304>)
 800f8da:	f006 fab5 	bl	8015e48 <iscanf>
				break;
 800f8de:	e04d      	b.n	800f97c <Change_Gain+0x354>
				else if(pid == 'd')
 800f8e0:	79bb      	ldrb	r3, [r7, #6]
 800f8e2:	2b64      	cmp	r3, #100	; 0x64
 800f8e4:	d14a      	bne.n	800f97c <Change_Gain+0x354>
					scanf("%f",&Pid[D_WALL_PID].KD);
 800f8e6:	491e      	ldr	r1, [pc, #120]	; (800f960 <Change_Gain+0x338>)
 800f8e8:	4810      	ldr	r0, [pc, #64]	; (800f92c <Change_Gain+0x304>)
 800f8ea:	f006 faad 	bl	8015e48 <iscanf>
				break;
 800f8ee:	e045      	b.n	800f97c <Change_Gain+0x354>
 800f8f0:	20000de4 	.word	0x20000de4
 800f8f4:	20000b9c 	.word	0x20000b9c
 800f8f8:	0801a27c 	.word	0x0801a27c
 800f8fc:	20000314 	.word	0x20000314
 800f900:	0801a294 	.word	0x0801a294
 800f904:	0801a2b4 	.word	0x0801a2b4
 800f908:	0801a2d0 	.word	0x0801a2d0
 800f90c:	0801a2ec 	.word	0x0801a2ec
 800f910:	0801a308 	.word	0x0801a308
 800f914:	0801a324 	.word	0x0801a324
 800f918:	0801a33c 	.word	0x0801a33c
 800f91c:	0801a340 	.word	0x0801a340
 800f920:	0801a354 	.word	0x0801a354
 800f924:	0801a378 	.word	0x0801a378
 800f928:	200003c4 	.word	0x200003c4
 800f92c:	0801a38c 	.word	0x0801a38c
 800f930:	200003c8 	.word	0x200003c8
 800f934:	200003cc 	.word	0x200003cc
 800f938:	20000318 	.word	0x20000318
 800f93c:	2000031c 	.word	0x2000031c
 800f940:	2000036c 	.word	0x2000036c
 800f944:	20000370 	.word	0x20000370
 800f948:	20000374 	.word	0x20000374
 800f94c:	20000398 	.word	0x20000398
 800f950:	2000039c 	.word	0x2000039c
 800f954:	200003a0 	.word	0x200003a0
 800f958:	20000340 	.word	0x20000340
 800f95c:	20000344 	.word	0x20000344
 800f960:	20000348 	.word	0x20000348
			default :
				printf("\r\n");
 800f964:	4816      	ldr	r0, [pc, #88]	; (800f9c0 <Change_Gain+0x398>)
 800f966:	f006 fa67 	bl	8015e38 <puts>
				break;
 800f96a:	e008      	b.n	800f97e <Change_Gain+0x356>
				break;
 800f96c:	bf00      	nop
 800f96e:	e006      	b.n	800f97e <Change_Gain+0x356>
				break;
 800f970:	bf00      	nop
 800f972:	e004      	b.n	800f97e <Change_Gain+0x356>
				break;
 800f974:	bf00      	nop
 800f976:	e002      	b.n	800f97e <Change_Gain+0x356>
				break;
 800f978:	bf00      	nop
 800f97a:	e000      	b.n	800f97e <Change_Gain+0x356>
				break;
 800f97c:	bf00      	nop
			}
			Buffering();
 800f97e:	f7ff fd23 	bl	800f3c8 <Buffering>
			scanf("%c",&nl);
 800f982:	1d7b      	adds	r3, r7, #5
 800f984:	4619      	mov	r1, r3
 800f986:	480f      	ldr	r0, [pc, #60]	; (800f9c4 <Change_Gain+0x39c>)
 800f988:	f006 fa5e 	bl	8015e48 <iscanf>
			printf("\r\n");
 800f98c:	480e      	ldr	r0, [pc, #56]	; (800f9c8 <Change_Gain+0x3a0>)
 800f98e:	f006 fa53 	bl	8015e38 <puts>
		printf("PID\r\n");
 800f992:	e65e      	b.n	800f652 <Change_Gain+0x2a>
			break;
 800f994:	bf00      	nop
		}

	}
	printf("\r\n\r\n");
 800f996:	480d      	ldr	r0, [pc, #52]	; (800f9cc <Change_Gain+0x3a4>)
 800f998:	f006 fa4e 	bl	8015e38 <puts>

	//

	//ROM
	//work_ram[5120] ()5200
	Flash_clear_sector9();
 800f99c:	f7ff f8e3 	bl	800eb66 <Flash_clear_sector9>
	//printf("\r\n\r\n");
	Copy_Gain();
 800f9a0:	f7ff fd26 	bl	800f3f0 <Copy_Gain>
	//printf("\r\n\r\n");

	ChangeLED(7);
 800f9a4:	2007      	movs	r0, #7
 800f9a6:	f7ff faa9 	bl	800eefc <ChangeLED>
	HAL_Delay(200);
 800f9aa:	20c8      	movs	r0, #200	; 0xc8
 800f9ac:	f000 fb62 	bl	8010074 <HAL_Delay>
	ChangeLED(0);
 800f9b0:	2000      	movs	r0, #0
 800f9b2:	f7ff faa3 	bl	800eefc <ChangeLED>
	HAL_TIM_Base_Start_IT(&htim8);
	Motor_PWM_Start();
	Emitter_ON();
	ADC_Start();
#endif
}
 800f9b6:	bf00      	nop
 800f9b8:	3708      	adds	r7, #8
 800f9ba:	46bd      	mov	sp, r7
 800f9bc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800f9c0:	0801a390 	.word	0x0801a390
 800f9c4:	0801a33c 	.word	0x0801a33c
 800f9c8:	0801a3a4 	.word	0x0801a3a4
 800f9cc:	0801a3a8 	.word	0x0801a3a8

0800f9d0 <PIDSetGain>:
//		elast[i] = 0;
//		//PidFlag[i] = 0;
//	}
//}
void PIDSetGain(int n, float kp, float ki, float kd)	//
{
 800f9d0:	b480      	push	{r7}
 800f9d2:	b085      	sub	sp, #20
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	60f8      	str	r0, [r7, #12]
 800f9d8:	ed87 0a02 	vstr	s0, [r7, #8]
 800f9dc:	edc7 0a01 	vstr	s1, [r7, #4]
 800f9e0:	ed87 1a00 	vstr	s2, [r7]
	Pid[n].KP = kp;
 800f9e4:	4a0f      	ldr	r2, [pc, #60]	; (800fa24 <PIDSetGain+0x54>)
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	212c      	movs	r1, #44	; 0x2c
 800f9ea:	fb01 f303 	mul.w	r3, r1, r3
 800f9ee:	4413      	add	r3, r2
 800f9f0:	68ba      	ldr	r2, [r7, #8]
 800f9f2:	601a      	str	r2, [r3, #0]
	Pid[n].KI = ki;
 800f9f4:	4a0b      	ldr	r2, [pc, #44]	; (800fa24 <PIDSetGain+0x54>)
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	212c      	movs	r1, #44	; 0x2c
 800f9fa:	fb01 f303 	mul.w	r3, r1, r3
 800f9fe:	4413      	add	r3, r2
 800fa00:	3304      	adds	r3, #4
 800fa02:	687a      	ldr	r2, [r7, #4]
 800fa04:	601a      	str	r2, [r3, #0]
	Pid[n].KD = kd;
 800fa06:	4a07      	ldr	r2, [pc, #28]	; (800fa24 <PIDSetGain+0x54>)
 800fa08:	68fb      	ldr	r3, [r7, #12]
 800fa0a:	212c      	movs	r1, #44	; 0x2c
 800fa0c:	fb01 f303 	mul.w	r3, r1, r3
 800fa10:	4413      	add	r3, r2
 800fa12:	3308      	adds	r3, #8
 800fa14:	683a      	ldr	r2, [r7, #0]
 800fa16:	601a      	str	r2, [r3, #0]

}
 800fa18:	bf00      	nop
 800fa1a:	3714      	adds	r7, #20
 800fa1c:	46bd      	mov	sp, r7
 800fa1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa22:	4770      	bx	lr
 800fa24:	20000314 	.word	0x20000314

0800fa28 <PIDChangeFlag>:
//	ei[n] = 0;
//	elast[n] = 0;
//}

void PIDChangeFlag(int n, int on_or_off)
{
 800fa28:	b480      	push	{r7}
 800fa2a:	b083      	sub	sp, #12
 800fa2c:	af00      	add	r7, sp, #0
 800fa2e:	6078      	str	r0, [r7, #4]
 800fa30:	6039      	str	r1, [r7, #0]
	Pid[n].flag = on_or_off;
 800fa32:	4a07      	ldr	r2, [pc, #28]	; (800fa50 <PIDChangeFlag+0x28>)
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	212c      	movs	r1, #44	; 0x2c
 800fa38:	fb01 f303 	mul.w	r3, r1, r3
 800fa3c:	4413      	add	r3, r2
 800fa3e:	3328      	adds	r3, #40	; 0x28
 800fa40:	683a      	ldr	r2, [r7, #0]
 800fa42:	601a      	str	r2, [r3, #0]
}
 800fa44:	bf00      	nop
 800fa46:	370c      	adds	r7, #12
 800fa48:	46bd      	mov	sp, r7
 800fa4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4e:	4770      	bx	lr
 800fa50:	20000314 	.word	0x20000314

0800fa54 <PIDReset>:
int PIDGetFlag(int n)
{
	return Pid[n].flag;
}
void PIDReset(int n)
{
 800fa54:	b480      	push	{r7}
 800fa56:	b083      	sub	sp, #12
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	6078      	str	r0, [r7, #4]
	//
	Pid[n].e = 0;
 800fa5c:	4a1b      	ldr	r2, [pc, #108]	; (800facc <PIDReset+0x78>)
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	212c      	movs	r1, #44	; 0x2c
 800fa62:	fb01 f303 	mul.w	r3, r1, r3
 800fa66:	4413      	add	r3, r2
 800fa68:	330c      	adds	r3, #12
 800fa6a:	f04f 0200 	mov.w	r2, #0
 800fa6e:	601a      	str	r2, [r3, #0]
	Pid[n].ei = 0;
 800fa70:	4a16      	ldr	r2, [pc, #88]	; (800facc <PIDReset+0x78>)
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	212c      	movs	r1, #44	; 0x2c
 800fa76:	fb01 f303 	mul.w	r3, r1, r3
 800fa7a:	4413      	add	r3, r2
 800fa7c:	3310      	adds	r3, #16
 800fa7e:	f04f 0200 	mov.w	r2, #0
 800fa82:	601a      	str	r2, [r3, #0]
	Pid[n].ed = 0;
 800fa84:	4a11      	ldr	r2, [pc, #68]	; (800facc <PIDReset+0x78>)
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	212c      	movs	r1, #44	; 0x2c
 800fa8a:	fb01 f303 	mul.w	r3, r1, r3
 800fa8e:	4413      	add	r3, r2
 800fa90:	3314      	adds	r3, #20
 800fa92:	f04f 0200 	mov.w	r2, #0
 800fa96:	601a      	str	r2, [r3, #0]
	Pid[n].elast = 0;
 800fa98:	4a0c      	ldr	r2, [pc, #48]	; (800facc <PIDReset+0x78>)
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	212c      	movs	r1, #44	; 0x2c
 800fa9e:	fb01 f303 	mul.w	r3, r1, r3
 800faa2:	4413      	add	r3, r2
 800faa4:	3318      	adds	r3, #24
 800faa6:	f04f 0200 	mov.w	r2, #0
 800faaa:	601a      	str	r2, [r3, #0]
	Pid[n].out = 0;
 800faac:	4a07      	ldr	r2, [pc, #28]	; (800facc <PIDReset+0x78>)
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	212c      	movs	r1, #44	; 0x2c
 800fab2:	fb01 f303 	mul.w	r3, r1, r3
 800fab6:	4413      	add	r3, r2
 800fab8:	3324      	adds	r3, #36	; 0x24
 800faba:	2200      	movs	r2, #0
 800fabc:	601a      	str	r2, [r3, #0]
}
 800fabe:	bf00      	nop
 800fac0:	370c      	adds	r7, #12
 800fac2:	46bd      	mov	sp, r7
 800fac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fac8:	4770      	bx	lr
 800faca:	bf00      	nop
 800facc:	20000314 	.word	0x20000314

0800fad0 <PIDControl>:
//{
//	Pid[n].target = target;
//	Pid[n].current = current;
//}
inline int PIDControl(int n, float target, float current)
{
 800fad0:	b590      	push	{r4, r7, lr}
 800fad2:	b085      	sub	sp, #20
 800fad4:	af00      	add	r7, sp, #0
 800fad6:	60f8      	str	r0, [r7, #12]
 800fad8:	ed87 0a02 	vstr	s0, [r7, #8]
 800fadc:	edc7 0a01 	vstr	s1, [r7, #4]
	//PIDInput( n, target, current);
	//PIDCalculate( n, T );
	//0
	if(Pid[n].flag == 0)
 800fae0:	4a90      	ldr	r2, [pc, #576]	; (800fd24 <PIDControl+0x254>)
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	212c      	movs	r1, #44	; 0x2c
 800fae6:	fb01 f303 	mul.w	r3, r1, r3
 800faea:	4413      	add	r3, r2
 800faec:	3328      	adds	r3, #40	; 0x28
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	2b00      	cmp	r3, #0
 800faf2:	d132      	bne.n	800fb5a <PIDControl+0x8a>
	{
		Pid[n].e = 0.0f;
 800faf4:	4a8b      	ldr	r2, [pc, #556]	; (800fd24 <PIDControl+0x254>)
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	212c      	movs	r1, #44	; 0x2c
 800fafa:	fb01 f303 	mul.w	r3, r1, r3
 800fafe:	4413      	add	r3, r2
 800fb00:	330c      	adds	r3, #12
 800fb02:	f04f 0200 	mov.w	r2, #0
 800fb06:	601a      	str	r2, [r3, #0]
		Pid[n].ei = 0.0f;
 800fb08:	4a86      	ldr	r2, [pc, #536]	; (800fd24 <PIDControl+0x254>)
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	212c      	movs	r1, #44	; 0x2c
 800fb0e:	fb01 f303 	mul.w	r3, r1, r3
 800fb12:	4413      	add	r3, r2
 800fb14:	3310      	adds	r3, #16
 800fb16:	f04f 0200 	mov.w	r2, #0
 800fb1a:	601a      	str	r2, [r3, #0]
		Pid[n].ed = 0.0f;
 800fb1c:	4a81      	ldr	r2, [pc, #516]	; (800fd24 <PIDControl+0x254>)
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	212c      	movs	r1, #44	; 0x2c
 800fb22:	fb01 f303 	mul.w	r3, r1, r3
 800fb26:	4413      	add	r3, r2
 800fb28:	3314      	adds	r3, #20
 800fb2a:	f04f 0200 	mov.w	r2, #0
 800fb2e:	601a      	str	r2, [r3, #0]
		Pid[n].elast = 0.0f;
 800fb30:	4a7c      	ldr	r2, [pc, #496]	; (800fd24 <PIDControl+0x254>)
 800fb32:	68fb      	ldr	r3, [r7, #12]
 800fb34:	212c      	movs	r1, #44	; 0x2c
 800fb36:	fb01 f303 	mul.w	r3, r1, r3
 800fb3a:	4413      	add	r3, r2
 800fb3c:	3318      	adds	r3, #24
 800fb3e:	f04f 0200 	mov.w	r2, #0
 800fb42:	601a      	str	r2, [r3, #0]
		Pid[n].out = 0;
 800fb44:	4a77      	ldr	r2, [pc, #476]	; (800fd24 <PIDControl+0x254>)
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	212c      	movs	r1, #44	; 0x2c
 800fb4a:	fb01 f303 	mul.w	r3, r1, r3
 800fb4e:	4413      	add	r3, r2
 800fb50:	3324      	adds	r3, #36	; 0x24
 800fb52:	2200      	movs	r2, #0
 800fb54:	601a      	str	r2, [r3, #0]
		return 0;
 800fb56:	2300      	movs	r3, #0
 800fb58:	e0df      	b.n	800fd1a <PIDControl+0x24a>
		//PIDReset(n);
	}
	else
	{
		Pid[n].target = target;
 800fb5a:	4a72      	ldr	r2, [pc, #456]	; (800fd24 <PIDControl+0x254>)
 800fb5c:	68fb      	ldr	r3, [r7, #12]
 800fb5e:	212c      	movs	r1, #44	; 0x2c
 800fb60:	fb01 f303 	mul.w	r3, r1, r3
 800fb64:	4413      	add	r3, r2
 800fb66:	3320      	adds	r3, #32
 800fb68:	68ba      	ldr	r2, [r7, #8]
 800fb6a:	601a      	str	r2, [r3, #0]
		Pid[n].current = current;
 800fb6c:	4a6d      	ldr	r2, [pc, #436]	; (800fd24 <PIDControl+0x254>)
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	212c      	movs	r1, #44	; 0x2c
 800fb72:	fb01 f303 	mul.w	r3, r1, r3
 800fb76:	4413      	add	r3, r2
 800fb78:	331c      	adds	r3, #28
 800fb7a:	687a      	ldr	r2, [r7, #4]
 800fb7c:	601a      	str	r2, [r3, #0]

		Pid[n].e = Pid[n].target - Pid[n].current;
 800fb7e:	4a69      	ldr	r2, [pc, #420]	; (800fd24 <PIDControl+0x254>)
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	212c      	movs	r1, #44	; 0x2c
 800fb84:	fb01 f303 	mul.w	r3, r1, r3
 800fb88:	4413      	add	r3, r2
 800fb8a:	3320      	adds	r3, #32
 800fb8c:	ed93 7a00 	vldr	s14, [r3]
 800fb90:	4a64      	ldr	r2, [pc, #400]	; (800fd24 <PIDControl+0x254>)
 800fb92:	68fb      	ldr	r3, [r7, #12]
 800fb94:	212c      	movs	r1, #44	; 0x2c
 800fb96:	fb01 f303 	mul.w	r3, r1, r3
 800fb9a:	4413      	add	r3, r2
 800fb9c:	331c      	adds	r3, #28
 800fb9e:	edd3 7a00 	vldr	s15, [r3]
 800fba2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fba6:	4a5f      	ldr	r2, [pc, #380]	; (800fd24 <PIDControl+0x254>)
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	212c      	movs	r1, #44	; 0x2c
 800fbac:	fb01 f303 	mul.w	r3, r1, r3
 800fbb0:	4413      	add	r3, r2
 800fbb2:	330c      	adds	r3, #12
 800fbb4:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].ei += Pid[n].e * pid_T;
 800fbb8:	4a5a      	ldr	r2, [pc, #360]	; (800fd24 <PIDControl+0x254>)
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	212c      	movs	r1, #44	; 0x2c
 800fbbe:	fb01 f303 	mul.w	r3, r1, r3
 800fbc2:	4413      	add	r3, r2
 800fbc4:	3310      	adds	r3, #16
 800fbc6:	ed93 7a00 	vldr	s14, [r3]
 800fbca:	4a56      	ldr	r2, [pc, #344]	; (800fd24 <PIDControl+0x254>)
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	212c      	movs	r1, #44	; 0x2c
 800fbd0:	fb01 f303 	mul.w	r3, r1, r3
 800fbd4:	4413      	add	r3, r2
 800fbd6:	330c      	adds	r3, #12
 800fbd8:	edd3 7a00 	vldr	s15, [r3]
 800fbdc:	eddf 6a52 	vldr	s13, [pc, #328]	; 800fd28 <PIDControl+0x258>
 800fbe0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800fbe4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fbe8:	4a4e      	ldr	r2, [pc, #312]	; (800fd24 <PIDControl+0x254>)
 800fbea:	68fb      	ldr	r3, [r7, #12]
 800fbec:	212c      	movs	r1, #44	; 0x2c
 800fbee:	fb01 f303 	mul.w	r3, r1, r3
 800fbf2:	4413      	add	r3, r2
 800fbf4:	3310      	adds	r3, #16
 800fbf6:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800fbfa:	4a4a      	ldr	r2, [pc, #296]	; (800fd24 <PIDControl+0x254>)
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	212c      	movs	r1, #44	; 0x2c
 800fc00:	fb01 f303 	mul.w	r3, r1, r3
 800fc04:	4413      	add	r3, r2
 800fc06:	330c      	adds	r3, #12
 800fc08:	ed93 7a00 	vldr	s14, [r3]
 800fc0c:	4a45      	ldr	r2, [pc, #276]	; (800fd24 <PIDControl+0x254>)
 800fc0e:	68fb      	ldr	r3, [r7, #12]
 800fc10:	212c      	movs	r1, #44	; 0x2c
 800fc12:	fb01 f303 	mul.w	r3, r1, r3
 800fc16:	4413      	add	r3, r2
 800fc18:	3318      	adds	r3, #24
 800fc1a:	edd3 7a00 	vldr	s15, [r3]
 800fc1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fc22:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800fd2c <PIDControl+0x25c>
 800fc26:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fc2a:	4a3e      	ldr	r2, [pc, #248]	; (800fd24 <PIDControl+0x254>)
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	212c      	movs	r1, #44	; 0x2c
 800fc30:	fb01 f303 	mul.w	r3, r1, r3
 800fc34:	4413      	add	r3, r2
 800fc36:	3314      	adds	r3, #20
 800fc38:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].elast = Pid[n].e;
 800fc3c:	4a39      	ldr	r2, [pc, #228]	; (800fd24 <PIDControl+0x254>)
 800fc3e:	68fb      	ldr	r3, [r7, #12]
 800fc40:	212c      	movs	r1, #44	; 0x2c
 800fc42:	fb01 f303 	mul.w	r3, r1, r3
 800fc46:	4413      	add	r3, r2
 800fc48:	330c      	adds	r3, #12
 800fc4a:	681a      	ldr	r2, [r3, #0]
 800fc4c:	4935      	ldr	r1, [pc, #212]	; (800fd24 <PIDControl+0x254>)
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	202c      	movs	r0, #44	; 0x2c
 800fc52:	fb00 f303 	mul.w	r3, r0, r3
 800fc56:	440b      	add	r3, r1
 800fc58:	3318      	adds	r3, #24
 800fc5a:	601a      	str	r2, [r3, #0]
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800fc5c:	4a31      	ldr	r2, [pc, #196]	; (800fd24 <PIDControl+0x254>)
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	212c      	movs	r1, #44	; 0x2c
 800fc62:	fb01 f303 	mul.w	r3, r1, r3
 800fc66:	4413      	add	r3, r2
 800fc68:	ed93 7a00 	vldr	s14, [r3]
 800fc6c:	4a2d      	ldr	r2, [pc, #180]	; (800fd24 <PIDControl+0x254>)
 800fc6e:	68fb      	ldr	r3, [r7, #12]
 800fc70:	212c      	movs	r1, #44	; 0x2c
 800fc72:	fb01 f303 	mul.w	r3, r1, r3
 800fc76:	4413      	add	r3, r2
 800fc78:	330c      	adds	r3, #12
 800fc7a:	edd3 7a00 	vldr	s15, [r3]
 800fc7e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fc82:	4a28      	ldr	r2, [pc, #160]	; (800fd24 <PIDControl+0x254>)
 800fc84:	68fb      	ldr	r3, [r7, #12]
 800fc86:	212c      	movs	r1, #44	; 0x2c
 800fc88:	fb01 f303 	mul.w	r3, r1, r3
 800fc8c:	4413      	add	r3, r2
 800fc8e:	3304      	adds	r3, #4
 800fc90:	edd3 6a00 	vldr	s13, [r3]
 800fc94:	4a23      	ldr	r2, [pc, #140]	; (800fd24 <PIDControl+0x254>)
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	212c      	movs	r1, #44	; 0x2c
 800fc9a:	fb01 f303 	mul.w	r3, r1, r3
 800fc9e:	4413      	add	r3, r2
 800fca0:	3310      	adds	r3, #16
 800fca2:	edd3 7a00 	vldr	s15, [r3]
 800fca6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fcaa:	ee37 7a27 	vadd.f32	s14, s14, s15
 800fcae:	4a1d      	ldr	r2, [pc, #116]	; (800fd24 <PIDControl+0x254>)
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	212c      	movs	r1, #44	; 0x2c
 800fcb4:	fb01 f303 	mul.w	r3, r1, r3
 800fcb8:	4413      	add	r3, r2
 800fcba:	3308      	adds	r3, #8
 800fcbc:	edd3 6a00 	vldr	s13, [r3]
 800fcc0:	4a18      	ldr	r2, [pc, #96]	; (800fd24 <PIDControl+0x254>)
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	212c      	movs	r1, #44	; 0x2c
 800fcc6:	fb01 f303 	mul.w	r3, r1, r3
 800fcca:	4413      	add	r3, r2
 800fccc:	3314      	adds	r3, #20
 800fcce:	edd3 7a00 	vldr	s15, [r3]
 800fcd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fcd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fcda:	ee17 0a90 	vmov	r0, s15
 800fcde:	f7f8 fb6b 	bl	80083b8 <__aeabi_f2d>
 800fce2:	4603      	mov	r3, r0
 800fce4:	460c      	mov	r4, r1
 800fce6:	ec44 3b10 	vmov	d0, r3, r4
 800fcea:	f005 f96b 	bl	8014fc4 <round>
 800fcee:	ec54 3b10 	vmov	r3, r4, d0
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	4621      	mov	r1, r4
 800fcf6:	f7f8 fe67 	bl	80089c8 <__aeabi_d2iz>
 800fcfa:	4a0a      	ldr	r2, [pc, #40]	; (800fd24 <PIDControl+0x254>)
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	212c      	movs	r1, #44	; 0x2c
 800fd00:	fb01 f303 	mul.w	r3, r1, r3
 800fd04:	4413      	add	r3, r2
 800fd06:	3324      	adds	r3, #36	; 0x24
 800fd08:	6018      	str	r0, [r3, #0]
		return Pid[n].out;
 800fd0a:	4a06      	ldr	r2, [pc, #24]	; (800fd24 <PIDControl+0x254>)
 800fd0c:	68fb      	ldr	r3, [r7, #12]
 800fd0e:	212c      	movs	r1, #44	; 0x2c
 800fd10:	fb01 f303 	mul.w	r3, r1, r3
 800fd14:	4413      	add	r3, r2
 800fd16:	3324      	adds	r3, #36	; 0x24
 800fd18:	681b      	ldr	r3, [r3, #0]
	}
	//*output = Pid[n].out;
	//PIDOutput( n, output );

}
 800fd1a:	4618      	mov	r0, r3
 800fd1c:	3714      	adds	r7, #20
 800fd1e:	46bd      	mov	sp, r7
 800fd20:	bd90      	pop	{r4, r7, pc}
 800fd22:	bf00      	nop
 800fd24:	20000314 	.word	0x20000314
 800fd28:	3a83126f 	.word	0x3a83126f
 800fd2c:	4479ffff 	.word	0x4479ffff

0800fd30 <Signal>:
//while
//float Photo[4];

//led_driver
void Signal(int mode)
{
 800fd30:	b580      	push	{r7, lr}
 800fd32:	b084      	sub	sp, #16
 800fd34:	af00      	add	r7, sp, #0
 800fd36:	6078      	str	r0, [r7, #4]
	for(int i=0; i < 5; i++)
 800fd38:	2300      	movs	r3, #0
 800fd3a:	60fb      	str	r3, [r7, #12]
 800fd3c:	e00e      	b.n	800fd5c <Signal+0x2c>
	{
		ChangeLED(mode);
 800fd3e:	6878      	ldr	r0, [r7, #4]
 800fd40:	f7ff f8dc 	bl	800eefc <ChangeLED>
		HAL_Delay(100);
 800fd44:	2064      	movs	r0, #100	; 0x64
 800fd46:	f000 f995 	bl	8010074 <HAL_Delay>
		ChangeLED(0);
 800fd4a:	2000      	movs	r0, #0
 800fd4c:	f7ff f8d6 	bl	800eefc <ChangeLED>
		HAL_Delay(100);
 800fd50:	2064      	movs	r0, #100	; 0x64
 800fd52:	f000 f98f 	bl	8010074 <HAL_Delay>
	for(int i=0; i < 5; i++)
 800fd56:	68fb      	ldr	r3, [r7, #12]
 800fd58:	3301      	adds	r3, #1
 800fd5a:	60fb      	str	r3, [r7, #12]
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	2b04      	cmp	r3, #4
 800fd60:	dded      	ble.n	800fd3e <Signal+0xe>
	}
}
 800fd62:	bf00      	nop
 800fd64:	3710      	adds	r7, #16
 800fd66:	46bd      	mov	sp, r7
 800fd68:	bd80      	pop	{r7, pc}
	...

0800fd6c <BatteryCheck>:

//battery_adc
void BatteryCheck(int adc_data)
{
 800fd6c:	b580      	push	{r7, lr}
 800fd6e:	b086      	sub	sp, #24
 800fd70:	af00      	add	r7, sp, #0
 800fd72:	6078      	str	r0, [r7, #4]

	//
	float battery_voltage;//adc1[2] 
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800fd74:	ed9f 1a12 	vldr	s2, [pc, #72]	; 800fdc0 <BatteryCheck+0x54>
 800fd78:	eddf 0a12 	vldr	s1, [pc, #72]	; 800fdc4 <BatteryCheck+0x58>
 800fd7c:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 800fd80:	6878      	ldr	r0, [r7, #4]
 800fd82:	f7ff fa87 	bl	800f294 <ADCToBatteryVoltage>
 800fd86:	ed87 0a05 	vstr	s0, [r7, #20]

	int led_pattern_num = IntegerPower(2, LED_NUM); //led
 800fd8a:	2103      	movs	r1, #3
 800fd8c:	2002      	movs	r0, #2
 800fd8e:	f7ff faab 	bl	800f2e8 <IntegerPower>
 800fd92:	6138      	str	r0, [r7, #16]

	int battery_level = GetBatteryLevel( battery_voltage, BATTERY_MIN, BATTERY_MAX, led_pattern_num);
 800fd94:	6938      	ldr	r0, [r7, #16]
 800fd96:	ed9f 1a0c 	vldr	s2, [pc, #48]	; 800fdc8 <BatteryCheck+0x5c>
 800fd9a:	eddf 0a0c 	vldr	s1, [pc, #48]	; 800fdcc <BatteryCheck+0x60>
 800fd9e:	ed97 0a05 	vldr	s0, [r7, #20]
 800fda2:	f7ff fabe 	bl	800f322 <GetBatteryLevel>
 800fda6:	60f8      	str	r0, [r7, #12]

	printf("%d\r\n", battery_level);
 800fda8:	68f9      	ldr	r1, [r7, #12]
 800fdaa:	4809      	ldr	r0, [pc, #36]	; (800fdd0 <BatteryCheck+0x64>)
 800fdac:	f005 ffd0 	bl	8015d50 <iprintf>
	Signal( battery_level );
 800fdb0:	68f8      	ldr	r0, [r7, #12]
 800fdb2:	f7ff ffbd 	bl	800fd30 <Signal>
}
 800fdb6:	bf00      	nop
 800fdb8:	3718      	adds	r7, #24
 800fdba:	46bd      	mov	sp, r7
 800fdbc:	bd80      	pop	{r7, pc}
 800fdbe:	bf00      	nop
 800fdc0:	45800000 	.word	0x45800000
 800fdc4:	40533333 	.word	0x40533333
 800fdc8:	41066666 	.word	0x41066666
 800fdcc:	40e66666 	.word	0x40e66666
 800fdd0:	0801a3b4 	.word	0x0801a3b4

0800fdd4 <ModeSelect>:
//enc, emitter,receiver
//


void ModeSelect(int8_t min, int8_t max, int8_t *pMode)
{
 800fdd4:	b580      	push	{r7, lr}
 800fdd6:	b086      	sub	sp, #24
 800fdd8:	af02      	add	r7, sp, #8
 800fdda:	4603      	mov	r3, r0
 800fddc:	603a      	str	r2, [r7, #0]
 800fdde:	71fb      	strb	r3, [r7, #7]
 800fde0:	460b      	mov	r3, r1
 800fde2:	71bb      	strb	r3, [r7, #6]
	//
	//0-7
	//
	EmitterON();
 800fde4:	f7ff f86e 	bl	800eec4 <EmitterON>
	ADCStart();
 800fde8:	f7fe fd6e 	bl	800e8c8 <ADCStart>
	HAL_TIM_Base_Start_IT(&htim8);
 800fdec:	484b      	ldr	r0, [pc, #300]	; (800ff1c <ModeSelect+0x148>)
 800fdee:	f003 f828 	bl	8012e42 <HAL_TIM_Base_Start_IT>
	//
	//
	EncoderStart();
 800fdf2:	f7ff f847 	bl	800ee84 <EncoderStart>
	HAL_Delay(1000);
 800fdf6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800fdfa:	f000 f93b 	bl	8010074 <HAL_Delay>
	//while
	*pMode=min;
 800fdfe:	683b      	ldr	r3, [r7, #0]
 800fe00:	79fa      	ldrb	r2, [r7, #7]
 800fe02:	701a      	strb	r2, [r3, #0]

	//adc

	InitPulse((int *) &(TIM3->CNT), INITIAL_PULSE);
 800fe04:	f247 512f 	movw	r1, #29999	; 0x752f
 800fe08:	4845      	ldr	r0, [pc, #276]	; (800ff20 <ModeSelect+0x14c>)
 800fe0a:	f7ff f9cb 	bl	800f1a4 <InitPulse>

	int ENC3_LEFT;
	while(Photo[FR]/**/ < 250/**/) //
 800fe0e:	e06d      	b.n	800feec <ModeSelect+0x118>
	{
		printf("Photo[FR] : %f, ENC3 : %d\r\n", Photo[FR], ENC3_LEFT);
 800fe10:	4b44      	ldr	r3, [pc, #272]	; (800ff24 <ModeSelect+0x150>)
 800fe12:	68db      	ldr	r3, [r3, #12]
 800fe14:	4618      	mov	r0, r3
 800fe16:	f7f8 facf 	bl	80083b8 <__aeabi_f2d>
 800fe1a:	460a      	mov	r2, r1
 800fe1c:	4601      	mov	r1, r0
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	9300      	str	r3, [sp, #0]
 800fe22:	4613      	mov	r3, r2
 800fe24:	460a      	mov	r2, r1
 800fe26:	4840      	ldr	r0, [pc, #256]	; (800ff28 <ModeSelect+0x154>)
 800fe28:	f005 ff92 	bl	8015d50 <iprintf>
		//
		  ENC3_LEFT = TIM3 -> CNT;	//
 800fe2c:	4b3f      	ldr	r3, [pc, #252]	; (800ff2c <ModeSelect+0x158>)
 800fe2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe30:	60fb      	str	r3, [r7, #12]

		  if(INITIAL_PULSE + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= ENC3_LEFT )
 800fe32:	68fb      	ldr	r3, [r7, #12]
 800fe34:	ee07 3a90 	vmov	s15, r3
 800fe38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fe3c:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800ff30 <ModeSelect+0x15c>
 800fe40:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fe44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe48:	db21      	blt.n	800fe8e <ModeSelect+0xba>
		  {
		  	  *pMode += 1;
 800fe4a:	683b      	ldr	r3, [r7, #0]
 800fe4c:	f993 3000 	ldrsb.w	r3, [r3]
 800fe50:	b2db      	uxtb	r3, r3
 800fe52:	3301      	adds	r3, #1
 800fe54:	b2db      	uxtb	r3, r3
 800fe56:	b25a      	sxtb	r2, r3
 800fe58:	683b      	ldr	r3, [r7, #0]
 800fe5a:	701a      	strb	r2, [r3, #0]
		  	  if(*pMode > max)
 800fe5c:	683b      	ldr	r3, [r7, #0]
 800fe5e:	f993 3000 	ldrsb.w	r3, [r3]
 800fe62:	f997 2006 	ldrsb.w	r2, [r7, #6]
 800fe66:	429a      	cmp	r2, r3
 800fe68:	da02      	bge.n	800fe70 <ModeSelect+0x9c>
		  	  {
		  		  *pMode = min;
 800fe6a:	683b      	ldr	r3, [r7, #0]
 800fe6c:	79fa      	ldrb	r2, [r7, #7]
 800fe6e:	701a      	strb	r2, [r3, #0]
		  	  }
		  	  ChangeLED(*pMode);
 800fe70:	683b      	ldr	r3, [r7, #0]
 800fe72:	f993 3000 	ldrsb.w	r3, [r3]
 800fe76:	4618      	mov	r0, r3
 800fe78:	f7ff f840 	bl	800eefc <ChangeLED>
		  	  //Motor_Buzzer(440.0f*powf(powf((float)2,(float)1/12),(float)*pMode), 250);
		  	  InitPulse((int *) &(TIM3->CNT), INITIAL_PULSE);
 800fe7c:	f247 512f 	movw	r1, #29999	; 0x752f
 800fe80:	4827      	ldr	r0, [pc, #156]	; (800ff20 <ModeSelect+0x14c>)
 800fe82:	f7ff f98f 	bl	800f1a4 <InitPulse>
		  	  HAL_Delay(500);
 800fe86:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800fe8a:	f000 f8f3 	bl	8010074 <HAL_Delay>

		  }
		  if(INITIAL_PULSE - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= ENC3_LEFT)
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	ee07 3a90 	vmov	s15, r3
 800fe94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fe98:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800ff34 <ModeSelect+0x160>
 800fe9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fea4:	d900      	bls.n	800fea8 <ModeSelect+0xd4>
 800fea6:	e021      	b.n	800feec <ModeSelect+0x118>
		  {
		  	  *pMode -= 1;
 800fea8:	683b      	ldr	r3, [r7, #0]
 800feaa:	f993 3000 	ldrsb.w	r3, [r3]
 800feae:	b2db      	uxtb	r3, r3
 800feb0:	3b01      	subs	r3, #1
 800feb2:	b2db      	uxtb	r3, r3
 800feb4:	b25a      	sxtb	r2, r3
 800feb6:	683b      	ldr	r3, [r7, #0]
 800feb8:	701a      	strb	r2, [r3, #0]
		  	  if(*pMode < min)
 800feba:	683b      	ldr	r3, [r7, #0]
 800febc:	f993 3000 	ldrsb.w	r3, [r3]
 800fec0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800fec4:	429a      	cmp	r2, r3
 800fec6:	dd02      	ble.n	800fece <ModeSelect+0xfa>
		  	  {
		  	  		  *pMode = max;
 800fec8:	683b      	ldr	r3, [r7, #0]
 800feca:	79ba      	ldrb	r2, [r7, #6]
 800fecc:	701a      	strb	r2, [r3, #0]
		  	  }
		  	  ChangeLED(*pMode);
 800fece:	683b      	ldr	r3, [r7, #0]
 800fed0:	f993 3000 	ldrsb.w	r3, [r3]
 800fed4:	4618      	mov	r0, r3
 800fed6:	f7ff f811 	bl	800eefc <ChangeLED>
		  	  //Motor_Buzzer(440.0f*powf(powf((float)2,(float)1/12),(float)*pMode), 250);
		  	  InitPulse( (int *)&(TIM3->CNT), INITIAL_PULSE);
 800feda:	f247 512f 	movw	r1, #29999	; 0x752f
 800fede:	4810      	ldr	r0, [pc, #64]	; (800ff20 <ModeSelect+0x14c>)
 800fee0:	f7ff f960 	bl	800f1a4 <InitPulse>
		  	  HAL_Delay(500);
 800fee4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800fee8:	f000 f8c4 	bl	8010074 <HAL_Delay>
	while(Photo[FR]/**/ < 250/**/) //
 800feec:	4b0d      	ldr	r3, [pc, #52]	; (800ff24 <ModeSelect+0x150>)
 800feee:	edd3 7a03 	vldr	s15, [r3, #12]
 800fef2:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800ff38 <ModeSelect+0x164>
 800fef6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fefa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fefe:	d487      	bmi.n	800fe10 <ModeSelect+0x3c>
		  }
	}

	EmitterOFF();
 800ff00:	f7fe ffee 	bl	800eee0 <EmitterOFF>
	ADCStop();
 800ff04:	f7fe fd00 	bl	800e908 <ADCStop>
	HAL_TIM_Base_Stop_IT(&htim8);
 800ff08:	4804      	ldr	r0, [pc, #16]	; (800ff1c <ModeSelect+0x148>)
 800ff0a:	f002 ffbe 	bl	8012e8a <HAL_TIM_Base_Stop_IT>

	//
	EncoderStop();
 800ff0e:	f7fe ffc9 	bl	800eea4 <EncoderStop>

	//
}
 800ff12:	bf00      	nop
 800ff14:	3710      	adds	r7, #16
 800ff16:	46bd      	mov	sp, r7
 800ff18:	bd80      	pop	{r7, pc}
 800ff1a:	bf00      	nop
 800ff1c:	20000b9c 	.word	0x20000b9c
 800ff20:	40000424 	.word	0x40000424
 800ff24:	20000554 	.word	0x20000554
 800ff28:	0801a3bc 	.word	0x0801a3bc
 800ff2c:	40000400 	.word	0x40000400
 800ff30:	47352f00 	.word	0x47352f00
 800ff34:	4654bc00 	.word	0x4654bc00
 800ff38:	437a0000 	.word	0x437a0000

0800ff3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800ff3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800ff74 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800ff40:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800ff42:	e003      	b.n	800ff4c <LoopCopyDataInit>

0800ff44 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800ff44:	4b0c      	ldr	r3, [pc, #48]	; (800ff78 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800ff46:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800ff48:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800ff4a:	3104      	adds	r1, #4

0800ff4c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800ff4c:	480b      	ldr	r0, [pc, #44]	; (800ff7c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800ff4e:	4b0c      	ldr	r3, [pc, #48]	; (800ff80 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800ff50:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800ff52:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800ff54:	d3f6      	bcc.n	800ff44 <CopyDataInit>
  ldr  r2, =_sbss
 800ff56:	4a0b      	ldr	r2, [pc, #44]	; (800ff84 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800ff58:	e002      	b.n	800ff60 <LoopFillZerobss>

0800ff5a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800ff5a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800ff5c:	f842 3b04 	str.w	r3, [r2], #4

0800ff60 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800ff60:	4b09      	ldr	r3, [pc, #36]	; (800ff88 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800ff62:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800ff64:	d3f9      	bcc.n	800ff5a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800ff66:	f7fe fbf5 	bl	800e754 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800ff6a:	f005 f87b 	bl	8015064 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800ff6e:	f7fd fa73 	bl	800d458 <main>
  bx  lr    
 800ff72:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800ff74:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800ff78:	0801a754 	.word	0x0801a754
  ldr  r0, =_sdata
 800ff7c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800ff80:	200001f8 	.word	0x200001f8
  ldr  r2, =_sbss
 800ff84:	200001f8 	.word	0x200001f8
  ldr  r3, = _ebss
 800ff88:	20000eac 	.word	0x20000eac

0800ff8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800ff8c:	e7fe      	b.n	800ff8c <ADC_IRQHandler>
	...

0800ff90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800ff90:	b580      	push	{r7, lr}
 800ff92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800ff94:	4b0e      	ldr	r3, [pc, #56]	; (800ffd0 <HAL_Init+0x40>)
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	4a0d      	ldr	r2, [pc, #52]	; (800ffd0 <HAL_Init+0x40>)
 800ff9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ff9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800ffa0:	4b0b      	ldr	r3, [pc, #44]	; (800ffd0 <HAL_Init+0x40>)
 800ffa2:	681b      	ldr	r3, [r3, #0]
 800ffa4:	4a0a      	ldr	r2, [pc, #40]	; (800ffd0 <HAL_Init+0x40>)
 800ffa6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ffaa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800ffac:	4b08      	ldr	r3, [pc, #32]	; (800ffd0 <HAL_Init+0x40>)
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	4a07      	ldr	r2, [pc, #28]	; (800ffd0 <HAL_Init+0x40>)
 800ffb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ffb6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800ffb8:	2003      	movs	r0, #3
 800ffba:	f000 fd8b 	bl	8010ad4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800ffbe:	2000      	movs	r0, #0
 800ffc0:	f000 f808 	bl	800ffd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800ffc4:	f7fe f82a 	bl	800e01c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800ffc8:	2300      	movs	r3, #0
}
 800ffca:	4618      	mov	r0, r3
 800ffcc:	bd80      	pop	{r7, pc}
 800ffce:	bf00      	nop
 800ffd0:	40023c00 	.word	0x40023c00

0800ffd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ffd4:	b580      	push	{r7, lr}
 800ffd6:	b082      	sub	sp, #8
 800ffd8:	af00      	add	r7, sp, #0
 800ffda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800ffdc:	4b12      	ldr	r3, [pc, #72]	; (8010028 <HAL_InitTick+0x54>)
 800ffde:	681a      	ldr	r2, [r3, #0]
 800ffe0:	4b12      	ldr	r3, [pc, #72]	; (801002c <HAL_InitTick+0x58>)
 800ffe2:	781b      	ldrb	r3, [r3, #0]
 800ffe4:	4619      	mov	r1, r3
 800ffe6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ffea:	fbb3 f3f1 	udiv	r3, r3, r1
 800ffee:	fbb2 f3f3 	udiv	r3, r2, r3
 800fff2:	4618      	mov	r0, r3
 800fff4:	f000 fda3 	bl	8010b3e <HAL_SYSTICK_Config>
 800fff8:	4603      	mov	r3, r0
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d001      	beq.n	8010002 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800fffe:	2301      	movs	r3, #1
 8010000:	e00e      	b.n	8010020 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	2b0f      	cmp	r3, #15
 8010006:	d80a      	bhi.n	801001e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8010008:	2200      	movs	r2, #0
 801000a:	6879      	ldr	r1, [r7, #4]
 801000c:	f04f 30ff 	mov.w	r0, #4294967295
 8010010:	f000 fd6b 	bl	8010aea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8010014:	4a06      	ldr	r2, [pc, #24]	; (8010030 <HAL_InitTick+0x5c>)
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 801001a:	2300      	movs	r3, #0
 801001c:	e000      	b.n	8010020 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 801001e:	2301      	movs	r3, #1
}
 8010020:	4618      	mov	r0, r3
 8010022:	3708      	adds	r7, #8
 8010024:	46bd      	mov	sp, r7
 8010026:	bd80      	pop	{r7, pc}
 8010028:	2000001c 	.word	0x2000001c
 801002c:	20000024 	.word	0x20000024
 8010030:	20000020 	.word	0x20000020

08010034 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8010034:	b480      	push	{r7}
 8010036:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8010038:	4b06      	ldr	r3, [pc, #24]	; (8010054 <HAL_IncTick+0x20>)
 801003a:	781b      	ldrb	r3, [r3, #0]
 801003c:	461a      	mov	r2, r3
 801003e:	4b06      	ldr	r3, [pc, #24]	; (8010058 <HAL_IncTick+0x24>)
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	4413      	add	r3, r2
 8010044:	4a04      	ldr	r2, [pc, #16]	; (8010058 <HAL_IncTick+0x24>)
 8010046:	6013      	str	r3, [r2, #0]
}
 8010048:	bf00      	nop
 801004a:	46bd      	mov	sp, r7
 801004c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010050:	4770      	bx	lr
 8010052:	bf00      	nop
 8010054:	20000024 	.word	0x20000024
 8010058:	20000e84 	.word	0x20000e84

0801005c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 801005c:	b480      	push	{r7}
 801005e:	af00      	add	r7, sp, #0
  return uwTick;
 8010060:	4b03      	ldr	r3, [pc, #12]	; (8010070 <HAL_GetTick+0x14>)
 8010062:	681b      	ldr	r3, [r3, #0]
}
 8010064:	4618      	mov	r0, r3
 8010066:	46bd      	mov	sp, r7
 8010068:	f85d 7b04 	ldr.w	r7, [sp], #4
 801006c:	4770      	bx	lr
 801006e:	bf00      	nop
 8010070:	20000e84 	.word	0x20000e84

08010074 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8010074:	b580      	push	{r7, lr}
 8010076:	b084      	sub	sp, #16
 8010078:	af00      	add	r7, sp, #0
 801007a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 801007c:	f7ff ffee 	bl	801005c <HAL_GetTick>
 8010080:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8010086:	68fb      	ldr	r3, [r7, #12]
 8010088:	f1b3 3fff 	cmp.w	r3, #4294967295
 801008c:	d005      	beq.n	801009a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 801008e:	4b09      	ldr	r3, [pc, #36]	; (80100b4 <HAL_Delay+0x40>)
 8010090:	781b      	ldrb	r3, [r3, #0]
 8010092:	461a      	mov	r2, r3
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	4413      	add	r3, r2
 8010098:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 801009a:	bf00      	nop
 801009c:	f7ff ffde 	bl	801005c <HAL_GetTick>
 80100a0:	4602      	mov	r2, r0
 80100a2:	68bb      	ldr	r3, [r7, #8]
 80100a4:	1ad3      	subs	r3, r2, r3
 80100a6:	68fa      	ldr	r2, [r7, #12]
 80100a8:	429a      	cmp	r2, r3
 80100aa:	d8f7      	bhi.n	801009c <HAL_Delay+0x28>
  {
  }
}
 80100ac:	bf00      	nop
 80100ae:	3710      	adds	r7, #16
 80100b0:	46bd      	mov	sp, r7
 80100b2:	bd80      	pop	{r7, pc}
 80100b4:	20000024 	.word	0x20000024

080100b8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80100b8:	b580      	push	{r7, lr}
 80100ba:	b084      	sub	sp, #16
 80100bc:	af00      	add	r7, sp, #0
 80100be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80100c0:	2300      	movs	r3, #0
 80100c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d101      	bne.n	80100ce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80100ca:	2301      	movs	r3, #1
 80100cc:	e033      	b.n	8010136 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d109      	bne.n	80100ea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80100d6:	6878      	ldr	r0, [r7, #4]
 80100d8:	f7fd ffc8 	bl	800e06c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	2200      	movs	r2, #0
 80100e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	2200      	movs	r2, #0
 80100e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80100ee:	f003 0310 	and.w	r3, r3, #16
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	d118      	bne.n	8010128 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80100fa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80100fe:	f023 0302 	bic.w	r3, r3, #2
 8010102:	f043 0202 	orr.w	r2, r3, #2
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 801010a:	6878      	ldr	r0, [r7, #4]
 801010c:	f000 fa94 	bl	8010638 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	2200      	movs	r2, #0
 8010114:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801011a:	f023 0303 	bic.w	r3, r3, #3
 801011e:	f043 0201 	orr.w	r2, r3, #1
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	641a      	str	r2, [r3, #64]	; 0x40
 8010126:	e001      	b.n	801012c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8010128:	2301      	movs	r3, #1
 801012a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	2200      	movs	r2, #0
 8010130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8010134:	7bfb      	ldrb	r3, [r7, #15]
}
 8010136:	4618      	mov	r0, r3
 8010138:	3710      	adds	r7, #16
 801013a:	46bd      	mov	sp, r7
 801013c:	bd80      	pop	{r7, pc}
	...

08010140 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8010140:	b580      	push	{r7, lr}
 8010142:	b086      	sub	sp, #24
 8010144:	af00      	add	r7, sp, #0
 8010146:	60f8      	str	r0, [r7, #12]
 8010148:	60b9      	str	r1, [r7, #8]
 801014a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 801014c:	2300      	movs	r3, #0
 801014e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010156:	2b01      	cmp	r3, #1
 8010158:	d101      	bne.n	801015e <HAL_ADC_Start_DMA+0x1e>
 801015a:	2302      	movs	r3, #2
 801015c:	e0cc      	b.n	80102f8 <HAL_ADC_Start_DMA+0x1b8>
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	2201      	movs	r2, #1
 8010162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	689b      	ldr	r3, [r3, #8]
 801016c:	f003 0301 	and.w	r3, r3, #1
 8010170:	2b01      	cmp	r3, #1
 8010172:	d018      	beq.n	80101a6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	689a      	ldr	r2, [r3, #8]
 801017a:	68fb      	ldr	r3, [r7, #12]
 801017c:	681b      	ldr	r3, [r3, #0]
 801017e:	f042 0201 	orr.w	r2, r2, #1
 8010182:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8010184:	4b5e      	ldr	r3, [pc, #376]	; (8010300 <HAL_ADC_Start_DMA+0x1c0>)
 8010186:	681b      	ldr	r3, [r3, #0]
 8010188:	4a5e      	ldr	r2, [pc, #376]	; (8010304 <HAL_ADC_Start_DMA+0x1c4>)
 801018a:	fba2 2303 	umull	r2, r3, r2, r3
 801018e:	0c9a      	lsrs	r2, r3, #18
 8010190:	4613      	mov	r3, r2
 8010192:	005b      	lsls	r3, r3, #1
 8010194:	4413      	add	r3, r2
 8010196:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8010198:	e002      	b.n	80101a0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 801019a:	693b      	ldr	r3, [r7, #16]
 801019c:	3b01      	subs	r3, #1
 801019e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80101a0:	693b      	ldr	r3, [r7, #16]
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d1f9      	bne.n	801019a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80101a6:	68fb      	ldr	r3, [r7, #12]
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	689b      	ldr	r3, [r3, #8]
 80101ac:	f003 0301 	and.w	r3, r3, #1
 80101b0:	2b01      	cmp	r3, #1
 80101b2:	f040 80a0 	bne.w	80102f6 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80101b6:	68fb      	ldr	r3, [r7, #12]
 80101b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80101ba:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80101be:	f023 0301 	bic.w	r3, r3, #1
 80101c2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80101c6:	68fb      	ldr	r3, [r7, #12]
 80101c8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80101ca:	68fb      	ldr	r3, [r7, #12]
 80101cc:	681b      	ldr	r3, [r3, #0]
 80101ce:	685b      	ldr	r3, [r3, #4]
 80101d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d007      	beq.n	80101e8 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80101d8:	68fb      	ldr	r3, [r7, #12]
 80101da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80101dc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80101e0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80101ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80101f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80101f4:	d106      	bne.n	8010204 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80101f6:	68fb      	ldr	r3, [r7, #12]
 80101f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80101fa:	f023 0206 	bic.w	r2, r3, #6
 80101fe:	68fb      	ldr	r3, [r7, #12]
 8010200:	645a      	str	r2, [r3, #68]	; 0x44
 8010202:	e002      	b.n	801020a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	2200      	movs	r2, #0
 8010208:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	2200      	movs	r2, #0
 801020e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8010212:	4b3d      	ldr	r3, [pc, #244]	; (8010308 <HAL_ADC_Start_DMA+0x1c8>)
 8010214:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801021a:	4a3c      	ldr	r2, [pc, #240]	; (801030c <HAL_ADC_Start_DMA+0x1cc>)
 801021c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010222:	4a3b      	ldr	r2, [pc, #236]	; (8010310 <HAL_ADC_Start_DMA+0x1d0>)
 8010224:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8010226:	68fb      	ldr	r3, [r7, #12]
 8010228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801022a:	4a3a      	ldr	r2, [pc, #232]	; (8010314 <HAL_ADC_Start_DMA+0x1d4>)
 801022c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8010236:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	685a      	ldr	r2, [r3, #4]
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8010246:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	689a      	ldr	r2, [r3, #8]
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	681b      	ldr	r3, [r3, #0]
 8010252:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010256:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 801025c:	68fb      	ldr	r3, [r7, #12]
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	334c      	adds	r3, #76	; 0x4c
 8010262:	4619      	mov	r1, r3
 8010264:	68ba      	ldr	r2, [r7, #8]
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	f000 fd24 	bl	8010cb4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 801026c:	697b      	ldr	r3, [r7, #20]
 801026e:	685b      	ldr	r3, [r3, #4]
 8010270:	f003 031f 	and.w	r3, r3, #31
 8010274:	2b00      	cmp	r3, #0
 8010276:	d12a      	bne.n	80102ce <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	4a26      	ldr	r2, [pc, #152]	; (8010318 <HAL_ADC_Start_DMA+0x1d8>)
 801027e:	4293      	cmp	r3, r2
 8010280:	d015      	beq.n	80102ae <HAL_ADC_Start_DMA+0x16e>
 8010282:	68fb      	ldr	r3, [r7, #12]
 8010284:	681b      	ldr	r3, [r3, #0]
 8010286:	4a25      	ldr	r2, [pc, #148]	; (801031c <HAL_ADC_Start_DMA+0x1dc>)
 8010288:	4293      	cmp	r3, r2
 801028a:	d105      	bne.n	8010298 <HAL_ADC_Start_DMA+0x158>
 801028c:	4b1e      	ldr	r3, [pc, #120]	; (8010308 <HAL_ADC_Start_DMA+0x1c8>)
 801028e:	685b      	ldr	r3, [r3, #4]
 8010290:	f003 031f 	and.w	r3, r3, #31
 8010294:	2b00      	cmp	r3, #0
 8010296:	d00a      	beq.n	80102ae <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8010298:	68fb      	ldr	r3, [r7, #12]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	4a20      	ldr	r2, [pc, #128]	; (8010320 <HAL_ADC_Start_DMA+0x1e0>)
 801029e:	4293      	cmp	r3, r2
 80102a0:	d129      	bne.n	80102f6 <HAL_ADC_Start_DMA+0x1b6>
 80102a2:	4b19      	ldr	r3, [pc, #100]	; (8010308 <HAL_ADC_Start_DMA+0x1c8>)
 80102a4:	685b      	ldr	r3, [r3, #4]
 80102a6:	f003 031f 	and.w	r3, r3, #31
 80102aa:	2b0f      	cmp	r3, #15
 80102ac:	d823      	bhi.n	80102f6 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80102ae:	68fb      	ldr	r3, [r7, #12]
 80102b0:	681b      	ldr	r3, [r3, #0]
 80102b2:	689b      	ldr	r3, [r3, #8]
 80102b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d11c      	bne.n	80102f6 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80102bc:	68fb      	ldr	r3, [r7, #12]
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	689a      	ldr	r2, [r3, #8]
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	681b      	ldr	r3, [r3, #0]
 80102c6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80102ca:	609a      	str	r2, [r3, #8]
 80102cc:	e013      	b.n	80102f6 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	4a11      	ldr	r2, [pc, #68]	; (8010318 <HAL_ADC_Start_DMA+0x1d8>)
 80102d4:	4293      	cmp	r3, r2
 80102d6:	d10e      	bne.n	80102f6 <HAL_ADC_Start_DMA+0x1b6>
 80102d8:	68fb      	ldr	r3, [r7, #12]
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	689b      	ldr	r3, [r3, #8]
 80102de:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d107      	bne.n	80102f6 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	689a      	ldr	r2, [r3, #8]
 80102ec:	68fb      	ldr	r3, [r7, #12]
 80102ee:	681b      	ldr	r3, [r3, #0]
 80102f0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80102f4:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80102f6:	2300      	movs	r3, #0
}
 80102f8:	4618      	mov	r0, r3
 80102fa:	3718      	adds	r7, #24
 80102fc:	46bd      	mov	sp, r7
 80102fe:	bd80      	pop	{r7, pc}
 8010300:	2000001c 	.word	0x2000001c
 8010304:	431bde83 	.word	0x431bde83
 8010308:	40012300 	.word	0x40012300
 801030c:	08010831 	.word	0x08010831
 8010310:	080108eb 	.word	0x080108eb
 8010314:	08010907 	.word	0x08010907
 8010318:	40012000 	.word	0x40012000
 801031c:	40012100 	.word	0x40012100
 8010320:	40012200 	.word	0x40012200

08010324 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8010324:	b580      	push	{r7, lr}
 8010326:	b084      	sub	sp, #16
 8010328:	af00      	add	r7, sp, #0
 801032a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 801032c:	2300      	movs	r3, #0
 801032e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010336:	2b01      	cmp	r3, #1
 8010338:	d101      	bne.n	801033e <HAL_ADC_Stop_DMA+0x1a>
 801033a:	2302      	movs	r3, #2
 801033c:	e038      	b.n	80103b0 <HAL_ADC_Stop_DMA+0x8c>
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	2201      	movs	r2, #1
 8010342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	681b      	ldr	r3, [r3, #0]
 801034a:	689a      	ldr	r2, [r3, #8]
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	f022 0201 	bic.w	r2, r2, #1
 8010354:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	681b      	ldr	r3, [r3, #0]
 801035a:	689b      	ldr	r3, [r3, #8]
 801035c:	f003 0301 	and.w	r3, r3, #1
 8010360:	2b00      	cmp	r3, #0
 8010362:	d120      	bne.n	80103a6 <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	689a      	ldr	r2, [r3, #8]
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	681b      	ldr	r3, [r3, #0]
 801036e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010372:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010378:	4618      	mov	r0, r3
 801037a:	f000 fcf3 	bl	8010d64 <HAL_DMA_Abort>
 801037e:	4603      	mov	r3, r0
 8010380:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	681b      	ldr	r3, [r3, #0]
 8010386:	685a      	ldr	r2, [r3, #4]
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8010390:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010396:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 801039a:	f023 0301 	bic.w	r3, r3, #1
 801039e:	f043 0201 	orr.w	r2, r3, #1
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	2200      	movs	r2, #0
 80103aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80103ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80103b0:	4618      	mov	r0, r3
 80103b2:	3710      	adds	r7, #16
 80103b4:	46bd      	mov	sp, r7
 80103b6:	bd80      	pop	{r7, pc}

080103b8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80103b8:	b480      	push	{r7}
 80103ba:	b083      	sub	sp, #12
 80103bc:	af00      	add	r7, sp, #0
 80103be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80103c0:	bf00      	nop
 80103c2:	370c      	adds	r7, #12
 80103c4:	46bd      	mov	sp, r7
 80103c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ca:	4770      	bx	lr

080103cc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80103cc:	b480      	push	{r7}
 80103ce:	b083      	sub	sp, #12
 80103d0:	af00      	add	r7, sp, #0
 80103d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80103d4:	bf00      	nop
 80103d6:	370c      	adds	r7, #12
 80103d8:	46bd      	mov	sp, r7
 80103da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103de:	4770      	bx	lr

080103e0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80103e0:	b480      	push	{r7}
 80103e2:	b083      	sub	sp, #12
 80103e4:	af00      	add	r7, sp, #0
 80103e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80103e8:	bf00      	nop
 80103ea:	370c      	adds	r7, #12
 80103ec:	46bd      	mov	sp, r7
 80103ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103f2:	4770      	bx	lr

080103f4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80103f4:	b480      	push	{r7}
 80103f6:	b085      	sub	sp, #20
 80103f8:	af00      	add	r7, sp, #0
 80103fa:	6078      	str	r0, [r7, #4]
 80103fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80103fe:	2300      	movs	r3, #0
 8010400:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010408:	2b01      	cmp	r3, #1
 801040a:	d101      	bne.n	8010410 <HAL_ADC_ConfigChannel+0x1c>
 801040c:	2302      	movs	r3, #2
 801040e:	e105      	b.n	801061c <HAL_ADC_ConfigChannel+0x228>
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	2201      	movs	r2, #1
 8010414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8010418:	683b      	ldr	r3, [r7, #0]
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	2b09      	cmp	r3, #9
 801041e:	d925      	bls.n	801046c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	681b      	ldr	r3, [r3, #0]
 8010424:	68d9      	ldr	r1, [r3, #12]
 8010426:	683b      	ldr	r3, [r7, #0]
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	b29b      	uxth	r3, r3
 801042c:	461a      	mov	r2, r3
 801042e:	4613      	mov	r3, r2
 8010430:	005b      	lsls	r3, r3, #1
 8010432:	4413      	add	r3, r2
 8010434:	3b1e      	subs	r3, #30
 8010436:	2207      	movs	r2, #7
 8010438:	fa02 f303 	lsl.w	r3, r2, r3
 801043c:	43da      	mvns	r2, r3
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	681b      	ldr	r3, [r3, #0]
 8010442:	400a      	ands	r2, r1
 8010444:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	68d9      	ldr	r1, [r3, #12]
 801044c:	683b      	ldr	r3, [r7, #0]
 801044e:	689a      	ldr	r2, [r3, #8]
 8010450:	683b      	ldr	r3, [r7, #0]
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	b29b      	uxth	r3, r3
 8010456:	4618      	mov	r0, r3
 8010458:	4603      	mov	r3, r0
 801045a:	005b      	lsls	r3, r3, #1
 801045c:	4403      	add	r3, r0
 801045e:	3b1e      	subs	r3, #30
 8010460:	409a      	lsls	r2, r3
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	681b      	ldr	r3, [r3, #0]
 8010466:	430a      	orrs	r2, r1
 8010468:	60da      	str	r2, [r3, #12]
 801046a:	e022      	b.n	80104b2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	681b      	ldr	r3, [r3, #0]
 8010470:	6919      	ldr	r1, [r3, #16]
 8010472:	683b      	ldr	r3, [r7, #0]
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	b29b      	uxth	r3, r3
 8010478:	461a      	mov	r2, r3
 801047a:	4613      	mov	r3, r2
 801047c:	005b      	lsls	r3, r3, #1
 801047e:	4413      	add	r3, r2
 8010480:	2207      	movs	r2, #7
 8010482:	fa02 f303 	lsl.w	r3, r2, r3
 8010486:	43da      	mvns	r2, r3
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	400a      	ands	r2, r1
 801048e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	681b      	ldr	r3, [r3, #0]
 8010494:	6919      	ldr	r1, [r3, #16]
 8010496:	683b      	ldr	r3, [r7, #0]
 8010498:	689a      	ldr	r2, [r3, #8]
 801049a:	683b      	ldr	r3, [r7, #0]
 801049c:	681b      	ldr	r3, [r3, #0]
 801049e:	b29b      	uxth	r3, r3
 80104a0:	4618      	mov	r0, r3
 80104a2:	4603      	mov	r3, r0
 80104a4:	005b      	lsls	r3, r3, #1
 80104a6:	4403      	add	r3, r0
 80104a8:	409a      	lsls	r2, r3
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	681b      	ldr	r3, [r3, #0]
 80104ae:	430a      	orrs	r2, r1
 80104b0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80104b2:	683b      	ldr	r3, [r7, #0]
 80104b4:	685b      	ldr	r3, [r3, #4]
 80104b6:	2b06      	cmp	r3, #6
 80104b8:	d824      	bhi.n	8010504 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	681b      	ldr	r3, [r3, #0]
 80104be:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80104c0:	683b      	ldr	r3, [r7, #0]
 80104c2:	685a      	ldr	r2, [r3, #4]
 80104c4:	4613      	mov	r3, r2
 80104c6:	009b      	lsls	r3, r3, #2
 80104c8:	4413      	add	r3, r2
 80104ca:	3b05      	subs	r3, #5
 80104cc:	221f      	movs	r2, #31
 80104ce:	fa02 f303 	lsl.w	r3, r2, r3
 80104d2:	43da      	mvns	r2, r3
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	400a      	ands	r2, r1
 80104da:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80104e2:	683b      	ldr	r3, [r7, #0]
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	b29b      	uxth	r3, r3
 80104e8:	4618      	mov	r0, r3
 80104ea:	683b      	ldr	r3, [r7, #0]
 80104ec:	685a      	ldr	r2, [r3, #4]
 80104ee:	4613      	mov	r3, r2
 80104f0:	009b      	lsls	r3, r3, #2
 80104f2:	4413      	add	r3, r2
 80104f4:	3b05      	subs	r3, #5
 80104f6:	fa00 f203 	lsl.w	r2, r0, r3
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	430a      	orrs	r2, r1
 8010500:	635a      	str	r2, [r3, #52]	; 0x34
 8010502:	e04c      	b.n	801059e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8010504:	683b      	ldr	r3, [r7, #0]
 8010506:	685b      	ldr	r3, [r3, #4]
 8010508:	2b0c      	cmp	r3, #12
 801050a:	d824      	bhi.n	8010556 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8010512:	683b      	ldr	r3, [r7, #0]
 8010514:	685a      	ldr	r2, [r3, #4]
 8010516:	4613      	mov	r3, r2
 8010518:	009b      	lsls	r3, r3, #2
 801051a:	4413      	add	r3, r2
 801051c:	3b23      	subs	r3, #35	; 0x23
 801051e:	221f      	movs	r2, #31
 8010520:	fa02 f303 	lsl.w	r3, r2, r3
 8010524:	43da      	mvns	r2, r3
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	681b      	ldr	r3, [r3, #0]
 801052a:	400a      	ands	r2, r1
 801052c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8010534:	683b      	ldr	r3, [r7, #0]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	b29b      	uxth	r3, r3
 801053a:	4618      	mov	r0, r3
 801053c:	683b      	ldr	r3, [r7, #0]
 801053e:	685a      	ldr	r2, [r3, #4]
 8010540:	4613      	mov	r3, r2
 8010542:	009b      	lsls	r3, r3, #2
 8010544:	4413      	add	r3, r2
 8010546:	3b23      	subs	r3, #35	; 0x23
 8010548:	fa00 f203 	lsl.w	r2, r0, r3
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	430a      	orrs	r2, r1
 8010552:	631a      	str	r2, [r3, #48]	; 0x30
 8010554:	e023      	b.n	801059e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 801055c:	683b      	ldr	r3, [r7, #0]
 801055e:	685a      	ldr	r2, [r3, #4]
 8010560:	4613      	mov	r3, r2
 8010562:	009b      	lsls	r3, r3, #2
 8010564:	4413      	add	r3, r2
 8010566:	3b41      	subs	r3, #65	; 0x41
 8010568:	221f      	movs	r2, #31
 801056a:	fa02 f303 	lsl.w	r3, r2, r3
 801056e:	43da      	mvns	r2, r3
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	400a      	ands	r2, r1
 8010576:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 801057e:	683b      	ldr	r3, [r7, #0]
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	b29b      	uxth	r3, r3
 8010584:	4618      	mov	r0, r3
 8010586:	683b      	ldr	r3, [r7, #0]
 8010588:	685a      	ldr	r2, [r3, #4]
 801058a:	4613      	mov	r3, r2
 801058c:	009b      	lsls	r3, r3, #2
 801058e:	4413      	add	r3, r2
 8010590:	3b41      	subs	r3, #65	; 0x41
 8010592:	fa00 f203 	lsl.w	r2, r0, r3
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	430a      	orrs	r2, r1
 801059c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 801059e:	4b22      	ldr	r3, [pc, #136]	; (8010628 <HAL_ADC_ConfigChannel+0x234>)
 80105a0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	4a21      	ldr	r2, [pc, #132]	; (801062c <HAL_ADC_ConfigChannel+0x238>)
 80105a8:	4293      	cmp	r3, r2
 80105aa:	d109      	bne.n	80105c0 <HAL_ADC_ConfigChannel+0x1cc>
 80105ac:	683b      	ldr	r3, [r7, #0]
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	2b12      	cmp	r3, #18
 80105b2:	d105      	bne.n	80105c0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80105b4:	68fb      	ldr	r3, [r7, #12]
 80105b6:	685b      	ldr	r3, [r3, #4]
 80105b8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80105bc:	68fb      	ldr	r3, [r7, #12]
 80105be:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	4a19      	ldr	r2, [pc, #100]	; (801062c <HAL_ADC_ConfigChannel+0x238>)
 80105c6:	4293      	cmp	r3, r2
 80105c8:	d123      	bne.n	8010612 <HAL_ADC_ConfigChannel+0x21e>
 80105ca:	683b      	ldr	r3, [r7, #0]
 80105cc:	681b      	ldr	r3, [r3, #0]
 80105ce:	2b10      	cmp	r3, #16
 80105d0:	d003      	beq.n	80105da <HAL_ADC_ConfigChannel+0x1e6>
 80105d2:	683b      	ldr	r3, [r7, #0]
 80105d4:	681b      	ldr	r3, [r3, #0]
 80105d6:	2b11      	cmp	r3, #17
 80105d8:	d11b      	bne.n	8010612 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80105da:	68fb      	ldr	r3, [r7, #12]
 80105dc:	685b      	ldr	r3, [r3, #4]
 80105de:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80105e2:	68fb      	ldr	r3, [r7, #12]
 80105e4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80105e6:	683b      	ldr	r3, [r7, #0]
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	2b10      	cmp	r3, #16
 80105ec:	d111      	bne.n	8010612 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80105ee:	4b10      	ldr	r3, [pc, #64]	; (8010630 <HAL_ADC_ConfigChannel+0x23c>)
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	4a10      	ldr	r2, [pc, #64]	; (8010634 <HAL_ADC_ConfigChannel+0x240>)
 80105f4:	fba2 2303 	umull	r2, r3, r2, r3
 80105f8:	0c9a      	lsrs	r2, r3, #18
 80105fa:	4613      	mov	r3, r2
 80105fc:	009b      	lsls	r3, r3, #2
 80105fe:	4413      	add	r3, r2
 8010600:	005b      	lsls	r3, r3, #1
 8010602:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8010604:	e002      	b.n	801060c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8010606:	68bb      	ldr	r3, [r7, #8]
 8010608:	3b01      	subs	r3, #1
 801060a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 801060c:	68bb      	ldr	r3, [r7, #8]
 801060e:	2b00      	cmp	r3, #0
 8010610:	d1f9      	bne.n	8010606 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	2200      	movs	r2, #0
 8010616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 801061a:	2300      	movs	r3, #0
}
 801061c:	4618      	mov	r0, r3
 801061e:	3714      	adds	r7, #20
 8010620:	46bd      	mov	sp, r7
 8010622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010626:	4770      	bx	lr
 8010628:	40012300 	.word	0x40012300
 801062c:	40012000 	.word	0x40012000
 8010630:	2000001c 	.word	0x2000001c
 8010634:	431bde83 	.word	0x431bde83

08010638 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8010638:	b480      	push	{r7}
 801063a:	b085      	sub	sp, #20
 801063c:	af00      	add	r7, sp, #0
 801063e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8010640:	4b79      	ldr	r3, [pc, #484]	; (8010828 <ADC_Init+0x1f0>)
 8010642:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8010644:	68fb      	ldr	r3, [r7, #12]
 8010646:	685b      	ldr	r3, [r3, #4]
 8010648:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 801064c:	68fb      	ldr	r3, [r7, #12]
 801064e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8010650:	68fb      	ldr	r3, [r7, #12]
 8010652:	685a      	ldr	r2, [r3, #4]
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	685b      	ldr	r3, [r3, #4]
 8010658:	431a      	orrs	r2, r3
 801065a:	68fb      	ldr	r3, [r7, #12]
 801065c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	681b      	ldr	r3, [r3, #0]
 8010662:	685a      	ldr	r2, [r3, #4]
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	681b      	ldr	r3, [r3, #0]
 8010668:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 801066c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	6859      	ldr	r1, [r3, #4]
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	691b      	ldr	r3, [r3, #16]
 8010678:	021a      	lsls	r2, r3, #8
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	681b      	ldr	r3, [r3, #0]
 801067e:	430a      	orrs	r2, r1
 8010680:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	681b      	ldr	r3, [r3, #0]
 8010686:	685a      	ldr	r2, [r3, #4]
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	681b      	ldr	r3, [r3, #0]
 801068c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8010690:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	681b      	ldr	r3, [r3, #0]
 8010696:	6859      	ldr	r1, [r3, #4]
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	689a      	ldr	r2, [r3, #8]
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	430a      	orrs	r2, r1
 80106a2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	689a      	ldr	r2, [r3, #8]
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80106b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	6899      	ldr	r1, [r3, #8]
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	68da      	ldr	r2, [r3, #12]
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	430a      	orrs	r2, r1
 80106c4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80106ca:	4a58      	ldr	r2, [pc, #352]	; (801082c <ADC_Init+0x1f4>)
 80106cc:	4293      	cmp	r3, r2
 80106ce:	d022      	beq.n	8010716 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	689a      	ldr	r2, [r3, #8]
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80106de:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	681b      	ldr	r3, [r3, #0]
 80106e4:	6899      	ldr	r1, [r3, #8]
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	681b      	ldr	r3, [r3, #0]
 80106ee:	430a      	orrs	r2, r1
 80106f0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	681b      	ldr	r3, [r3, #0]
 80106f6:	689a      	ldr	r2, [r3, #8]
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8010700:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	681b      	ldr	r3, [r3, #0]
 8010706:	6899      	ldr	r1, [r3, #8]
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	681b      	ldr	r3, [r3, #0]
 8010710:	430a      	orrs	r2, r1
 8010712:	609a      	str	r2, [r3, #8]
 8010714:	e00f      	b.n	8010736 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	689a      	ldr	r2, [r3, #8]
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8010724:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	681b      	ldr	r3, [r3, #0]
 801072a:	689a      	ldr	r2, [r3, #8]
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8010734:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	689a      	ldr	r2, [r3, #8]
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	f022 0202 	bic.w	r2, r2, #2
 8010744:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	681b      	ldr	r3, [r3, #0]
 801074a:	6899      	ldr	r1, [r3, #8]
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	7e1b      	ldrb	r3, [r3, #24]
 8010750:	005a      	lsls	r2, r3, #1
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	430a      	orrs	r2, r1
 8010758:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010760:	2b00      	cmp	r3, #0
 8010762:	d01b      	beq.n	801079c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	681b      	ldr	r3, [r3, #0]
 8010768:	685a      	ldr	r2, [r3, #4]
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010772:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	681b      	ldr	r3, [r3, #0]
 8010778:	685a      	ldr	r2, [r3, #4]
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8010782:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	6859      	ldr	r1, [r3, #4]
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801078e:	3b01      	subs	r3, #1
 8010790:	035a      	lsls	r2, r3, #13
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	430a      	orrs	r2, r1
 8010798:	605a      	str	r2, [r3, #4]
 801079a:	e007      	b.n	80107ac <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	681b      	ldr	r3, [r3, #0]
 80107a0:	685a      	ldr	r2, [r3, #4]
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80107aa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	681b      	ldr	r3, [r3, #0]
 80107b6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80107ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	69db      	ldr	r3, [r3, #28]
 80107c6:	3b01      	subs	r3, #1
 80107c8:	051a      	lsls	r2, r3, #20
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	430a      	orrs	r2, r1
 80107d0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	681b      	ldr	r3, [r3, #0]
 80107d6:	689a      	ldr	r2, [r3, #8]
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80107e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	6899      	ldr	r1, [r3, #8]
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80107ee:	025a      	lsls	r2, r3, #9
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	681b      	ldr	r3, [r3, #0]
 80107f4:	430a      	orrs	r2, r1
 80107f6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	689a      	ldr	r2, [r3, #8]
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	681b      	ldr	r3, [r3, #0]
 8010802:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010806:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	681b      	ldr	r3, [r3, #0]
 801080c:	6899      	ldr	r1, [r3, #8]
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	695b      	ldr	r3, [r3, #20]
 8010812:	029a      	lsls	r2, r3, #10
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	681b      	ldr	r3, [r3, #0]
 8010818:	430a      	orrs	r2, r1
 801081a:	609a      	str	r2, [r3, #8]
}
 801081c:	bf00      	nop
 801081e:	3714      	adds	r7, #20
 8010820:	46bd      	mov	sp, r7
 8010822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010826:	4770      	bx	lr
 8010828:	40012300 	.word	0x40012300
 801082c:	0f000001 	.word	0x0f000001

08010830 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8010830:	b580      	push	{r7, lr}
 8010832:	b084      	sub	sp, #16
 8010834:	af00      	add	r7, sp, #0
 8010836:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801083c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010842:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8010846:	2b00      	cmp	r3, #0
 8010848:	d13c      	bne.n	80108c4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801084e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	681b      	ldr	r3, [r3, #0]
 801085a:	689b      	ldr	r3, [r3, #8]
 801085c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010860:	2b00      	cmp	r3, #0
 8010862:	d12b      	bne.n	80108bc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8010864:	68fb      	ldr	r3, [r7, #12]
 8010866:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8010868:	2b00      	cmp	r3, #0
 801086a:	d127      	bne.n	80108bc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 801086c:	68fb      	ldr	r3, [r7, #12]
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010872:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8010876:	2b00      	cmp	r3, #0
 8010878:	d006      	beq.n	8010888 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	689b      	ldr	r3, [r3, #8]
 8010880:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8010884:	2b00      	cmp	r3, #0
 8010886:	d119      	bne.n	80108bc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8010888:	68fb      	ldr	r3, [r7, #12]
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	685a      	ldr	r2, [r3, #4]
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	f022 0220 	bic.w	r2, r2, #32
 8010896:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8010898:	68fb      	ldr	r3, [r7, #12]
 801089a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801089c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80108ac:	2b00      	cmp	r3, #0
 80108ae:	d105      	bne.n	80108bc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108b4:	f043 0201 	orr.w	r2, r3, #1
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80108bc:	68f8      	ldr	r0, [r7, #12]
 80108be:	f7ff fd7b 	bl	80103b8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80108c2:	e00e      	b.n	80108e2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108c8:	f003 0310 	and.w	r3, r3, #16
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d003      	beq.n	80108d8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80108d0:	68f8      	ldr	r0, [r7, #12]
 80108d2:	f7ff fd85 	bl	80103e0 <HAL_ADC_ErrorCallback>
}
 80108d6:	e004      	b.n	80108e2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80108dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80108de:	6878      	ldr	r0, [r7, #4]
 80108e0:	4798      	blx	r3
}
 80108e2:	bf00      	nop
 80108e4:	3710      	adds	r7, #16
 80108e6:	46bd      	mov	sp, r7
 80108e8:	bd80      	pop	{r7, pc}

080108ea <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80108ea:	b580      	push	{r7, lr}
 80108ec:	b084      	sub	sp, #16
 80108ee:	af00      	add	r7, sp, #0
 80108f0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80108f6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80108f8:	68f8      	ldr	r0, [r7, #12]
 80108fa:	f7ff fd67 	bl	80103cc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80108fe:	bf00      	nop
 8010900:	3710      	adds	r7, #16
 8010902:	46bd      	mov	sp, r7
 8010904:	bd80      	pop	{r7, pc}

08010906 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8010906:	b580      	push	{r7, lr}
 8010908:	b084      	sub	sp, #16
 801090a:	af00      	add	r7, sp, #0
 801090c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010912:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8010914:	68fb      	ldr	r3, [r7, #12]
 8010916:	2240      	movs	r2, #64	; 0x40
 8010918:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801091e:	f043 0204 	orr.w	r2, r3, #4
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8010926:	68f8      	ldr	r0, [r7, #12]
 8010928:	f7ff fd5a 	bl	80103e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 801092c:	bf00      	nop
 801092e:	3710      	adds	r7, #16
 8010930:	46bd      	mov	sp, r7
 8010932:	bd80      	pop	{r7, pc}

08010934 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010934:	b480      	push	{r7}
 8010936:	b085      	sub	sp, #20
 8010938:	af00      	add	r7, sp, #0
 801093a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	f003 0307 	and.w	r3, r3, #7
 8010942:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8010944:	4b0c      	ldr	r3, [pc, #48]	; (8010978 <__NVIC_SetPriorityGrouping+0x44>)
 8010946:	68db      	ldr	r3, [r3, #12]
 8010948:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 801094a:	68ba      	ldr	r2, [r7, #8]
 801094c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8010950:	4013      	ands	r3, r2
 8010952:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8010954:	68fb      	ldr	r3, [r7, #12]
 8010956:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010958:	68bb      	ldr	r3, [r7, #8]
 801095a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 801095c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8010960:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010964:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8010966:	4a04      	ldr	r2, [pc, #16]	; (8010978 <__NVIC_SetPriorityGrouping+0x44>)
 8010968:	68bb      	ldr	r3, [r7, #8]
 801096a:	60d3      	str	r3, [r2, #12]
}
 801096c:	bf00      	nop
 801096e:	3714      	adds	r7, #20
 8010970:	46bd      	mov	sp, r7
 8010972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010976:	4770      	bx	lr
 8010978:	e000ed00 	.word	0xe000ed00

0801097c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 801097c:	b480      	push	{r7}
 801097e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8010980:	4b04      	ldr	r3, [pc, #16]	; (8010994 <__NVIC_GetPriorityGrouping+0x18>)
 8010982:	68db      	ldr	r3, [r3, #12]
 8010984:	0a1b      	lsrs	r3, r3, #8
 8010986:	f003 0307 	and.w	r3, r3, #7
}
 801098a:	4618      	mov	r0, r3
 801098c:	46bd      	mov	sp, r7
 801098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010992:	4770      	bx	lr
 8010994:	e000ed00 	.word	0xe000ed00

08010998 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8010998:	b480      	push	{r7}
 801099a:	b083      	sub	sp, #12
 801099c:	af00      	add	r7, sp, #0
 801099e:	4603      	mov	r3, r0
 80109a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80109a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80109a6:	2b00      	cmp	r3, #0
 80109a8:	db0b      	blt.n	80109c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80109aa:	79fb      	ldrb	r3, [r7, #7]
 80109ac:	f003 021f 	and.w	r2, r3, #31
 80109b0:	4907      	ldr	r1, [pc, #28]	; (80109d0 <__NVIC_EnableIRQ+0x38>)
 80109b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80109b6:	095b      	lsrs	r3, r3, #5
 80109b8:	2001      	movs	r0, #1
 80109ba:	fa00 f202 	lsl.w	r2, r0, r2
 80109be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80109c2:	bf00      	nop
 80109c4:	370c      	adds	r7, #12
 80109c6:	46bd      	mov	sp, r7
 80109c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109cc:	4770      	bx	lr
 80109ce:	bf00      	nop
 80109d0:	e000e100 	.word	0xe000e100

080109d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80109d4:	b480      	push	{r7}
 80109d6:	b083      	sub	sp, #12
 80109d8:	af00      	add	r7, sp, #0
 80109da:	4603      	mov	r3, r0
 80109dc:	6039      	str	r1, [r7, #0]
 80109de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80109e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	db0a      	blt.n	80109fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80109e8:	683b      	ldr	r3, [r7, #0]
 80109ea:	b2da      	uxtb	r2, r3
 80109ec:	490c      	ldr	r1, [pc, #48]	; (8010a20 <__NVIC_SetPriority+0x4c>)
 80109ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80109f2:	0112      	lsls	r2, r2, #4
 80109f4:	b2d2      	uxtb	r2, r2
 80109f6:	440b      	add	r3, r1
 80109f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80109fc:	e00a      	b.n	8010a14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80109fe:	683b      	ldr	r3, [r7, #0]
 8010a00:	b2da      	uxtb	r2, r3
 8010a02:	4908      	ldr	r1, [pc, #32]	; (8010a24 <__NVIC_SetPriority+0x50>)
 8010a04:	79fb      	ldrb	r3, [r7, #7]
 8010a06:	f003 030f 	and.w	r3, r3, #15
 8010a0a:	3b04      	subs	r3, #4
 8010a0c:	0112      	lsls	r2, r2, #4
 8010a0e:	b2d2      	uxtb	r2, r2
 8010a10:	440b      	add	r3, r1
 8010a12:	761a      	strb	r2, [r3, #24]
}
 8010a14:	bf00      	nop
 8010a16:	370c      	adds	r7, #12
 8010a18:	46bd      	mov	sp, r7
 8010a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a1e:	4770      	bx	lr
 8010a20:	e000e100 	.word	0xe000e100
 8010a24:	e000ed00 	.word	0xe000ed00

08010a28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8010a28:	b480      	push	{r7}
 8010a2a:	b089      	sub	sp, #36	; 0x24
 8010a2c:	af00      	add	r7, sp, #0
 8010a2e:	60f8      	str	r0, [r7, #12]
 8010a30:	60b9      	str	r1, [r7, #8]
 8010a32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8010a34:	68fb      	ldr	r3, [r7, #12]
 8010a36:	f003 0307 	and.w	r3, r3, #7
 8010a3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8010a3c:	69fb      	ldr	r3, [r7, #28]
 8010a3e:	f1c3 0307 	rsb	r3, r3, #7
 8010a42:	2b04      	cmp	r3, #4
 8010a44:	bf28      	it	cs
 8010a46:	2304      	movcs	r3, #4
 8010a48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8010a4a:	69fb      	ldr	r3, [r7, #28]
 8010a4c:	3304      	adds	r3, #4
 8010a4e:	2b06      	cmp	r3, #6
 8010a50:	d902      	bls.n	8010a58 <NVIC_EncodePriority+0x30>
 8010a52:	69fb      	ldr	r3, [r7, #28]
 8010a54:	3b03      	subs	r3, #3
 8010a56:	e000      	b.n	8010a5a <NVIC_EncodePriority+0x32>
 8010a58:	2300      	movs	r3, #0
 8010a5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8010a60:	69bb      	ldr	r3, [r7, #24]
 8010a62:	fa02 f303 	lsl.w	r3, r2, r3
 8010a66:	43da      	mvns	r2, r3
 8010a68:	68bb      	ldr	r3, [r7, #8]
 8010a6a:	401a      	ands	r2, r3
 8010a6c:	697b      	ldr	r3, [r7, #20]
 8010a6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8010a70:	f04f 31ff 	mov.w	r1, #4294967295
 8010a74:	697b      	ldr	r3, [r7, #20]
 8010a76:	fa01 f303 	lsl.w	r3, r1, r3
 8010a7a:	43d9      	mvns	r1, r3
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010a80:	4313      	orrs	r3, r2
         );
}
 8010a82:	4618      	mov	r0, r3
 8010a84:	3724      	adds	r7, #36	; 0x24
 8010a86:	46bd      	mov	sp, r7
 8010a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a8c:	4770      	bx	lr
	...

08010a90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8010a90:	b580      	push	{r7, lr}
 8010a92:	b082      	sub	sp, #8
 8010a94:	af00      	add	r7, sp, #0
 8010a96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	3b01      	subs	r3, #1
 8010a9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8010aa0:	d301      	bcc.n	8010aa6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8010aa2:	2301      	movs	r3, #1
 8010aa4:	e00f      	b.n	8010ac6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8010aa6:	4a0a      	ldr	r2, [pc, #40]	; (8010ad0 <SysTick_Config+0x40>)
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	3b01      	subs	r3, #1
 8010aac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8010aae:	210f      	movs	r1, #15
 8010ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8010ab4:	f7ff ff8e 	bl	80109d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8010ab8:	4b05      	ldr	r3, [pc, #20]	; (8010ad0 <SysTick_Config+0x40>)
 8010aba:	2200      	movs	r2, #0
 8010abc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8010abe:	4b04      	ldr	r3, [pc, #16]	; (8010ad0 <SysTick_Config+0x40>)
 8010ac0:	2207      	movs	r2, #7
 8010ac2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8010ac4:	2300      	movs	r3, #0
}
 8010ac6:	4618      	mov	r0, r3
 8010ac8:	3708      	adds	r7, #8
 8010aca:	46bd      	mov	sp, r7
 8010acc:	bd80      	pop	{r7, pc}
 8010ace:	bf00      	nop
 8010ad0:	e000e010 	.word	0xe000e010

08010ad4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010ad4:	b580      	push	{r7, lr}
 8010ad6:	b082      	sub	sp, #8
 8010ad8:	af00      	add	r7, sp, #0
 8010ada:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8010adc:	6878      	ldr	r0, [r7, #4]
 8010ade:	f7ff ff29 	bl	8010934 <__NVIC_SetPriorityGrouping>
}
 8010ae2:	bf00      	nop
 8010ae4:	3708      	adds	r7, #8
 8010ae6:	46bd      	mov	sp, r7
 8010ae8:	bd80      	pop	{r7, pc}

08010aea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8010aea:	b580      	push	{r7, lr}
 8010aec:	b086      	sub	sp, #24
 8010aee:	af00      	add	r7, sp, #0
 8010af0:	4603      	mov	r3, r0
 8010af2:	60b9      	str	r1, [r7, #8]
 8010af4:	607a      	str	r2, [r7, #4]
 8010af6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8010af8:	2300      	movs	r3, #0
 8010afa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8010afc:	f7ff ff3e 	bl	801097c <__NVIC_GetPriorityGrouping>
 8010b00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8010b02:	687a      	ldr	r2, [r7, #4]
 8010b04:	68b9      	ldr	r1, [r7, #8]
 8010b06:	6978      	ldr	r0, [r7, #20]
 8010b08:	f7ff ff8e 	bl	8010a28 <NVIC_EncodePriority>
 8010b0c:	4602      	mov	r2, r0
 8010b0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010b12:	4611      	mov	r1, r2
 8010b14:	4618      	mov	r0, r3
 8010b16:	f7ff ff5d 	bl	80109d4 <__NVIC_SetPriority>
}
 8010b1a:	bf00      	nop
 8010b1c:	3718      	adds	r7, #24
 8010b1e:	46bd      	mov	sp, r7
 8010b20:	bd80      	pop	{r7, pc}

08010b22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8010b22:	b580      	push	{r7, lr}
 8010b24:	b082      	sub	sp, #8
 8010b26:	af00      	add	r7, sp, #0
 8010b28:	4603      	mov	r3, r0
 8010b2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8010b2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010b30:	4618      	mov	r0, r3
 8010b32:	f7ff ff31 	bl	8010998 <__NVIC_EnableIRQ>
}
 8010b36:	bf00      	nop
 8010b38:	3708      	adds	r7, #8
 8010b3a:	46bd      	mov	sp, r7
 8010b3c:	bd80      	pop	{r7, pc}

08010b3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8010b3e:	b580      	push	{r7, lr}
 8010b40:	b082      	sub	sp, #8
 8010b42:	af00      	add	r7, sp, #0
 8010b44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8010b46:	6878      	ldr	r0, [r7, #4]
 8010b48:	f7ff ffa2 	bl	8010a90 <SysTick_Config>
 8010b4c:	4603      	mov	r3, r0
}
 8010b4e:	4618      	mov	r0, r3
 8010b50:	3708      	adds	r7, #8
 8010b52:	46bd      	mov	sp, r7
 8010b54:	bd80      	pop	{r7, pc}
	...

08010b58 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8010b58:	b580      	push	{r7, lr}
 8010b5a:	b086      	sub	sp, #24
 8010b5c:	af00      	add	r7, sp, #0
 8010b5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8010b60:	2300      	movs	r3, #0
 8010b62:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8010b64:	f7ff fa7a 	bl	801005c <HAL_GetTick>
 8010b68:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d101      	bne.n	8010b74 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8010b70:	2301      	movs	r3, #1
 8010b72:	e099      	b.n	8010ca8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	2200      	movs	r2, #0
 8010b78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	2202      	movs	r2, #2
 8010b80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	681b      	ldr	r3, [r3, #0]
 8010b88:	681a      	ldr	r2, [r3, #0]
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	681b      	ldr	r3, [r3, #0]
 8010b8e:	f022 0201 	bic.w	r2, r2, #1
 8010b92:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010b94:	e00f      	b.n	8010bb6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8010b96:	f7ff fa61 	bl	801005c <HAL_GetTick>
 8010b9a:	4602      	mov	r2, r0
 8010b9c:	693b      	ldr	r3, [r7, #16]
 8010b9e:	1ad3      	subs	r3, r2, r3
 8010ba0:	2b05      	cmp	r3, #5
 8010ba2:	d908      	bls.n	8010bb6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	2220      	movs	r2, #32
 8010ba8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	2203      	movs	r2, #3
 8010bae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8010bb2:	2303      	movs	r3, #3
 8010bb4:	e078      	b.n	8010ca8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	681b      	ldr	r3, [r3, #0]
 8010bba:	681b      	ldr	r3, [r3, #0]
 8010bbc:	f003 0301 	and.w	r3, r3, #1
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d1e8      	bne.n	8010b96 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8010bcc:	697a      	ldr	r2, [r7, #20]
 8010bce:	4b38      	ldr	r3, [pc, #224]	; (8010cb0 <HAL_DMA_Init+0x158>)
 8010bd0:	4013      	ands	r3, r2
 8010bd2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	685a      	ldr	r2, [r3, #4]
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	689b      	ldr	r3, [r3, #8]
 8010bdc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8010be2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	691b      	ldr	r3, [r3, #16]
 8010be8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010bee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	699b      	ldr	r3, [r3, #24]
 8010bf4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8010bf6:	687b      	ldr	r3, [r7, #4]
 8010bf8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010bfa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	6a1b      	ldr	r3, [r3, #32]
 8010c00:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8010c02:	697a      	ldr	r2, [r7, #20]
 8010c04:	4313      	orrs	r3, r2
 8010c06:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c0c:	2b04      	cmp	r3, #4
 8010c0e:	d107      	bne.n	8010c20 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c18:	4313      	orrs	r3, r2
 8010c1a:	697a      	ldr	r2, [r7, #20]
 8010c1c:	4313      	orrs	r3, r2
 8010c1e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	681b      	ldr	r3, [r3, #0]
 8010c24:	697a      	ldr	r2, [r7, #20]
 8010c26:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	681b      	ldr	r3, [r3, #0]
 8010c2c:	695b      	ldr	r3, [r3, #20]
 8010c2e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8010c30:	697b      	ldr	r3, [r7, #20]
 8010c32:	f023 0307 	bic.w	r3, r3, #7
 8010c36:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c3c:	697a      	ldr	r2, [r7, #20]
 8010c3e:	4313      	orrs	r3, r2
 8010c40:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c46:	2b04      	cmp	r3, #4
 8010c48:	d117      	bne.n	8010c7a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010c4e:	697a      	ldr	r2, [r7, #20]
 8010c50:	4313      	orrs	r3, r2
 8010c52:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d00e      	beq.n	8010c7a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8010c5c:	6878      	ldr	r0, [r7, #4]
 8010c5e:	f000 fadf 	bl	8011220 <DMA_CheckFifoParam>
 8010c62:	4603      	mov	r3, r0
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d008      	beq.n	8010c7a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	2240      	movs	r2, #64	; 0x40
 8010c6c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	2201      	movs	r2, #1
 8010c72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8010c76:	2301      	movs	r3, #1
 8010c78:	e016      	b.n	8010ca8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8010c7a:	687b      	ldr	r3, [r7, #4]
 8010c7c:	681b      	ldr	r3, [r3, #0]
 8010c7e:	697a      	ldr	r2, [r7, #20]
 8010c80:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8010c82:	6878      	ldr	r0, [r7, #4]
 8010c84:	f000 fa96 	bl	80111b4 <DMA_CalcBaseAndBitshift>
 8010c88:	4603      	mov	r3, r0
 8010c8a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010c90:	223f      	movs	r2, #63	; 0x3f
 8010c92:	409a      	lsls	r2, r3
 8010c94:	68fb      	ldr	r3, [r7, #12]
 8010c96:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	2200      	movs	r2, #0
 8010c9c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	2201      	movs	r2, #1
 8010ca2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8010ca6:	2300      	movs	r3, #0
}
 8010ca8:	4618      	mov	r0, r3
 8010caa:	3718      	adds	r7, #24
 8010cac:	46bd      	mov	sp, r7
 8010cae:	bd80      	pop	{r7, pc}
 8010cb0:	f010803f 	.word	0xf010803f

08010cb4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010cb4:	b580      	push	{r7, lr}
 8010cb6:	b086      	sub	sp, #24
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	60f8      	str	r0, [r7, #12]
 8010cbc:	60b9      	str	r1, [r7, #8]
 8010cbe:	607a      	str	r2, [r7, #4]
 8010cc0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010cc2:	2300      	movs	r3, #0
 8010cc4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010cc6:	68fb      	ldr	r3, [r7, #12]
 8010cc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010cca:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8010ccc:	68fb      	ldr	r3, [r7, #12]
 8010cce:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8010cd2:	2b01      	cmp	r3, #1
 8010cd4:	d101      	bne.n	8010cda <HAL_DMA_Start_IT+0x26>
 8010cd6:	2302      	movs	r3, #2
 8010cd8:	e040      	b.n	8010d5c <HAL_DMA_Start_IT+0xa8>
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	2201      	movs	r2, #1
 8010cde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8010ce2:	68fb      	ldr	r3, [r7, #12]
 8010ce4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8010ce8:	b2db      	uxtb	r3, r3
 8010cea:	2b01      	cmp	r3, #1
 8010cec:	d12f      	bne.n	8010d4e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	2202      	movs	r2, #2
 8010cf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8010cf6:	68fb      	ldr	r3, [r7, #12]
 8010cf8:	2200      	movs	r2, #0
 8010cfa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8010cfc:	683b      	ldr	r3, [r7, #0]
 8010cfe:	687a      	ldr	r2, [r7, #4]
 8010d00:	68b9      	ldr	r1, [r7, #8]
 8010d02:	68f8      	ldr	r0, [r7, #12]
 8010d04:	f000 fa28 	bl	8011158 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010d08:	68fb      	ldr	r3, [r7, #12]
 8010d0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010d0c:	223f      	movs	r2, #63	; 0x3f
 8010d0e:	409a      	lsls	r2, r3
 8010d10:	693b      	ldr	r3, [r7, #16]
 8010d12:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	681b      	ldr	r3, [r3, #0]
 8010d18:	681a      	ldr	r2, [r3, #0]
 8010d1a:	68fb      	ldr	r3, [r7, #12]
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	f042 0216 	orr.w	r2, r2, #22
 8010d22:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8010d24:	68fb      	ldr	r3, [r7, #12]
 8010d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d007      	beq.n	8010d3c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	681a      	ldr	r2, [r3, #0]
 8010d32:	68fb      	ldr	r3, [r7, #12]
 8010d34:	681b      	ldr	r3, [r3, #0]
 8010d36:	f042 0208 	orr.w	r2, r2, #8
 8010d3a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	681b      	ldr	r3, [r3, #0]
 8010d40:	681a      	ldr	r2, [r3, #0]
 8010d42:	68fb      	ldr	r3, [r7, #12]
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	f042 0201 	orr.w	r2, r2, #1
 8010d4a:	601a      	str	r2, [r3, #0]
 8010d4c:	e005      	b.n	8010d5a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	2200      	movs	r2, #0
 8010d52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8010d56:	2302      	movs	r3, #2
 8010d58:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8010d5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8010d5c:	4618      	mov	r0, r3
 8010d5e:	3718      	adds	r7, #24
 8010d60:	46bd      	mov	sp, r7
 8010d62:	bd80      	pop	{r7, pc}

08010d64 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8010d64:	b580      	push	{r7, lr}
 8010d66:	b084      	sub	sp, #16
 8010d68:	af00      	add	r7, sp, #0
 8010d6a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010d70:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8010d72:	f7ff f973 	bl	801005c <HAL_GetTick>
 8010d76:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8010d7e:	b2db      	uxtb	r3, r3
 8010d80:	2b02      	cmp	r3, #2
 8010d82:	d008      	beq.n	8010d96 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	2280      	movs	r2, #128	; 0x80
 8010d88:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	2200      	movs	r2, #0
 8010d8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8010d92:	2301      	movs	r3, #1
 8010d94:	e052      	b.n	8010e3c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	681b      	ldr	r3, [r3, #0]
 8010d9a:	681a      	ldr	r2, [r3, #0]
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	681b      	ldr	r3, [r3, #0]
 8010da0:	f022 0216 	bic.w	r2, r2, #22
 8010da4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	695a      	ldr	r2, [r3, #20]
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8010db4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d103      	bne.n	8010dc6 <HAL_DMA_Abort+0x62>
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d007      	beq.n	8010dd6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	681a      	ldr	r2, [r3, #0]
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	681b      	ldr	r3, [r3, #0]
 8010dd0:	f022 0208 	bic.w	r2, r2, #8
 8010dd4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	681b      	ldr	r3, [r3, #0]
 8010dda:	681a      	ldr	r2, [r3, #0]
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	681b      	ldr	r3, [r3, #0]
 8010de0:	f022 0201 	bic.w	r2, r2, #1
 8010de4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010de6:	e013      	b.n	8010e10 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8010de8:	f7ff f938 	bl	801005c <HAL_GetTick>
 8010dec:	4602      	mov	r2, r0
 8010dee:	68bb      	ldr	r3, [r7, #8]
 8010df0:	1ad3      	subs	r3, r2, r3
 8010df2:	2b05      	cmp	r3, #5
 8010df4:	d90c      	bls.n	8010e10 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	2220      	movs	r2, #32
 8010dfa:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	2200      	movs	r2, #0
 8010e00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	2203      	movs	r2, #3
 8010e08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8010e0c:	2303      	movs	r3, #3
 8010e0e:	e015      	b.n	8010e3c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010e10:	687b      	ldr	r3, [r7, #4]
 8010e12:	681b      	ldr	r3, [r3, #0]
 8010e14:	681b      	ldr	r3, [r3, #0]
 8010e16:	f003 0301 	and.w	r3, r3, #1
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	d1e4      	bne.n	8010de8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010e1e:	687b      	ldr	r3, [r7, #4]
 8010e20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010e22:	223f      	movs	r2, #63	; 0x3f
 8010e24:	409a      	lsls	r2, r3
 8010e26:	68fb      	ldr	r3, [r7, #12]
 8010e28:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	2200      	movs	r2, #0
 8010e2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	2201      	movs	r2, #1
 8010e36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8010e3a:	2300      	movs	r3, #0
}
 8010e3c:	4618      	mov	r0, r3
 8010e3e:	3710      	adds	r7, #16
 8010e40:	46bd      	mov	sp, r7
 8010e42:	bd80      	pop	{r7, pc}

08010e44 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8010e44:	b580      	push	{r7, lr}
 8010e46:	b086      	sub	sp, #24
 8010e48:	af00      	add	r7, sp, #0
 8010e4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8010e4c:	2300      	movs	r3, #0
 8010e4e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8010e50:	4b92      	ldr	r3, [pc, #584]	; (801109c <HAL_DMA_IRQHandler+0x258>)
 8010e52:	681b      	ldr	r3, [r3, #0]
 8010e54:	4a92      	ldr	r2, [pc, #584]	; (80110a0 <HAL_DMA_IRQHandler+0x25c>)
 8010e56:	fba2 2303 	umull	r2, r3, r2, r3
 8010e5a:	0a9b      	lsrs	r3, r3, #10
 8010e5c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010e62:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8010e64:	693b      	ldr	r3, [r7, #16]
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010e6e:	2208      	movs	r2, #8
 8010e70:	409a      	lsls	r2, r3
 8010e72:	68fb      	ldr	r3, [r7, #12]
 8010e74:	4013      	ands	r3, r2
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d01a      	beq.n	8010eb0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	681b      	ldr	r3, [r3, #0]
 8010e80:	f003 0304 	and.w	r3, r3, #4
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	d013      	beq.n	8010eb0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	681a      	ldr	r2, [r3, #0]
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	681b      	ldr	r3, [r3, #0]
 8010e92:	f022 0204 	bic.w	r2, r2, #4
 8010e96:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010e9c:	2208      	movs	r2, #8
 8010e9e:	409a      	lsls	r2, r3
 8010ea0:	693b      	ldr	r3, [r7, #16]
 8010ea2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010ea8:	f043 0201 	orr.w	r2, r3, #1
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010eb4:	2201      	movs	r2, #1
 8010eb6:	409a      	lsls	r2, r3
 8010eb8:	68fb      	ldr	r3, [r7, #12]
 8010eba:	4013      	ands	r3, r2
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d012      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	681b      	ldr	r3, [r3, #0]
 8010ec4:	695b      	ldr	r3, [r3, #20]
 8010ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	d00b      	beq.n	8010ee6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010ed2:	2201      	movs	r2, #1
 8010ed4:	409a      	lsls	r2, r3
 8010ed6:	693b      	ldr	r3, [r7, #16]
 8010ed8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010ede:	f043 0202 	orr.w	r2, r3, #2
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010eea:	2204      	movs	r2, #4
 8010eec:	409a      	lsls	r2, r3
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	4013      	ands	r3, r2
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d012      	beq.n	8010f1c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	681b      	ldr	r3, [r3, #0]
 8010efa:	681b      	ldr	r3, [r3, #0]
 8010efc:	f003 0302 	and.w	r3, r3, #2
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d00b      	beq.n	8010f1c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010f08:	2204      	movs	r2, #4
 8010f0a:	409a      	lsls	r2, r3
 8010f0c:	693b      	ldr	r3, [r7, #16]
 8010f0e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010f14:	f043 0204 	orr.w	r2, r3, #4
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010f20:	2210      	movs	r2, #16
 8010f22:	409a      	lsls	r2, r3
 8010f24:	68fb      	ldr	r3, [r7, #12]
 8010f26:	4013      	ands	r3, r2
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	d043      	beq.n	8010fb4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	681b      	ldr	r3, [r3, #0]
 8010f32:	f003 0308 	and.w	r3, r3, #8
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d03c      	beq.n	8010fb4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010f3e:	2210      	movs	r2, #16
 8010f40:	409a      	lsls	r2, r3
 8010f42:	693b      	ldr	r3, [r7, #16]
 8010f44:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d018      	beq.n	8010f86 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	d108      	bne.n	8010f74 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	d024      	beq.n	8010fb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f6e:	6878      	ldr	r0, [r7, #4]
 8010f70:	4798      	blx	r3
 8010f72:	e01f      	b.n	8010fb4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d01b      	beq.n	8010fb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010f80:	6878      	ldr	r0, [r7, #4]
 8010f82:	4798      	blx	r3
 8010f84:	e016      	b.n	8010fb4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	681b      	ldr	r3, [r3, #0]
 8010f8a:	681b      	ldr	r3, [r3, #0]
 8010f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d107      	bne.n	8010fa4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	681a      	ldr	r2, [r3, #0]
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	681b      	ldr	r3, [r3, #0]
 8010f9e:	f022 0208 	bic.w	r2, r2, #8
 8010fa2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d003      	beq.n	8010fb4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010fb0:	6878      	ldr	r0, [r7, #4]
 8010fb2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010fb8:	2220      	movs	r2, #32
 8010fba:	409a      	lsls	r2, r3
 8010fbc:	68fb      	ldr	r3, [r7, #12]
 8010fbe:	4013      	ands	r3, r2
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	f000 808e 	beq.w	80110e2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	681b      	ldr	r3, [r3, #0]
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	f003 0310 	and.w	r3, r3, #16
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	f000 8086 	beq.w	80110e2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010fda:	2220      	movs	r2, #32
 8010fdc:	409a      	lsls	r2, r3
 8010fde:	693b      	ldr	r3, [r7, #16]
 8010fe0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8010fe8:	b2db      	uxtb	r3, r3
 8010fea:	2b05      	cmp	r3, #5
 8010fec:	d136      	bne.n	801105c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	681a      	ldr	r2, [r3, #0]
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	681b      	ldr	r3, [r3, #0]
 8010ff8:	f022 0216 	bic.w	r2, r2, #22
 8010ffc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	695a      	ldr	r2, [r3, #20]
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	681b      	ldr	r3, [r3, #0]
 8011008:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801100c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011012:	2b00      	cmp	r3, #0
 8011014:	d103      	bne.n	801101e <HAL_DMA_IRQHandler+0x1da>
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801101a:	2b00      	cmp	r3, #0
 801101c:	d007      	beq.n	801102e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	681b      	ldr	r3, [r3, #0]
 8011022:	681a      	ldr	r2, [r3, #0]
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	f022 0208 	bic.w	r2, r2, #8
 801102c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011032:	223f      	movs	r2, #63	; 0x3f
 8011034:	409a      	lsls	r2, r3
 8011036:	693b      	ldr	r3, [r7, #16]
 8011038:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	2200      	movs	r2, #0
 801103e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	2201      	movs	r2, #1
 8011046:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801104e:	2b00      	cmp	r3, #0
 8011050:	d07d      	beq.n	801114e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011056:	6878      	ldr	r0, [r7, #4]
 8011058:	4798      	blx	r3
        }
        return;
 801105a:	e078      	b.n	801114e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	681b      	ldr	r3, [r3, #0]
 8011062:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8011066:	2b00      	cmp	r3, #0
 8011068:	d01c      	beq.n	80110a4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	681b      	ldr	r3, [r3, #0]
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8011074:	2b00      	cmp	r3, #0
 8011076:	d108      	bne.n	801108a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801107c:	2b00      	cmp	r3, #0
 801107e:	d030      	beq.n	80110e2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011084:	6878      	ldr	r0, [r7, #4]
 8011086:	4798      	blx	r3
 8011088:	e02b      	b.n	80110e2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801108e:	2b00      	cmp	r3, #0
 8011090:	d027      	beq.n	80110e2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8011092:	687b      	ldr	r3, [r7, #4]
 8011094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011096:	6878      	ldr	r0, [r7, #4]
 8011098:	4798      	blx	r3
 801109a:	e022      	b.n	80110e2 <HAL_DMA_IRQHandler+0x29e>
 801109c:	2000001c 	.word	0x2000001c
 80110a0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80110a4:	687b      	ldr	r3, [r7, #4]
 80110a6:	681b      	ldr	r3, [r3, #0]
 80110a8:	681b      	ldr	r3, [r3, #0]
 80110aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d10f      	bne.n	80110d2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	681a      	ldr	r2, [r3, #0]
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	681b      	ldr	r3, [r3, #0]
 80110bc:	f022 0210 	bic.w	r2, r2, #16
 80110c0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80110c2:	687b      	ldr	r3, [r7, #4]
 80110c4:	2200      	movs	r2, #0
 80110c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	2201      	movs	r2, #1
 80110ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80110d2:	687b      	ldr	r3, [r7, #4]
 80110d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d003      	beq.n	80110e2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80110de:	6878      	ldr	r0, [r7, #4]
 80110e0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d032      	beq.n	8011150 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80110ee:	f003 0301 	and.w	r3, r3, #1
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d022      	beq.n	801113c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	2205      	movs	r2, #5
 80110fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	681a      	ldr	r2, [r3, #0]
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	f022 0201 	bic.w	r2, r2, #1
 801110c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 801110e:	68bb      	ldr	r3, [r7, #8]
 8011110:	3301      	adds	r3, #1
 8011112:	60bb      	str	r3, [r7, #8]
 8011114:	697a      	ldr	r2, [r7, #20]
 8011116:	429a      	cmp	r2, r3
 8011118:	d307      	bcc.n	801112a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	681b      	ldr	r3, [r3, #0]
 801111e:	681b      	ldr	r3, [r3, #0]
 8011120:	f003 0301 	and.w	r3, r3, #1
 8011124:	2b00      	cmp	r3, #0
 8011126:	d1f2      	bne.n	801110e <HAL_DMA_IRQHandler+0x2ca>
 8011128:	e000      	b.n	801112c <HAL_DMA_IRQHandler+0x2e8>
          break;
 801112a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	2200      	movs	r2, #0
 8011130:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	2201      	movs	r2, #1
 8011138:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011140:	2b00      	cmp	r3, #0
 8011142:	d005      	beq.n	8011150 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011148:	6878      	ldr	r0, [r7, #4]
 801114a:	4798      	blx	r3
 801114c:	e000      	b.n	8011150 <HAL_DMA_IRQHandler+0x30c>
        return;
 801114e:	bf00      	nop
    }
  }
}
 8011150:	3718      	adds	r7, #24
 8011152:	46bd      	mov	sp, r7
 8011154:	bd80      	pop	{r7, pc}
 8011156:	bf00      	nop

08011158 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8011158:	b480      	push	{r7}
 801115a:	b085      	sub	sp, #20
 801115c:	af00      	add	r7, sp, #0
 801115e:	60f8      	str	r0, [r7, #12]
 8011160:	60b9      	str	r1, [r7, #8]
 8011162:	607a      	str	r2, [r7, #4]
 8011164:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8011166:	68fb      	ldr	r3, [r7, #12]
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	681a      	ldr	r2, [r3, #0]
 801116c:	68fb      	ldr	r3, [r7, #12]
 801116e:	681b      	ldr	r3, [r3, #0]
 8011170:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8011174:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8011176:	68fb      	ldr	r3, [r7, #12]
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	683a      	ldr	r2, [r7, #0]
 801117c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 801117e:	68fb      	ldr	r3, [r7, #12]
 8011180:	689b      	ldr	r3, [r3, #8]
 8011182:	2b40      	cmp	r3, #64	; 0x40
 8011184:	d108      	bne.n	8011198 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8011186:	68fb      	ldr	r3, [r7, #12]
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	687a      	ldr	r2, [r7, #4]
 801118c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	681b      	ldr	r3, [r3, #0]
 8011192:	68ba      	ldr	r2, [r7, #8]
 8011194:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8011196:	e007      	b.n	80111a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8011198:	68fb      	ldr	r3, [r7, #12]
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	68ba      	ldr	r2, [r7, #8]
 801119e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	681b      	ldr	r3, [r3, #0]
 80111a4:	687a      	ldr	r2, [r7, #4]
 80111a6:	60da      	str	r2, [r3, #12]
}
 80111a8:	bf00      	nop
 80111aa:	3714      	adds	r7, #20
 80111ac:	46bd      	mov	sp, r7
 80111ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111b2:	4770      	bx	lr

080111b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80111b4:	b480      	push	{r7}
 80111b6:	b085      	sub	sp, #20
 80111b8:	af00      	add	r7, sp, #0
 80111ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	b2db      	uxtb	r3, r3
 80111c2:	3b10      	subs	r3, #16
 80111c4:	4a14      	ldr	r2, [pc, #80]	; (8011218 <DMA_CalcBaseAndBitshift+0x64>)
 80111c6:	fba2 2303 	umull	r2, r3, r2, r3
 80111ca:	091b      	lsrs	r3, r3, #4
 80111cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80111ce:	4a13      	ldr	r2, [pc, #76]	; (801121c <DMA_CalcBaseAndBitshift+0x68>)
 80111d0:	68fb      	ldr	r3, [r7, #12]
 80111d2:	4413      	add	r3, r2
 80111d4:	781b      	ldrb	r3, [r3, #0]
 80111d6:	461a      	mov	r2, r3
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80111dc:	68fb      	ldr	r3, [r7, #12]
 80111de:	2b03      	cmp	r3, #3
 80111e0:	d909      	bls.n	80111f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80111ea:	f023 0303 	bic.w	r3, r3, #3
 80111ee:	1d1a      	adds	r2, r3, #4
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	659a      	str	r2, [r3, #88]	; 0x58
 80111f4:	e007      	b.n	8011206 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	681b      	ldr	r3, [r3, #0]
 80111fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80111fe:	f023 0303 	bic.w	r3, r3, #3
 8011202:	687a      	ldr	r2, [r7, #4]
 8011204:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 801120a:	4618      	mov	r0, r3
 801120c:	3714      	adds	r7, #20
 801120e:	46bd      	mov	sp, r7
 8011210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011214:	4770      	bx	lr
 8011216:	bf00      	nop
 8011218:	aaaaaaab 	.word	0xaaaaaaab
 801121c:	0801a404 	.word	0x0801a404

08011220 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8011220:	b480      	push	{r7}
 8011222:	b085      	sub	sp, #20
 8011224:	af00      	add	r7, sp, #0
 8011226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8011228:	2300      	movs	r3, #0
 801122a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011230:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	699b      	ldr	r3, [r3, #24]
 8011236:	2b00      	cmp	r3, #0
 8011238:	d11f      	bne.n	801127a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 801123a:	68bb      	ldr	r3, [r7, #8]
 801123c:	2b03      	cmp	r3, #3
 801123e:	d855      	bhi.n	80112ec <DMA_CheckFifoParam+0xcc>
 8011240:	a201      	add	r2, pc, #4	; (adr r2, 8011248 <DMA_CheckFifoParam+0x28>)
 8011242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011246:	bf00      	nop
 8011248:	08011259 	.word	0x08011259
 801124c:	0801126b 	.word	0x0801126b
 8011250:	08011259 	.word	0x08011259
 8011254:	080112ed 	.word	0x080112ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801125c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011260:	2b00      	cmp	r3, #0
 8011262:	d045      	beq.n	80112f0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8011264:	2301      	movs	r3, #1
 8011266:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8011268:	e042      	b.n	80112f0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801126e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8011272:	d13f      	bne.n	80112f4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8011274:	2301      	movs	r3, #1
 8011276:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8011278:	e03c      	b.n	80112f4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	699b      	ldr	r3, [r3, #24]
 801127e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8011282:	d121      	bne.n	80112c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8011284:	68bb      	ldr	r3, [r7, #8]
 8011286:	2b03      	cmp	r3, #3
 8011288:	d836      	bhi.n	80112f8 <DMA_CheckFifoParam+0xd8>
 801128a:	a201      	add	r2, pc, #4	; (adr r2, 8011290 <DMA_CheckFifoParam+0x70>)
 801128c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011290:	080112a1 	.word	0x080112a1
 8011294:	080112a7 	.word	0x080112a7
 8011298:	080112a1 	.word	0x080112a1
 801129c:	080112b9 	.word	0x080112b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80112a0:	2301      	movs	r3, #1
 80112a2:	73fb      	strb	r3, [r7, #15]
      break;
 80112a4:	e02f      	b.n	8011306 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80112ae:	2b00      	cmp	r3, #0
 80112b0:	d024      	beq.n	80112fc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80112b2:	2301      	movs	r3, #1
 80112b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80112b6:	e021      	b.n	80112fc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112bc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80112c0:	d11e      	bne.n	8011300 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80112c2:	2301      	movs	r3, #1
 80112c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80112c6:	e01b      	b.n	8011300 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80112c8:	68bb      	ldr	r3, [r7, #8]
 80112ca:	2b02      	cmp	r3, #2
 80112cc:	d902      	bls.n	80112d4 <DMA_CheckFifoParam+0xb4>
 80112ce:	2b03      	cmp	r3, #3
 80112d0:	d003      	beq.n	80112da <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80112d2:	e018      	b.n	8011306 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80112d4:	2301      	movs	r3, #1
 80112d6:	73fb      	strb	r3, [r7, #15]
      break;
 80112d8:	e015      	b.n	8011306 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d00e      	beq.n	8011304 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80112e6:	2301      	movs	r3, #1
 80112e8:	73fb      	strb	r3, [r7, #15]
      break;
 80112ea:	e00b      	b.n	8011304 <DMA_CheckFifoParam+0xe4>
      break;
 80112ec:	bf00      	nop
 80112ee:	e00a      	b.n	8011306 <DMA_CheckFifoParam+0xe6>
      break;
 80112f0:	bf00      	nop
 80112f2:	e008      	b.n	8011306 <DMA_CheckFifoParam+0xe6>
      break;
 80112f4:	bf00      	nop
 80112f6:	e006      	b.n	8011306 <DMA_CheckFifoParam+0xe6>
      break;
 80112f8:	bf00      	nop
 80112fa:	e004      	b.n	8011306 <DMA_CheckFifoParam+0xe6>
      break;
 80112fc:	bf00      	nop
 80112fe:	e002      	b.n	8011306 <DMA_CheckFifoParam+0xe6>
      break;   
 8011300:	bf00      	nop
 8011302:	e000      	b.n	8011306 <DMA_CheckFifoParam+0xe6>
      break;
 8011304:	bf00      	nop
    }
  } 
  
  return status; 
 8011306:	7bfb      	ldrb	r3, [r7, #15]
}
 8011308:	4618      	mov	r0, r3
 801130a:	3714      	adds	r7, #20
 801130c:	46bd      	mov	sp, r7
 801130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011312:	4770      	bx	lr

08011314 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8011314:	b480      	push	{r7}
 8011316:	b083      	sub	sp, #12
 8011318:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 801131a:	2300      	movs	r3, #0
 801131c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 801131e:	4b0b      	ldr	r3, [pc, #44]	; (801134c <HAL_FLASH_Unlock+0x38>)
 8011320:	691b      	ldr	r3, [r3, #16]
 8011322:	2b00      	cmp	r3, #0
 8011324:	da0b      	bge.n	801133e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8011326:	4b09      	ldr	r3, [pc, #36]	; (801134c <HAL_FLASH_Unlock+0x38>)
 8011328:	4a09      	ldr	r2, [pc, #36]	; (8011350 <HAL_FLASH_Unlock+0x3c>)
 801132a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 801132c:	4b07      	ldr	r3, [pc, #28]	; (801134c <HAL_FLASH_Unlock+0x38>)
 801132e:	4a09      	ldr	r2, [pc, #36]	; (8011354 <HAL_FLASH_Unlock+0x40>)
 8011330:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8011332:	4b06      	ldr	r3, [pc, #24]	; (801134c <HAL_FLASH_Unlock+0x38>)
 8011334:	691b      	ldr	r3, [r3, #16]
 8011336:	2b00      	cmp	r3, #0
 8011338:	da01      	bge.n	801133e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 801133a:	2301      	movs	r3, #1
 801133c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 801133e:	79fb      	ldrb	r3, [r7, #7]
}
 8011340:	4618      	mov	r0, r3
 8011342:	370c      	adds	r7, #12
 8011344:	46bd      	mov	sp, r7
 8011346:	f85d 7b04 	ldr.w	r7, [sp], #4
 801134a:	4770      	bx	lr
 801134c:	40023c00 	.word	0x40023c00
 8011350:	45670123 	.word	0x45670123
 8011354:	cdef89ab 	.word	0xcdef89ab

08011358 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8011358:	b480      	push	{r7}
 801135a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 801135c:	4b05      	ldr	r3, [pc, #20]	; (8011374 <HAL_FLASH_Lock+0x1c>)
 801135e:	691b      	ldr	r3, [r3, #16]
 8011360:	4a04      	ldr	r2, [pc, #16]	; (8011374 <HAL_FLASH_Lock+0x1c>)
 8011362:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011366:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8011368:	2300      	movs	r3, #0
}
 801136a:	4618      	mov	r0, r3
 801136c:	46bd      	mov	sp, r7
 801136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011372:	4770      	bx	lr
 8011374:	40023c00 	.word	0x40023c00

08011378 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8011378:	b580      	push	{r7, lr}
 801137a:	b084      	sub	sp, #16
 801137c:	af00      	add	r7, sp, #0
 801137e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8011380:	2300      	movs	r3, #0
 8011382:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8011384:	4b1a      	ldr	r3, [pc, #104]	; (80113f0 <FLASH_WaitForLastOperation+0x78>)
 8011386:	2200      	movs	r2, #0
 8011388:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 801138a:	f7fe fe67 	bl	801005c <HAL_GetTick>
 801138e:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8011390:	e010      	b.n	80113b4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011398:	d00c      	beq.n	80113b4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	2b00      	cmp	r3, #0
 801139e:	d007      	beq.n	80113b0 <FLASH_WaitForLastOperation+0x38>
 80113a0:	f7fe fe5c 	bl	801005c <HAL_GetTick>
 80113a4:	4602      	mov	r2, r0
 80113a6:	68fb      	ldr	r3, [r7, #12]
 80113a8:	1ad3      	subs	r3, r2, r3
 80113aa:	687a      	ldr	r2, [r7, #4]
 80113ac:	429a      	cmp	r2, r3
 80113ae:	d201      	bcs.n	80113b4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80113b0:	2303      	movs	r3, #3
 80113b2:	e019      	b.n	80113e8 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80113b4:	4b0f      	ldr	r3, [pc, #60]	; (80113f4 <FLASH_WaitForLastOperation+0x7c>)
 80113b6:	68db      	ldr	r3, [r3, #12]
 80113b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d1e8      	bne.n	8011392 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80113c0:	4b0c      	ldr	r3, [pc, #48]	; (80113f4 <FLASH_WaitForLastOperation+0x7c>)
 80113c2:	68db      	ldr	r3, [r3, #12]
 80113c4:	f003 0301 	and.w	r3, r3, #1
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	d002      	beq.n	80113d2 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80113cc:	4b09      	ldr	r3, [pc, #36]	; (80113f4 <FLASH_WaitForLastOperation+0x7c>)
 80113ce:	2201      	movs	r2, #1
 80113d0:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80113d2:	4b08      	ldr	r3, [pc, #32]	; (80113f4 <FLASH_WaitForLastOperation+0x7c>)
 80113d4:	68db      	ldr	r3, [r3, #12]
 80113d6:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d003      	beq.n	80113e6 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80113de:	f000 f80b 	bl	80113f8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80113e2:	2301      	movs	r3, #1
 80113e4:	e000      	b.n	80113e8 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80113e6:	2300      	movs	r3, #0
  
}  
 80113e8:	4618      	mov	r0, r3
 80113ea:	3710      	adds	r7, #16
 80113ec:	46bd      	mov	sp, r7
 80113ee:	bd80      	pop	{r7, pc}
 80113f0:	20000e88 	.word	0x20000e88
 80113f4:	40023c00 	.word	0x40023c00

080113f8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80113f8:	b480      	push	{r7}
 80113fa:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80113fc:	4b27      	ldr	r3, [pc, #156]	; (801149c <FLASH_SetErrorCode+0xa4>)
 80113fe:	68db      	ldr	r3, [r3, #12]
 8011400:	f003 0310 	and.w	r3, r3, #16
 8011404:	2b00      	cmp	r3, #0
 8011406:	d008      	beq.n	801141a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8011408:	4b25      	ldr	r3, [pc, #148]	; (80114a0 <FLASH_SetErrorCode+0xa8>)
 801140a:	69db      	ldr	r3, [r3, #28]
 801140c:	f043 0310 	orr.w	r3, r3, #16
 8011410:	4a23      	ldr	r2, [pc, #140]	; (80114a0 <FLASH_SetErrorCode+0xa8>)
 8011412:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8011414:	4b21      	ldr	r3, [pc, #132]	; (801149c <FLASH_SetErrorCode+0xa4>)
 8011416:	2210      	movs	r2, #16
 8011418:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 801141a:	4b20      	ldr	r3, [pc, #128]	; (801149c <FLASH_SetErrorCode+0xa4>)
 801141c:	68db      	ldr	r3, [r3, #12]
 801141e:	f003 0320 	and.w	r3, r3, #32
 8011422:	2b00      	cmp	r3, #0
 8011424:	d008      	beq.n	8011438 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8011426:	4b1e      	ldr	r3, [pc, #120]	; (80114a0 <FLASH_SetErrorCode+0xa8>)
 8011428:	69db      	ldr	r3, [r3, #28]
 801142a:	f043 0308 	orr.w	r3, r3, #8
 801142e:	4a1c      	ldr	r2, [pc, #112]	; (80114a0 <FLASH_SetErrorCode+0xa8>)
 8011430:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8011432:	4b1a      	ldr	r3, [pc, #104]	; (801149c <FLASH_SetErrorCode+0xa4>)
 8011434:	2220      	movs	r2, #32
 8011436:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8011438:	4b18      	ldr	r3, [pc, #96]	; (801149c <FLASH_SetErrorCode+0xa4>)
 801143a:	68db      	ldr	r3, [r3, #12]
 801143c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011440:	2b00      	cmp	r3, #0
 8011442:	d008      	beq.n	8011456 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8011444:	4b16      	ldr	r3, [pc, #88]	; (80114a0 <FLASH_SetErrorCode+0xa8>)
 8011446:	69db      	ldr	r3, [r3, #28]
 8011448:	f043 0304 	orr.w	r3, r3, #4
 801144c:	4a14      	ldr	r2, [pc, #80]	; (80114a0 <FLASH_SetErrorCode+0xa8>)
 801144e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8011450:	4b12      	ldr	r3, [pc, #72]	; (801149c <FLASH_SetErrorCode+0xa4>)
 8011452:	2240      	movs	r2, #64	; 0x40
 8011454:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8011456:	4b11      	ldr	r3, [pc, #68]	; (801149c <FLASH_SetErrorCode+0xa4>)
 8011458:	68db      	ldr	r3, [r3, #12]
 801145a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801145e:	2b00      	cmp	r3, #0
 8011460:	d008      	beq.n	8011474 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8011462:	4b0f      	ldr	r3, [pc, #60]	; (80114a0 <FLASH_SetErrorCode+0xa8>)
 8011464:	69db      	ldr	r3, [r3, #28]
 8011466:	f043 0302 	orr.w	r3, r3, #2
 801146a:	4a0d      	ldr	r2, [pc, #52]	; (80114a0 <FLASH_SetErrorCode+0xa8>)
 801146c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 801146e:	4b0b      	ldr	r3, [pc, #44]	; (801149c <FLASH_SetErrorCode+0xa4>)
 8011470:	2280      	movs	r2, #128	; 0x80
 8011472:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8011474:	4b09      	ldr	r3, [pc, #36]	; (801149c <FLASH_SetErrorCode+0xa4>)
 8011476:	68db      	ldr	r3, [r3, #12]
 8011478:	f003 0302 	and.w	r3, r3, #2
 801147c:	2b00      	cmp	r3, #0
 801147e:	d008      	beq.n	8011492 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8011480:	4b07      	ldr	r3, [pc, #28]	; (80114a0 <FLASH_SetErrorCode+0xa8>)
 8011482:	69db      	ldr	r3, [r3, #28]
 8011484:	f043 0320 	orr.w	r3, r3, #32
 8011488:	4a05      	ldr	r2, [pc, #20]	; (80114a0 <FLASH_SetErrorCode+0xa8>)
 801148a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 801148c:	4b03      	ldr	r3, [pc, #12]	; (801149c <FLASH_SetErrorCode+0xa4>)
 801148e:	2202      	movs	r2, #2
 8011490:	60da      	str	r2, [r3, #12]
  }
}
 8011492:	bf00      	nop
 8011494:	46bd      	mov	sp, r7
 8011496:	f85d 7b04 	ldr.w	r7, [sp], #4
 801149a:	4770      	bx	lr
 801149c:	40023c00 	.word	0x40023c00
 80114a0:	20000e88 	.word	0x20000e88

080114a4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80114a4:	b580      	push	{r7, lr}
 80114a6:	b084      	sub	sp, #16
 80114a8:	af00      	add	r7, sp, #0
 80114aa:	6078      	str	r0, [r7, #4]
 80114ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80114ae:	2301      	movs	r3, #1
 80114b0:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 80114b2:	2300      	movs	r3, #0
 80114b4:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80114b6:	4b31      	ldr	r3, [pc, #196]	; (801157c <HAL_FLASHEx_Erase+0xd8>)
 80114b8:	7e1b      	ldrb	r3, [r3, #24]
 80114ba:	2b01      	cmp	r3, #1
 80114bc:	d101      	bne.n	80114c2 <HAL_FLASHEx_Erase+0x1e>
 80114be:	2302      	movs	r3, #2
 80114c0:	e058      	b.n	8011574 <HAL_FLASHEx_Erase+0xd0>
 80114c2:	4b2e      	ldr	r3, [pc, #184]	; (801157c <HAL_FLASHEx_Erase+0xd8>)
 80114c4:	2201      	movs	r2, #1
 80114c6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80114c8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80114cc:	f7ff ff54 	bl	8011378 <FLASH_WaitForLastOperation>
 80114d0:	4603      	mov	r3, r0
 80114d2:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80114d4:	7bfb      	ldrb	r3, [r7, #15]
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d148      	bne.n	801156c <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80114da:	683b      	ldr	r3, [r7, #0]
 80114dc:	f04f 32ff 	mov.w	r2, #4294967295
 80114e0:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	681b      	ldr	r3, [r3, #0]
 80114e6:	2b01      	cmp	r3, #1
 80114e8:	d115      	bne.n	8011516 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	691b      	ldr	r3, [r3, #16]
 80114ee:	b2da      	uxtb	r2, r3
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	685b      	ldr	r3, [r3, #4]
 80114f4:	4619      	mov	r1, r3
 80114f6:	4610      	mov	r0, r2
 80114f8:	f000 f844 	bl	8011584 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80114fc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011500:	f7ff ff3a 	bl	8011378 <FLASH_WaitForLastOperation>
 8011504:	4603      	mov	r3, r0
 8011506:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8011508:	4b1d      	ldr	r3, [pc, #116]	; (8011580 <HAL_FLASHEx_Erase+0xdc>)
 801150a:	691b      	ldr	r3, [r3, #16]
 801150c:	4a1c      	ldr	r2, [pc, #112]	; (8011580 <HAL_FLASHEx_Erase+0xdc>)
 801150e:	f023 0304 	bic.w	r3, r3, #4
 8011512:	6113      	str	r3, [r2, #16]
 8011514:	e028      	b.n	8011568 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	689b      	ldr	r3, [r3, #8]
 801151a:	60bb      	str	r3, [r7, #8]
 801151c:	e01c      	b.n	8011558 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	691b      	ldr	r3, [r3, #16]
 8011522:	b2db      	uxtb	r3, r3
 8011524:	4619      	mov	r1, r3
 8011526:	68b8      	ldr	r0, [r7, #8]
 8011528:	f000 f850 	bl	80115cc <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801152c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011530:	f7ff ff22 	bl	8011378 <FLASH_WaitForLastOperation>
 8011534:	4603      	mov	r3, r0
 8011536:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8011538:	4b11      	ldr	r3, [pc, #68]	; (8011580 <HAL_FLASHEx_Erase+0xdc>)
 801153a:	691b      	ldr	r3, [r3, #16]
 801153c:	4a10      	ldr	r2, [pc, #64]	; (8011580 <HAL_FLASHEx_Erase+0xdc>)
 801153e:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8011542:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8011544:	7bfb      	ldrb	r3, [r7, #15]
 8011546:	2b00      	cmp	r3, #0
 8011548:	d003      	beq.n	8011552 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 801154a:	683b      	ldr	r3, [r7, #0]
 801154c:	68ba      	ldr	r2, [r7, #8]
 801154e:	601a      	str	r2, [r3, #0]
          break;
 8011550:	e00a      	b.n	8011568 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8011552:	68bb      	ldr	r3, [r7, #8]
 8011554:	3301      	adds	r3, #1
 8011556:	60bb      	str	r3, [r7, #8]
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	68da      	ldr	r2, [r3, #12]
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	689b      	ldr	r3, [r3, #8]
 8011560:	4413      	add	r3, r2
 8011562:	68ba      	ldr	r2, [r7, #8]
 8011564:	429a      	cmp	r2, r3
 8011566:	d3da      	bcc.n	801151e <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8011568:	f000 f878 	bl	801165c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 801156c:	4b03      	ldr	r3, [pc, #12]	; (801157c <HAL_FLASHEx_Erase+0xd8>)
 801156e:	2200      	movs	r2, #0
 8011570:	761a      	strb	r2, [r3, #24]

  return status;
 8011572:	7bfb      	ldrb	r3, [r7, #15]
}
 8011574:	4618      	mov	r0, r3
 8011576:	3710      	adds	r7, #16
 8011578:	46bd      	mov	sp, r7
 801157a:	bd80      	pop	{r7, pc}
 801157c:	20000e88 	.word	0x20000e88
 8011580:	40023c00 	.word	0x40023c00

08011584 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8011584:	b480      	push	{r7}
 8011586:	b083      	sub	sp, #12
 8011588:	af00      	add	r7, sp, #0
 801158a:	4603      	mov	r3, r0
 801158c:	6039      	str	r1, [r7, #0]
 801158e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011590:	4b0d      	ldr	r3, [pc, #52]	; (80115c8 <FLASH_MassErase+0x44>)
 8011592:	691b      	ldr	r3, [r3, #16]
 8011594:	4a0c      	ldr	r2, [pc, #48]	; (80115c8 <FLASH_MassErase+0x44>)
 8011596:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801159a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 801159c:	4b0a      	ldr	r3, [pc, #40]	; (80115c8 <FLASH_MassErase+0x44>)
 801159e:	691b      	ldr	r3, [r3, #16]
 80115a0:	4a09      	ldr	r2, [pc, #36]	; (80115c8 <FLASH_MassErase+0x44>)
 80115a2:	f043 0304 	orr.w	r3, r3, #4
 80115a6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 80115a8:	4b07      	ldr	r3, [pc, #28]	; (80115c8 <FLASH_MassErase+0x44>)
 80115aa:	691a      	ldr	r2, [r3, #16]
 80115ac:	79fb      	ldrb	r3, [r7, #7]
 80115ae:	021b      	lsls	r3, r3, #8
 80115b0:	4313      	orrs	r3, r2
 80115b2:	4a05      	ldr	r2, [pc, #20]	; (80115c8 <FLASH_MassErase+0x44>)
 80115b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80115b8:	6113      	str	r3, [r2, #16]
}
 80115ba:	bf00      	nop
 80115bc:	370c      	adds	r7, #12
 80115be:	46bd      	mov	sp, r7
 80115c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115c4:	4770      	bx	lr
 80115c6:	bf00      	nop
 80115c8:	40023c00 	.word	0x40023c00

080115cc <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80115cc:	b480      	push	{r7}
 80115ce:	b085      	sub	sp, #20
 80115d0:	af00      	add	r7, sp, #0
 80115d2:	6078      	str	r0, [r7, #4]
 80115d4:	460b      	mov	r3, r1
 80115d6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80115d8:	2300      	movs	r3, #0
 80115da:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80115dc:	78fb      	ldrb	r3, [r7, #3]
 80115de:	2b00      	cmp	r3, #0
 80115e0:	d102      	bne.n	80115e8 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80115e2:	2300      	movs	r3, #0
 80115e4:	60fb      	str	r3, [r7, #12]
 80115e6:	e010      	b.n	801160a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80115e8:	78fb      	ldrb	r3, [r7, #3]
 80115ea:	2b01      	cmp	r3, #1
 80115ec:	d103      	bne.n	80115f6 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80115ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80115f2:	60fb      	str	r3, [r7, #12]
 80115f4:	e009      	b.n	801160a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80115f6:	78fb      	ldrb	r3, [r7, #3]
 80115f8:	2b02      	cmp	r3, #2
 80115fa:	d103      	bne.n	8011604 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80115fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011600:	60fb      	str	r3, [r7, #12]
 8011602:	e002      	b.n	801160a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8011604:	f44f 7340 	mov.w	r3, #768	; 0x300
 8011608:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801160a:	4b13      	ldr	r3, [pc, #76]	; (8011658 <FLASH_Erase_Sector+0x8c>)
 801160c:	691b      	ldr	r3, [r3, #16]
 801160e:	4a12      	ldr	r2, [pc, #72]	; (8011658 <FLASH_Erase_Sector+0x8c>)
 8011610:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011614:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8011616:	4b10      	ldr	r3, [pc, #64]	; (8011658 <FLASH_Erase_Sector+0x8c>)
 8011618:	691a      	ldr	r2, [r3, #16]
 801161a:	490f      	ldr	r1, [pc, #60]	; (8011658 <FLASH_Erase_Sector+0x8c>)
 801161c:	68fb      	ldr	r3, [r7, #12]
 801161e:	4313      	orrs	r3, r2
 8011620:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8011622:	4b0d      	ldr	r3, [pc, #52]	; (8011658 <FLASH_Erase_Sector+0x8c>)
 8011624:	691b      	ldr	r3, [r3, #16]
 8011626:	4a0c      	ldr	r2, [pc, #48]	; (8011658 <FLASH_Erase_Sector+0x8c>)
 8011628:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 801162c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 801162e:	4b0a      	ldr	r3, [pc, #40]	; (8011658 <FLASH_Erase_Sector+0x8c>)
 8011630:	691a      	ldr	r2, [r3, #16]
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	00db      	lsls	r3, r3, #3
 8011636:	4313      	orrs	r3, r2
 8011638:	4a07      	ldr	r2, [pc, #28]	; (8011658 <FLASH_Erase_Sector+0x8c>)
 801163a:	f043 0302 	orr.w	r3, r3, #2
 801163e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8011640:	4b05      	ldr	r3, [pc, #20]	; (8011658 <FLASH_Erase_Sector+0x8c>)
 8011642:	691b      	ldr	r3, [r3, #16]
 8011644:	4a04      	ldr	r2, [pc, #16]	; (8011658 <FLASH_Erase_Sector+0x8c>)
 8011646:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801164a:	6113      	str	r3, [r2, #16]
}
 801164c:	bf00      	nop
 801164e:	3714      	adds	r7, #20
 8011650:	46bd      	mov	sp, r7
 8011652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011656:	4770      	bx	lr
 8011658:	40023c00 	.word	0x40023c00

0801165c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 801165c:	b480      	push	{r7}
 801165e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8011660:	4b20      	ldr	r3, [pc, #128]	; (80116e4 <FLASH_FlushCaches+0x88>)
 8011662:	681b      	ldr	r3, [r3, #0]
 8011664:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011668:	2b00      	cmp	r3, #0
 801166a:	d017      	beq.n	801169c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 801166c:	4b1d      	ldr	r3, [pc, #116]	; (80116e4 <FLASH_FlushCaches+0x88>)
 801166e:	681b      	ldr	r3, [r3, #0]
 8011670:	4a1c      	ldr	r2, [pc, #112]	; (80116e4 <FLASH_FlushCaches+0x88>)
 8011672:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8011676:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8011678:	4b1a      	ldr	r3, [pc, #104]	; (80116e4 <FLASH_FlushCaches+0x88>)
 801167a:	681b      	ldr	r3, [r3, #0]
 801167c:	4a19      	ldr	r2, [pc, #100]	; (80116e4 <FLASH_FlushCaches+0x88>)
 801167e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8011682:	6013      	str	r3, [r2, #0]
 8011684:	4b17      	ldr	r3, [pc, #92]	; (80116e4 <FLASH_FlushCaches+0x88>)
 8011686:	681b      	ldr	r3, [r3, #0]
 8011688:	4a16      	ldr	r2, [pc, #88]	; (80116e4 <FLASH_FlushCaches+0x88>)
 801168a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801168e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8011690:	4b14      	ldr	r3, [pc, #80]	; (80116e4 <FLASH_FlushCaches+0x88>)
 8011692:	681b      	ldr	r3, [r3, #0]
 8011694:	4a13      	ldr	r2, [pc, #76]	; (80116e4 <FLASH_FlushCaches+0x88>)
 8011696:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801169a:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 801169c:	4b11      	ldr	r3, [pc, #68]	; (80116e4 <FLASH_FlushCaches+0x88>)
 801169e:	681b      	ldr	r3, [r3, #0]
 80116a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	d017      	beq.n	80116d8 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80116a8:	4b0e      	ldr	r3, [pc, #56]	; (80116e4 <FLASH_FlushCaches+0x88>)
 80116aa:	681b      	ldr	r3, [r3, #0]
 80116ac:	4a0d      	ldr	r2, [pc, #52]	; (80116e4 <FLASH_FlushCaches+0x88>)
 80116ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80116b2:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80116b4:	4b0b      	ldr	r3, [pc, #44]	; (80116e4 <FLASH_FlushCaches+0x88>)
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	4a0a      	ldr	r2, [pc, #40]	; (80116e4 <FLASH_FlushCaches+0x88>)
 80116ba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80116be:	6013      	str	r3, [r2, #0]
 80116c0:	4b08      	ldr	r3, [pc, #32]	; (80116e4 <FLASH_FlushCaches+0x88>)
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	4a07      	ldr	r2, [pc, #28]	; (80116e4 <FLASH_FlushCaches+0x88>)
 80116c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80116ca:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80116cc:	4b05      	ldr	r3, [pc, #20]	; (80116e4 <FLASH_FlushCaches+0x88>)
 80116ce:	681b      	ldr	r3, [r3, #0]
 80116d0:	4a04      	ldr	r2, [pc, #16]	; (80116e4 <FLASH_FlushCaches+0x88>)
 80116d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80116d6:	6013      	str	r3, [r2, #0]
  }
}
 80116d8:	bf00      	nop
 80116da:	46bd      	mov	sp, r7
 80116dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116e0:	4770      	bx	lr
 80116e2:	bf00      	nop
 80116e4:	40023c00 	.word	0x40023c00

080116e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80116e8:	b480      	push	{r7}
 80116ea:	b089      	sub	sp, #36	; 0x24
 80116ec:	af00      	add	r7, sp, #0
 80116ee:	6078      	str	r0, [r7, #4]
 80116f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80116f2:	2300      	movs	r3, #0
 80116f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80116f6:	2300      	movs	r3, #0
 80116f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80116fa:	2300      	movs	r3, #0
 80116fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80116fe:	2300      	movs	r3, #0
 8011700:	61fb      	str	r3, [r7, #28]
 8011702:	e16b      	b.n	80119dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8011704:	2201      	movs	r2, #1
 8011706:	69fb      	ldr	r3, [r7, #28]
 8011708:	fa02 f303 	lsl.w	r3, r2, r3
 801170c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 801170e:	683b      	ldr	r3, [r7, #0]
 8011710:	681b      	ldr	r3, [r3, #0]
 8011712:	697a      	ldr	r2, [r7, #20]
 8011714:	4013      	ands	r3, r2
 8011716:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8011718:	693a      	ldr	r2, [r7, #16]
 801171a:	697b      	ldr	r3, [r7, #20]
 801171c:	429a      	cmp	r2, r3
 801171e:	f040 815a 	bne.w	80119d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8011722:	683b      	ldr	r3, [r7, #0]
 8011724:	685b      	ldr	r3, [r3, #4]
 8011726:	2b01      	cmp	r3, #1
 8011728:	d00b      	beq.n	8011742 <HAL_GPIO_Init+0x5a>
 801172a:	683b      	ldr	r3, [r7, #0]
 801172c:	685b      	ldr	r3, [r3, #4]
 801172e:	2b02      	cmp	r3, #2
 8011730:	d007      	beq.n	8011742 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8011732:	683b      	ldr	r3, [r7, #0]
 8011734:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8011736:	2b11      	cmp	r3, #17
 8011738:	d003      	beq.n	8011742 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801173a:	683b      	ldr	r3, [r7, #0]
 801173c:	685b      	ldr	r3, [r3, #4]
 801173e:	2b12      	cmp	r3, #18
 8011740:	d130      	bne.n	80117a4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	689b      	ldr	r3, [r3, #8]
 8011746:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8011748:	69fb      	ldr	r3, [r7, #28]
 801174a:	005b      	lsls	r3, r3, #1
 801174c:	2203      	movs	r2, #3
 801174e:	fa02 f303 	lsl.w	r3, r2, r3
 8011752:	43db      	mvns	r3, r3
 8011754:	69ba      	ldr	r2, [r7, #24]
 8011756:	4013      	ands	r3, r2
 8011758:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 801175a:	683b      	ldr	r3, [r7, #0]
 801175c:	68da      	ldr	r2, [r3, #12]
 801175e:	69fb      	ldr	r3, [r7, #28]
 8011760:	005b      	lsls	r3, r3, #1
 8011762:	fa02 f303 	lsl.w	r3, r2, r3
 8011766:	69ba      	ldr	r2, [r7, #24]
 8011768:	4313      	orrs	r3, r2
 801176a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	69ba      	ldr	r2, [r7, #24]
 8011770:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	685b      	ldr	r3, [r3, #4]
 8011776:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8011778:	2201      	movs	r2, #1
 801177a:	69fb      	ldr	r3, [r7, #28]
 801177c:	fa02 f303 	lsl.w	r3, r2, r3
 8011780:	43db      	mvns	r3, r3
 8011782:	69ba      	ldr	r2, [r7, #24]
 8011784:	4013      	ands	r3, r2
 8011786:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8011788:	683b      	ldr	r3, [r7, #0]
 801178a:	685b      	ldr	r3, [r3, #4]
 801178c:	091b      	lsrs	r3, r3, #4
 801178e:	f003 0201 	and.w	r2, r3, #1
 8011792:	69fb      	ldr	r3, [r7, #28]
 8011794:	fa02 f303 	lsl.w	r3, r2, r3
 8011798:	69ba      	ldr	r2, [r7, #24]
 801179a:	4313      	orrs	r3, r2
 801179c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	69ba      	ldr	r2, [r7, #24]
 80117a2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80117a4:	687b      	ldr	r3, [r7, #4]
 80117a6:	68db      	ldr	r3, [r3, #12]
 80117a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80117aa:	69fb      	ldr	r3, [r7, #28]
 80117ac:	005b      	lsls	r3, r3, #1
 80117ae:	2203      	movs	r2, #3
 80117b0:	fa02 f303 	lsl.w	r3, r2, r3
 80117b4:	43db      	mvns	r3, r3
 80117b6:	69ba      	ldr	r2, [r7, #24]
 80117b8:	4013      	ands	r3, r2
 80117ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80117bc:	683b      	ldr	r3, [r7, #0]
 80117be:	689a      	ldr	r2, [r3, #8]
 80117c0:	69fb      	ldr	r3, [r7, #28]
 80117c2:	005b      	lsls	r3, r3, #1
 80117c4:	fa02 f303 	lsl.w	r3, r2, r3
 80117c8:	69ba      	ldr	r2, [r7, #24]
 80117ca:	4313      	orrs	r3, r2
 80117cc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	69ba      	ldr	r2, [r7, #24]
 80117d2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80117d4:	683b      	ldr	r3, [r7, #0]
 80117d6:	685b      	ldr	r3, [r3, #4]
 80117d8:	2b02      	cmp	r3, #2
 80117da:	d003      	beq.n	80117e4 <HAL_GPIO_Init+0xfc>
 80117dc:	683b      	ldr	r3, [r7, #0]
 80117de:	685b      	ldr	r3, [r3, #4]
 80117e0:	2b12      	cmp	r3, #18
 80117e2:	d123      	bne.n	801182c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80117e4:	69fb      	ldr	r3, [r7, #28]
 80117e6:	08da      	lsrs	r2, r3, #3
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	3208      	adds	r2, #8
 80117ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80117f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80117f2:	69fb      	ldr	r3, [r7, #28]
 80117f4:	f003 0307 	and.w	r3, r3, #7
 80117f8:	009b      	lsls	r3, r3, #2
 80117fa:	220f      	movs	r2, #15
 80117fc:	fa02 f303 	lsl.w	r3, r2, r3
 8011800:	43db      	mvns	r3, r3
 8011802:	69ba      	ldr	r2, [r7, #24]
 8011804:	4013      	ands	r3, r2
 8011806:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8011808:	683b      	ldr	r3, [r7, #0]
 801180a:	691a      	ldr	r2, [r3, #16]
 801180c:	69fb      	ldr	r3, [r7, #28]
 801180e:	f003 0307 	and.w	r3, r3, #7
 8011812:	009b      	lsls	r3, r3, #2
 8011814:	fa02 f303 	lsl.w	r3, r2, r3
 8011818:	69ba      	ldr	r2, [r7, #24]
 801181a:	4313      	orrs	r3, r2
 801181c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 801181e:	69fb      	ldr	r3, [r7, #28]
 8011820:	08da      	lsrs	r2, r3, #3
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	3208      	adds	r2, #8
 8011826:	69b9      	ldr	r1, [r7, #24]
 8011828:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	681b      	ldr	r3, [r3, #0]
 8011830:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8011832:	69fb      	ldr	r3, [r7, #28]
 8011834:	005b      	lsls	r3, r3, #1
 8011836:	2203      	movs	r2, #3
 8011838:	fa02 f303 	lsl.w	r3, r2, r3
 801183c:	43db      	mvns	r3, r3
 801183e:	69ba      	ldr	r2, [r7, #24]
 8011840:	4013      	ands	r3, r2
 8011842:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8011844:	683b      	ldr	r3, [r7, #0]
 8011846:	685b      	ldr	r3, [r3, #4]
 8011848:	f003 0203 	and.w	r2, r3, #3
 801184c:	69fb      	ldr	r3, [r7, #28]
 801184e:	005b      	lsls	r3, r3, #1
 8011850:	fa02 f303 	lsl.w	r3, r2, r3
 8011854:	69ba      	ldr	r2, [r7, #24]
 8011856:	4313      	orrs	r3, r2
 8011858:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	69ba      	ldr	r2, [r7, #24]
 801185e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8011860:	683b      	ldr	r3, [r7, #0]
 8011862:	685b      	ldr	r3, [r3, #4]
 8011864:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011868:	2b00      	cmp	r3, #0
 801186a:	f000 80b4 	beq.w	80119d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 801186e:	2300      	movs	r3, #0
 8011870:	60fb      	str	r3, [r7, #12]
 8011872:	4b5f      	ldr	r3, [pc, #380]	; (80119f0 <HAL_GPIO_Init+0x308>)
 8011874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011876:	4a5e      	ldr	r2, [pc, #376]	; (80119f0 <HAL_GPIO_Init+0x308>)
 8011878:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801187c:	6453      	str	r3, [r2, #68]	; 0x44
 801187e:	4b5c      	ldr	r3, [pc, #368]	; (80119f0 <HAL_GPIO_Init+0x308>)
 8011880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011882:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011886:	60fb      	str	r3, [r7, #12]
 8011888:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 801188a:	4a5a      	ldr	r2, [pc, #360]	; (80119f4 <HAL_GPIO_Init+0x30c>)
 801188c:	69fb      	ldr	r3, [r7, #28]
 801188e:	089b      	lsrs	r3, r3, #2
 8011890:	3302      	adds	r3, #2
 8011892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011896:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8011898:	69fb      	ldr	r3, [r7, #28]
 801189a:	f003 0303 	and.w	r3, r3, #3
 801189e:	009b      	lsls	r3, r3, #2
 80118a0:	220f      	movs	r2, #15
 80118a2:	fa02 f303 	lsl.w	r3, r2, r3
 80118a6:	43db      	mvns	r3, r3
 80118a8:	69ba      	ldr	r2, [r7, #24]
 80118aa:	4013      	ands	r3, r2
 80118ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	4a51      	ldr	r2, [pc, #324]	; (80119f8 <HAL_GPIO_Init+0x310>)
 80118b2:	4293      	cmp	r3, r2
 80118b4:	d02b      	beq.n	801190e <HAL_GPIO_Init+0x226>
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	4a50      	ldr	r2, [pc, #320]	; (80119fc <HAL_GPIO_Init+0x314>)
 80118ba:	4293      	cmp	r3, r2
 80118bc:	d025      	beq.n	801190a <HAL_GPIO_Init+0x222>
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	4a4f      	ldr	r2, [pc, #316]	; (8011a00 <HAL_GPIO_Init+0x318>)
 80118c2:	4293      	cmp	r3, r2
 80118c4:	d01f      	beq.n	8011906 <HAL_GPIO_Init+0x21e>
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	4a4e      	ldr	r2, [pc, #312]	; (8011a04 <HAL_GPIO_Init+0x31c>)
 80118ca:	4293      	cmp	r3, r2
 80118cc:	d019      	beq.n	8011902 <HAL_GPIO_Init+0x21a>
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	4a4d      	ldr	r2, [pc, #308]	; (8011a08 <HAL_GPIO_Init+0x320>)
 80118d2:	4293      	cmp	r3, r2
 80118d4:	d013      	beq.n	80118fe <HAL_GPIO_Init+0x216>
 80118d6:	687b      	ldr	r3, [r7, #4]
 80118d8:	4a4c      	ldr	r2, [pc, #304]	; (8011a0c <HAL_GPIO_Init+0x324>)
 80118da:	4293      	cmp	r3, r2
 80118dc:	d00d      	beq.n	80118fa <HAL_GPIO_Init+0x212>
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	4a4b      	ldr	r2, [pc, #300]	; (8011a10 <HAL_GPIO_Init+0x328>)
 80118e2:	4293      	cmp	r3, r2
 80118e4:	d007      	beq.n	80118f6 <HAL_GPIO_Init+0x20e>
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	4a4a      	ldr	r2, [pc, #296]	; (8011a14 <HAL_GPIO_Init+0x32c>)
 80118ea:	4293      	cmp	r3, r2
 80118ec:	d101      	bne.n	80118f2 <HAL_GPIO_Init+0x20a>
 80118ee:	2307      	movs	r3, #7
 80118f0:	e00e      	b.n	8011910 <HAL_GPIO_Init+0x228>
 80118f2:	2308      	movs	r3, #8
 80118f4:	e00c      	b.n	8011910 <HAL_GPIO_Init+0x228>
 80118f6:	2306      	movs	r3, #6
 80118f8:	e00a      	b.n	8011910 <HAL_GPIO_Init+0x228>
 80118fa:	2305      	movs	r3, #5
 80118fc:	e008      	b.n	8011910 <HAL_GPIO_Init+0x228>
 80118fe:	2304      	movs	r3, #4
 8011900:	e006      	b.n	8011910 <HAL_GPIO_Init+0x228>
 8011902:	2303      	movs	r3, #3
 8011904:	e004      	b.n	8011910 <HAL_GPIO_Init+0x228>
 8011906:	2302      	movs	r3, #2
 8011908:	e002      	b.n	8011910 <HAL_GPIO_Init+0x228>
 801190a:	2301      	movs	r3, #1
 801190c:	e000      	b.n	8011910 <HAL_GPIO_Init+0x228>
 801190e:	2300      	movs	r3, #0
 8011910:	69fa      	ldr	r2, [r7, #28]
 8011912:	f002 0203 	and.w	r2, r2, #3
 8011916:	0092      	lsls	r2, r2, #2
 8011918:	4093      	lsls	r3, r2
 801191a:	69ba      	ldr	r2, [r7, #24]
 801191c:	4313      	orrs	r3, r2
 801191e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8011920:	4934      	ldr	r1, [pc, #208]	; (80119f4 <HAL_GPIO_Init+0x30c>)
 8011922:	69fb      	ldr	r3, [r7, #28]
 8011924:	089b      	lsrs	r3, r3, #2
 8011926:	3302      	adds	r3, #2
 8011928:	69ba      	ldr	r2, [r7, #24]
 801192a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 801192e:	4b3a      	ldr	r3, [pc, #232]	; (8011a18 <HAL_GPIO_Init+0x330>)
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011934:	693b      	ldr	r3, [r7, #16]
 8011936:	43db      	mvns	r3, r3
 8011938:	69ba      	ldr	r2, [r7, #24]
 801193a:	4013      	ands	r3, r2
 801193c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 801193e:	683b      	ldr	r3, [r7, #0]
 8011940:	685b      	ldr	r3, [r3, #4]
 8011942:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011946:	2b00      	cmp	r3, #0
 8011948:	d003      	beq.n	8011952 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 801194a:	69ba      	ldr	r2, [r7, #24]
 801194c:	693b      	ldr	r3, [r7, #16]
 801194e:	4313      	orrs	r3, r2
 8011950:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8011952:	4a31      	ldr	r2, [pc, #196]	; (8011a18 <HAL_GPIO_Init+0x330>)
 8011954:	69bb      	ldr	r3, [r7, #24]
 8011956:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8011958:	4b2f      	ldr	r3, [pc, #188]	; (8011a18 <HAL_GPIO_Init+0x330>)
 801195a:	685b      	ldr	r3, [r3, #4]
 801195c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801195e:	693b      	ldr	r3, [r7, #16]
 8011960:	43db      	mvns	r3, r3
 8011962:	69ba      	ldr	r2, [r7, #24]
 8011964:	4013      	ands	r3, r2
 8011966:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8011968:	683b      	ldr	r3, [r7, #0]
 801196a:	685b      	ldr	r3, [r3, #4]
 801196c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011970:	2b00      	cmp	r3, #0
 8011972:	d003      	beq.n	801197c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8011974:	69ba      	ldr	r2, [r7, #24]
 8011976:	693b      	ldr	r3, [r7, #16]
 8011978:	4313      	orrs	r3, r2
 801197a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 801197c:	4a26      	ldr	r2, [pc, #152]	; (8011a18 <HAL_GPIO_Init+0x330>)
 801197e:	69bb      	ldr	r3, [r7, #24]
 8011980:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8011982:	4b25      	ldr	r3, [pc, #148]	; (8011a18 <HAL_GPIO_Init+0x330>)
 8011984:	689b      	ldr	r3, [r3, #8]
 8011986:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011988:	693b      	ldr	r3, [r7, #16]
 801198a:	43db      	mvns	r3, r3
 801198c:	69ba      	ldr	r2, [r7, #24]
 801198e:	4013      	ands	r3, r2
 8011990:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8011992:	683b      	ldr	r3, [r7, #0]
 8011994:	685b      	ldr	r3, [r3, #4]
 8011996:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801199a:	2b00      	cmp	r3, #0
 801199c:	d003      	beq.n	80119a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 801199e:	69ba      	ldr	r2, [r7, #24]
 80119a0:	693b      	ldr	r3, [r7, #16]
 80119a2:	4313      	orrs	r3, r2
 80119a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80119a6:	4a1c      	ldr	r2, [pc, #112]	; (8011a18 <HAL_GPIO_Init+0x330>)
 80119a8:	69bb      	ldr	r3, [r7, #24]
 80119aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80119ac:	4b1a      	ldr	r3, [pc, #104]	; (8011a18 <HAL_GPIO_Init+0x330>)
 80119ae:	68db      	ldr	r3, [r3, #12]
 80119b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80119b2:	693b      	ldr	r3, [r7, #16]
 80119b4:	43db      	mvns	r3, r3
 80119b6:	69ba      	ldr	r2, [r7, #24]
 80119b8:	4013      	ands	r3, r2
 80119ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80119bc:	683b      	ldr	r3, [r7, #0]
 80119be:	685b      	ldr	r3, [r3, #4]
 80119c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	d003      	beq.n	80119d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80119c8:	69ba      	ldr	r2, [r7, #24]
 80119ca:	693b      	ldr	r3, [r7, #16]
 80119cc:	4313      	orrs	r3, r2
 80119ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80119d0:	4a11      	ldr	r2, [pc, #68]	; (8011a18 <HAL_GPIO_Init+0x330>)
 80119d2:	69bb      	ldr	r3, [r7, #24]
 80119d4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80119d6:	69fb      	ldr	r3, [r7, #28]
 80119d8:	3301      	adds	r3, #1
 80119da:	61fb      	str	r3, [r7, #28]
 80119dc:	69fb      	ldr	r3, [r7, #28]
 80119de:	2b0f      	cmp	r3, #15
 80119e0:	f67f ae90 	bls.w	8011704 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80119e4:	bf00      	nop
 80119e6:	3724      	adds	r7, #36	; 0x24
 80119e8:	46bd      	mov	sp, r7
 80119ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ee:	4770      	bx	lr
 80119f0:	40023800 	.word	0x40023800
 80119f4:	40013800 	.word	0x40013800
 80119f8:	40020000 	.word	0x40020000
 80119fc:	40020400 	.word	0x40020400
 8011a00:	40020800 	.word	0x40020800
 8011a04:	40020c00 	.word	0x40020c00
 8011a08:	40021000 	.word	0x40021000
 8011a0c:	40021400 	.word	0x40021400
 8011a10:	40021800 	.word	0x40021800
 8011a14:	40021c00 	.word	0x40021c00
 8011a18:	40013c00 	.word	0x40013c00

08011a1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8011a1c:	b480      	push	{r7}
 8011a1e:	b083      	sub	sp, #12
 8011a20:	af00      	add	r7, sp, #0
 8011a22:	6078      	str	r0, [r7, #4]
 8011a24:	460b      	mov	r3, r1
 8011a26:	807b      	strh	r3, [r7, #2]
 8011a28:	4613      	mov	r3, r2
 8011a2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8011a2c:	787b      	ldrb	r3, [r7, #1]
 8011a2e:	2b00      	cmp	r3, #0
 8011a30:	d003      	beq.n	8011a3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8011a32:	887a      	ldrh	r2, [r7, #2]
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8011a38:	e003      	b.n	8011a42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8011a3a:	887b      	ldrh	r3, [r7, #2]
 8011a3c:	041a      	lsls	r2, r3, #16
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	619a      	str	r2, [r3, #24]
}
 8011a42:	bf00      	nop
 8011a44:	370c      	adds	r7, #12
 8011a46:	46bd      	mov	sp, r7
 8011a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a4c:	4770      	bx	lr
	...

08011a50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8011a50:	b580      	push	{r7, lr}
 8011a52:	b082      	sub	sp, #8
 8011a54:	af00      	add	r7, sp, #0
 8011a56:	4603      	mov	r3, r0
 8011a58:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8011a5a:	4b08      	ldr	r3, [pc, #32]	; (8011a7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8011a5c:	695a      	ldr	r2, [r3, #20]
 8011a5e:	88fb      	ldrh	r3, [r7, #6]
 8011a60:	4013      	ands	r3, r2
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d006      	beq.n	8011a74 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8011a66:	4a05      	ldr	r2, [pc, #20]	; (8011a7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8011a68:	88fb      	ldrh	r3, [r7, #6]
 8011a6a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8011a6c:	88fb      	ldrh	r3, [r7, #6]
 8011a6e:	4618      	mov	r0, r3
 8011a70:	f7fb fcd4 	bl	800d41c <HAL_GPIO_EXTI_Callback>
  }
}
 8011a74:	bf00      	nop
 8011a76:	3708      	adds	r7, #8
 8011a78:	46bd      	mov	sp, r7
 8011a7a:	bd80      	pop	{r7, pc}
 8011a7c:	40013c00 	.word	0x40013c00

08011a80 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8011a80:	b580      	push	{r7, lr}
 8011a82:	b086      	sub	sp, #24
 8011a84:	af00      	add	r7, sp, #0
 8011a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d101      	bne.n	8011a92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8011a8e:	2301      	movs	r3, #1
 8011a90:	e25b      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	681b      	ldr	r3, [r3, #0]
 8011a96:	f003 0301 	and.w	r3, r3, #1
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	d075      	beq.n	8011b8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8011a9e:	4ba3      	ldr	r3, [pc, #652]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011aa0:	689b      	ldr	r3, [r3, #8]
 8011aa2:	f003 030c 	and.w	r3, r3, #12
 8011aa6:	2b04      	cmp	r3, #4
 8011aa8:	d00c      	beq.n	8011ac4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8011aaa:	4ba0      	ldr	r3, [pc, #640]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011aac:	689b      	ldr	r3, [r3, #8]
 8011aae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8011ab2:	2b08      	cmp	r3, #8
 8011ab4:	d112      	bne.n	8011adc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8011ab6:	4b9d      	ldr	r3, [pc, #628]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011ab8:	685b      	ldr	r3, [r3, #4]
 8011aba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011abe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8011ac2:	d10b      	bne.n	8011adc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011ac4:	4b99      	ldr	r3, [pc, #612]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011acc:	2b00      	cmp	r3, #0
 8011ace:	d05b      	beq.n	8011b88 <HAL_RCC_OscConfig+0x108>
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	685b      	ldr	r3, [r3, #4]
 8011ad4:	2b00      	cmp	r3, #0
 8011ad6:	d157      	bne.n	8011b88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8011ad8:	2301      	movs	r3, #1
 8011ada:	e236      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	685b      	ldr	r3, [r3, #4]
 8011ae0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011ae4:	d106      	bne.n	8011af4 <HAL_RCC_OscConfig+0x74>
 8011ae6:	4b91      	ldr	r3, [pc, #580]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011ae8:	681b      	ldr	r3, [r3, #0]
 8011aea:	4a90      	ldr	r2, [pc, #576]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011aec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011af0:	6013      	str	r3, [r2, #0]
 8011af2:	e01d      	b.n	8011b30 <HAL_RCC_OscConfig+0xb0>
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	685b      	ldr	r3, [r3, #4]
 8011af8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8011afc:	d10c      	bne.n	8011b18 <HAL_RCC_OscConfig+0x98>
 8011afe:	4b8b      	ldr	r3, [pc, #556]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011b00:	681b      	ldr	r3, [r3, #0]
 8011b02:	4a8a      	ldr	r2, [pc, #552]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011b04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8011b08:	6013      	str	r3, [r2, #0]
 8011b0a:	4b88      	ldr	r3, [pc, #544]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011b0c:	681b      	ldr	r3, [r3, #0]
 8011b0e:	4a87      	ldr	r2, [pc, #540]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011b10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011b14:	6013      	str	r3, [r2, #0]
 8011b16:	e00b      	b.n	8011b30 <HAL_RCC_OscConfig+0xb0>
 8011b18:	4b84      	ldr	r3, [pc, #528]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011b1a:	681b      	ldr	r3, [r3, #0]
 8011b1c:	4a83      	ldr	r2, [pc, #524]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011b1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011b22:	6013      	str	r3, [r2, #0]
 8011b24:	4b81      	ldr	r3, [pc, #516]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	4a80      	ldr	r2, [pc, #512]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011b2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8011b2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	685b      	ldr	r3, [r3, #4]
 8011b34:	2b00      	cmp	r3, #0
 8011b36:	d013      	beq.n	8011b60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011b38:	f7fe fa90 	bl	801005c <HAL_GetTick>
 8011b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8011b3e:	e008      	b.n	8011b52 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8011b40:	f7fe fa8c 	bl	801005c <HAL_GetTick>
 8011b44:	4602      	mov	r2, r0
 8011b46:	693b      	ldr	r3, [r7, #16]
 8011b48:	1ad3      	subs	r3, r2, r3
 8011b4a:	2b64      	cmp	r3, #100	; 0x64
 8011b4c:	d901      	bls.n	8011b52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8011b4e:	2303      	movs	r3, #3
 8011b50:	e1fb      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8011b52:	4b76      	ldr	r3, [pc, #472]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d0f0      	beq.n	8011b40 <HAL_RCC_OscConfig+0xc0>
 8011b5e:	e014      	b.n	8011b8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011b60:	f7fe fa7c 	bl	801005c <HAL_GetTick>
 8011b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8011b66:	e008      	b.n	8011b7a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8011b68:	f7fe fa78 	bl	801005c <HAL_GetTick>
 8011b6c:	4602      	mov	r2, r0
 8011b6e:	693b      	ldr	r3, [r7, #16]
 8011b70:	1ad3      	subs	r3, r2, r3
 8011b72:	2b64      	cmp	r3, #100	; 0x64
 8011b74:	d901      	bls.n	8011b7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8011b76:	2303      	movs	r3, #3
 8011b78:	e1e7      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8011b7a:	4b6c      	ldr	r3, [pc, #432]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011b7c:	681b      	ldr	r3, [r3, #0]
 8011b7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011b82:	2b00      	cmp	r3, #0
 8011b84:	d1f0      	bne.n	8011b68 <HAL_RCC_OscConfig+0xe8>
 8011b86:	e000      	b.n	8011b8a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011b88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	681b      	ldr	r3, [r3, #0]
 8011b8e:	f003 0302 	and.w	r3, r3, #2
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	d063      	beq.n	8011c5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8011b96:	4b65      	ldr	r3, [pc, #404]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011b98:	689b      	ldr	r3, [r3, #8]
 8011b9a:	f003 030c 	and.w	r3, r3, #12
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d00b      	beq.n	8011bba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8011ba2:	4b62      	ldr	r3, [pc, #392]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011ba4:	689b      	ldr	r3, [r3, #8]
 8011ba6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8011baa:	2b08      	cmp	r3, #8
 8011bac:	d11c      	bne.n	8011be8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8011bae:	4b5f      	ldr	r3, [pc, #380]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011bb0:	685b      	ldr	r3, [r3, #4]
 8011bb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011bb6:	2b00      	cmp	r3, #0
 8011bb8:	d116      	bne.n	8011be8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8011bba:	4b5c      	ldr	r3, [pc, #368]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011bbc:	681b      	ldr	r3, [r3, #0]
 8011bbe:	f003 0302 	and.w	r3, r3, #2
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d005      	beq.n	8011bd2 <HAL_RCC_OscConfig+0x152>
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	68db      	ldr	r3, [r3, #12]
 8011bca:	2b01      	cmp	r3, #1
 8011bcc:	d001      	beq.n	8011bd2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8011bce:	2301      	movs	r3, #1
 8011bd0:	e1bb      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8011bd2:	4b56      	ldr	r3, [pc, #344]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011bd4:	681b      	ldr	r3, [r3, #0]
 8011bd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	691b      	ldr	r3, [r3, #16]
 8011bde:	00db      	lsls	r3, r3, #3
 8011be0:	4952      	ldr	r1, [pc, #328]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011be2:	4313      	orrs	r3, r2
 8011be4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8011be6:	e03a      	b.n	8011c5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	68db      	ldr	r3, [r3, #12]
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	d020      	beq.n	8011c32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8011bf0:	4b4f      	ldr	r3, [pc, #316]	; (8011d30 <HAL_RCC_OscConfig+0x2b0>)
 8011bf2:	2201      	movs	r2, #1
 8011bf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011bf6:	f7fe fa31 	bl	801005c <HAL_GetTick>
 8011bfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011bfc:	e008      	b.n	8011c10 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8011bfe:	f7fe fa2d 	bl	801005c <HAL_GetTick>
 8011c02:	4602      	mov	r2, r0
 8011c04:	693b      	ldr	r3, [r7, #16]
 8011c06:	1ad3      	subs	r3, r2, r3
 8011c08:	2b02      	cmp	r3, #2
 8011c0a:	d901      	bls.n	8011c10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8011c0c:	2303      	movs	r3, #3
 8011c0e:	e19c      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011c10:	4b46      	ldr	r3, [pc, #280]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011c12:	681b      	ldr	r3, [r3, #0]
 8011c14:	f003 0302 	and.w	r3, r3, #2
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d0f0      	beq.n	8011bfe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8011c1c:	4b43      	ldr	r3, [pc, #268]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011c1e:	681b      	ldr	r3, [r3, #0]
 8011c20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	691b      	ldr	r3, [r3, #16]
 8011c28:	00db      	lsls	r3, r3, #3
 8011c2a:	4940      	ldr	r1, [pc, #256]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011c2c:	4313      	orrs	r3, r2
 8011c2e:	600b      	str	r3, [r1, #0]
 8011c30:	e015      	b.n	8011c5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8011c32:	4b3f      	ldr	r3, [pc, #252]	; (8011d30 <HAL_RCC_OscConfig+0x2b0>)
 8011c34:	2200      	movs	r2, #0
 8011c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011c38:	f7fe fa10 	bl	801005c <HAL_GetTick>
 8011c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8011c3e:	e008      	b.n	8011c52 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8011c40:	f7fe fa0c 	bl	801005c <HAL_GetTick>
 8011c44:	4602      	mov	r2, r0
 8011c46:	693b      	ldr	r3, [r7, #16]
 8011c48:	1ad3      	subs	r3, r2, r3
 8011c4a:	2b02      	cmp	r3, #2
 8011c4c:	d901      	bls.n	8011c52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8011c4e:	2303      	movs	r3, #3
 8011c50:	e17b      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8011c52:	4b36      	ldr	r3, [pc, #216]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	f003 0302 	and.w	r3, r3, #2
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	d1f0      	bne.n	8011c40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	f003 0308 	and.w	r3, r3, #8
 8011c66:	2b00      	cmp	r3, #0
 8011c68:	d030      	beq.n	8011ccc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	695b      	ldr	r3, [r3, #20]
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	d016      	beq.n	8011ca0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8011c72:	4b30      	ldr	r3, [pc, #192]	; (8011d34 <HAL_RCC_OscConfig+0x2b4>)
 8011c74:	2201      	movs	r2, #1
 8011c76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011c78:	f7fe f9f0 	bl	801005c <HAL_GetTick>
 8011c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8011c7e:	e008      	b.n	8011c92 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8011c80:	f7fe f9ec 	bl	801005c <HAL_GetTick>
 8011c84:	4602      	mov	r2, r0
 8011c86:	693b      	ldr	r3, [r7, #16]
 8011c88:	1ad3      	subs	r3, r2, r3
 8011c8a:	2b02      	cmp	r3, #2
 8011c8c:	d901      	bls.n	8011c92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8011c8e:	2303      	movs	r3, #3
 8011c90:	e15b      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8011c92:	4b26      	ldr	r3, [pc, #152]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011c94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011c96:	f003 0302 	and.w	r3, r3, #2
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d0f0      	beq.n	8011c80 <HAL_RCC_OscConfig+0x200>
 8011c9e:	e015      	b.n	8011ccc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8011ca0:	4b24      	ldr	r3, [pc, #144]	; (8011d34 <HAL_RCC_OscConfig+0x2b4>)
 8011ca2:	2200      	movs	r2, #0
 8011ca4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8011ca6:	f7fe f9d9 	bl	801005c <HAL_GetTick>
 8011caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8011cac:	e008      	b.n	8011cc0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8011cae:	f7fe f9d5 	bl	801005c <HAL_GetTick>
 8011cb2:	4602      	mov	r2, r0
 8011cb4:	693b      	ldr	r3, [r7, #16]
 8011cb6:	1ad3      	subs	r3, r2, r3
 8011cb8:	2b02      	cmp	r3, #2
 8011cba:	d901      	bls.n	8011cc0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8011cbc:	2303      	movs	r3, #3
 8011cbe:	e144      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8011cc0:	4b1a      	ldr	r3, [pc, #104]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011cc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011cc4:	f003 0302 	and.w	r3, r3, #2
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	d1f0      	bne.n	8011cae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	681b      	ldr	r3, [r3, #0]
 8011cd0:	f003 0304 	and.w	r3, r3, #4
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	f000 80a0 	beq.w	8011e1a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8011cda:	2300      	movs	r3, #0
 8011cdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8011cde:	4b13      	ldr	r3, [pc, #76]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	d10f      	bne.n	8011d0a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8011cea:	2300      	movs	r3, #0
 8011cec:	60bb      	str	r3, [r7, #8]
 8011cee:	4b0f      	ldr	r3, [pc, #60]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011cf2:	4a0e      	ldr	r2, [pc, #56]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011cf8:	6413      	str	r3, [r2, #64]	; 0x40
 8011cfa:	4b0c      	ldr	r3, [pc, #48]	; (8011d2c <HAL_RCC_OscConfig+0x2ac>)
 8011cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011d02:	60bb      	str	r3, [r7, #8]
 8011d04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8011d06:	2301      	movs	r3, #1
 8011d08:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011d0a:	4b0b      	ldr	r3, [pc, #44]	; (8011d38 <HAL_RCC_OscConfig+0x2b8>)
 8011d0c:	681b      	ldr	r3, [r3, #0]
 8011d0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	d121      	bne.n	8011d5a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8011d16:	4b08      	ldr	r3, [pc, #32]	; (8011d38 <HAL_RCC_OscConfig+0x2b8>)
 8011d18:	681b      	ldr	r3, [r3, #0]
 8011d1a:	4a07      	ldr	r2, [pc, #28]	; (8011d38 <HAL_RCC_OscConfig+0x2b8>)
 8011d1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011d20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8011d22:	f7fe f99b 	bl	801005c <HAL_GetTick>
 8011d26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011d28:	e011      	b.n	8011d4e <HAL_RCC_OscConfig+0x2ce>
 8011d2a:	bf00      	nop
 8011d2c:	40023800 	.word	0x40023800
 8011d30:	42470000 	.word	0x42470000
 8011d34:	42470e80 	.word	0x42470e80
 8011d38:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8011d3c:	f7fe f98e 	bl	801005c <HAL_GetTick>
 8011d40:	4602      	mov	r2, r0
 8011d42:	693b      	ldr	r3, [r7, #16]
 8011d44:	1ad3      	subs	r3, r2, r3
 8011d46:	2b02      	cmp	r3, #2
 8011d48:	d901      	bls.n	8011d4e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8011d4a:	2303      	movs	r3, #3
 8011d4c:	e0fd      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011d4e:	4b81      	ldr	r3, [pc, #516]	; (8011f54 <HAL_RCC_OscConfig+0x4d4>)
 8011d50:	681b      	ldr	r3, [r3, #0]
 8011d52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d0f0      	beq.n	8011d3c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	689b      	ldr	r3, [r3, #8]
 8011d5e:	2b01      	cmp	r3, #1
 8011d60:	d106      	bne.n	8011d70 <HAL_RCC_OscConfig+0x2f0>
 8011d62:	4b7d      	ldr	r3, [pc, #500]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011d64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011d66:	4a7c      	ldr	r2, [pc, #496]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011d68:	f043 0301 	orr.w	r3, r3, #1
 8011d6c:	6713      	str	r3, [r2, #112]	; 0x70
 8011d6e:	e01c      	b.n	8011daa <HAL_RCC_OscConfig+0x32a>
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	689b      	ldr	r3, [r3, #8]
 8011d74:	2b05      	cmp	r3, #5
 8011d76:	d10c      	bne.n	8011d92 <HAL_RCC_OscConfig+0x312>
 8011d78:	4b77      	ldr	r3, [pc, #476]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011d7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011d7c:	4a76      	ldr	r2, [pc, #472]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011d7e:	f043 0304 	orr.w	r3, r3, #4
 8011d82:	6713      	str	r3, [r2, #112]	; 0x70
 8011d84:	4b74      	ldr	r3, [pc, #464]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011d86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011d88:	4a73      	ldr	r2, [pc, #460]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011d8a:	f043 0301 	orr.w	r3, r3, #1
 8011d8e:	6713      	str	r3, [r2, #112]	; 0x70
 8011d90:	e00b      	b.n	8011daa <HAL_RCC_OscConfig+0x32a>
 8011d92:	4b71      	ldr	r3, [pc, #452]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011d94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011d96:	4a70      	ldr	r2, [pc, #448]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011d98:	f023 0301 	bic.w	r3, r3, #1
 8011d9c:	6713      	str	r3, [r2, #112]	; 0x70
 8011d9e:	4b6e      	ldr	r3, [pc, #440]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011da2:	4a6d      	ldr	r2, [pc, #436]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011da4:	f023 0304 	bic.w	r3, r3, #4
 8011da8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	689b      	ldr	r3, [r3, #8]
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	d015      	beq.n	8011dde <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011db2:	f7fe f953 	bl	801005c <HAL_GetTick>
 8011db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8011db8:	e00a      	b.n	8011dd0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8011dba:	f7fe f94f 	bl	801005c <HAL_GetTick>
 8011dbe:	4602      	mov	r2, r0
 8011dc0:	693b      	ldr	r3, [r7, #16]
 8011dc2:	1ad3      	subs	r3, r2, r3
 8011dc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8011dc8:	4293      	cmp	r3, r2
 8011dca:	d901      	bls.n	8011dd0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8011dcc:	2303      	movs	r3, #3
 8011dce:	e0bc      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8011dd0:	4b61      	ldr	r3, [pc, #388]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011dd4:	f003 0302 	and.w	r3, r3, #2
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	d0ee      	beq.n	8011dba <HAL_RCC_OscConfig+0x33a>
 8011ddc:	e014      	b.n	8011e08 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8011dde:	f7fe f93d 	bl	801005c <HAL_GetTick>
 8011de2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8011de4:	e00a      	b.n	8011dfc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8011de6:	f7fe f939 	bl	801005c <HAL_GetTick>
 8011dea:	4602      	mov	r2, r0
 8011dec:	693b      	ldr	r3, [r7, #16]
 8011dee:	1ad3      	subs	r3, r2, r3
 8011df0:	f241 3288 	movw	r2, #5000	; 0x1388
 8011df4:	4293      	cmp	r3, r2
 8011df6:	d901      	bls.n	8011dfc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8011df8:	2303      	movs	r3, #3
 8011dfa:	e0a6      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8011dfc:	4b56      	ldr	r3, [pc, #344]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011e00:	f003 0302 	and.w	r3, r3, #2
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	d1ee      	bne.n	8011de6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8011e08:	7dfb      	ldrb	r3, [r7, #23]
 8011e0a:	2b01      	cmp	r3, #1
 8011e0c:	d105      	bne.n	8011e1a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8011e0e:	4b52      	ldr	r3, [pc, #328]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011e12:	4a51      	ldr	r2, [pc, #324]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011e14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011e18:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	699b      	ldr	r3, [r3, #24]
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	f000 8092 	beq.w	8011f48 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8011e24:	4b4c      	ldr	r3, [pc, #304]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011e26:	689b      	ldr	r3, [r3, #8]
 8011e28:	f003 030c 	and.w	r3, r3, #12
 8011e2c:	2b08      	cmp	r3, #8
 8011e2e:	d05c      	beq.n	8011eea <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	699b      	ldr	r3, [r3, #24]
 8011e34:	2b02      	cmp	r3, #2
 8011e36:	d141      	bne.n	8011ebc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011e38:	4b48      	ldr	r3, [pc, #288]	; (8011f5c <HAL_RCC_OscConfig+0x4dc>)
 8011e3a:	2200      	movs	r2, #0
 8011e3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011e3e:	f7fe f90d 	bl	801005c <HAL_GetTick>
 8011e42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011e44:	e008      	b.n	8011e58 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8011e46:	f7fe f909 	bl	801005c <HAL_GetTick>
 8011e4a:	4602      	mov	r2, r0
 8011e4c:	693b      	ldr	r3, [r7, #16]
 8011e4e:	1ad3      	subs	r3, r2, r3
 8011e50:	2b02      	cmp	r3, #2
 8011e52:	d901      	bls.n	8011e58 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8011e54:	2303      	movs	r3, #3
 8011e56:	e078      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011e58:	4b3f      	ldr	r3, [pc, #252]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011e5a:	681b      	ldr	r3, [r3, #0]
 8011e5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	d1f0      	bne.n	8011e46 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	69da      	ldr	r2, [r3, #28]
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	6a1b      	ldr	r3, [r3, #32]
 8011e6c:	431a      	orrs	r2, r3
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011e72:	019b      	lsls	r3, r3, #6
 8011e74:	431a      	orrs	r2, r3
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011e7a:	085b      	lsrs	r3, r3, #1
 8011e7c:	3b01      	subs	r3, #1
 8011e7e:	041b      	lsls	r3, r3, #16
 8011e80:	431a      	orrs	r2, r3
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e86:	061b      	lsls	r3, r3, #24
 8011e88:	4933      	ldr	r1, [pc, #204]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011e8a:	4313      	orrs	r3, r2
 8011e8c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8011e8e:	4b33      	ldr	r3, [pc, #204]	; (8011f5c <HAL_RCC_OscConfig+0x4dc>)
 8011e90:	2201      	movs	r2, #1
 8011e92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011e94:	f7fe f8e2 	bl	801005c <HAL_GetTick>
 8011e98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011e9a:	e008      	b.n	8011eae <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8011e9c:	f7fe f8de 	bl	801005c <HAL_GetTick>
 8011ea0:	4602      	mov	r2, r0
 8011ea2:	693b      	ldr	r3, [r7, #16]
 8011ea4:	1ad3      	subs	r3, r2, r3
 8011ea6:	2b02      	cmp	r3, #2
 8011ea8:	d901      	bls.n	8011eae <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8011eaa:	2303      	movs	r3, #3
 8011eac:	e04d      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011eae:	4b2a      	ldr	r3, [pc, #168]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011eb0:	681b      	ldr	r3, [r3, #0]
 8011eb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d0f0      	beq.n	8011e9c <HAL_RCC_OscConfig+0x41c>
 8011eba:	e045      	b.n	8011f48 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011ebc:	4b27      	ldr	r3, [pc, #156]	; (8011f5c <HAL_RCC_OscConfig+0x4dc>)
 8011ebe:	2200      	movs	r2, #0
 8011ec0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011ec2:	f7fe f8cb 	bl	801005c <HAL_GetTick>
 8011ec6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011ec8:	e008      	b.n	8011edc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8011eca:	f7fe f8c7 	bl	801005c <HAL_GetTick>
 8011ece:	4602      	mov	r2, r0
 8011ed0:	693b      	ldr	r3, [r7, #16]
 8011ed2:	1ad3      	subs	r3, r2, r3
 8011ed4:	2b02      	cmp	r3, #2
 8011ed6:	d901      	bls.n	8011edc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8011ed8:	2303      	movs	r3, #3
 8011eda:	e036      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011edc:	4b1e      	ldr	r3, [pc, #120]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011ede:	681b      	ldr	r3, [r3, #0]
 8011ee0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011ee4:	2b00      	cmp	r3, #0
 8011ee6:	d1f0      	bne.n	8011eca <HAL_RCC_OscConfig+0x44a>
 8011ee8:	e02e      	b.n	8011f48 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	699b      	ldr	r3, [r3, #24]
 8011eee:	2b01      	cmp	r3, #1
 8011ef0:	d101      	bne.n	8011ef6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8011ef2:	2301      	movs	r3, #1
 8011ef4:	e029      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8011ef6:	4b18      	ldr	r3, [pc, #96]	; (8011f58 <HAL_RCC_OscConfig+0x4d8>)
 8011ef8:	685b      	ldr	r3, [r3, #4]
 8011efa:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011efc:	68fb      	ldr	r3, [r7, #12]
 8011efe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	69db      	ldr	r3, [r3, #28]
 8011f06:	429a      	cmp	r2, r3
 8011f08:	d11c      	bne.n	8011f44 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8011f0a:	68fb      	ldr	r3, [r7, #12]
 8011f0c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011f14:	429a      	cmp	r2, r3
 8011f16:	d115      	bne.n	8011f44 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8011f18:	68fa      	ldr	r2, [r7, #12]
 8011f1a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8011f1e:	4013      	ands	r3, r2
 8011f20:	687a      	ldr	r2, [r7, #4]
 8011f22:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8011f24:	4293      	cmp	r3, r2
 8011f26:	d10d      	bne.n	8011f44 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8011f28:	68fb      	ldr	r3, [r7, #12]
 8011f2a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8011f32:	429a      	cmp	r2, r3
 8011f34:	d106      	bne.n	8011f44 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8011f36:	68fb      	ldr	r3, [r7, #12]
 8011f38:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8011f40:	429a      	cmp	r2, r3
 8011f42:	d001      	beq.n	8011f48 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8011f44:	2301      	movs	r3, #1
 8011f46:	e000      	b.n	8011f4a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8011f48:	2300      	movs	r3, #0
}
 8011f4a:	4618      	mov	r0, r3
 8011f4c:	3718      	adds	r7, #24
 8011f4e:	46bd      	mov	sp, r7
 8011f50:	bd80      	pop	{r7, pc}
 8011f52:	bf00      	nop
 8011f54:	40007000 	.word	0x40007000
 8011f58:	40023800 	.word	0x40023800
 8011f5c:	42470060 	.word	0x42470060

08011f60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8011f60:	b580      	push	{r7, lr}
 8011f62:	b084      	sub	sp, #16
 8011f64:	af00      	add	r7, sp, #0
 8011f66:	6078      	str	r0, [r7, #4]
 8011f68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d101      	bne.n	8011f74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8011f70:	2301      	movs	r3, #1
 8011f72:	e0cc      	b.n	801210e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8011f74:	4b68      	ldr	r3, [pc, #416]	; (8012118 <HAL_RCC_ClockConfig+0x1b8>)
 8011f76:	681b      	ldr	r3, [r3, #0]
 8011f78:	f003 030f 	and.w	r3, r3, #15
 8011f7c:	683a      	ldr	r2, [r7, #0]
 8011f7e:	429a      	cmp	r2, r3
 8011f80:	d90c      	bls.n	8011f9c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011f82:	4b65      	ldr	r3, [pc, #404]	; (8012118 <HAL_RCC_ClockConfig+0x1b8>)
 8011f84:	683a      	ldr	r2, [r7, #0]
 8011f86:	b2d2      	uxtb	r2, r2
 8011f88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8011f8a:	4b63      	ldr	r3, [pc, #396]	; (8012118 <HAL_RCC_ClockConfig+0x1b8>)
 8011f8c:	681b      	ldr	r3, [r3, #0]
 8011f8e:	f003 030f 	and.w	r3, r3, #15
 8011f92:	683a      	ldr	r2, [r7, #0]
 8011f94:	429a      	cmp	r2, r3
 8011f96:	d001      	beq.n	8011f9c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8011f98:	2301      	movs	r3, #1
 8011f9a:	e0b8      	b.n	801210e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	681b      	ldr	r3, [r3, #0]
 8011fa0:	f003 0302 	and.w	r3, r3, #2
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d020      	beq.n	8011fea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	681b      	ldr	r3, [r3, #0]
 8011fac:	f003 0304 	and.w	r3, r3, #4
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d005      	beq.n	8011fc0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8011fb4:	4b59      	ldr	r3, [pc, #356]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 8011fb6:	689b      	ldr	r3, [r3, #8]
 8011fb8:	4a58      	ldr	r2, [pc, #352]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 8011fba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8011fbe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	681b      	ldr	r3, [r3, #0]
 8011fc4:	f003 0308 	and.w	r3, r3, #8
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d005      	beq.n	8011fd8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8011fcc:	4b53      	ldr	r3, [pc, #332]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 8011fce:	689b      	ldr	r3, [r3, #8]
 8011fd0:	4a52      	ldr	r2, [pc, #328]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 8011fd2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8011fd6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8011fd8:	4b50      	ldr	r3, [pc, #320]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 8011fda:	689b      	ldr	r3, [r3, #8]
 8011fdc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	689b      	ldr	r3, [r3, #8]
 8011fe4:	494d      	ldr	r1, [pc, #308]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 8011fe6:	4313      	orrs	r3, r2
 8011fe8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	681b      	ldr	r3, [r3, #0]
 8011fee:	f003 0301 	and.w	r3, r3, #1
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d044      	beq.n	8012080 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	685b      	ldr	r3, [r3, #4]
 8011ffa:	2b01      	cmp	r3, #1
 8011ffc:	d107      	bne.n	801200e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8011ffe:	4b47      	ldr	r3, [pc, #284]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 8012000:	681b      	ldr	r3, [r3, #0]
 8012002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8012006:	2b00      	cmp	r3, #0
 8012008:	d119      	bne.n	801203e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801200a:	2301      	movs	r3, #1
 801200c:	e07f      	b.n	801210e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	685b      	ldr	r3, [r3, #4]
 8012012:	2b02      	cmp	r3, #2
 8012014:	d003      	beq.n	801201e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8012016:	687b      	ldr	r3, [r7, #4]
 8012018:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 801201a:	2b03      	cmp	r3, #3
 801201c:	d107      	bne.n	801202e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801201e:	4b3f      	ldr	r3, [pc, #252]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 8012020:	681b      	ldr	r3, [r3, #0]
 8012022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012026:	2b00      	cmp	r3, #0
 8012028:	d109      	bne.n	801203e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801202a:	2301      	movs	r3, #1
 801202c:	e06f      	b.n	801210e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801202e:	4b3b      	ldr	r3, [pc, #236]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 8012030:	681b      	ldr	r3, [r3, #0]
 8012032:	f003 0302 	and.w	r3, r3, #2
 8012036:	2b00      	cmp	r3, #0
 8012038:	d101      	bne.n	801203e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801203a:	2301      	movs	r3, #1
 801203c:	e067      	b.n	801210e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 801203e:	4b37      	ldr	r3, [pc, #220]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 8012040:	689b      	ldr	r3, [r3, #8]
 8012042:	f023 0203 	bic.w	r2, r3, #3
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	685b      	ldr	r3, [r3, #4]
 801204a:	4934      	ldr	r1, [pc, #208]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 801204c:	4313      	orrs	r3, r2
 801204e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8012050:	f7fe f804 	bl	801005c <HAL_GetTick>
 8012054:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8012056:	e00a      	b.n	801206e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8012058:	f7fe f800 	bl	801005c <HAL_GetTick>
 801205c:	4602      	mov	r2, r0
 801205e:	68fb      	ldr	r3, [r7, #12]
 8012060:	1ad3      	subs	r3, r2, r3
 8012062:	f241 3288 	movw	r2, #5000	; 0x1388
 8012066:	4293      	cmp	r3, r2
 8012068:	d901      	bls.n	801206e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 801206a:	2303      	movs	r3, #3
 801206c:	e04f      	b.n	801210e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801206e:	4b2b      	ldr	r3, [pc, #172]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 8012070:	689b      	ldr	r3, [r3, #8]
 8012072:	f003 020c 	and.w	r2, r3, #12
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	685b      	ldr	r3, [r3, #4]
 801207a:	009b      	lsls	r3, r3, #2
 801207c:	429a      	cmp	r2, r3
 801207e:	d1eb      	bne.n	8012058 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8012080:	4b25      	ldr	r3, [pc, #148]	; (8012118 <HAL_RCC_ClockConfig+0x1b8>)
 8012082:	681b      	ldr	r3, [r3, #0]
 8012084:	f003 030f 	and.w	r3, r3, #15
 8012088:	683a      	ldr	r2, [r7, #0]
 801208a:	429a      	cmp	r2, r3
 801208c:	d20c      	bcs.n	80120a8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801208e:	4b22      	ldr	r3, [pc, #136]	; (8012118 <HAL_RCC_ClockConfig+0x1b8>)
 8012090:	683a      	ldr	r2, [r7, #0]
 8012092:	b2d2      	uxtb	r2, r2
 8012094:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8012096:	4b20      	ldr	r3, [pc, #128]	; (8012118 <HAL_RCC_ClockConfig+0x1b8>)
 8012098:	681b      	ldr	r3, [r3, #0]
 801209a:	f003 030f 	and.w	r3, r3, #15
 801209e:	683a      	ldr	r2, [r7, #0]
 80120a0:	429a      	cmp	r2, r3
 80120a2:	d001      	beq.n	80120a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80120a4:	2301      	movs	r3, #1
 80120a6:	e032      	b.n	801210e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	f003 0304 	and.w	r3, r3, #4
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d008      	beq.n	80120c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80120b4:	4b19      	ldr	r3, [pc, #100]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 80120b6:	689b      	ldr	r3, [r3, #8]
 80120b8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	68db      	ldr	r3, [r3, #12]
 80120c0:	4916      	ldr	r1, [pc, #88]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 80120c2:	4313      	orrs	r3, r2
 80120c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	681b      	ldr	r3, [r3, #0]
 80120ca:	f003 0308 	and.w	r3, r3, #8
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d009      	beq.n	80120e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80120d2:	4b12      	ldr	r3, [pc, #72]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 80120d4:	689b      	ldr	r3, [r3, #8]
 80120d6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	691b      	ldr	r3, [r3, #16]
 80120de:	00db      	lsls	r3, r3, #3
 80120e0:	490e      	ldr	r1, [pc, #56]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 80120e2:	4313      	orrs	r3, r2
 80120e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80120e6:	f000 f821 	bl	801212c <HAL_RCC_GetSysClockFreq>
 80120ea:	4601      	mov	r1, r0
 80120ec:	4b0b      	ldr	r3, [pc, #44]	; (801211c <HAL_RCC_ClockConfig+0x1bc>)
 80120ee:	689b      	ldr	r3, [r3, #8]
 80120f0:	091b      	lsrs	r3, r3, #4
 80120f2:	f003 030f 	and.w	r3, r3, #15
 80120f6:	4a0a      	ldr	r2, [pc, #40]	; (8012120 <HAL_RCC_ClockConfig+0x1c0>)
 80120f8:	5cd3      	ldrb	r3, [r2, r3]
 80120fa:	fa21 f303 	lsr.w	r3, r1, r3
 80120fe:	4a09      	ldr	r2, [pc, #36]	; (8012124 <HAL_RCC_ClockConfig+0x1c4>)
 8012100:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8012102:	4b09      	ldr	r3, [pc, #36]	; (8012128 <HAL_RCC_ClockConfig+0x1c8>)
 8012104:	681b      	ldr	r3, [r3, #0]
 8012106:	4618      	mov	r0, r3
 8012108:	f7fd ff64 	bl	800ffd4 <HAL_InitTick>

  return HAL_OK;
 801210c:	2300      	movs	r3, #0
}
 801210e:	4618      	mov	r0, r3
 8012110:	3710      	adds	r7, #16
 8012112:	46bd      	mov	sp, r7
 8012114:	bd80      	pop	{r7, pc}
 8012116:	bf00      	nop
 8012118:	40023c00 	.word	0x40023c00
 801211c:	40023800 	.word	0x40023800
 8012120:	0801a3e4 	.word	0x0801a3e4
 8012124:	2000001c 	.word	0x2000001c
 8012128:	20000020 	.word	0x20000020

0801212c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 801212c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801212e:	b085      	sub	sp, #20
 8012130:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8012132:	2300      	movs	r3, #0
 8012134:	607b      	str	r3, [r7, #4]
 8012136:	2300      	movs	r3, #0
 8012138:	60fb      	str	r3, [r7, #12]
 801213a:	2300      	movs	r3, #0
 801213c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 801213e:	2300      	movs	r3, #0
 8012140:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8012142:	4b63      	ldr	r3, [pc, #396]	; (80122d0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012144:	689b      	ldr	r3, [r3, #8]
 8012146:	f003 030c 	and.w	r3, r3, #12
 801214a:	2b04      	cmp	r3, #4
 801214c:	d007      	beq.n	801215e <HAL_RCC_GetSysClockFreq+0x32>
 801214e:	2b08      	cmp	r3, #8
 8012150:	d008      	beq.n	8012164 <HAL_RCC_GetSysClockFreq+0x38>
 8012152:	2b00      	cmp	r3, #0
 8012154:	f040 80b4 	bne.w	80122c0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8012158:	4b5e      	ldr	r3, [pc, #376]	; (80122d4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 801215a:	60bb      	str	r3, [r7, #8]
       break;
 801215c:	e0b3      	b.n	80122c6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 801215e:	4b5e      	ldr	r3, [pc, #376]	; (80122d8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8012160:	60bb      	str	r3, [r7, #8]
      break;
 8012162:	e0b0      	b.n	80122c6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8012164:	4b5a      	ldr	r3, [pc, #360]	; (80122d0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012166:	685b      	ldr	r3, [r3, #4]
 8012168:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801216c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 801216e:	4b58      	ldr	r3, [pc, #352]	; (80122d0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012170:	685b      	ldr	r3, [r3, #4]
 8012172:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012176:	2b00      	cmp	r3, #0
 8012178:	d04a      	beq.n	8012210 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 801217a:	4b55      	ldr	r3, [pc, #340]	; (80122d0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 801217c:	685b      	ldr	r3, [r3, #4]
 801217e:	099b      	lsrs	r3, r3, #6
 8012180:	f04f 0400 	mov.w	r4, #0
 8012184:	f240 11ff 	movw	r1, #511	; 0x1ff
 8012188:	f04f 0200 	mov.w	r2, #0
 801218c:	ea03 0501 	and.w	r5, r3, r1
 8012190:	ea04 0602 	and.w	r6, r4, r2
 8012194:	4629      	mov	r1, r5
 8012196:	4632      	mov	r2, r6
 8012198:	f04f 0300 	mov.w	r3, #0
 801219c:	f04f 0400 	mov.w	r4, #0
 80121a0:	0154      	lsls	r4, r2, #5
 80121a2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80121a6:	014b      	lsls	r3, r1, #5
 80121a8:	4619      	mov	r1, r3
 80121aa:	4622      	mov	r2, r4
 80121ac:	1b49      	subs	r1, r1, r5
 80121ae:	eb62 0206 	sbc.w	r2, r2, r6
 80121b2:	f04f 0300 	mov.w	r3, #0
 80121b6:	f04f 0400 	mov.w	r4, #0
 80121ba:	0194      	lsls	r4, r2, #6
 80121bc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80121c0:	018b      	lsls	r3, r1, #6
 80121c2:	1a5b      	subs	r3, r3, r1
 80121c4:	eb64 0402 	sbc.w	r4, r4, r2
 80121c8:	f04f 0100 	mov.w	r1, #0
 80121cc:	f04f 0200 	mov.w	r2, #0
 80121d0:	00e2      	lsls	r2, r4, #3
 80121d2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80121d6:	00d9      	lsls	r1, r3, #3
 80121d8:	460b      	mov	r3, r1
 80121da:	4614      	mov	r4, r2
 80121dc:	195b      	adds	r3, r3, r5
 80121de:	eb44 0406 	adc.w	r4, r4, r6
 80121e2:	f04f 0100 	mov.w	r1, #0
 80121e6:	f04f 0200 	mov.w	r2, #0
 80121ea:	0262      	lsls	r2, r4, #9
 80121ec:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80121f0:	0259      	lsls	r1, r3, #9
 80121f2:	460b      	mov	r3, r1
 80121f4:	4614      	mov	r4, r2
 80121f6:	4618      	mov	r0, r3
 80121f8:	4621      	mov	r1, r4
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	f04f 0400 	mov.w	r4, #0
 8012200:	461a      	mov	r2, r3
 8012202:	4623      	mov	r3, r4
 8012204:	f7f6 fc78 	bl	8008af8 <__aeabi_uldivmod>
 8012208:	4603      	mov	r3, r0
 801220a:	460c      	mov	r4, r1
 801220c:	60fb      	str	r3, [r7, #12]
 801220e:	e049      	b.n	80122a4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8012210:	4b2f      	ldr	r3, [pc, #188]	; (80122d0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8012212:	685b      	ldr	r3, [r3, #4]
 8012214:	099b      	lsrs	r3, r3, #6
 8012216:	f04f 0400 	mov.w	r4, #0
 801221a:	f240 11ff 	movw	r1, #511	; 0x1ff
 801221e:	f04f 0200 	mov.w	r2, #0
 8012222:	ea03 0501 	and.w	r5, r3, r1
 8012226:	ea04 0602 	and.w	r6, r4, r2
 801222a:	4629      	mov	r1, r5
 801222c:	4632      	mov	r2, r6
 801222e:	f04f 0300 	mov.w	r3, #0
 8012232:	f04f 0400 	mov.w	r4, #0
 8012236:	0154      	lsls	r4, r2, #5
 8012238:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 801223c:	014b      	lsls	r3, r1, #5
 801223e:	4619      	mov	r1, r3
 8012240:	4622      	mov	r2, r4
 8012242:	1b49      	subs	r1, r1, r5
 8012244:	eb62 0206 	sbc.w	r2, r2, r6
 8012248:	f04f 0300 	mov.w	r3, #0
 801224c:	f04f 0400 	mov.w	r4, #0
 8012250:	0194      	lsls	r4, r2, #6
 8012252:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8012256:	018b      	lsls	r3, r1, #6
 8012258:	1a5b      	subs	r3, r3, r1
 801225a:	eb64 0402 	sbc.w	r4, r4, r2
 801225e:	f04f 0100 	mov.w	r1, #0
 8012262:	f04f 0200 	mov.w	r2, #0
 8012266:	00e2      	lsls	r2, r4, #3
 8012268:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 801226c:	00d9      	lsls	r1, r3, #3
 801226e:	460b      	mov	r3, r1
 8012270:	4614      	mov	r4, r2
 8012272:	195b      	adds	r3, r3, r5
 8012274:	eb44 0406 	adc.w	r4, r4, r6
 8012278:	f04f 0100 	mov.w	r1, #0
 801227c:	f04f 0200 	mov.w	r2, #0
 8012280:	02a2      	lsls	r2, r4, #10
 8012282:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8012286:	0299      	lsls	r1, r3, #10
 8012288:	460b      	mov	r3, r1
 801228a:	4614      	mov	r4, r2
 801228c:	4618      	mov	r0, r3
 801228e:	4621      	mov	r1, r4
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	f04f 0400 	mov.w	r4, #0
 8012296:	461a      	mov	r2, r3
 8012298:	4623      	mov	r3, r4
 801229a:	f7f6 fc2d 	bl	8008af8 <__aeabi_uldivmod>
 801229e:	4603      	mov	r3, r0
 80122a0:	460c      	mov	r4, r1
 80122a2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80122a4:	4b0a      	ldr	r3, [pc, #40]	; (80122d0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80122a6:	685b      	ldr	r3, [r3, #4]
 80122a8:	0c1b      	lsrs	r3, r3, #16
 80122aa:	f003 0303 	and.w	r3, r3, #3
 80122ae:	3301      	adds	r3, #1
 80122b0:	005b      	lsls	r3, r3, #1
 80122b2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80122b4:	68fa      	ldr	r2, [r7, #12]
 80122b6:	683b      	ldr	r3, [r7, #0]
 80122b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80122bc:	60bb      	str	r3, [r7, #8]
      break;
 80122be:	e002      	b.n	80122c6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80122c0:	4b04      	ldr	r3, [pc, #16]	; (80122d4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80122c2:	60bb      	str	r3, [r7, #8]
      break;
 80122c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80122c6:	68bb      	ldr	r3, [r7, #8]
}
 80122c8:	4618      	mov	r0, r3
 80122ca:	3714      	adds	r7, #20
 80122cc:	46bd      	mov	sp, r7
 80122ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80122d0:	40023800 	.word	0x40023800
 80122d4:	00f42400 	.word	0x00f42400
 80122d8:	007a1200 	.word	0x007a1200

080122dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80122dc:	b480      	push	{r7}
 80122de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80122e0:	4b03      	ldr	r3, [pc, #12]	; (80122f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80122e2:	681b      	ldr	r3, [r3, #0]
}
 80122e4:	4618      	mov	r0, r3
 80122e6:	46bd      	mov	sp, r7
 80122e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122ec:	4770      	bx	lr
 80122ee:	bf00      	nop
 80122f0:	2000001c 	.word	0x2000001c

080122f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80122f4:	b580      	push	{r7, lr}
 80122f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80122f8:	f7ff fff0 	bl	80122dc <HAL_RCC_GetHCLKFreq>
 80122fc:	4601      	mov	r1, r0
 80122fe:	4b05      	ldr	r3, [pc, #20]	; (8012314 <HAL_RCC_GetPCLK1Freq+0x20>)
 8012300:	689b      	ldr	r3, [r3, #8]
 8012302:	0a9b      	lsrs	r3, r3, #10
 8012304:	f003 0307 	and.w	r3, r3, #7
 8012308:	4a03      	ldr	r2, [pc, #12]	; (8012318 <HAL_RCC_GetPCLK1Freq+0x24>)
 801230a:	5cd3      	ldrb	r3, [r2, r3]
 801230c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8012310:	4618      	mov	r0, r3
 8012312:	bd80      	pop	{r7, pc}
 8012314:	40023800 	.word	0x40023800
 8012318:	0801a3f4 	.word	0x0801a3f4

0801231c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 801231c:	b580      	push	{r7, lr}
 801231e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8012320:	f7ff ffdc 	bl	80122dc <HAL_RCC_GetHCLKFreq>
 8012324:	4601      	mov	r1, r0
 8012326:	4b05      	ldr	r3, [pc, #20]	; (801233c <HAL_RCC_GetPCLK2Freq+0x20>)
 8012328:	689b      	ldr	r3, [r3, #8]
 801232a:	0b5b      	lsrs	r3, r3, #13
 801232c:	f003 0307 	and.w	r3, r3, #7
 8012330:	4a03      	ldr	r2, [pc, #12]	; (8012340 <HAL_RCC_GetPCLK2Freq+0x24>)
 8012332:	5cd3      	ldrb	r3, [r2, r3]
 8012334:	fa21 f303 	lsr.w	r3, r1, r3
}
 8012338:	4618      	mov	r0, r3
 801233a:	bd80      	pop	{r7, pc}
 801233c:	40023800 	.word	0x40023800
 8012340:	0801a3f4 	.word	0x0801a3f4

08012344 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8012344:	b580      	push	{r7, lr}
 8012346:	b082      	sub	sp, #8
 8012348:	af00      	add	r7, sp, #0
 801234a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	2b00      	cmp	r3, #0
 8012350:	d101      	bne.n	8012356 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8012352:	2301      	movs	r3, #1
 8012354:	e056      	b.n	8012404 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	2200      	movs	r2, #0
 801235a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 801235c:	687b      	ldr	r3, [r7, #4]
 801235e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012362:	b2db      	uxtb	r3, r3
 8012364:	2b00      	cmp	r3, #0
 8012366:	d106      	bne.n	8012376 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	2200      	movs	r2, #0
 801236c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8012370:	6878      	ldr	r0, [r7, #4]
 8012372:	f7fb ff73 	bl	800e25c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8012376:	687b      	ldr	r3, [r7, #4]
 8012378:	2202      	movs	r2, #2
 801237a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	681b      	ldr	r3, [r3, #0]
 8012382:	681a      	ldr	r2, [r3, #0]
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	681b      	ldr	r3, [r3, #0]
 8012388:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801238c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	685a      	ldr	r2, [r3, #4]
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	689b      	ldr	r3, [r3, #8]
 8012396:	431a      	orrs	r2, r3
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	68db      	ldr	r3, [r3, #12]
 801239c:	431a      	orrs	r2, r3
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	691b      	ldr	r3, [r3, #16]
 80123a2:	431a      	orrs	r2, r3
 80123a4:	687b      	ldr	r3, [r7, #4]
 80123a6:	695b      	ldr	r3, [r3, #20]
 80123a8:	431a      	orrs	r2, r3
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	699b      	ldr	r3, [r3, #24]
 80123ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80123b2:	431a      	orrs	r2, r3
 80123b4:	687b      	ldr	r3, [r7, #4]
 80123b6:	69db      	ldr	r3, [r3, #28]
 80123b8:	431a      	orrs	r2, r3
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	6a1b      	ldr	r3, [r3, #32]
 80123be:	ea42 0103 	orr.w	r1, r2, r3
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	681b      	ldr	r3, [r3, #0]
 80123ca:	430a      	orrs	r2, r1
 80123cc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80123ce:	687b      	ldr	r3, [r7, #4]
 80123d0:	699b      	ldr	r3, [r3, #24]
 80123d2:	0c1b      	lsrs	r3, r3, #16
 80123d4:	f003 0104 	and.w	r1, r3, #4
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	681b      	ldr	r3, [r3, #0]
 80123e0:	430a      	orrs	r2, r1
 80123e2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	69da      	ldr	r2, [r3, #28]
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80123f2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	2200      	movs	r2, #0
 80123f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80123fa:	687b      	ldr	r3, [r7, #4]
 80123fc:	2201      	movs	r2, #1
 80123fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8012402:	2300      	movs	r3, #0
}
 8012404:	4618      	mov	r0, r3
 8012406:	3708      	adds	r7, #8
 8012408:	46bd      	mov	sp, r7
 801240a:	bd80      	pop	{r7, pc}

0801240c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801240c:	b580      	push	{r7, lr}
 801240e:	b088      	sub	sp, #32
 8012410:	af00      	add	r7, sp, #0
 8012412:	60f8      	str	r0, [r7, #12]
 8012414:	60b9      	str	r1, [r7, #8]
 8012416:	603b      	str	r3, [r7, #0]
 8012418:	4613      	mov	r3, r2
 801241a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 801241c:	2300      	movs	r3, #0
 801241e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8012420:	68fb      	ldr	r3, [r7, #12]
 8012422:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8012426:	2b01      	cmp	r3, #1
 8012428:	d101      	bne.n	801242e <HAL_SPI_Transmit+0x22>
 801242a:	2302      	movs	r3, #2
 801242c:	e11e      	b.n	801266c <HAL_SPI_Transmit+0x260>
 801242e:	68fb      	ldr	r3, [r7, #12]
 8012430:	2201      	movs	r2, #1
 8012432:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012436:	f7fd fe11 	bl	801005c <HAL_GetTick>
 801243a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 801243c:	88fb      	ldrh	r3, [r7, #6]
 801243e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8012440:	68fb      	ldr	r3, [r7, #12]
 8012442:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012446:	b2db      	uxtb	r3, r3
 8012448:	2b01      	cmp	r3, #1
 801244a:	d002      	beq.n	8012452 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 801244c:	2302      	movs	r3, #2
 801244e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8012450:	e103      	b.n	801265a <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8012452:	68bb      	ldr	r3, [r7, #8]
 8012454:	2b00      	cmp	r3, #0
 8012456:	d002      	beq.n	801245e <HAL_SPI_Transmit+0x52>
 8012458:	88fb      	ldrh	r3, [r7, #6]
 801245a:	2b00      	cmp	r3, #0
 801245c:	d102      	bne.n	8012464 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 801245e:	2301      	movs	r3, #1
 8012460:	77fb      	strb	r3, [r7, #31]
    goto error;
 8012462:	e0fa      	b.n	801265a <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8012464:	68fb      	ldr	r3, [r7, #12]
 8012466:	2203      	movs	r2, #3
 8012468:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801246c:	68fb      	ldr	r3, [r7, #12]
 801246e:	2200      	movs	r2, #0
 8012470:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8012472:	68fb      	ldr	r3, [r7, #12]
 8012474:	68ba      	ldr	r2, [r7, #8]
 8012476:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8012478:	68fb      	ldr	r3, [r7, #12]
 801247a:	88fa      	ldrh	r2, [r7, #6]
 801247c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 801247e:	68fb      	ldr	r3, [r7, #12]
 8012480:	88fa      	ldrh	r2, [r7, #6]
 8012482:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8012484:	68fb      	ldr	r3, [r7, #12]
 8012486:	2200      	movs	r2, #0
 8012488:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 801248a:	68fb      	ldr	r3, [r7, #12]
 801248c:	2200      	movs	r2, #0
 801248e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8012490:	68fb      	ldr	r3, [r7, #12]
 8012492:	2200      	movs	r2, #0
 8012494:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8012496:	68fb      	ldr	r3, [r7, #12]
 8012498:	2200      	movs	r2, #0
 801249a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 801249c:	68fb      	ldr	r3, [r7, #12]
 801249e:	2200      	movs	r2, #0
 80124a0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80124a2:	68fb      	ldr	r3, [r7, #12]
 80124a4:	689b      	ldr	r3, [r3, #8]
 80124a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80124aa:	d107      	bne.n	80124bc <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80124ac:	68fb      	ldr	r3, [r7, #12]
 80124ae:	681b      	ldr	r3, [r3, #0]
 80124b0:	681a      	ldr	r2, [r3, #0]
 80124b2:	68fb      	ldr	r3, [r7, #12]
 80124b4:	681b      	ldr	r3, [r3, #0]
 80124b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80124ba:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	681b      	ldr	r3, [r3, #0]
 80124c0:	681b      	ldr	r3, [r3, #0]
 80124c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80124c6:	2b40      	cmp	r3, #64	; 0x40
 80124c8:	d007      	beq.n	80124da <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80124ca:	68fb      	ldr	r3, [r7, #12]
 80124cc:	681b      	ldr	r3, [r3, #0]
 80124ce:	681a      	ldr	r2, [r3, #0]
 80124d0:	68fb      	ldr	r3, [r7, #12]
 80124d2:	681b      	ldr	r3, [r3, #0]
 80124d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80124d8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80124da:	68fb      	ldr	r3, [r7, #12]
 80124dc:	68db      	ldr	r3, [r3, #12]
 80124de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80124e2:	d14b      	bne.n	801257c <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80124e4:	68fb      	ldr	r3, [r7, #12]
 80124e6:	685b      	ldr	r3, [r3, #4]
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d002      	beq.n	80124f2 <HAL_SPI_Transmit+0xe6>
 80124ec:	8afb      	ldrh	r3, [r7, #22]
 80124ee:	2b01      	cmp	r3, #1
 80124f0:	d13e      	bne.n	8012570 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80124f2:	68fb      	ldr	r3, [r7, #12]
 80124f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80124f6:	881a      	ldrh	r2, [r3, #0]
 80124f8:	68fb      	ldr	r3, [r7, #12]
 80124fa:	681b      	ldr	r3, [r3, #0]
 80124fc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012502:	1c9a      	adds	r2, r3, #2
 8012504:	68fb      	ldr	r3, [r7, #12]
 8012506:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8012508:	68fb      	ldr	r3, [r7, #12]
 801250a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801250c:	b29b      	uxth	r3, r3
 801250e:	3b01      	subs	r3, #1
 8012510:	b29a      	uxth	r2, r3
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8012516:	e02b      	b.n	8012570 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8012518:	68fb      	ldr	r3, [r7, #12]
 801251a:	681b      	ldr	r3, [r3, #0]
 801251c:	689b      	ldr	r3, [r3, #8]
 801251e:	f003 0302 	and.w	r3, r3, #2
 8012522:	2b02      	cmp	r3, #2
 8012524:	d112      	bne.n	801254c <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8012526:	68fb      	ldr	r3, [r7, #12]
 8012528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801252a:	881a      	ldrh	r2, [r3, #0]
 801252c:	68fb      	ldr	r3, [r7, #12]
 801252e:	681b      	ldr	r3, [r3, #0]
 8012530:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8012532:	68fb      	ldr	r3, [r7, #12]
 8012534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012536:	1c9a      	adds	r2, r3, #2
 8012538:	68fb      	ldr	r3, [r7, #12]
 801253a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 801253c:	68fb      	ldr	r3, [r7, #12]
 801253e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012540:	b29b      	uxth	r3, r3
 8012542:	3b01      	subs	r3, #1
 8012544:	b29a      	uxth	r2, r3
 8012546:	68fb      	ldr	r3, [r7, #12]
 8012548:	86da      	strh	r2, [r3, #54]	; 0x36
 801254a:	e011      	b.n	8012570 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801254c:	f7fd fd86 	bl	801005c <HAL_GetTick>
 8012550:	4602      	mov	r2, r0
 8012552:	69bb      	ldr	r3, [r7, #24]
 8012554:	1ad3      	subs	r3, r2, r3
 8012556:	683a      	ldr	r2, [r7, #0]
 8012558:	429a      	cmp	r2, r3
 801255a:	d803      	bhi.n	8012564 <HAL_SPI_Transmit+0x158>
 801255c:	683b      	ldr	r3, [r7, #0]
 801255e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012562:	d102      	bne.n	801256a <HAL_SPI_Transmit+0x15e>
 8012564:	683b      	ldr	r3, [r7, #0]
 8012566:	2b00      	cmp	r3, #0
 8012568:	d102      	bne.n	8012570 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 801256a:	2303      	movs	r3, #3
 801256c:	77fb      	strb	r3, [r7, #31]
          goto error;
 801256e:	e074      	b.n	801265a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8012570:	68fb      	ldr	r3, [r7, #12]
 8012572:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012574:	b29b      	uxth	r3, r3
 8012576:	2b00      	cmp	r3, #0
 8012578:	d1ce      	bne.n	8012518 <HAL_SPI_Transmit+0x10c>
 801257a:	e04c      	b.n	8012616 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801257c:	68fb      	ldr	r3, [r7, #12]
 801257e:	685b      	ldr	r3, [r3, #4]
 8012580:	2b00      	cmp	r3, #0
 8012582:	d002      	beq.n	801258a <HAL_SPI_Transmit+0x17e>
 8012584:	8afb      	ldrh	r3, [r7, #22]
 8012586:	2b01      	cmp	r3, #1
 8012588:	d140      	bne.n	801260c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 801258a:	68fb      	ldr	r3, [r7, #12]
 801258c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801258e:	68fb      	ldr	r3, [r7, #12]
 8012590:	681b      	ldr	r3, [r3, #0]
 8012592:	330c      	adds	r3, #12
 8012594:	7812      	ldrb	r2, [r2, #0]
 8012596:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801259c:	1c5a      	adds	r2, r3, #1
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80125a2:	68fb      	ldr	r3, [r7, #12]
 80125a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80125a6:	b29b      	uxth	r3, r3
 80125a8:	3b01      	subs	r3, #1
 80125aa:	b29a      	uxth	r2, r3
 80125ac:	68fb      	ldr	r3, [r7, #12]
 80125ae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80125b0:	e02c      	b.n	801260c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80125b2:	68fb      	ldr	r3, [r7, #12]
 80125b4:	681b      	ldr	r3, [r3, #0]
 80125b6:	689b      	ldr	r3, [r3, #8]
 80125b8:	f003 0302 	and.w	r3, r3, #2
 80125bc:	2b02      	cmp	r3, #2
 80125be:	d113      	bne.n	80125e8 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80125c0:	68fb      	ldr	r3, [r7, #12]
 80125c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80125c4:	68fb      	ldr	r3, [r7, #12]
 80125c6:	681b      	ldr	r3, [r3, #0]
 80125c8:	330c      	adds	r3, #12
 80125ca:	7812      	ldrb	r2, [r2, #0]
 80125cc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80125ce:	68fb      	ldr	r3, [r7, #12]
 80125d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80125d2:	1c5a      	adds	r2, r3, #1
 80125d4:	68fb      	ldr	r3, [r7, #12]
 80125d6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80125d8:	68fb      	ldr	r3, [r7, #12]
 80125da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80125dc:	b29b      	uxth	r3, r3
 80125de:	3b01      	subs	r3, #1
 80125e0:	b29a      	uxth	r2, r3
 80125e2:	68fb      	ldr	r3, [r7, #12]
 80125e4:	86da      	strh	r2, [r3, #54]	; 0x36
 80125e6:	e011      	b.n	801260c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80125e8:	f7fd fd38 	bl	801005c <HAL_GetTick>
 80125ec:	4602      	mov	r2, r0
 80125ee:	69bb      	ldr	r3, [r7, #24]
 80125f0:	1ad3      	subs	r3, r2, r3
 80125f2:	683a      	ldr	r2, [r7, #0]
 80125f4:	429a      	cmp	r2, r3
 80125f6:	d803      	bhi.n	8012600 <HAL_SPI_Transmit+0x1f4>
 80125f8:	683b      	ldr	r3, [r7, #0]
 80125fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80125fe:	d102      	bne.n	8012606 <HAL_SPI_Transmit+0x1fa>
 8012600:	683b      	ldr	r3, [r7, #0]
 8012602:	2b00      	cmp	r3, #0
 8012604:	d102      	bne.n	801260c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8012606:	2303      	movs	r3, #3
 8012608:	77fb      	strb	r3, [r7, #31]
          goto error;
 801260a:	e026      	b.n	801265a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 801260c:	68fb      	ldr	r3, [r7, #12]
 801260e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012610:	b29b      	uxth	r3, r3
 8012612:	2b00      	cmp	r3, #0
 8012614:	d1cd      	bne.n	80125b2 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012616:	69ba      	ldr	r2, [r7, #24]
 8012618:	6839      	ldr	r1, [r7, #0]
 801261a:	68f8      	ldr	r0, [r7, #12]
 801261c:	f000 fba4 	bl	8012d68 <SPI_EndRxTxTransaction>
 8012620:	4603      	mov	r3, r0
 8012622:	2b00      	cmp	r3, #0
 8012624:	d002      	beq.n	801262c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012626:	68fb      	ldr	r3, [r7, #12]
 8012628:	2220      	movs	r2, #32
 801262a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 801262c:	68fb      	ldr	r3, [r7, #12]
 801262e:	689b      	ldr	r3, [r3, #8]
 8012630:	2b00      	cmp	r3, #0
 8012632:	d10a      	bne.n	801264a <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8012634:	2300      	movs	r3, #0
 8012636:	613b      	str	r3, [r7, #16]
 8012638:	68fb      	ldr	r3, [r7, #12]
 801263a:	681b      	ldr	r3, [r3, #0]
 801263c:	68db      	ldr	r3, [r3, #12]
 801263e:	613b      	str	r3, [r7, #16]
 8012640:	68fb      	ldr	r3, [r7, #12]
 8012642:	681b      	ldr	r3, [r3, #0]
 8012644:	689b      	ldr	r3, [r3, #8]
 8012646:	613b      	str	r3, [r7, #16]
 8012648:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801264a:	68fb      	ldr	r3, [r7, #12]
 801264c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801264e:	2b00      	cmp	r3, #0
 8012650:	d002      	beq.n	8012658 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8012652:	2301      	movs	r3, #1
 8012654:	77fb      	strb	r3, [r7, #31]
 8012656:	e000      	b.n	801265a <HAL_SPI_Transmit+0x24e>
  }

error:
 8012658:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 801265a:	68fb      	ldr	r3, [r7, #12]
 801265c:	2201      	movs	r2, #1
 801265e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8012662:	68fb      	ldr	r3, [r7, #12]
 8012664:	2200      	movs	r2, #0
 8012666:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 801266a:	7ffb      	ldrb	r3, [r7, #31]
}
 801266c:	4618      	mov	r0, r3
 801266e:	3720      	adds	r7, #32
 8012670:	46bd      	mov	sp, r7
 8012672:	bd80      	pop	{r7, pc}

08012674 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8012674:	b580      	push	{r7, lr}
 8012676:	b088      	sub	sp, #32
 8012678:	af02      	add	r7, sp, #8
 801267a:	60f8      	str	r0, [r7, #12]
 801267c:	60b9      	str	r1, [r7, #8]
 801267e:	603b      	str	r3, [r7, #0]
 8012680:	4613      	mov	r3, r2
 8012682:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8012684:	2300      	movs	r3, #0
 8012686:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8012688:	68fb      	ldr	r3, [r7, #12]
 801268a:	685b      	ldr	r3, [r3, #4]
 801268c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012690:	d112      	bne.n	80126b8 <HAL_SPI_Receive+0x44>
 8012692:	68fb      	ldr	r3, [r7, #12]
 8012694:	689b      	ldr	r3, [r3, #8]
 8012696:	2b00      	cmp	r3, #0
 8012698:	d10e      	bne.n	80126b8 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 801269a:	68fb      	ldr	r3, [r7, #12]
 801269c:	2204      	movs	r2, #4
 801269e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80126a2:	88fa      	ldrh	r2, [r7, #6]
 80126a4:	683b      	ldr	r3, [r7, #0]
 80126a6:	9300      	str	r3, [sp, #0]
 80126a8:	4613      	mov	r3, r2
 80126aa:	68ba      	ldr	r2, [r7, #8]
 80126ac:	68b9      	ldr	r1, [r7, #8]
 80126ae:	68f8      	ldr	r0, [r7, #12]
 80126b0:	f000 f8e9 	bl	8012886 <HAL_SPI_TransmitReceive>
 80126b4:	4603      	mov	r3, r0
 80126b6:	e0e2      	b.n	801287e <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80126b8:	68fb      	ldr	r3, [r7, #12]
 80126ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80126be:	2b01      	cmp	r3, #1
 80126c0:	d101      	bne.n	80126c6 <HAL_SPI_Receive+0x52>
 80126c2:	2302      	movs	r3, #2
 80126c4:	e0db      	b.n	801287e <HAL_SPI_Receive+0x20a>
 80126c6:	68fb      	ldr	r3, [r7, #12]
 80126c8:	2201      	movs	r2, #1
 80126ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80126ce:	f7fd fcc5 	bl	801005c <HAL_GetTick>
 80126d2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80126d4:	68fb      	ldr	r3, [r7, #12]
 80126d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80126da:	b2db      	uxtb	r3, r3
 80126dc:	2b01      	cmp	r3, #1
 80126de:	d002      	beq.n	80126e6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80126e0:	2302      	movs	r3, #2
 80126e2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80126e4:	e0c2      	b.n	801286c <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80126e6:	68bb      	ldr	r3, [r7, #8]
 80126e8:	2b00      	cmp	r3, #0
 80126ea:	d002      	beq.n	80126f2 <HAL_SPI_Receive+0x7e>
 80126ec:	88fb      	ldrh	r3, [r7, #6]
 80126ee:	2b00      	cmp	r3, #0
 80126f0:	d102      	bne.n	80126f8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80126f2:	2301      	movs	r3, #1
 80126f4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80126f6:	e0b9      	b.n	801286c <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80126f8:	68fb      	ldr	r3, [r7, #12]
 80126fa:	2204      	movs	r2, #4
 80126fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012700:	68fb      	ldr	r3, [r7, #12]
 8012702:	2200      	movs	r2, #0
 8012704:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8012706:	68fb      	ldr	r3, [r7, #12]
 8012708:	68ba      	ldr	r2, [r7, #8]
 801270a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 801270c:	68fb      	ldr	r3, [r7, #12]
 801270e:	88fa      	ldrh	r2, [r7, #6]
 8012710:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8012712:	68fb      	ldr	r3, [r7, #12]
 8012714:	88fa      	ldrh	r2, [r7, #6]
 8012716:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8012718:	68fb      	ldr	r3, [r7, #12]
 801271a:	2200      	movs	r2, #0
 801271c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 801271e:	68fb      	ldr	r3, [r7, #12]
 8012720:	2200      	movs	r2, #0
 8012722:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8012724:	68fb      	ldr	r3, [r7, #12]
 8012726:	2200      	movs	r2, #0
 8012728:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 801272a:	68fb      	ldr	r3, [r7, #12]
 801272c:	2200      	movs	r2, #0
 801272e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8012730:	68fb      	ldr	r3, [r7, #12]
 8012732:	2200      	movs	r2, #0
 8012734:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012736:	68fb      	ldr	r3, [r7, #12]
 8012738:	689b      	ldr	r3, [r3, #8]
 801273a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801273e:	d107      	bne.n	8012750 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8012740:	68fb      	ldr	r3, [r7, #12]
 8012742:	681b      	ldr	r3, [r3, #0]
 8012744:	681a      	ldr	r2, [r3, #0]
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	681b      	ldr	r3, [r3, #0]
 801274a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 801274e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012750:	68fb      	ldr	r3, [r7, #12]
 8012752:	681b      	ldr	r3, [r3, #0]
 8012754:	681b      	ldr	r3, [r3, #0]
 8012756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801275a:	2b40      	cmp	r3, #64	; 0x40
 801275c:	d007      	beq.n	801276e <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801275e:	68fb      	ldr	r3, [r7, #12]
 8012760:	681b      	ldr	r3, [r3, #0]
 8012762:	681a      	ldr	r2, [r3, #0]
 8012764:	68fb      	ldr	r3, [r7, #12]
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801276c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 801276e:	68fb      	ldr	r3, [r7, #12]
 8012770:	68db      	ldr	r3, [r3, #12]
 8012772:	2b00      	cmp	r3, #0
 8012774:	d162      	bne.n	801283c <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8012776:	e02e      	b.n	80127d6 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8012778:	68fb      	ldr	r3, [r7, #12]
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	689b      	ldr	r3, [r3, #8]
 801277e:	f003 0301 	and.w	r3, r3, #1
 8012782:	2b01      	cmp	r3, #1
 8012784:	d115      	bne.n	80127b2 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8012786:	68fb      	ldr	r3, [r7, #12]
 8012788:	681b      	ldr	r3, [r3, #0]
 801278a:	f103 020c 	add.w	r2, r3, #12
 801278e:	68fb      	ldr	r3, [r7, #12]
 8012790:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012792:	7812      	ldrb	r2, [r2, #0]
 8012794:	b2d2      	uxtb	r2, r2
 8012796:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8012798:	68fb      	ldr	r3, [r7, #12]
 801279a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801279c:	1c5a      	adds	r2, r3, #1
 801279e:	68fb      	ldr	r3, [r7, #12]
 80127a0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80127a2:	68fb      	ldr	r3, [r7, #12]
 80127a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80127a6:	b29b      	uxth	r3, r3
 80127a8:	3b01      	subs	r3, #1
 80127aa:	b29a      	uxth	r2, r3
 80127ac:	68fb      	ldr	r3, [r7, #12]
 80127ae:	87da      	strh	r2, [r3, #62]	; 0x3e
 80127b0:	e011      	b.n	80127d6 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80127b2:	f7fd fc53 	bl	801005c <HAL_GetTick>
 80127b6:	4602      	mov	r2, r0
 80127b8:	693b      	ldr	r3, [r7, #16]
 80127ba:	1ad3      	subs	r3, r2, r3
 80127bc:	683a      	ldr	r2, [r7, #0]
 80127be:	429a      	cmp	r2, r3
 80127c0:	d803      	bhi.n	80127ca <HAL_SPI_Receive+0x156>
 80127c2:	683b      	ldr	r3, [r7, #0]
 80127c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80127c8:	d102      	bne.n	80127d0 <HAL_SPI_Receive+0x15c>
 80127ca:	683b      	ldr	r3, [r7, #0]
 80127cc:	2b00      	cmp	r3, #0
 80127ce:	d102      	bne.n	80127d6 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80127d0:	2303      	movs	r3, #3
 80127d2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80127d4:	e04a      	b.n	801286c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80127d6:	68fb      	ldr	r3, [r7, #12]
 80127d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80127da:	b29b      	uxth	r3, r3
 80127dc:	2b00      	cmp	r3, #0
 80127de:	d1cb      	bne.n	8012778 <HAL_SPI_Receive+0x104>
 80127e0:	e031      	b.n	8012846 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80127e2:	68fb      	ldr	r3, [r7, #12]
 80127e4:	681b      	ldr	r3, [r3, #0]
 80127e6:	689b      	ldr	r3, [r3, #8]
 80127e8:	f003 0301 	and.w	r3, r3, #1
 80127ec:	2b01      	cmp	r3, #1
 80127ee:	d113      	bne.n	8012818 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80127f0:	68fb      	ldr	r3, [r7, #12]
 80127f2:	681b      	ldr	r3, [r3, #0]
 80127f4:	68da      	ldr	r2, [r3, #12]
 80127f6:	68fb      	ldr	r3, [r7, #12]
 80127f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80127fa:	b292      	uxth	r2, r2
 80127fc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80127fe:	68fb      	ldr	r3, [r7, #12]
 8012800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012802:	1c9a      	adds	r2, r3, #2
 8012804:	68fb      	ldr	r3, [r7, #12]
 8012806:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012808:	68fb      	ldr	r3, [r7, #12]
 801280a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801280c:	b29b      	uxth	r3, r3
 801280e:	3b01      	subs	r3, #1
 8012810:	b29a      	uxth	r2, r3
 8012812:	68fb      	ldr	r3, [r7, #12]
 8012814:	87da      	strh	r2, [r3, #62]	; 0x3e
 8012816:	e011      	b.n	801283c <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012818:	f7fd fc20 	bl	801005c <HAL_GetTick>
 801281c:	4602      	mov	r2, r0
 801281e:	693b      	ldr	r3, [r7, #16]
 8012820:	1ad3      	subs	r3, r2, r3
 8012822:	683a      	ldr	r2, [r7, #0]
 8012824:	429a      	cmp	r2, r3
 8012826:	d803      	bhi.n	8012830 <HAL_SPI_Receive+0x1bc>
 8012828:	683b      	ldr	r3, [r7, #0]
 801282a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801282e:	d102      	bne.n	8012836 <HAL_SPI_Receive+0x1c2>
 8012830:	683b      	ldr	r3, [r7, #0]
 8012832:	2b00      	cmp	r3, #0
 8012834:	d102      	bne.n	801283c <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8012836:	2303      	movs	r3, #3
 8012838:	75fb      	strb	r3, [r7, #23]
          goto error;
 801283a:	e017      	b.n	801286c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 801283c:	68fb      	ldr	r3, [r7, #12]
 801283e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012840:	b29b      	uxth	r3, r3
 8012842:	2b00      	cmp	r3, #0
 8012844:	d1cd      	bne.n	80127e2 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012846:	693a      	ldr	r2, [r7, #16]
 8012848:	6839      	ldr	r1, [r7, #0]
 801284a:	68f8      	ldr	r0, [r7, #12]
 801284c:	f000 fa27 	bl	8012c9e <SPI_EndRxTransaction>
 8012850:	4603      	mov	r3, r0
 8012852:	2b00      	cmp	r3, #0
 8012854:	d002      	beq.n	801285c <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012856:	68fb      	ldr	r3, [r7, #12]
 8012858:	2220      	movs	r2, #32
 801285a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801285c:	68fb      	ldr	r3, [r7, #12]
 801285e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012860:	2b00      	cmp	r3, #0
 8012862:	d002      	beq.n	801286a <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8012864:	2301      	movs	r3, #1
 8012866:	75fb      	strb	r3, [r7, #23]
 8012868:	e000      	b.n	801286c <HAL_SPI_Receive+0x1f8>
  }

error :
 801286a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 801286c:	68fb      	ldr	r3, [r7, #12]
 801286e:	2201      	movs	r2, #1
 8012870:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8012874:	68fb      	ldr	r3, [r7, #12]
 8012876:	2200      	movs	r2, #0
 8012878:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 801287c:	7dfb      	ldrb	r3, [r7, #23]
}
 801287e:	4618      	mov	r0, r3
 8012880:	3718      	adds	r7, #24
 8012882:	46bd      	mov	sp, r7
 8012884:	bd80      	pop	{r7, pc}

08012886 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8012886:	b580      	push	{r7, lr}
 8012888:	b08c      	sub	sp, #48	; 0x30
 801288a:	af00      	add	r7, sp, #0
 801288c:	60f8      	str	r0, [r7, #12]
 801288e:	60b9      	str	r1, [r7, #8]
 8012890:	607a      	str	r2, [r7, #4]
 8012892:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8012894:	2301      	movs	r3, #1
 8012896:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8012898:	2300      	movs	r3, #0
 801289a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 801289e:	68fb      	ldr	r3, [r7, #12]
 80128a0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80128a4:	2b01      	cmp	r3, #1
 80128a6:	d101      	bne.n	80128ac <HAL_SPI_TransmitReceive+0x26>
 80128a8:	2302      	movs	r3, #2
 80128aa:	e18a      	b.n	8012bc2 <HAL_SPI_TransmitReceive+0x33c>
 80128ac:	68fb      	ldr	r3, [r7, #12]
 80128ae:	2201      	movs	r2, #1
 80128b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80128b4:	f7fd fbd2 	bl	801005c <HAL_GetTick>
 80128b8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80128ba:	68fb      	ldr	r3, [r7, #12]
 80128bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80128c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80128c4:	68fb      	ldr	r3, [r7, #12]
 80128c6:	685b      	ldr	r3, [r3, #4]
 80128c8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80128ca:	887b      	ldrh	r3, [r7, #2]
 80128cc:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80128ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80128d2:	2b01      	cmp	r3, #1
 80128d4:	d00f      	beq.n	80128f6 <HAL_SPI_TransmitReceive+0x70>
 80128d6:	69fb      	ldr	r3, [r7, #28]
 80128d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80128dc:	d107      	bne.n	80128ee <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80128de:	68fb      	ldr	r3, [r7, #12]
 80128e0:	689b      	ldr	r3, [r3, #8]
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d103      	bne.n	80128ee <HAL_SPI_TransmitReceive+0x68>
 80128e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80128ea:	2b04      	cmp	r3, #4
 80128ec:	d003      	beq.n	80128f6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80128ee:	2302      	movs	r3, #2
 80128f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80128f4:	e15b      	b.n	8012bae <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80128f6:	68bb      	ldr	r3, [r7, #8]
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d005      	beq.n	8012908 <HAL_SPI_TransmitReceive+0x82>
 80128fc:	687b      	ldr	r3, [r7, #4]
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d002      	beq.n	8012908 <HAL_SPI_TransmitReceive+0x82>
 8012902:	887b      	ldrh	r3, [r7, #2]
 8012904:	2b00      	cmp	r3, #0
 8012906:	d103      	bne.n	8012910 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8012908:	2301      	movs	r3, #1
 801290a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 801290e:	e14e      	b.n	8012bae <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8012910:	68fb      	ldr	r3, [r7, #12]
 8012912:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012916:	b2db      	uxtb	r3, r3
 8012918:	2b04      	cmp	r3, #4
 801291a:	d003      	beq.n	8012924 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 801291c:	68fb      	ldr	r3, [r7, #12]
 801291e:	2205      	movs	r2, #5
 8012920:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012924:	68fb      	ldr	r3, [r7, #12]
 8012926:	2200      	movs	r2, #0
 8012928:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 801292a:	68fb      	ldr	r3, [r7, #12]
 801292c:	687a      	ldr	r2, [r7, #4]
 801292e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8012930:	68fb      	ldr	r3, [r7, #12]
 8012932:	887a      	ldrh	r2, [r7, #2]
 8012934:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8012936:	68fb      	ldr	r3, [r7, #12]
 8012938:	887a      	ldrh	r2, [r7, #2]
 801293a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 801293c:	68fb      	ldr	r3, [r7, #12]
 801293e:	68ba      	ldr	r2, [r7, #8]
 8012940:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8012942:	68fb      	ldr	r3, [r7, #12]
 8012944:	887a      	ldrh	r2, [r7, #2]
 8012946:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8012948:	68fb      	ldr	r3, [r7, #12]
 801294a:	887a      	ldrh	r2, [r7, #2]
 801294c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801294e:	68fb      	ldr	r3, [r7, #12]
 8012950:	2200      	movs	r2, #0
 8012952:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8012954:	68fb      	ldr	r3, [r7, #12]
 8012956:	2200      	movs	r2, #0
 8012958:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801295a:	68fb      	ldr	r3, [r7, #12]
 801295c:	681b      	ldr	r3, [r3, #0]
 801295e:	681b      	ldr	r3, [r3, #0]
 8012960:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012964:	2b40      	cmp	r3, #64	; 0x40
 8012966:	d007      	beq.n	8012978 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012968:	68fb      	ldr	r3, [r7, #12]
 801296a:	681b      	ldr	r3, [r3, #0]
 801296c:	681a      	ldr	r2, [r3, #0]
 801296e:	68fb      	ldr	r3, [r7, #12]
 8012970:	681b      	ldr	r3, [r3, #0]
 8012972:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012976:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	68db      	ldr	r3, [r3, #12]
 801297c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012980:	d178      	bne.n	8012a74 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012982:	68fb      	ldr	r3, [r7, #12]
 8012984:	685b      	ldr	r3, [r3, #4]
 8012986:	2b00      	cmp	r3, #0
 8012988:	d002      	beq.n	8012990 <HAL_SPI_TransmitReceive+0x10a>
 801298a:	8b7b      	ldrh	r3, [r7, #26]
 801298c:	2b01      	cmp	r3, #1
 801298e:	d166      	bne.n	8012a5e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8012990:	68fb      	ldr	r3, [r7, #12]
 8012992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012994:	881a      	ldrh	r2, [r3, #0]
 8012996:	68fb      	ldr	r3, [r7, #12]
 8012998:	681b      	ldr	r3, [r3, #0]
 801299a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 801299c:	68fb      	ldr	r3, [r7, #12]
 801299e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80129a0:	1c9a      	adds	r2, r3, #2
 80129a2:	68fb      	ldr	r3, [r7, #12]
 80129a4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80129a6:	68fb      	ldr	r3, [r7, #12]
 80129a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80129aa:	b29b      	uxth	r3, r3
 80129ac:	3b01      	subs	r3, #1
 80129ae:	b29a      	uxth	r2, r3
 80129b0:	68fb      	ldr	r3, [r7, #12]
 80129b2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80129b4:	e053      	b.n	8012a5e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80129b6:	68fb      	ldr	r3, [r7, #12]
 80129b8:	681b      	ldr	r3, [r3, #0]
 80129ba:	689b      	ldr	r3, [r3, #8]
 80129bc:	f003 0302 	and.w	r3, r3, #2
 80129c0:	2b02      	cmp	r3, #2
 80129c2:	d11b      	bne.n	80129fc <HAL_SPI_TransmitReceive+0x176>
 80129c4:	68fb      	ldr	r3, [r7, #12]
 80129c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80129c8:	b29b      	uxth	r3, r3
 80129ca:	2b00      	cmp	r3, #0
 80129cc:	d016      	beq.n	80129fc <HAL_SPI_TransmitReceive+0x176>
 80129ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129d0:	2b01      	cmp	r3, #1
 80129d2:	d113      	bne.n	80129fc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80129d4:	68fb      	ldr	r3, [r7, #12]
 80129d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80129d8:	881a      	ldrh	r2, [r3, #0]
 80129da:	68fb      	ldr	r3, [r7, #12]
 80129dc:	681b      	ldr	r3, [r3, #0]
 80129de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80129e0:	68fb      	ldr	r3, [r7, #12]
 80129e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80129e4:	1c9a      	adds	r2, r3, #2
 80129e6:	68fb      	ldr	r3, [r7, #12]
 80129e8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80129ea:	68fb      	ldr	r3, [r7, #12]
 80129ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80129ee:	b29b      	uxth	r3, r3
 80129f0:	3b01      	subs	r3, #1
 80129f2:	b29a      	uxth	r2, r3
 80129f4:	68fb      	ldr	r3, [r7, #12]
 80129f6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80129f8:	2300      	movs	r3, #0
 80129fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80129fc:	68fb      	ldr	r3, [r7, #12]
 80129fe:	681b      	ldr	r3, [r3, #0]
 8012a00:	689b      	ldr	r3, [r3, #8]
 8012a02:	f003 0301 	and.w	r3, r3, #1
 8012a06:	2b01      	cmp	r3, #1
 8012a08:	d119      	bne.n	8012a3e <HAL_SPI_TransmitReceive+0x1b8>
 8012a0a:	68fb      	ldr	r3, [r7, #12]
 8012a0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012a0e:	b29b      	uxth	r3, r3
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	d014      	beq.n	8012a3e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8012a14:	68fb      	ldr	r3, [r7, #12]
 8012a16:	681b      	ldr	r3, [r3, #0]
 8012a18:	68da      	ldr	r2, [r3, #12]
 8012a1a:	68fb      	ldr	r3, [r7, #12]
 8012a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012a1e:	b292      	uxth	r2, r2
 8012a20:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8012a22:	68fb      	ldr	r3, [r7, #12]
 8012a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012a26:	1c9a      	adds	r2, r3, #2
 8012a28:	68fb      	ldr	r3, [r7, #12]
 8012a2a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012a2c:	68fb      	ldr	r3, [r7, #12]
 8012a2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012a30:	b29b      	uxth	r3, r3
 8012a32:	3b01      	subs	r3, #1
 8012a34:	b29a      	uxth	r2, r3
 8012a36:	68fb      	ldr	r3, [r7, #12]
 8012a38:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8012a3a:	2301      	movs	r3, #1
 8012a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8012a3e:	f7fd fb0d 	bl	801005c <HAL_GetTick>
 8012a42:	4602      	mov	r2, r0
 8012a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a46:	1ad3      	subs	r3, r2, r3
 8012a48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012a4a:	429a      	cmp	r2, r3
 8012a4c:	d807      	bhi.n	8012a5e <HAL_SPI_TransmitReceive+0x1d8>
 8012a4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a54:	d003      	beq.n	8012a5e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8012a56:	2303      	movs	r3, #3
 8012a58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8012a5c:	e0a7      	b.n	8012bae <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012a5e:	68fb      	ldr	r3, [r7, #12]
 8012a60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012a62:	b29b      	uxth	r3, r3
 8012a64:	2b00      	cmp	r3, #0
 8012a66:	d1a6      	bne.n	80129b6 <HAL_SPI_TransmitReceive+0x130>
 8012a68:	68fb      	ldr	r3, [r7, #12]
 8012a6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012a6c:	b29b      	uxth	r3, r3
 8012a6e:	2b00      	cmp	r3, #0
 8012a70:	d1a1      	bne.n	80129b6 <HAL_SPI_TransmitReceive+0x130>
 8012a72:	e07c      	b.n	8012b6e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012a74:	68fb      	ldr	r3, [r7, #12]
 8012a76:	685b      	ldr	r3, [r3, #4]
 8012a78:	2b00      	cmp	r3, #0
 8012a7a:	d002      	beq.n	8012a82 <HAL_SPI_TransmitReceive+0x1fc>
 8012a7c:	8b7b      	ldrh	r3, [r7, #26]
 8012a7e:	2b01      	cmp	r3, #1
 8012a80:	d16b      	bne.n	8012b5a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8012a82:	68fb      	ldr	r3, [r7, #12]
 8012a84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012a86:	68fb      	ldr	r3, [r7, #12]
 8012a88:	681b      	ldr	r3, [r3, #0]
 8012a8a:	330c      	adds	r3, #12
 8012a8c:	7812      	ldrb	r2, [r2, #0]
 8012a8e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8012a90:	68fb      	ldr	r3, [r7, #12]
 8012a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a94:	1c5a      	adds	r2, r3, #1
 8012a96:	68fb      	ldr	r3, [r7, #12]
 8012a98:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8012a9a:	68fb      	ldr	r3, [r7, #12]
 8012a9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012a9e:	b29b      	uxth	r3, r3
 8012aa0:	3b01      	subs	r3, #1
 8012aa2:	b29a      	uxth	r2, r3
 8012aa4:	68fb      	ldr	r3, [r7, #12]
 8012aa6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012aa8:	e057      	b.n	8012b5a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8012aaa:	68fb      	ldr	r3, [r7, #12]
 8012aac:	681b      	ldr	r3, [r3, #0]
 8012aae:	689b      	ldr	r3, [r3, #8]
 8012ab0:	f003 0302 	and.w	r3, r3, #2
 8012ab4:	2b02      	cmp	r3, #2
 8012ab6:	d11c      	bne.n	8012af2 <HAL_SPI_TransmitReceive+0x26c>
 8012ab8:	68fb      	ldr	r3, [r7, #12]
 8012aba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012abc:	b29b      	uxth	r3, r3
 8012abe:	2b00      	cmp	r3, #0
 8012ac0:	d017      	beq.n	8012af2 <HAL_SPI_TransmitReceive+0x26c>
 8012ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ac4:	2b01      	cmp	r3, #1
 8012ac6:	d114      	bne.n	8012af2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8012ac8:	68fb      	ldr	r3, [r7, #12]
 8012aca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012acc:	68fb      	ldr	r3, [r7, #12]
 8012ace:	681b      	ldr	r3, [r3, #0]
 8012ad0:	330c      	adds	r3, #12
 8012ad2:	7812      	ldrb	r2, [r2, #0]
 8012ad4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8012ad6:	68fb      	ldr	r3, [r7, #12]
 8012ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012ada:	1c5a      	adds	r2, r3, #1
 8012adc:	68fb      	ldr	r3, [r7, #12]
 8012ade:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012ae0:	68fb      	ldr	r3, [r7, #12]
 8012ae2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012ae4:	b29b      	uxth	r3, r3
 8012ae6:	3b01      	subs	r3, #1
 8012ae8:	b29a      	uxth	r2, r3
 8012aea:	68fb      	ldr	r3, [r7, #12]
 8012aec:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8012aee:	2300      	movs	r3, #0
 8012af0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8012af2:	68fb      	ldr	r3, [r7, #12]
 8012af4:	681b      	ldr	r3, [r3, #0]
 8012af6:	689b      	ldr	r3, [r3, #8]
 8012af8:	f003 0301 	and.w	r3, r3, #1
 8012afc:	2b01      	cmp	r3, #1
 8012afe:	d119      	bne.n	8012b34 <HAL_SPI_TransmitReceive+0x2ae>
 8012b00:	68fb      	ldr	r3, [r7, #12]
 8012b02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012b04:	b29b      	uxth	r3, r3
 8012b06:	2b00      	cmp	r3, #0
 8012b08:	d014      	beq.n	8012b34 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8012b0a:	68fb      	ldr	r3, [r7, #12]
 8012b0c:	681b      	ldr	r3, [r3, #0]
 8012b0e:	68da      	ldr	r2, [r3, #12]
 8012b10:	68fb      	ldr	r3, [r7, #12]
 8012b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012b14:	b2d2      	uxtb	r2, r2
 8012b16:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8012b18:	68fb      	ldr	r3, [r7, #12]
 8012b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012b1c:	1c5a      	adds	r2, r3, #1
 8012b1e:	68fb      	ldr	r3, [r7, #12]
 8012b20:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012b22:	68fb      	ldr	r3, [r7, #12]
 8012b24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012b26:	b29b      	uxth	r3, r3
 8012b28:	3b01      	subs	r3, #1
 8012b2a:	b29a      	uxth	r2, r3
 8012b2c:	68fb      	ldr	r3, [r7, #12]
 8012b2e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8012b30:	2301      	movs	r3, #1
 8012b32:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8012b34:	f7fd fa92 	bl	801005c <HAL_GetTick>
 8012b38:	4602      	mov	r2, r0
 8012b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b3c:	1ad3      	subs	r3, r2, r3
 8012b3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012b40:	429a      	cmp	r2, r3
 8012b42:	d803      	bhi.n	8012b4c <HAL_SPI_TransmitReceive+0x2c6>
 8012b44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b4a:	d102      	bne.n	8012b52 <HAL_SPI_TransmitReceive+0x2cc>
 8012b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	d103      	bne.n	8012b5a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8012b52:	2303      	movs	r3, #3
 8012b54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8012b58:	e029      	b.n	8012bae <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012b5a:	68fb      	ldr	r3, [r7, #12]
 8012b5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012b5e:	b29b      	uxth	r3, r3
 8012b60:	2b00      	cmp	r3, #0
 8012b62:	d1a2      	bne.n	8012aaa <HAL_SPI_TransmitReceive+0x224>
 8012b64:	68fb      	ldr	r3, [r7, #12]
 8012b66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012b68:	b29b      	uxth	r3, r3
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	d19d      	bne.n	8012aaa <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012b6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012b70:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012b72:	68f8      	ldr	r0, [r7, #12]
 8012b74:	f000 f8f8 	bl	8012d68 <SPI_EndRxTxTransaction>
 8012b78:	4603      	mov	r3, r0
 8012b7a:	2b00      	cmp	r3, #0
 8012b7c:	d006      	beq.n	8012b8c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8012b7e:	2301      	movs	r3, #1
 8012b80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012b84:	68fb      	ldr	r3, [r7, #12]
 8012b86:	2220      	movs	r2, #32
 8012b88:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8012b8a:	e010      	b.n	8012bae <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8012b8c:	68fb      	ldr	r3, [r7, #12]
 8012b8e:	689b      	ldr	r3, [r3, #8]
 8012b90:	2b00      	cmp	r3, #0
 8012b92:	d10b      	bne.n	8012bac <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8012b94:	2300      	movs	r3, #0
 8012b96:	617b      	str	r3, [r7, #20]
 8012b98:	68fb      	ldr	r3, [r7, #12]
 8012b9a:	681b      	ldr	r3, [r3, #0]
 8012b9c:	68db      	ldr	r3, [r3, #12]
 8012b9e:	617b      	str	r3, [r7, #20]
 8012ba0:	68fb      	ldr	r3, [r7, #12]
 8012ba2:	681b      	ldr	r3, [r3, #0]
 8012ba4:	689b      	ldr	r3, [r3, #8]
 8012ba6:	617b      	str	r3, [r7, #20]
 8012ba8:	697b      	ldr	r3, [r7, #20]
 8012baa:	e000      	b.n	8012bae <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8012bac:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8012bae:	68fb      	ldr	r3, [r7, #12]
 8012bb0:	2201      	movs	r2, #1
 8012bb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8012bb6:	68fb      	ldr	r3, [r7, #12]
 8012bb8:	2200      	movs	r2, #0
 8012bba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8012bbe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8012bc2:	4618      	mov	r0, r3
 8012bc4:	3730      	adds	r7, #48	; 0x30
 8012bc6:	46bd      	mov	sp, r7
 8012bc8:	bd80      	pop	{r7, pc}

08012bca <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8012bca:	b580      	push	{r7, lr}
 8012bcc:	b084      	sub	sp, #16
 8012bce:	af00      	add	r7, sp, #0
 8012bd0:	60f8      	str	r0, [r7, #12]
 8012bd2:	60b9      	str	r1, [r7, #8]
 8012bd4:	603b      	str	r3, [r7, #0]
 8012bd6:	4613      	mov	r3, r2
 8012bd8:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8012bda:	e04c      	b.n	8012c76 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8012bdc:	683b      	ldr	r3, [r7, #0]
 8012bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012be2:	d048      	beq.n	8012c76 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8012be4:	f7fd fa3a 	bl	801005c <HAL_GetTick>
 8012be8:	4602      	mov	r2, r0
 8012bea:	69bb      	ldr	r3, [r7, #24]
 8012bec:	1ad3      	subs	r3, r2, r3
 8012bee:	683a      	ldr	r2, [r7, #0]
 8012bf0:	429a      	cmp	r2, r3
 8012bf2:	d902      	bls.n	8012bfa <SPI_WaitFlagStateUntilTimeout+0x30>
 8012bf4:	683b      	ldr	r3, [r7, #0]
 8012bf6:	2b00      	cmp	r3, #0
 8012bf8:	d13d      	bne.n	8012c76 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8012bfa:	68fb      	ldr	r3, [r7, #12]
 8012bfc:	681b      	ldr	r3, [r3, #0]
 8012bfe:	685a      	ldr	r2, [r3, #4]
 8012c00:	68fb      	ldr	r3, [r7, #12]
 8012c02:	681b      	ldr	r3, [r3, #0]
 8012c04:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8012c08:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012c0a:	68fb      	ldr	r3, [r7, #12]
 8012c0c:	685b      	ldr	r3, [r3, #4]
 8012c0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012c12:	d111      	bne.n	8012c38 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8012c14:	68fb      	ldr	r3, [r7, #12]
 8012c16:	689b      	ldr	r3, [r3, #8]
 8012c18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012c1c:	d004      	beq.n	8012c28 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8012c1e:	68fb      	ldr	r3, [r7, #12]
 8012c20:	689b      	ldr	r3, [r3, #8]
 8012c22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012c26:	d107      	bne.n	8012c38 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8012c28:	68fb      	ldr	r3, [r7, #12]
 8012c2a:	681b      	ldr	r3, [r3, #0]
 8012c2c:	681a      	ldr	r2, [r3, #0]
 8012c2e:	68fb      	ldr	r3, [r7, #12]
 8012c30:	681b      	ldr	r3, [r3, #0]
 8012c32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012c36:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8012c38:	68fb      	ldr	r3, [r7, #12]
 8012c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012c3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8012c40:	d10f      	bne.n	8012c62 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8012c42:	68fb      	ldr	r3, [r7, #12]
 8012c44:	681b      	ldr	r3, [r3, #0]
 8012c46:	681a      	ldr	r2, [r3, #0]
 8012c48:	68fb      	ldr	r3, [r7, #12]
 8012c4a:	681b      	ldr	r3, [r3, #0]
 8012c4c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8012c50:	601a      	str	r2, [r3, #0]
 8012c52:	68fb      	ldr	r3, [r7, #12]
 8012c54:	681b      	ldr	r3, [r3, #0]
 8012c56:	681a      	ldr	r2, [r3, #0]
 8012c58:	68fb      	ldr	r3, [r7, #12]
 8012c5a:	681b      	ldr	r3, [r3, #0]
 8012c5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8012c60:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8012c62:	68fb      	ldr	r3, [r7, #12]
 8012c64:	2201      	movs	r2, #1
 8012c66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8012c6a:	68fb      	ldr	r3, [r7, #12]
 8012c6c:	2200      	movs	r2, #0
 8012c6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8012c72:	2303      	movs	r3, #3
 8012c74:	e00f      	b.n	8012c96 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8012c76:	68fb      	ldr	r3, [r7, #12]
 8012c78:	681b      	ldr	r3, [r3, #0]
 8012c7a:	689a      	ldr	r2, [r3, #8]
 8012c7c:	68bb      	ldr	r3, [r7, #8]
 8012c7e:	4013      	ands	r3, r2
 8012c80:	68ba      	ldr	r2, [r7, #8]
 8012c82:	429a      	cmp	r2, r3
 8012c84:	bf0c      	ite	eq
 8012c86:	2301      	moveq	r3, #1
 8012c88:	2300      	movne	r3, #0
 8012c8a:	b2db      	uxtb	r3, r3
 8012c8c:	461a      	mov	r2, r3
 8012c8e:	79fb      	ldrb	r3, [r7, #7]
 8012c90:	429a      	cmp	r2, r3
 8012c92:	d1a3      	bne.n	8012bdc <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8012c94:	2300      	movs	r3, #0
}
 8012c96:	4618      	mov	r0, r3
 8012c98:	3710      	adds	r7, #16
 8012c9a:	46bd      	mov	sp, r7
 8012c9c:	bd80      	pop	{r7, pc}

08012c9e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8012c9e:	b580      	push	{r7, lr}
 8012ca0:	b086      	sub	sp, #24
 8012ca2:	af02      	add	r7, sp, #8
 8012ca4:	60f8      	str	r0, [r7, #12]
 8012ca6:	60b9      	str	r1, [r7, #8]
 8012ca8:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012caa:	68fb      	ldr	r3, [r7, #12]
 8012cac:	685b      	ldr	r3, [r3, #4]
 8012cae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012cb2:	d111      	bne.n	8012cd8 <SPI_EndRxTransaction+0x3a>
 8012cb4:	68fb      	ldr	r3, [r7, #12]
 8012cb6:	689b      	ldr	r3, [r3, #8]
 8012cb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012cbc:	d004      	beq.n	8012cc8 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8012cbe:	68fb      	ldr	r3, [r7, #12]
 8012cc0:	689b      	ldr	r3, [r3, #8]
 8012cc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012cc6:	d107      	bne.n	8012cd8 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8012cc8:	68fb      	ldr	r3, [r7, #12]
 8012cca:	681b      	ldr	r3, [r3, #0]
 8012ccc:	681a      	ldr	r2, [r3, #0]
 8012cce:	68fb      	ldr	r3, [r7, #12]
 8012cd0:	681b      	ldr	r3, [r3, #0]
 8012cd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012cd6:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8012cd8:	68fb      	ldr	r3, [r7, #12]
 8012cda:	685b      	ldr	r3, [r3, #4]
 8012cdc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012ce0:	d12a      	bne.n	8012d38 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8012ce2:	68fb      	ldr	r3, [r7, #12]
 8012ce4:	689b      	ldr	r3, [r3, #8]
 8012ce6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012cea:	d012      	beq.n	8012d12 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	9300      	str	r3, [sp, #0]
 8012cf0:	68bb      	ldr	r3, [r7, #8]
 8012cf2:	2200      	movs	r2, #0
 8012cf4:	2180      	movs	r1, #128	; 0x80
 8012cf6:	68f8      	ldr	r0, [r7, #12]
 8012cf8:	f7ff ff67 	bl	8012bca <SPI_WaitFlagStateUntilTimeout>
 8012cfc:	4603      	mov	r3, r0
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	d02d      	beq.n	8012d5e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012d02:	68fb      	ldr	r3, [r7, #12]
 8012d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012d06:	f043 0220 	orr.w	r2, r3, #32
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8012d0e:	2303      	movs	r3, #3
 8012d10:	e026      	b.n	8012d60 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	9300      	str	r3, [sp, #0]
 8012d16:	68bb      	ldr	r3, [r7, #8]
 8012d18:	2200      	movs	r2, #0
 8012d1a:	2101      	movs	r1, #1
 8012d1c:	68f8      	ldr	r0, [r7, #12]
 8012d1e:	f7ff ff54 	bl	8012bca <SPI_WaitFlagStateUntilTimeout>
 8012d22:	4603      	mov	r3, r0
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d01a      	beq.n	8012d5e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012d28:	68fb      	ldr	r3, [r7, #12]
 8012d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012d2c:	f043 0220 	orr.w	r2, r3, #32
 8012d30:	68fb      	ldr	r3, [r7, #12]
 8012d32:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8012d34:	2303      	movs	r3, #3
 8012d36:	e013      	b.n	8012d60 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	9300      	str	r3, [sp, #0]
 8012d3c:	68bb      	ldr	r3, [r7, #8]
 8012d3e:	2200      	movs	r2, #0
 8012d40:	2101      	movs	r1, #1
 8012d42:	68f8      	ldr	r0, [r7, #12]
 8012d44:	f7ff ff41 	bl	8012bca <SPI_WaitFlagStateUntilTimeout>
 8012d48:	4603      	mov	r3, r0
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d007      	beq.n	8012d5e <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012d4e:	68fb      	ldr	r3, [r7, #12]
 8012d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012d52:	f043 0220 	orr.w	r2, r3, #32
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8012d5a:	2303      	movs	r3, #3
 8012d5c:	e000      	b.n	8012d60 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8012d5e:	2300      	movs	r3, #0
}
 8012d60:	4618      	mov	r0, r3
 8012d62:	3710      	adds	r7, #16
 8012d64:	46bd      	mov	sp, r7
 8012d66:	bd80      	pop	{r7, pc}

08012d68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8012d68:	b580      	push	{r7, lr}
 8012d6a:	b088      	sub	sp, #32
 8012d6c:	af02      	add	r7, sp, #8
 8012d6e:	60f8      	str	r0, [r7, #12]
 8012d70:	60b9      	str	r1, [r7, #8]
 8012d72:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8012d74:	4b1b      	ldr	r3, [pc, #108]	; (8012de4 <SPI_EndRxTxTransaction+0x7c>)
 8012d76:	681b      	ldr	r3, [r3, #0]
 8012d78:	4a1b      	ldr	r2, [pc, #108]	; (8012de8 <SPI_EndRxTxTransaction+0x80>)
 8012d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8012d7e:	0d5b      	lsrs	r3, r3, #21
 8012d80:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8012d84:	fb02 f303 	mul.w	r3, r2, r3
 8012d88:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8012d8a:	68fb      	ldr	r3, [r7, #12]
 8012d8c:	685b      	ldr	r3, [r3, #4]
 8012d8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012d92:	d112      	bne.n	8012dba <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	9300      	str	r3, [sp, #0]
 8012d98:	68bb      	ldr	r3, [r7, #8]
 8012d9a:	2200      	movs	r2, #0
 8012d9c:	2180      	movs	r1, #128	; 0x80
 8012d9e:	68f8      	ldr	r0, [r7, #12]
 8012da0:	f7ff ff13 	bl	8012bca <SPI_WaitFlagStateUntilTimeout>
 8012da4:	4603      	mov	r3, r0
 8012da6:	2b00      	cmp	r3, #0
 8012da8:	d016      	beq.n	8012dd8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012daa:	68fb      	ldr	r3, [r7, #12]
 8012dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012dae:	f043 0220 	orr.w	r2, r3, #32
 8012db2:	68fb      	ldr	r3, [r7, #12]
 8012db4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8012db6:	2303      	movs	r3, #3
 8012db8:	e00f      	b.n	8012dda <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8012dba:	697b      	ldr	r3, [r7, #20]
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	d00a      	beq.n	8012dd6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8012dc0:	697b      	ldr	r3, [r7, #20]
 8012dc2:	3b01      	subs	r3, #1
 8012dc4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8012dc6:	68fb      	ldr	r3, [r7, #12]
 8012dc8:	681b      	ldr	r3, [r3, #0]
 8012dca:	689b      	ldr	r3, [r3, #8]
 8012dcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012dd0:	2b80      	cmp	r3, #128	; 0x80
 8012dd2:	d0f2      	beq.n	8012dba <SPI_EndRxTxTransaction+0x52>
 8012dd4:	e000      	b.n	8012dd8 <SPI_EndRxTxTransaction+0x70>
        break;
 8012dd6:	bf00      	nop
  }

  return HAL_OK;
 8012dd8:	2300      	movs	r3, #0
}
 8012dda:	4618      	mov	r0, r3
 8012ddc:	3718      	adds	r7, #24
 8012dde:	46bd      	mov	sp, r7
 8012de0:	bd80      	pop	{r7, pc}
 8012de2:	bf00      	nop
 8012de4:	2000001c 	.word	0x2000001c
 8012de8:	165e9f81 	.word	0x165e9f81

08012dec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8012dec:	b580      	push	{r7, lr}
 8012dee:	b082      	sub	sp, #8
 8012df0:	af00      	add	r7, sp, #0
 8012df2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	2b00      	cmp	r3, #0
 8012df8:	d101      	bne.n	8012dfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8012dfa:	2301      	movs	r3, #1
 8012dfc:	e01d      	b.n	8012e3a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012e04:	b2db      	uxtb	r3, r3
 8012e06:	2b00      	cmp	r3, #0
 8012e08:	d106      	bne.n	8012e18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012e0a:	687b      	ldr	r3, [r7, #4]
 8012e0c:	2200      	movs	r2, #0
 8012e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8012e12:	6878      	ldr	r0, [r7, #4]
 8012e14:	f7fb fa6a 	bl	800e2ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	2202      	movs	r2, #2
 8012e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	681a      	ldr	r2, [r3, #0]
 8012e24:	687b      	ldr	r3, [r7, #4]
 8012e26:	3304      	adds	r3, #4
 8012e28:	4619      	mov	r1, r3
 8012e2a:	4610      	mov	r0, r2
 8012e2c:	f000 fe96 	bl	8013b5c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012e30:	687b      	ldr	r3, [r7, #4]
 8012e32:	2201      	movs	r2, #1
 8012e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012e38:	2300      	movs	r3, #0
}
 8012e3a:	4618      	mov	r0, r3
 8012e3c:	3708      	adds	r7, #8
 8012e3e:	46bd      	mov	sp, r7
 8012e40:	bd80      	pop	{r7, pc}

08012e42 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8012e42:	b480      	push	{r7}
 8012e44:	b085      	sub	sp, #20
 8012e46:	af00      	add	r7, sp, #0
 8012e48:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	681b      	ldr	r3, [r3, #0]
 8012e4e:	68da      	ldr	r2, [r3, #12]
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	681b      	ldr	r3, [r3, #0]
 8012e54:	f042 0201 	orr.w	r2, r2, #1
 8012e58:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	681b      	ldr	r3, [r3, #0]
 8012e5e:	689b      	ldr	r3, [r3, #8]
 8012e60:	f003 0307 	and.w	r3, r3, #7
 8012e64:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012e66:	68fb      	ldr	r3, [r7, #12]
 8012e68:	2b06      	cmp	r3, #6
 8012e6a:	d007      	beq.n	8012e7c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	681b      	ldr	r3, [r3, #0]
 8012e70:	681a      	ldr	r2, [r3, #0]
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	681b      	ldr	r3, [r3, #0]
 8012e76:	f042 0201 	orr.w	r2, r2, #1
 8012e7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8012e7c:	2300      	movs	r3, #0
}
 8012e7e:	4618      	mov	r0, r3
 8012e80:	3714      	adds	r7, #20
 8012e82:	46bd      	mov	sp, r7
 8012e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e88:	4770      	bx	lr

08012e8a <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8012e8a:	b480      	push	{r7}
 8012e8c:	b083      	sub	sp, #12
 8012e8e:	af00      	add	r7, sp, #0
 8012e90:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8012e92:	687b      	ldr	r3, [r7, #4]
 8012e94:	681b      	ldr	r3, [r3, #0]
 8012e96:	68da      	ldr	r2, [r3, #12]
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	681b      	ldr	r3, [r3, #0]
 8012e9c:	f022 0201 	bic.w	r2, r2, #1
 8012ea0:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	681b      	ldr	r3, [r3, #0]
 8012ea6:	6a1a      	ldr	r2, [r3, #32]
 8012ea8:	f241 1311 	movw	r3, #4369	; 0x1111
 8012eac:	4013      	ands	r3, r2
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d10f      	bne.n	8012ed2 <HAL_TIM_Base_Stop_IT+0x48>
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	681b      	ldr	r3, [r3, #0]
 8012eb6:	6a1a      	ldr	r2, [r3, #32]
 8012eb8:	f240 4344 	movw	r3, #1092	; 0x444
 8012ebc:	4013      	ands	r3, r2
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	d107      	bne.n	8012ed2 <HAL_TIM_Base_Stop_IT+0x48>
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	681a      	ldr	r2, [r3, #0]
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	681b      	ldr	r3, [r3, #0]
 8012ecc:	f022 0201 	bic.w	r2, r2, #1
 8012ed0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8012ed2:	2300      	movs	r3, #0
}
 8012ed4:	4618      	mov	r0, r3
 8012ed6:	370c      	adds	r7, #12
 8012ed8:	46bd      	mov	sp, r7
 8012eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ede:	4770      	bx	lr

08012ee0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8012ee0:	b580      	push	{r7, lr}
 8012ee2:	b082      	sub	sp, #8
 8012ee4:	af00      	add	r7, sp, #0
 8012ee6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	2b00      	cmp	r3, #0
 8012eec:	d101      	bne.n	8012ef2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8012eee:	2301      	movs	r3, #1
 8012ef0:	e01d      	b.n	8012f2e <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012ef2:	687b      	ldr	r3, [r7, #4]
 8012ef4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012ef8:	b2db      	uxtb	r3, r3
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	d106      	bne.n	8012f0c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012efe:	687b      	ldr	r3, [r7, #4]
 8012f00:	2200      	movs	r2, #0
 8012f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8012f06:	6878      	ldr	r0, [r7, #4]
 8012f08:	f000 f815 	bl	8012f36 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	2202      	movs	r2, #2
 8012f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	681a      	ldr	r2, [r3, #0]
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	3304      	adds	r3, #4
 8012f1c:	4619      	mov	r1, r3
 8012f1e:	4610      	mov	r0, r2
 8012f20:	f000 fe1c 	bl	8013b5c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	2201      	movs	r2, #1
 8012f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012f2c:	2300      	movs	r3, #0
}
 8012f2e:	4618      	mov	r0, r3
 8012f30:	3708      	adds	r7, #8
 8012f32:	46bd      	mov	sp, r7
 8012f34:	bd80      	pop	{r7, pc}

08012f36 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8012f36:	b480      	push	{r7}
 8012f38:	b083      	sub	sp, #12
 8012f3a:	af00      	add	r7, sp, #0
 8012f3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8012f3e:	bf00      	nop
 8012f40:	370c      	adds	r7, #12
 8012f42:	46bd      	mov	sp, r7
 8012f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f48:	4770      	bx	lr
	...

08012f4c <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012f4c:	b580      	push	{r7, lr}
 8012f4e:	b084      	sub	sp, #16
 8012f50:	af00      	add	r7, sp, #0
 8012f52:	6078      	str	r0, [r7, #4]
 8012f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8012f56:	683b      	ldr	r3, [r7, #0]
 8012f58:	2b0c      	cmp	r3, #12
 8012f5a:	d841      	bhi.n	8012fe0 <HAL_TIM_OC_Start_IT+0x94>
 8012f5c:	a201      	add	r2, pc, #4	; (adr r2, 8012f64 <HAL_TIM_OC_Start_IT+0x18>)
 8012f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f62:	bf00      	nop
 8012f64:	08012f99 	.word	0x08012f99
 8012f68:	08012fe1 	.word	0x08012fe1
 8012f6c:	08012fe1 	.word	0x08012fe1
 8012f70:	08012fe1 	.word	0x08012fe1
 8012f74:	08012fab 	.word	0x08012fab
 8012f78:	08012fe1 	.word	0x08012fe1
 8012f7c:	08012fe1 	.word	0x08012fe1
 8012f80:	08012fe1 	.word	0x08012fe1
 8012f84:	08012fbd 	.word	0x08012fbd
 8012f88:	08012fe1 	.word	0x08012fe1
 8012f8c:	08012fe1 	.word	0x08012fe1
 8012f90:	08012fe1 	.word	0x08012fe1
 8012f94:	08012fcf 	.word	0x08012fcf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	681b      	ldr	r3, [r3, #0]
 8012f9c:	68da      	ldr	r2, [r3, #12]
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	681b      	ldr	r3, [r3, #0]
 8012fa2:	f042 0202 	orr.w	r2, r2, #2
 8012fa6:	60da      	str	r2, [r3, #12]
      break;
 8012fa8:	e01b      	b.n	8012fe2 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	681b      	ldr	r3, [r3, #0]
 8012fae:	68da      	ldr	r2, [r3, #12]
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	681b      	ldr	r3, [r3, #0]
 8012fb4:	f042 0204 	orr.w	r2, r2, #4
 8012fb8:	60da      	str	r2, [r3, #12]
      break;
 8012fba:	e012      	b.n	8012fe2 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8012fbc:	687b      	ldr	r3, [r7, #4]
 8012fbe:	681b      	ldr	r3, [r3, #0]
 8012fc0:	68da      	ldr	r2, [r3, #12]
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	681b      	ldr	r3, [r3, #0]
 8012fc6:	f042 0208 	orr.w	r2, r2, #8
 8012fca:	60da      	str	r2, [r3, #12]
      break;
 8012fcc:	e009      	b.n	8012fe2 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	681b      	ldr	r3, [r3, #0]
 8012fd2:	68da      	ldr	r2, [r3, #12]
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	681b      	ldr	r3, [r3, #0]
 8012fd8:	f042 0210 	orr.w	r2, r2, #16
 8012fdc:	60da      	str	r2, [r3, #12]
      break;
 8012fde:	e000      	b.n	8012fe2 <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8012fe0:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012fe2:	687b      	ldr	r3, [r7, #4]
 8012fe4:	681b      	ldr	r3, [r3, #0]
 8012fe6:	2201      	movs	r2, #1
 8012fe8:	6839      	ldr	r1, [r7, #0]
 8012fea:	4618      	mov	r0, r3
 8012fec:	f001 f8a0 	bl	8014130 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012ff0:	687b      	ldr	r3, [r7, #4]
 8012ff2:	681b      	ldr	r3, [r3, #0]
 8012ff4:	4a15      	ldr	r2, [pc, #84]	; (801304c <HAL_TIM_OC_Start_IT+0x100>)
 8012ff6:	4293      	cmp	r3, r2
 8012ff8:	d004      	beq.n	8013004 <HAL_TIM_OC_Start_IT+0xb8>
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	681b      	ldr	r3, [r3, #0]
 8012ffe:	4a14      	ldr	r2, [pc, #80]	; (8013050 <HAL_TIM_OC_Start_IT+0x104>)
 8013000:	4293      	cmp	r3, r2
 8013002:	d101      	bne.n	8013008 <HAL_TIM_OC_Start_IT+0xbc>
 8013004:	2301      	movs	r3, #1
 8013006:	e000      	b.n	801300a <HAL_TIM_OC_Start_IT+0xbe>
 8013008:	2300      	movs	r3, #0
 801300a:	2b00      	cmp	r3, #0
 801300c:	d007      	beq.n	801301e <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	681b      	ldr	r3, [r3, #0]
 8013012:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	681b      	ldr	r3, [r3, #0]
 8013018:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 801301c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801301e:	687b      	ldr	r3, [r7, #4]
 8013020:	681b      	ldr	r3, [r3, #0]
 8013022:	689b      	ldr	r3, [r3, #8]
 8013024:	f003 0307 	and.w	r3, r3, #7
 8013028:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801302a:	68fb      	ldr	r3, [r7, #12]
 801302c:	2b06      	cmp	r3, #6
 801302e:	d007      	beq.n	8013040 <HAL_TIM_OC_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8013030:	687b      	ldr	r3, [r7, #4]
 8013032:	681b      	ldr	r3, [r3, #0]
 8013034:	681a      	ldr	r2, [r3, #0]
 8013036:	687b      	ldr	r3, [r7, #4]
 8013038:	681b      	ldr	r3, [r3, #0]
 801303a:	f042 0201 	orr.w	r2, r2, #1
 801303e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8013040:	2300      	movs	r3, #0
}
 8013042:	4618      	mov	r0, r3
 8013044:	3710      	adds	r7, #16
 8013046:	46bd      	mov	sp, r7
 8013048:	bd80      	pop	{r7, pc}
 801304a:	bf00      	nop
 801304c:	40010000 	.word	0x40010000
 8013050:	40010400 	.word	0x40010400

08013054 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013054:	b580      	push	{r7, lr}
 8013056:	b082      	sub	sp, #8
 8013058:	af00      	add	r7, sp, #0
 801305a:	6078      	str	r0, [r7, #4]
 801305c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 801305e:	683b      	ldr	r3, [r7, #0]
 8013060:	2b0c      	cmp	r3, #12
 8013062:	d841      	bhi.n	80130e8 <HAL_TIM_OC_Stop_IT+0x94>
 8013064:	a201      	add	r2, pc, #4	; (adr r2, 801306c <HAL_TIM_OC_Stop_IT+0x18>)
 8013066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801306a:	bf00      	nop
 801306c:	080130a1 	.word	0x080130a1
 8013070:	080130e9 	.word	0x080130e9
 8013074:	080130e9 	.word	0x080130e9
 8013078:	080130e9 	.word	0x080130e9
 801307c:	080130b3 	.word	0x080130b3
 8013080:	080130e9 	.word	0x080130e9
 8013084:	080130e9 	.word	0x080130e9
 8013088:	080130e9 	.word	0x080130e9
 801308c:	080130c5 	.word	0x080130c5
 8013090:	080130e9 	.word	0x080130e9
 8013094:	080130e9 	.word	0x080130e9
 8013098:	080130e9 	.word	0x080130e9
 801309c:	080130d7 	.word	0x080130d7
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	681b      	ldr	r3, [r3, #0]
 80130a4:	68da      	ldr	r2, [r3, #12]
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	681b      	ldr	r3, [r3, #0]
 80130aa:	f022 0202 	bic.w	r2, r2, #2
 80130ae:	60da      	str	r2, [r3, #12]
      break;
 80130b0:	e01b      	b.n	80130ea <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80130b2:	687b      	ldr	r3, [r7, #4]
 80130b4:	681b      	ldr	r3, [r3, #0]
 80130b6:	68da      	ldr	r2, [r3, #12]
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	681b      	ldr	r3, [r3, #0]
 80130bc:	f022 0204 	bic.w	r2, r2, #4
 80130c0:	60da      	str	r2, [r3, #12]
      break;
 80130c2:	e012      	b.n	80130ea <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	681b      	ldr	r3, [r3, #0]
 80130c8:	68da      	ldr	r2, [r3, #12]
 80130ca:	687b      	ldr	r3, [r7, #4]
 80130cc:	681b      	ldr	r3, [r3, #0]
 80130ce:	f022 0208 	bic.w	r2, r2, #8
 80130d2:	60da      	str	r2, [r3, #12]
      break;
 80130d4:	e009      	b.n	80130ea <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	681b      	ldr	r3, [r3, #0]
 80130da:	68da      	ldr	r2, [r3, #12]
 80130dc:	687b      	ldr	r3, [r7, #4]
 80130de:	681b      	ldr	r3, [r3, #0]
 80130e0:	f022 0210 	bic.w	r2, r2, #16
 80130e4:	60da      	str	r2, [r3, #12]
      break;
 80130e6:	e000      	b.n	80130ea <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 80130e8:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	2200      	movs	r2, #0
 80130f0:	6839      	ldr	r1, [r7, #0]
 80130f2:	4618      	mov	r0, r3
 80130f4:	f001 f81c 	bl	8014130 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	681b      	ldr	r3, [r3, #0]
 80130fc:	4a20      	ldr	r2, [pc, #128]	; (8013180 <HAL_TIM_OC_Stop_IT+0x12c>)
 80130fe:	4293      	cmp	r3, r2
 8013100:	d004      	beq.n	801310c <HAL_TIM_OC_Stop_IT+0xb8>
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	681b      	ldr	r3, [r3, #0]
 8013106:	4a1f      	ldr	r2, [pc, #124]	; (8013184 <HAL_TIM_OC_Stop_IT+0x130>)
 8013108:	4293      	cmp	r3, r2
 801310a:	d101      	bne.n	8013110 <HAL_TIM_OC_Stop_IT+0xbc>
 801310c:	2301      	movs	r3, #1
 801310e:	e000      	b.n	8013112 <HAL_TIM_OC_Stop_IT+0xbe>
 8013110:	2300      	movs	r3, #0
 8013112:	2b00      	cmp	r3, #0
 8013114:	d017      	beq.n	8013146 <HAL_TIM_OC_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	681b      	ldr	r3, [r3, #0]
 801311a:	6a1a      	ldr	r2, [r3, #32]
 801311c:	f241 1311 	movw	r3, #4369	; 0x1111
 8013120:	4013      	ands	r3, r2
 8013122:	2b00      	cmp	r3, #0
 8013124:	d10f      	bne.n	8013146 <HAL_TIM_OC_Stop_IT+0xf2>
 8013126:	687b      	ldr	r3, [r7, #4]
 8013128:	681b      	ldr	r3, [r3, #0]
 801312a:	6a1a      	ldr	r2, [r3, #32]
 801312c:	f240 4344 	movw	r3, #1092	; 0x444
 8013130:	4013      	ands	r3, r2
 8013132:	2b00      	cmp	r3, #0
 8013134:	d107      	bne.n	8013146 <HAL_TIM_OC_Stop_IT+0xf2>
 8013136:	687b      	ldr	r3, [r7, #4]
 8013138:	681b      	ldr	r3, [r3, #0]
 801313a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801313c:	687b      	ldr	r3, [r7, #4]
 801313e:	681b      	ldr	r3, [r3, #0]
 8013140:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8013144:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013146:	687b      	ldr	r3, [r7, #4]
 8013148:	681b      	ldr	r3, [r3, #0]
 801314a:	6a1a      	ldr	r2, [r3, #32]
 801314c:	f241 1311 	movw	r3, #4369	; 0x1111
 8013150:	4013      	ands	r3, r2
 8013152:	2b00      	cmp	r3, #0
 8013154:	d10f      	bne.n	8013176 <HAL_TIM_OC_Stop_IT+0x122>
 8013156:	687b      	ldr	r3, [r7, #4]
 8013158:	681b      	ldr	r3, [r3, #0]
 801315a:	6a1a      	ldr	r2, [r3, #32]
 801315c:	f240 4344 	movw	r3, #1092	; 0x444
 8013160:	4013      	ands	r3, r2
 8013162:	2b00      	cmp	r3, #0
 8013164:	d107      	bne.n	8013176 <HAL_TIM_OC_Stop_IT+0x122>
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	681a      	ldr	r2, [r3, #0]
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	681b      	ldr	r3, [r3, #0]
 8013170:	f022 0201 	bic.w	r2, r2, #1
 8013174:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013176:	2300      	movs	r3, #0
}
 8013178:	4618      	mov	r0, r3
 801317a:	3708      	adds	r7, #8
 801317c:	46bd      	mov	sp, r7
 801317e:	bd80      	pop	{r7, pc}
 8013180:	40010000 	.word	0x40010000
 8013184:	40010400 	.word	0x40010400

08013188 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8013188:	b580      	push	{r7, lr}
 801318a:	b082      	sub	sp, #8
 801318c:	af00      	add	r7, sp, #0
 801318e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	2b00      	cmp	r3, #0
 8013194:	d101      	bne.n	801319a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8013196:	2301      	movs	r3, #1
 8013198:	e01d      	b.n	80131d6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80131a0:	b2db      	uxtb	r3, r3
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	d106      	bne.n	80131b4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	2200      	movs	r2, #0
 80131aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80131ae:	6878      	ldr	r0, [r7, #4]
 80131b0:	f000 f815 	bl	80131de <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	2202      	movs	r2, #2
 80131b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	681a      	ldr	r2, [r3, #0]
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	3304      	adds	r3, #4
 80131c4:	4619      	mov	r1, r3
 80131c6:	4610      	mov	r0, r2
 80131c8:	f000 fcc8 	bl	8013b5c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	2201      	movs	r2, #1
 80131d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80131d4:	2300      	movs	r3, #0
}
 80131d6:	4618      	mov	r0, r3
 80131d8:	3708      	adds	r7, #8
 80131da:	46bd      	mov	sp, r7
 80131dc:	bd80      	pop	{r7, pc}

080131de <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80131de:	b480      	push	{r7}
 80131e0:	b083      	sub	sp, #12
 80131e2:	af00      	add	r7, sp, #0
 80131e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80131e6:	bf00      	nop
 80131e8:	370c      	adds	r7, #12
 80131ea:	46bd      	mov	sp, r7
 80131ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131f0:	4770      	bx	lr
	...

080131f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80131f4:	b580      	push	{r7, lr}
 80131f6:	b084      	sub	sp, #16
 80131f8:	af00      	add	r7, sp, #0
 80131fa:	6078      	str	r0, [r7, #4]
 80131fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80131fe:	687b      	ldr	r3, [r7, #4]
 8013200:	681b      	ldr	r3, [r3, #0]
 8013202:	2201      	movs	r2, #1
 8013204:	6839      	ldr	r1, [r7, #0]
 8013206:	4618      	mov	r0, r3
 8013208:	f000 ff92 	bl	8014130 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	681b      	ldr	r3, [r3, #0]
 8013210:	4a15      	ldr	r2, [pc, #84]	; (8013268 <HAL_TIM_PWM_Start+0x74>)
 8013212:	4293      	cmp	r3, r2
 8013214:	d004      	beq.n	8013220 <HAL_TIM_PWM_Start+0x2c>
 8013216:	687b      	ldr	r3, [r7, #4]
 8013218:	681b      	ldr	r3, [r3, #0]
 801321a:	4a14      	ldr	r2, [pc, #80]	; (801326c <HAL_TIM_PWM_Start+0x78>)
 801321c:	4293      	cmp	r3, r2
 801321e:	d101      	bne.n	8013224 <HAL_TIM_PWM_Start+0x30>
 8013220:	2301      	movs	r3, #1
 8013222:	e000      	b.n	8013226 <HAL_TIM_PWM_Start+0x32>
 8013224:	2300      	movs	r3, #0
 8013226:	2b00      	cmp	r3, #0
 8013228:	d007      	beq.n	801323a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	681b      	ldr	r3, [r3, #0]
 801322e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	681b      	ldr	r3, [r3, #0]
 8013234:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8013238:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	681b      	ldr	r3, [r3, #0]
 801323e:	689b      	ldr	r3, [r3, #8]
 8013240:	f003 0307 	and.w	r3, r3, #7
 8013244:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013246:	68fb      	ldr	r3, [r7, #12]
 8013248:	2b06      	cmp	r3, #6
 801324a:	d007      	beq.n	801325c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	681b      	ldr	r3, [r3, #0]
 8013250:	681a      	ldr	r2, [r3, #0]
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	681b      	ldr	r3, [r3, #0]
 8013256:	f042 0201 	orr.w	r2, r2, #1
 801325a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 801325c:	2300      	movs	r3, #0
}
 801325e:	4618      	mov	r0, r3
 8013260:	3710      	adds	r7, #16
 8013262:	46bd      	mov	sp, r7
 8013264:	bd80      	pop	{r7, pc}
 8013266:	bf00      	nop
 8013268:	40010000 	.word	0x40010000
 801326c:	40010400 	.word	0x40010400

08013270 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013270:	b580      	push	{r7, lr}
 8013272:	b082      	sub	sp, #8
 8013274:	af00      	add	r7, sp, #0
 8013276:	6078      	str	r0, [r7, #4]
 8013278:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	681b      	ldr	r3, [r3, #0]
 801327e:	2200      	movs	r2, #0
 8013280:	6839      	ldr	r1, [r7, #0]
 8013282:	4618      	mov	r0, r3
 8013284:	f000 ff54 	bl	8014130 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	681b      	ldr	r3, [r3, #0]
 801328c:	4a22      	ldr	r2, [pc, #136]	; (8013318 <HAL_TIM_PWM_Stop+0xa8>)
 801328e:	4293      	cmp	r3, r2
 8013290:	d004      	beq.n	801329c <HAL_TIM_PWM_Stop+0x2c>
 8013292:	687b      	ldr	r3, [r7, #4]
 8013294:	681b      	ldr	r3, [r3, #0]
 8013296:	4a21      	ldr	r2, [pc, #132]	; (801331c <HAL_TIM_PWM_Stop+0xac>)
 8013298:	4293      	cmp	r3, r2
 801329a:	d101      	bne.n	80132a0 <HAL_TIM_PWM_Stop+0x30>
 801329c:	2301      	movs	r3, #1
 801329e:	e000      	b.n	80132a2 <HAL_TIM_PWM_Stop+0x32>
 80132a0:	2300      	movs	r3, #0
 80132a2:	2b00      	cmp	r3, #0
 80132a4:	d017      	beq.n	80132d6 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	681b      	ldr	r3, [r3, #0]
 80132aa:	6a1a      	ldr	r2, [r3, #32]
 80132ac:	f241 1311 	movw	r3, #4369	; 0x1111
 80132b0:	4013      	ands	r3, r2
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	d10f      	bne.n	80132d6 <HAL_TIM_PWM_Stop+0x66>
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	681b      	ldr	r3, [r3, #0]
 80132ba:	6a1a      	ldr	r2, [r3, #32]
 80132bc:	f240 4344 	movw	r3, #1092	; 0x444
 80132c0:	4013      	ands	r3, r2
 80132c2:	2b00      	cmp	r3, #0
 80132c4:	d107      	bne.n	80132d6 <HAL_TIM_PWM_Stop+0x66>
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	681b      	ldr	r3, [r3, #0]
 80132ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	681b      	ldr	r3, [r3, #0]
 80132d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80132d4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80132d6:	687b      	ldr	r3, [r7, #4]
 80132d8:	681b      	ldr	r3, [r3, #0]
 80132da:	6a1a      	ldr	r2, [r3, #32]
 80132dc:	f241 1311 	movw	r3, #4369	; 0x1111
 80132e0:	4013      	ands	r3, r2
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d10f      	bne.n	8013306 <HAL_TIM_PWM_Stop+0x96>
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	681b      	ldr	r3, [r3, #0]
 80132ea:	6a1a      	ldr	r2, [r3, #32]
 80132ec:	f240 4344 	movw	r3, #1092	; 0x444
 80132f0:	4013      	ands	r3, r2
 80132f2:	2b00      	cmp	r3, #0
 80132f4:	d107      	bne.n	8013306 <HAL_TIM_PWM_Stop+0x96>
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	681b      	ldr	r3, [r3, #0]
 80132fa:	681a      	ldr	r2, [r3, #0]
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	681b      	ldr	r3, [r3, #0]
 8013300:	f022 0201 	bic.w	r2, r2, #1
 8013304:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	2201      	movs	r2, #1
 801330a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 801330e:	2300      	movs	r3, #0
}
 8013310:	4618      	mov	r0, r3
 8013312:	3708      	adds	r7, #8
 8013314:	46bd      	mov	sp, r7
 8013316:	bd80      	pop	{r7, pc}
 8013318:	40010000 	.word	0x40010000
 801331c:	40010400 	.word	0x40010400

08013320 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8013320:	b580      	push	{r7, lr}
 8013322:	b086      	sub	sp, #24
 8013324:	af00      	add	r7, sp, #0
 8013326:	6078      	str	r0, [r7, #4]
 8013328:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 801332a:	687b      	ldr	r3, [r7, #4]
 801332c:	2b00      	cmp	r3, #0
 801332e:	d101      	bne.n	8013334 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8013330:	2301      	movs	r3, #1
 8013332:	e083      	b.n	801343c <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801333a:	b2db      	uxtb	r3, r3
 801333c:	2b00      	cmp	r3, #0
 801333e:	d106      	bne.n	801334e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	2200      	movs	r2, #0
 8013344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8013348:	6878      	ldr	r0, [r7, #4]
 801334a:	f7fb f83f 	bl	800e3cc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801334e:	687b      	ldr	r3, [r7, #4]
 8013350:	2202      	movs	r2, #2
 8013352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	681b      	ldr	r3, [r3, #0]
 801335a:	689b      	ldr	r3, [r3, #8]
 801335c:	687a      	ldr	r2, [r7, #4]
 801335e:	6812      	ldr	r2, [r2, #0]
 8013360:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8013364:	f023 0307 	bic.w	r3, r3, #7
 8013368:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	681a      	ldr	r2, [r3, #0]
 801336e:	687b      	ldr	r3, [r7, #4]
 8013370:	3304      	adds	r3, #4
 8013372:	4619      	mov	r1, r3
 8013374:	4610      	mov	r0, r2
 8013376:	f000 fbf1 	bl	8013b5c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	681b      	ldr	r3, [r3, #0]
 801337e:	689b      	ldr	r3, [r3, #8]
 8013380:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8013382:	687b      	ldr	r3, [r7, #4]
 8013384:	681b      	ldr	r3, [r3, #0]
 8013386:	699b      	ldr	r3, [r3, #24]
 8013388:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	681b      	ldr	r3, [r3, #0]
 801338e:	6a1b      	ldr	r3, [r3, #32]
 8013390:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8013392:	683b      	ldr	r3, [r7, #0]
 8013394:	681b      	ldr	r3, [r3, #0]
 8013396:	697a      	ldr	r2, [r7, #20]
 8013398:	4313      	orrs	r3, r2
 801339a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 801339c:	693b      	ldr	r3, [r7, #16]
 801339e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80133a2:	f023 0303 	bic.w	r3, r3, #3
 80133a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80133a8:	683b      	ldr	r3, [r7, #0]
 80133aa:	689a      	ldr	r2, [r3, #8]
 80133ac:	683b      	ldr	r3, [r7, #0]
 80133ae:	699b      	ldr	r3, [r3, #24]
 80133b0:	021b      	lsls	r3, r3, #8
 80133b2:	4313      	orrs	r3, r2
 80133b4:	693a      	ldr	r2, [r7, #16]
 80133b6:	4313      	orrs	r3, r2
 80133b8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80133ba:	693b      	ldr	r3, [r7, #16]
 80133bc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80133c0:	f023 030c 	bic.w	r3, r3, #12
 80133c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80133c6:	693b      	ldr	r3, [r7, #16]
 80133c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80133cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80133d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80133d2:	683b      	ldr	r3, [r7, #0]
 80133d4:	68da      	ldr	r2, [r3, #12]
 80133d6:	683b      	ldr	r3, [r7, #0]
 80133d8:	69db      	ldr	r3, [r3, #28]
 80133da:	021b      	lsls	r3, r3, #8
 80133dc:	4313      	orrs	r3, r2
 80133de:	693a      	ldr	r2, [r7, #16]
 80133e0:	4313      	orrs	r3, r2
 80133e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80133e4:	683b      	ldr	r3, [r7, #0]
 80133e6:	691b      	ldr	r3, [r3, #16]
 80133e8:	011a      	lsls	r2, r3, #4
 80133ea:	683b      	ldr	r3, [r7, #0]
 80133ec:	6a1b      	ldr	r3, [r3, #32]
 80133ee:	031b      	lsls	r3, r3, #12
 80133f0:	4313      	orrs	r3, r2
 80133f2:	693a      	ldr	r2, [r7, #16]
 80133f4:	4313      	orrs	r3, r2
 80133f6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80133f8:	68fb      	ldr	r3, [r7, #12]
 80133fa:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80133fe:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8013400:	68fb      	ldr	r3, [r7, #12]
 8013402:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8013406:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8013408:	683b      	ldr	r3, [r7, #0]
 801340a:	685a      	ldr	r2, [r3, #4]
 801340c:	683b      	ldr	r3, [r7, #0]
 801340e:	695b      	ldr	r3, [r3, #20]
 8013410:	011b      	lsls	r3, r3, #4
 8013412:	4313      	orrs	r3, r2
 8013414:	68fa      	ldr	r2, [r7, #12]
 8013416:	4313      	orrs	r3, r2
 8013418:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	681b      	ldr	r3, [r3, #0]
 801341e:	697a      	ldr	r2, [r7, #20]
 8013420:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	681b      	ldr	r3, [r3, #0]
 8013426:	693a      	ldr	r2, [r7, #16]
 8013428:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	681b      	ldr	r3, [r3, #0]
 801342e:	68fa      	ldr	r2, [r7, #12]
 8013430:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	2201      	movs	r2, #1
 8013436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 801343a:	2300      	movs	r3, #0
}
 801343c:	4618      	mov	r0, r3
 801343e:	3718      	adds	r7, #24
 8013440:	46bd      	mov	sp, r7
 8013442:	bd80      	pop	{r7, pc}

08013444 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013444:	b580      	push	{r7, lr}
 8013446:	b082      	sub	sp, #8
 8013448:	af00      	add	r7, sp, #0
 801344a:	6078      	str	r0, [r7, #4]
 801344c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 801344e:	683b      	ldr	r3, [r7, #0]
 8013450:	2b00      	cmp	r3, #0
 8013452:	d002      	beq.n	801345a <HAL_TIM_Encoder_Start+0x16>
 8013454:	2b04      	cmp	r3, #4
 8013456:	d008      	beq.n	801346a <HAL_TIM_Encoder_Start+0x26>
 8013458:	e00f      	b.n	801347a <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 801345a:	687b      	ldr	r3, [r7, #4]
 801345c:	681b      	ldr	r3, [r3, #0]
 801345e:	2201      	movs	r2, #1
 8013460:	2100      	movs	r1, #0
 8013462:	4618      	mov	r0, r3
 8013464:	f000 fe64 	bl	8014130 <TIM_CCxChannelCmd>
      break;
 8013468:	e016      	b.n	8013498 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	681b      	ldr	r3, [r3, #0]
 801346e:	2201      	movs	r2, #1
 8013470:	2104      	movs	r1, #4
 8013472:	4618      	mov	r0, r3
 8013474:	f000 fe5c 	bl	8014130 <TIM_CCxChannelCmd>
      break;
 8013478:	e00e      	b.n	8013498 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	681b      	ldr	r3, [r3, #0]
 801347e:	2201      	movs	r2, #1
 8013480:	2100      	movs	r1, #0
 8013482:	4618      	mov	r0, r3
 8013484:	f000 fe54 	bl	8014130 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	681b      	ldr	r3, [r3, #0]
 801348c:	2201      	movs	r2, #1
 801348e:	2104      	movs	r1, #4
 8013490:	4618      	mov	r0, r3
 8013492:	f000 fe4d 	bl	8014130 <TIM_CCxChannelCmd>
      break;
 8013496:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	681b      	ldr	r3, [r3, #0]
 801349c:	681a      	ldr	r2, [r3, #0]
 801349e:	687b      	ldr	r3, [r7, #4]
 80134a0:	681b      	ldr	r3, [r3, #0]
 80134a2:	f042 0201 	orr.w	r2, r2, #1
 80134a6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80134a8:	2300      	movs	r3, #0
}
 80134aa:	4618      	mov	r0, r3
 80134ac:	3708      	adds	r7, #8
 80134ae:	46bd      	mov	sp, r7
 80134b0:	bd80      	pop	{r7, pc}

080134b2 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80134b2:	b580      	push	{r7, lr}
 80134b4:	b082      	sub	sp, #8
 80134b6:	af00      	add	r7, sp, #0
 80134b8:	6078      	str	r0, [r7, #4]
 80134ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 80134bc:	683b      	ldr	r3, [r7, #0]
 80134be:	2b00      	cmp	r3, #0
 80134c0:	d002      	beq.n	80134c8 <HAL_TIM_Encoder_Stop+0x16>
 80134c2:	2b04      	cmp	r3, #4
 80134c4:	d008      	beq.n	80134d8 <HAL_TIM_Encoder_Stop+0x26>
 80134c6:	e00f      	b.n	80134e8 <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	681b      	ldr	r3, [r3, #0]
 80134cc:	2200      	movs	r2, #0
 80134ce:	2100      	movs	r1, #0
 80134d0:	4618      	mov	r0, r3
 80134d2:	f000 fe2d 	bl	8014130 <TIM_CCxChannelCmd>
      break;
 80134d6:	e016      	b.n	8013506 <HAL_TIM_Encoder_Stop+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	681b      	ldr	r3, [r3, #0]
 80134dc:	2200      	movs	r2, #0
 80134de:	2104      	movs	r1, #4
 80134e0:	4618      	mov	r0, r3
 80134e2:	f000 fe25 	bl	8014130 <TIM_CCxChannelCmd>
      break;
 80134e6:	e00e      	b.n	8013506 <HAL_TIM_Encoder_Stop+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	681b      	ldr	r3, [r3, #0]
 80134ec:	2200      	movs	r2, #0
 80134ee:	2100      	movs	r1, #0
 80134f0:	4618      	mov	r0, r3
 80134f2:	f000 fe1d 	bl	8014130 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	681b      	ldr	r3, [r3, #0]
 80134fa:	2200      	movs	r2, #0
 80134fc:	2104      	movs	r1, #4
 80134fe:	4618      	mov	r0, r3
 8013500:	f000 fe16 	bl	8014130 <TIM_CCxChannelCmd>
      break;
 8013504:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013506:	687b      	ldr	r3, [r7, #4]
 8013508:	681b      	ldr	r3, [r3, #0]
 801350a:	6a1a      	ldr	r2, [r3, #32]
 801350c:	f241 1311 	movw	r3, #4369	; 0x1111
 8013510:	4013      	ands	r3, r2
 8013512:	2b00      	cmp	r3, #0
 8013514:	d10f      	bne.n	8013536 <HAL_TIM_Encoder_Stop+0x84>
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	681b      	ldr	r3, [r3, #0]
 801351a:	6a1a      	ldr	r2, [r3, #32]
 801351c:	f240 4344 	movw	r3, #1092	; 0x444
 8013520:	4013      	ands	r3, r2
 8013522:	2b00      	cmp	r3, #0
 8013524:	d107      	bne.n	8013536 <HAL_TIM_Encoder_Stop+0x84>
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	681b      	ldr	r3, [r3, #0]
 801352a:	681a      	ldr	r2, [r3, #0]
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	681b      	ldr	r3, [r3, #0]
 8013530:	f022 0201 	bic.w	r2, r2, #1
 8013534:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013536:	2300      	movs	r3, #0
}
 8013538:	4618      	mov	r0, r3
 801353a:	3708      	adds	r7, #8
 801353c:	46bd      	mov	sp, r7
 801353e:	bd80      	pop	{r7, pc}

08013540 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8013540:	b580      	push	{r7, lr}
 8013542:	b082      	sub	sp, #8
 8013544:	af00      	add	r7, sp, #0
 8013546:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	681b      	ldr	r3, [r3, #0]
 801354c:	691b      	ldr	r3, [r3, #16]
 801354e:	f003 0302 	and.w	r3, r3, #2
 8013552:	2b02      	cmp	r3, #2
 8013554:	d122      	bne.n	801359c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	68db      	ldr	r3, [r3, #12]
 801355c:	f003 0302 	and.w	r3, r3, #2
 8013560:	2b02      	cmp	r3, #2
 8013562:	d11b      	bne.n	801359c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8013564:	687b      	ldr	r3, [r7, #4]
 8013566:	681b      	ldr	r3, [r3, #0]
 8013568:	f06f 0202 	mvn.w	r2, #2
 801356c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801356e:	687b      	ldr	r3, [r7, #4]
 8013570:	2201      	movs	r2, #1
 8013572:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8013574:	687b      	ldr	r3, [r7, #4]
 8013576:	681b      	ldr	r3, [r3, #0]
 8013578:	699b      	ldr	r3, [r3, #24]
 801357a:	f003 0303 	and.w	r3, r3, #3
 801357e:	2b00      	cmp	r3, #0
 8013580:	d003      	beq.n	801358a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8013582:	6878      	ldr	r0, [r7, #4]
 8013584:	f000 facb 	bl	8013b1e <HAL_TIM_IC_CaptureCallback>
 8013588:	e005      	b.n	8013596 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801358a:	6878      	ldr	r0, [r7, #4]
 801358c:	f000 fabd 	bl	8013b0a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013590:	6878      	ldr	r0, [r7, #4]
 8013592:	f000 face 	bl	8013b32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013596:	687b      	ldr	r3, [r7, #4]
 8013598:	2200      	movs	r2, #0
 801359a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 801359c:	687b      	ldr	r3, [r7, #4]
 801359e:	681b      	ldr	r3, [r3, #0]
 80135a0:	691b      	ldr	r3, [r3, #16]
 80135a2:	f003 0304 	and.w	r3, r3, #4
 80135a6:	2b04      	cmp	r3, #4
 80135a8:	d122      	bne.n	80135f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80135aa:	687b      	ldr	r3, [r7, #4]
 80135ac:	681b      	ldr	r3, [r3, #0]
 80135ae:	68db      	ldr	r3, [r3, #12]
 80135b0:	f003 0304 	and.w	r3, r3, #4
 80135b4:	2b04      	cmp	r3, #4
 80135b6:	d11b      	bne.n	80135f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	681b      	ldr	r3, [r3, #0]
 80135bc:	f06f 0204 	mvn.w	r2, #4
 80135c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	2202      	movs	r2, #2
 80135c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	681b      	ldr	r3, [r3, #0]
 80135cc:	699b      	ldr	r3, [r3, #24]
 80135ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80135d2:	2b00      	cmp	r3, #0
 80135d4:	d003      	beq.n	80135de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80135d6:	6878      	ldr	r0, [r7, #4]
 80135d8:	f000 faa1 	bl	8013b1e <HAL_TIM_IC_CaptureCallback>
 80135dc:	e005      	b.n	80135ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80135de:	6878      	ldr	r0, [r7, #4]
 80135e0:	f000 fa93 	bl	8013b0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80135e4:	6878      	ldr	r0, [r7, #4]
 80135e6:	f000 faa4 	bl	8013b32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	2200      	movs	r2, #0
 80135ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	681b      	ldr	r3, [r3, #0]
 80135f4:	691b      	ldr	r3, [r3, #16]
 80135f6:	f003 0308 	and.w	r3, r3, #8
 80135fa:	2b08      	cmp	r3, #8
 80135fc:	d122      	bne.n	8013644 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	681b      	ldr	r3, [r3, #0]
 8013602:	68db      	ldr	r3, [r3, #12]
 8013604:	f003 0308 	and.w	r3, r3, #8
 8013608:	2b08      	cmp	r3, #8
 801360a:	d11b      	bne.n	8013644 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	681b      	ldr	r3, [r3, #0]
 8013610:	f06f 0208 	mvn.w	r2, #8
 8013614:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	2204      	movs	r2, #4
 801361a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	681b      	ldr	r3, [r3, #0]
 8013620:	69db      	ldr	r3, [r3, #28]
 8013622:	f003 0303 	and.w	r3, r3, #3
 8013626:	2b00      	cmp	r3, #0
 8013628:	d003      	beq.n	8013632 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801362a:	6878      	ldr	r0, [r7, #4]
 801362c:	f000 fa77 	bl	8013b1e <HAL_TIM_IC_CaptureCallback>
 8013630:	e005      	b.n	801363e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013632:	6878      	ldr	r0, [r7, #4]
 8013634:	f000 fa69 	bl	8013b0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013638:	6878      	ldr	r0, [r7, #4]
 801363a:	f000 fa7a 	bl	8013b32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	2200      	movs	r2, #0
 8013642:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	681b      	ldr	r3, [r3, #0]
 8013648:	691b      	ldr	r3, [r3, #16]
 801364a:	f003 0310 	and.w	r3, r3, #16
 801364e:	2b10      	cmp	r3, #16
 8013650:	d122      	bne.n	8013698 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8013652:	687b      	ldr	r3, [r7, #4]
 8013654:	681b      	ldr	r3, [r3, #0]
 8013656:	68db      	ldr	r3, [r3, #12]
 8013658:	f003 0310 	and.w	r3, r3, #16
 801365c:	2b10      	cmp	r3, #16
 801365e:	d11b      	bne.n	8013698 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	681b      	ldr	r3, [r3, #0]
 8013664:	f06f 0210 	mvn.w	r2, #16
 8013668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	2208      	movs	r2, #8
 801366e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8013670:	687b      	ldr	r3, [r7, #4]
 8013672:	681b      	ldr	r3, [r3, #0]
 8013674:	69db      	ldr	r3, [r3, #28]
 8013676:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801367a:	2b00      	cmp	r3, #0
 801367c:	d003      	beq.n	8013686 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801367e:	6878      	ldr	r0, [r7, #4]
 8013680:	f000 fa4d 	bl	8013b1e <HAL_TIM_IC_CaptureCallback>
 8013684:	e005      	b.n	8013692 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013686:	6878      	ldr	r0, [r7, #4]
 8013688:	f000 fa3f 	bl	8013b0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801368c:	6878      	ldr	r0, [r7, #4]
 801368e:	f000 fa50 	bl	8013b32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	2200      	movs	r2, #0
 8013696:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	681b      	ldr	r3, [r3, #0]
 801369c:	691b      	ldr	r3, [r3, #16]
 801369e:	f003 0301 	and.w	r3, r3, #1
 80136a2:	2b01      	cmp	r3, #1
 80136a4:	d10e      	bne.n	80136c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	681b      	ldr	r3, [r3, #0]
 80136aa:	68db      	ldr	r3, [r3, #12]
 80136ac:	f003 0301 	and.w	r3, r3, #1
 80136b0:	2b01      	cmp	r3, #1
 80136b2:	d107      	bne.n	80136c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	681b      	ldr	r3, [r3, #0]
 80136b8:	f06f 0201 	mvn.w	r2, #1
 80136bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80136be:	6878      	ldr	r0, [r7, #4]
 80136c0:	f7f7 fcd8 	bl	800b074 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	681b      	ldr	r3, [r3, #0]
 80136c8:	691b      	ldr	r3, [r3, #16]
 80136ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80136ce:	2b80      	cmp	r3, #128	; 0x80
 80136d0:	d10e      	bne.n	80136f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	681b      	ldr	r3, [r3, #0]
 80136d6:	68db      	ldr	r3, [r3, #12]
 80136d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80136dc:	2b80      	cmp	r3, #128	; 0x80
 80136de:	d107      	bne.n	80136f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	681b      	ldr	r3, [r3, #0]
 80136e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80136e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80136ea:	6878      	ldr	r0, [r7, #4]
 80136ec:	f000 fee8 	bl	80144c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80136f0:	687b      	ldr	r3, [r7, #4]
 80136f2:	681b      	ldr	r3, [r3, #0]
 80136f4:	691b      	ldr	r3, [r3, #16]
 80136f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80136fa:	2b40      	cmp	r3, #64	; 0x40
 80136fc:	d10e      	bne.n	801371c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	681b      	ldr	r3, [r3, #0]
 8013702:	68db      	ldr	r3, [r3, #12]
 8013704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013708:	2b40      	cmp	r3, #64	; 0x40
 801370a:	d107      	bne.n	801371c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	681b      	ldr	r3, [r3, #0]
 8013710:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8013714:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8013716:	6878      	ldr	r0, [r7, #4]
 8013718:	f000 fa15 	bl	8013b46 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	681b      	ldr	r3, [r3, #0]
 8013720:	691b      	ldr	r3, [r3, #16]
 8013722:	f003 0320 	and.w	r3, r3, #32
 8013726:	2b20      	cmp	r3, #32
 8013728:	d10e      	bne.n	8013748 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	681b      	ldr	r3, [r3, #0]
 801372e:	68db      	ldr	r3, [r3, #12]
 8013730:	f003 0320 	and.w	r3, r3, #32
 8013734:	2b20      	cmp	r3, #32
 8013736:	d107      	bne.n	8013748 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8013738:	687b      	ldr	r3, [r7, #4]
 801373a:	681b      	ldr	r3, [r3, #0]
 801373c:	f06f 0220 	mvn.w	r2, #32
 8013740:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8013742:	6878      	ldr	r0, [r7, #4]
 8013744:	f000 feb2 	bl	80144ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8013748:	bf00      	nop
 801374a:	3708      	adds	r7, #8
 801374c:	46bd      	mov	sp, r7
 801374e:	bd80      	pop	{r7, pc}

08013750 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8013750:	b580      	push	{r7, lr}
 8013752:	b084      	sub	sp, #16
 8013754:	af00      	add	r7, sp, #0
 8013756:	60f8      	str	r0, [r7, #12]
 8013758:	60b9      	str	r1, [r7, #8]
 801375a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 801375c:	68fb      	ldr	r3, [r7, #12]
 801375e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013762:	2b01      	cmp	r3, #1
 8013764:	d101      	bne.n	801376a <HAL_TIM_OC_ConfigChannel+0x1a>
 8013766:	2302      	movs	r3, #2
 8013768:	e04e      	b.n	8013808 <HAL_TIM_OC_ConfigChannel+0xb8>
 801376a:	68fb      	ldr	r3, [r7, #12]
 801376c:	2201      	movs	r2, #1
 801376e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8013772:	68fb      	ldr	r3, [r7, #12]
 8013774:	2202      	movs	r2, #2
 8013776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	2b0c      	cmp	r3, #12
 801377e:	d839      	bhi.n	80137f4 <HAL_TIM_OC_ConfigChannel+0xa4>
 8013780:	a201      	add	r2, pc, #4	; (adr r2, 8013788 <HAL_TIM_OC_ConfigChannel+0x38>)
 8013782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013786:	bf00      	nop
 8013788:	080137bd 	.word	0x080137bd
 801378c:	080137f5 	.word	0x080137f5
 8013790:	080137f5 	.word	0x080137f5
 8013794:	080137f5 	.word	0x080137f5
 8013798:	080137cb 	.word	0x080137cb
 801379c:	080137f5 	.word	0x080137f5
 80137a0:	080137f5 	.word	0x080137f5
 80137a4:	080137f5 	.word	0x080137f5
 80137a8:	080137d9 	.word	0x080137d9
 80137ac:	080137f5 	.word	0x080137f5
 80137b0:	080137f5 	.word	0x080137f5
 80137b4:	080137f5 	.word	0x080137f5
 80137b8:	080137e7 	.word	0x080137e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80137bc:	68fb      	ldr	r3, [r7, #12]
 80137be:	681b      	ldr	r3, [r3, #0]
 80137c0:	68b9      	ldr	r1, [r7, #8]
 80137c2:	4618      	mov	r0, r3
 80137c4:	f000 fa6a 	bl	8013c9c <TIM_OC1_SetConfig>
      break;
 80137c8:	e015      	b.n	80137f6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80137ca:	68fb      	ldr	r3, [r7, #12]
 80137cc:	681b      	ldr	r3, [r3, #0]
 80137ce:	68b9      	ldr	r1, [r7, #8]
 80137d0:	4618      	mov	r0, r3
 80137d2:	f000 fad3 	bl	8013d7c <TIM_OC2_SetConfig>
      break;
 80137d6:	e00e      	b.n	80137f6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80137d8:	68fb      	ldr	r3, [r7, #12]
 80137da:	681b      	ldr	r3, [r3, #0]
 80137dc:	68b9      	ldr	r1, [r7, #8]
 80137de:	4618      	mov	r0, r3
 80137e0:	f000 fb42 	bl	8013e68 <TIM_OC3_SetConfig>
      break;
 80137e4:	e007      	b.n	80137f6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80137e6:	68fb      	ldr	r3, [r7, #12]
 80137e8:	681b      	ldr	r3, [r3, #0]
 80137ea:	68b9      	ldr	r1, [r7, #8]
 80137ec:	4618      	mov	r0, r3
 80137ee:	f000 fbaf 	bl	8013f50 <TIM_OC4_SetConfig>
      break;
 80137f2:	e000      	b.n	80137f6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 80137f4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80137f6:	68fb      	ldr	r3, [r7, #12]
 80137f8:	2201      	movs	r2, #1
 80137fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80137fe:	68fb      	ldr	r3, [r7, #12]
 8013800:	2200      	movs	r2, #0
 8013802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8013806:	2300      	movs	r3, #0
}
 8013808:	4618      	mov	r0, r3
 801380a:	3710      	adds	r7, #16
 801380c:	46bd      	mov	sp, r7
 801380e:	bd80      	pop	{r7, pc}

08013810 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8013810:	b580      	push	{r7, lr}
 8013812:	b084      	sub	sp, #16
 8013814:	af00      	add	r7, sp, #0
 8013816:	60f8      	str	r0, [r7, #12]
 8013818:	60b9      	str	r1, [r7, #8]
 801381a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 801381c:	68fb      	ldr	r3, [r7, #12]
 801381e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013822:	2b01      	cmp	r3, #1
 8013824:	d101      	bne.n	801382a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8013826:	2302      	movs	r3, #2
 8013828:	e0b4      	b.n	8013994 <HAL_TIM_PWM_ConfigChannel+0x184>
 801382a:	68fb      	ldr	r3, [r7, #12]
 801382c:	2201      	movs	r2, #1
 801382e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8013832:	68fb      	ldr	r3, [r7, #12]
 8013834:	2202      	movs	r2, #2
 8013836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	2b0c      	cmp	r3, #12
 801383e:	f200 809f 	bhi.w	8013980 <HAL_TIM_PWM_ConfigChannel+0x170>
 8013842:	a201      	add	r2, pc, #4	; (adr r2, 8013848 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8013844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013848:	0801387d 	.word	0x0801387d
 801384c:	08013981 	.word	0x08013981
 8013850:	08013981 	.word	0x08013981
 8013854:	08013981 	.word	0x08013981
 8013858:	080138bd 	.word	0x080138bd
 801385c:	08013981 	.word	0x08013981
 8013860:	08013981 	.word	0x08013981
 8013864:	08013981 	.word	0x08013981
 8013868:	080138ff 	.word	0x080138ff
 801386c:	08013981 	.word	0x08013981
 8013870:	08013981 	.word	0x08013981
 8013874:	08013981 	.word	0x08013981
 8013878:	0801393f 	.word	0x0801393f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 801387c:	68fb      	ldr	r3, [r7, #12]
 801387e:	681b      	ldr	r3, [r3, #0]
 8013880:	68b9      	ldr	r1, [r7, #8]
 8013882:	4618      	mov	r0, r3
 8013884:	f000 fa0a 	bl	8013c9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8013888:	68fb      	ldr	r3, [r7, #12]
 801388a:	681b      	ldr	r3, [r3, #0]
 801388c:	699a      	ldr	r2, [r3, #24]
 801388e:	68fb      	ldr	r3, [r7, #12]
 8013890:	681b      	ldr	r3, [r3, #0]
 8013892:	f042 0208 	orr.w	r2, r2, #8
 8013896:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8013898:	68fb      	ldr	r3, [r7, #12]
 801389a:	681b      	ldr	r3, [r3, #0]
 801389c:	699a      	ldr	r2, [r3, #24]
 801389e:	68fb      	ldr	r3, [r7, #12]
 80138a0:	681b      	ldr	r3, [r3, #0]
 80138a2:	f022 0204 	bic.w	r2, r2, #4
 80138a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80138a8:	68fb      	ldr	r3, [r7, #12]
 80138aa:	681b      	ldr	r3, [r3, #0]
 80138ac:	6999      	ldr	r1, [r3, #24]
 80138ae:	68bb      	ldr	r3, [r7, #8]
 80138b0:	691a      	ldr	r2, [r3, #16]
 80138b2:	68fb      	ldr	r3, [r7, #12]
 80138b4:	681b      	ldr	r3, [r3, #0]
 80138b6:	430a      	orrs	r2, r1
 80138b8:	619a      	str	r2, [r3, #24]
      break;
 80138ba:	e062      	b.n	8013982 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80138bc:	68fb      	ldr	r3, [r7, #12]
 80138be:	681b      	ldr	r3, [r3, #0]
 80138c0:	68b9      	ldr	r1, [r7, #8]
 80138c2:	4618      	mov	r0, r3
 80138c4:	f000 fa5a 	bl	8013d7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80138c8:	68fb      	ldr	r3, [r7, #12]
 80138ca:	681b      	ldr	r3, [r3, #0]
 80138cc:	699a      	ldr	r2, [r3, #24]
 80138ce:	68fb      	ldr	r3, [r7, #12]
 80138d0:	681b      	ldr	r3, [r3, #0]
 80138d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80138d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80138d8:	68fb      	ldr	r3, [r7, #12]
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	699a      	ldr	r2, [r3, #24]
 80138de:	68fb      	ldr	r3, [r7, #12]
 80138e0:	681b      	ldr	r3, [r3, #0]
 80138e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80138e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80138e8:	68fb      	ldr	r3, [r7, #12]
 80138ea:	681b      	ldr	r3, [r3, #0]
 80138ec:	6999      	ldr	r1, [r3, #24]
 80138ee:	68bb      	ldr	r3, [r7, #8]
 80138f0:	691b      	ldr	r3, [r3, #16]
 80138f2:	021a      	lsls	r2, r3, #8
 80138f4:	68fb      	ldr	r3, [r7, #12]
 80138f6:	681b      	ldr	r3, [r3, #0]
 80138f8:	430a      	orrs	r2, r1
 80138fa:	619a      	str	r2, [r3, #24]
      break;
 80138fc:	e041      	b.n	8013982 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80138fe:	68fb      	ldr	r3, [r7, #12]
 8013900:	681b      	ldr	r3, [r3, #0]
 8013902:	68b9      	ldr	r1, [r7, #8]
 8013904:	4618      	mov	r0, r3
 8013906:	f000 faaf 	bl	8013e68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 801390a:	68fb      	ldr	r3, [r7, #12]
 801390c:	681b      	ldr	r3, [r3, #0]
 801390e:	69da      	ldr	r2, [r3, #28]
 8013910:	68fb      	ldr	r3, [r7, #12]
 8013912:	681b      	ldr	r3, [r3, #0]
 8013914:	f042 0208 	orr.w	r2, r2, #8
 8013918:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801391a:	68fb      	ldr	r3, [r7, #12]
 801391c:	681b      	ldr	r3, [r3, #0]
 801391e:	69da      	ldr	r2, [r3, #28]
 8013920:	68fb      	ldr	r3, [r7, #12]
 8013922:	681b      	ldr	r3, [r3, #0]
 8013924:	f022 0204 	bic.w	r2, r2, #4
 8013928:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801392a:	68fb      	ldr	r3, [r7, #12]
 801392c:	681b      	ldr	r3, [r3, #0]
 801392e:	69d9      	ldr	r1, [r3, #28]
 8013930:	68bb      	ldr	r3, [r7, #8]
 8013932:	691a      	ldr	r2, [r3, #16]
 8013934:	68fb      	ldr	r3, [r7, #12]
 8013936:	681b      	ldr	r3, [r3, #0]
 8013938:	430a      	orrs	r2, r1
 801393a:	61da      	str	r2, [r3, #28]
      break;
 801393c:	e021      	b.n	8013982 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801393e:	68fb      	ldr	r3, [r7, #12]
 8013940:	681b      	ldr	r3, [r3, #0]
 8013942:	68b9      	ldr	r1, [r7, #8]
 8013944:	4618      	mov	r0, r3
 8013946:	f000 fb03 	bl	8013f50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801394a:	68fb      	ldr	r3, [r7, #12]
 801394c:	681b      	ldr	r3, [r3, #0]
 801394e:	69da      	ldr	r2, [r3, #28]
 8013950:	68fb      	ldr	r3, [r7, #12]
 8013952:	681b      	ldr	r3, [r3, #0]
 8013954:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8013958:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801395a:	68fb      	ldr	r3, [r7, #12]
 801395c:	681b      	ldr	r3, [r3, #0]
 801395e:	69da      	ldr	r2, [r3, #28]
 8013960:	68fb      	ldr	r3, [r7, #12]
 8013962:	681b      	ldr	r3, [r3, #0]
 8013964:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8013968:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801396a:	68fb      	ldr	r3, [r7, #12]
 801396c:	681b      	ldr	r3, [r3, #0]
 801396e:	69d9      	ldr	r1, [r3, #28]
 8013970:	68bb      	ldr	r3, [r7, #8]
 8013972:	691b      	ldr	r3, [r3, #16]
 8013974:	021a      	lsls	r2, r3, #8
 8013976:	68fb      	ldr	r3, [r7, #12]
 8013978:	681b      	ldr	r3, [r3, #0]
 801397a:	430a      	orrs	r2, r1
 801397c:	61da      	str	r2, [r3, #28]
      break;
 801397e:	e000      	b.n	8013982 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8013980:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8013982:	68fb      	ldr	r3, [r7, #12]
 8013984:	2201      	movs	r2, #1
 8013986:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 801398a:	68fb      	ldr	r3, [r7, #12]
 801398c:	2200      	movs	r2, #0
 801398e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8013992:	2300      	movs	r3, #0
}
 8013994:	4618      	mov	r0, r3
 8013996:	3710      	adds	r7, #16
 8013998:	46bd      	mov	sp, r7
 801399a:	bd80      	pop	{r7, pc}

0801399c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 801399c:	b580      	push	{r7, lr}
 801399e:	b084      	sub	sp, #16
 80139a0:	af00      	add	r7, sp, #0
 80139a2:	6078      	str	r0, [r7, #4]
 80139a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80139ac:	2b01      	cmp	r3, #1
 80139ae:	d101      	bne.n	80139b4 <HAL_TIM_ConfigClockSource+0x18>
 80139b0:	2302      	movs	r3, #2
 80139b2:	e0a6      	b.n	8013b02 <HAL_TIM_ConfigClockSource+0x166>
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	2201      	movs	r2, #1
 80139b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80139bc:	687b      	ldr	r3, [r7, #4]
 80139be:	2202      	movs	r2, #2
 80139c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	681b      	ldr	r3, [r3, #0]
 80139c8:	689b      	ldr	r3, [r3, #8]
 80139ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80139cc:	68fb      	ldr	r3, [r7, #12]
 80139ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80139d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80139d4:	68fb      	ldr	r3, [r7, #12]
 80139d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80139da:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	681b      	ldr	r3, [r3, #0]
 80139e0:	68fa      	ldr	r2, [r7, #12]
 80139e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80139e4:	683b      	ldr	r3, [r7, #0]
 80139e6:	681b      	ldr	r3, [r3, #0]
 80139e8:	2b40      	cmp	r3, #64	; 0x40
 80139ea:	d067      	beq.n	8013abc <HAL_TIM_ConfigClockSource+0x120>
 80139ec:	2b40      	cmp	r3, #64	; 0x40
 80139ee:	d80b      	bhi.n	8013a08 <HAL_TIM_ConfigClockSource+0x6c>
 80139f0:	2b10      	cmp	r3, #16
 80139f2:	d073      	beq.n	8013adc <HAL_TIM_ConfigClockSource+0x140>
 80139f4:	2b10      	cmp	r3, #16
 80139f6:	d802      	bhi.n	80139fe <HAL_TIM_ConfigClockSource+0x62>
 80139f8:	2b00      	cmp	r3, #0
 80139fa:	d06f      	beq.n	8013adc <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80139fc:	e078      	b.n	8013af0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80139fe:	2b20      	cmp	r3, #32
 8013a00:	d06c      	beq.n	8013adc <HAL_TIM_ConfigClockSource+0x140>
 8013a02:	2b30      	cmp	r3, #48	; 0x30
 8013a04:	d06a      	beq.n	8013adc <HAL_TIM_ConfigClockSource+0x140>
      break;
 8013a06:	e073      	b.n	8013af0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8013a08:	2b70      	cmp	r3, #112	; 0x70
 8013a0a:	d00d      	beq.n	8013a28 <HAL_TIM_ConfigClockSource+0x8c>
 8013a0c:	2b70      	cmp	r3, #112	; 0x70
 8013a0e:	d804      	bhi.n	8013a1a <HAL_TIM_ConfigClockSource+0x7e>
 8013a10:	2b50      	cmp	r3, #80	; 0x50
 8013a12:	d033      	beq.n	8013a7c <HAL_TIM_ConfigClockSource+0xe0>
 8013a14:	2b60      	cmp	r3, #96	; 0x60
 8013a16:	d041      	beq.n	8013a9c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8013a18:	e06a      	b.n	8013af0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8013a1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013a1e:	d066      	beq.n	8013aee <HAL_TIM_ConfigClockSource+0x152>
 8013a20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013a24:	d017      	beq.n	8013a56 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8013a26:	e063      	b.n	8013af0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	6818      	ldr	r0, [r3, #0]
 8013a2c:	683b      	ldr	r3, [r7, #0]
 8013a2e:	6899      	ldr	r1, [r3, #8]
 8013a30:	683b      	ldr	r3, [r7, #0]
 8013a32:	685a      	ldr	r2, [r3, #4]
 8013a34:	683b      	ldr	r3, [r7, #0]
 8013a36:	68db      	ldr	r3, [r3, #12]
 8013a38:	f000 fb5a 	bl	80140f0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	681b      	ldr	r3, [r3, #0]
 8013a40:	689b      	ldr	r3, [r3, #8]
 8013a42:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8013a44:	68fb      	ldr	r3, [r7, #12]
 8013a46:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8013a4a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	681b      	ldr	r3, [r3, #0]
 8013a50:	68fa      	ldr	r2, [r7, #12]
 8013a52:	609a      	str	r2, [r3, #8]
      break;
 8013a54:	e04c      	b.n	8013af0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8013a56:	687b      	ldr	r3, [r7, #4]
 8013a58:	6818      	ldr	r0, [r3, #0]
 8013a5a:	683b      	ldr	r3, [r7, #0]
 8013a5c:	6899      	ldr	r1, [r3, #8]
 8013a5e:	683b      	ldr	r3, [r7, #0]
 8013a60:	685a      	ldr	r2, [r3, #4]
 8013a62:	683b      	ldr	r3, [r7, #0]
 8013a64:	68db      	ldr	r3, [r3, #12]
 8013a66:	f000 fb43 	bl	80140f0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8013a6a:	687b      	ldr	r3, [r7, #4]
 8013a6c:	681b      	ldr	r3, [r3, #0]
 8013a6e:	689a      	ldr	r2, [r3, #8]
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	681b      	ldr	r3, [r3, #0]
 8013a74:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8013a78:	609a      	str	r2, [r3, #8]
      break;
 8013a7a:	e039      	b.n	8013af0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	6818      	ldr	r0, [r3, #0]
 8013a80:	683b      	ldr	r3, [r7, #0]
 8013a82:	6859      	ldr	r1, [r3, #4]
 8013a84:	683b      	ldr	r3, [r7, #0]
 8013a86:	68db      	ldr	r3, [r3, #12]
 8013a88:	461a      	mov	r2, r3
 8013a8a:	f000 fab7 	bl	8013ffc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	681b      	ldr	r3, [r3, #0]
 8013a92:	2150      	movs	r1, #80	; 0x50
 8013a94:	4618      	mov	r0, r3
 8013a96:	f000 fb10 	bl	80140ba <TIM_ITRx_SetConfig>
      break;
 8013a9a:	e029      	b.n	8013af0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	6818      	ldr	r0, [r3, #0]
 8013aa0:	683b      	ldr	r3, [r7, #0]
 8013aa2:	6859      	ldr	r1, [r3, #4]
 8013aa4:	683b      	ldr	r3, [r7, #0]
 8013aa6:	68db      	ldr	r3, [r3, #12]
 8013aa8:	461a      	mov	r2, r3
 8013aaa:	f000 fad6 	bl	801405a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8013aae:	687b      	ldr	r3, [r7, #4]
 8013ab0:	681b      	ldr	r3, [r3, #0]
 8013ab2:	2160      	movs	r1, #96	; 0x60
 8013ab4:	4618      	mov	r0, r3
 8013ab6:	f000 fb00 	bl	80140ba <TIM_ITRx_SetConfig>
      break;
 8013aba:	e019      	b.n	8013af0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	6818      	ldr	r0, [r3, #0]
 8013ac0:	683b      	ldr	r3, [r7, #0]
 8013ac2:	6859      	ldr	r1, [r3, #4]
 8013ac4:	683b      	ldr	r3, [r7, #0]
 8013ac6:	68db      	ldr	r3, [r3, #12]
 8013ac8:	461a      	mov	r2, r3
 8013aca:	f000 fa97 	bl	8013ffc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	681b      	ldr	r3, [r3, #0]
 8013ad2:	2140      	movs	r1, #64	; 0x40
 8013ad4:	4618      	mov	r0, r3
 8013ad6:	f000 faf0 	bl	80140ba <TIM_ITRx_SetConfig>
      break;
 8013ada:	e009      	b.n	8013af0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8013adc:	687b      	ldr	r3, [r7, #4]
 8013ade:	681a      	ldr	r2, [r3, #0]
 8013ae0:	683b      	ldr	r3, [r7, #0]
 8013ae2:	681b      	ldr	r3, [r3, #0]
 8013ae4:	4619      	mov	r1, r3
 8013ae6:	4610      	mov	r0, r2
 8013ae8:	f000 fae7 	bl	80140ba <TIM_ITRx_SetConfig>
      break;
 8013aec:	e000      	b.n	8013af0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8013aee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	2201      	movs	r2, #1
 8013af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	2200      	movs	r2, #0
 8013afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8013b00:	2300      	movs	r3, #0
}
 8013b02:	4618      	mov	r0, r3
 8013b04:	3710      	adds	r7, #16
 8013b06:	46bd      	mov	sp, r7
 8013b08:	bd80      	pop	{r7, pc}

08013b0a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8013b0a:	b480      	push	{r7}
 8013b0c:	b083      	sub	sp, #12
 8013b0e:	af00      	add	r7, sp, #0
 8013b10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8013b12:	bf00      	nop
 8013b14:	370c      	adds	r7, #12
 8013b16:	46bd      	mov	sp, r7
 8013b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b1c:	4770      	bx	lr

08013b1e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8013b1e:	b480      	push	{r7}
 8013b20:	b083      	sub	sp, #12
 8013b22:	af00      	add	r7, sp, #0
 8013b24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8013b26:	bf00      	nop
 8013b28:	370c      	adds	r7, #12
 8013b2a:	46bd      	mov	sp, r7
 8013b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b30:	4770      	bx	lr

08013b32 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8013b32:	b480      	push	{r7}
 8013b34:	b083      	sub	sp, #12
 8013b36:	af00      	add	r7, sp, #0
 8013b38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8013b3a:	bf00      	nop
 8013b3c:	370c      	adds	r7, #12
 8013b3e:	46bd      	mov	sp, r7
 8013b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b44:	4770      	bx	lr

08013b46 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8013b46:	b480      	push	{r7}
 8013b48:	b083      	sub	sp, #12
 8013b4a:	af00      	add	r7, sp, #0
 8013b4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8013b4e:	bf00      	nop
 8013b50:	370c      	adds	r7, #12
 8013b52:	46bd      	mov	sp, r7
 8013b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b58:	4770      	bx	lr
	...

08013b5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8013b5c:	b480      	push	{r7}
 8013b5e:	b085      	sub	sp, #20
 8013b60:	af00      	add	r7, sp, #0
 8013b62:	6078      	str	r0, [r7, #4]
 8013b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	681b      	ldr	r3, [r3, #0]
 8013b6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8013b6c:	687b      	ldr	r3, [r7, #4]
 8013b6e:	4a40      	ldr	r2, [pc, #256]	; (8013c70 <TIM_Base_SetConfig+0x114>)
 8013b70:	4293      	cmp	r3, r2
 8013b72:	d013      	beq.n	8013b9c <TIM_Base_SetConfig+0x40>
 8013b74:	687b      	ldr	r3, [r7, #4]
 8013b76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013b7a:	d00f      	beq.n	8013b9c <TIM_Base_SetConfig+0x40>
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	4a3d      	ldr	r2, [pc, #244]	; (8013c74 <TIM_Base_SetConfig+0x118>)
 8013b80:	4293      	cmp	r3, r2
 8013b82:	d00b      	beq.n	8013b9c <TIM_Base_SetConfig+0x40>
 8013b84:	687b      	ldr	r3, [r7, #4]
 8013b86:	4a3c      	ldr	r2, [pc, #240]	; (8013c78 <TIM_Base_SetConfig+0x11c>)
 8013b88:	4293      	cmp	r3, r2
 8013b8a:	d007      	beq.n	8013b9c <TIM_Base_SetConfig+0x40>
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	4a3b      	ldr	r2, [pc, #236]	; (8013c7c <TIM_Base_SetConfig+0x120>)
 8013b90:	4293      	cmp	r3, r2
 8013b92:	d003      	beq.n	8013b9c <TIM_Base_SetConfig+0x40>
 8013b94:	687b      	ldr	r3, [r7, #4]
 8013b96:	4a3a      	ldr	r2, [pc, #232]	; (8013c80 <TIM_Base_SetConfig+0x124>)
 8013b98:	4293      	cmp	r3, r2
 8013b9a:	d108      	bne.n	8013bae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8013b9c:	68fb      	ldr	r3, [r7, #12]
 8013b9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013ba2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8013ba4:	683b      	ldr	r3, [r7, #0]
 8013ba6:	685b      	ldr	r3, [r3, #4]
 8013ba8:	68fa      	ldr	r2, [r7, #12]
 8013baa:	4313      	orrs	r3, r2
 8013bac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	4a2f      	ldr	r2, [pc, #188]	; (8013c70 <TIM_Base_SetConfig+0x114>)
 8013bb2:	4293      	cmp	r3, r2
 8013bb4:	d02b      	beq.n	8013c0e <TIM_Base_SetConfig+0xb2>
 8013bb6:	687b      	ldr	r3, [r7, #4]
 8013bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013bbc:	d027      	beq.n	8013c0e <TIM_Base_SetConfig+0xb2>
 8013bbe:	687b      	ldr	r3, [r7, #4]
 8013bc0:	4a2c      	ldr	r2, [pc, #176]	; (8013c74 <TIM_Base_SetConfig+0x118>)
 8013bc2:	4293      	cmp	r3, r2
 8013bc4:	d023      	beq.n	8013c0e <TIM_Base_SetConfig+0xb2>
 8013bc6:	687b      	ldr	r3, [r7, #4]
 8013bc8:	4a2b      	ldr	r2, [pc, #172]	; (8013c78 <TIM_Base_SetConfig+0x11c>)
 8013bca:	4293      	cmp	r3, r2
 8013bcc:	d01f      	beq.n	8013c0e <TIM_Base_SetConfig+0xb2>
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	4a2a      	ldr	r2, [pc, #168]	; (8013c7c <TIM_Base_SetConfig+0x120>)
 8013bd2:	4293      	cmp	r3, r2
 8013bd4:	d01b      	beq.n	8013c0e <TIM_Base_SetConfig+0xb2>
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	4a29      	ldr	r2, [pc, #164]	; (8013c80 <TIM_Base_SetConfig+0x124>)
 8013bda:	4293      	cmp	r3, r2
 8013bdc:	d017      	beq.n	8013c0e <TIM_Base_SetConfig+0xb2>
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	4a28      	ldr	r2, [pc, #160]	; (8013c84 <TIM_Base_SetConfig+0x128>)
 8013be2:	4293      	cmp	r3, r2
 8013be4:	d013      	beq.n	8013c0e <TIM_Base_SetConfig+0xb2>
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	4a27      	ldr	r2, [pc, #156]	; (8013c88 <TIM_Base_SetConfig+0x12c>)
 8013bea:	4293      	cmp	r3, r2
 8013bec:	d00f      	beq.n	8013c0e <TIM_Base_SetConfig+0xb2>
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	4a26      	ldr	r2, [pc, #152]	; (8013c8c <TIM_Base_SetConfig+0x130>)
 8013bf2:	4293      	cmp	r3, r2
 8013bf4:	d00b      	beq.n	8013c0e <TIM_Base_SetConfig+0xb2>
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	4a25      	ldr	r2, [pc, #148]	; (8013c90 <TIM_Base_SetConfig+0x134>)
 8013bfa:	4293      	cmp	r3, r2
 8013bfc:	d007      	beq.n	8013c0e <TIM_Base_SetConfig+0xb2>
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	4a24      	ldr	r2, [pc, #144]	; (8013c94 <TIM_Base_SetConfig+0x138>)
 8013c02:	4293      	cmp	r3, r2
 8013c04:	d003      	beq.n	8013c0e <TIM_Base_SetConfig+0xb2>
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	4a23      	ldr	r2, [pc, #140]	; (8013c98 <TIM_Base_SetConfig+0x13c>)
 8013c0a:	4293      	cmp	r3, r2
 8013c0c:	d108      	bne.n	8013c20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8013c0e:	68fb      	ldr	r3, [r7, #12]
 8013c10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013c14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8013c16:	683b      	ldr	r3, [r7, #0]
 8013c18:	68db      	ldr	r3, [r3, #12]
 8013c1a:	68fa      	ldr	r2, [r7, #12]
 8013c1c:	4313      	orrs	r3, r2
 8013c1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8013c20:	68fb      	ldr	r3, [r7, #12]
 8013c22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8013c26:	683b      	ldr	r3, [r7, #0]
 8013c28:	695b      	ldr	r3, [r3, #20]
 8013c2a:	4313      	orrs	r3, r2
 8013c2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8013c2e:	687b      	ldr	r3, [r7, #4]
 8013c30:	68fa      	ldr	r2, [r7, #12]
 8013c32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8013c34:	683b      	ldr	r3, [r7, #0]
 8013c36:	689a      	ldr	r2, [r3, #8]
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8013c3c:	683b      	ldr	r3, [r7, #0]
 8013c3e:	681a      	ldr	r2, [r3, #0]
 8013c40:	687b      	ldr	r3, [r7, #4]
 8013c42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8013c44:	687b      	ldr	r3, [r7, #4]
 8013c46:	4a0a      	ldr	r2, [pc, #40]	; (8013c70 <TIM_Base_SetConfig+0x114>)
 8013c48:	4293      	cmp	r3, r2
 8013c4a:	d003      	beq.n	8013c54 <TIM_Base_SetConfig+0xf8>
 8013c4c:	687b      	ldr	r3, [r7, #4]
 8013c4e:	4a0c      	ldr	r2, [pc, #48]	; (8013c80 <TIM_Base_SetConfig+0x124>)
 8013c50:	4293      	cmp	r3, r2
 8013c52:	d103      	bne.n	8013c5c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8013c54:	683b      	ldr	r3, [r7, #0]
 8013c56:	691a      	ldr	r2, [r3, #16]
 8013c58:	687b      	ldr	r3, [r7, #4]
 8013c5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8013c5c:	687b      	ldr	r3, [r7, #4]
 8013c5e:	2201      	movs	r2, #1
 8013c60:	615a      	str	r2, [r3, #20]
}
 8013c62:	bf00      	nop
 8013c64:	3714      	adds	r7, #20
 8013c66:	46bd      	mov	sp, r7
 8013c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c6c:	4770      	bx	lr
 8013c6e:	bf00      	nop
 8013c70:	40010000 	.word	0x40010000
 8013c74:	40000400 	.word	0x40000400
 8013c78:	40000800 	.word	0x40000800
 8013c7c:	40000c00 	.word	0x40000c00
 8013c80:	40010400 	.word	0x40010400
 8013c84:	40014000 	.word	0x40014000
 8013c88:	40014400 	.word	0x40014400
 8013c8c:	40014800 	.word	0x40014800
 8013c90:	40001800 	.word	0x40001800
 8013c94:	40001c00 	.word	0x40001c00
 8013c98:	40002000 	.word	0x40002000

08013c9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8013c9c:	b480      	push	{r7}
 8013c9e:	b087      	sub	sp, #28
 8013ca0:	af00      	add	r7, sp, #0
 8013ca2:	6078      	str	r0, [r7, #4]
 8013ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	6a1b      	ldr	r3, [r3, #32]
 8013caa:	f023 0201 	bic.w	r2, r3, #1
 8013cae:	687b      	ldr	r3, [r7, #4]
 8013cb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	6a1b      	ldr	r3, [r3, #32]
 8013cb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	685b      	ldr	r3, [r3, #4]
 8013cbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8013cbe:	687b      	ldr	r3, [r7, #4]
 8013cc0:	699b      	ldr	r3, [r3, #24]
 8013cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8013cc4:	68fb      	ldr	r3, [r7, #12]
 8013cc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013cca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8013ccc:	68fb      	ldr	r3, [r7, #12]
 8013cce:	f023 0303 	bic.w	r3, r3, #3
 8013cd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013cd4:	683b      	ldr	r3, [r7, #0]
 8013cd6:	681b      	ldr	r3, [r3, #0]
 8013cd8:	68fa      	ldr	r2, [r7, #12]
 8013cda:	4313      	orrs	r3, r2
 8013cdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8013cde:	697b      	ldr	r3, [r7, #20]
 8013ce0:	f023 0302 	bic.w	r3, r3, #2
 8013ce4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8013ce6:	683b      	ldr	r3, [r7, #0]
 8013ce8:	689b      	ldr	r3, [r3, #8]
 8013cea:	697a      	ldr	r2, [r7, #20]
 8013cec:	4313      	orrs	r3, r2
 8013cee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	4a20      	ldr	r2, [pc, #128]	; (8013d74 <TIM_OC1_SetConfig+0xd8>)
 8013cf4:	4293      	cmp	r3, r2
 8013cf6:	d003      	beq.n	8013d00 <TIM_OC1_SetConfig+0x64>
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	4a1f      	ldr	r2, [pc, #124]	; (8013d78 <TIM_OC1_SetConfig+0xdc>)
 8013cfc:	4293      	cmp	r3, r2
 8013cfe:	d10c      	bne.n	8013d1a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8013d00:	697b      	ldr	r3, [r7, #20]
 8013d02:	f023 0308 	bic.w	r3, r3, #8
 8013d06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8013d08:	683b      	ldr	r3, [r7, #0]
 8013d0a:	68db      	ldr	r3, [r3, #12]
 8013d0c:	697a      	ldr	r2, [r7, #20]
 8013d0e:	4313      	orrs	r3, r2
 8013d10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8013d12:	697b      	ldr	r3, [r7, #20]
 8013d14:	f023 0304 	bic.w	r3, r3, #4
 8013d18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	4a15      	ldr	r2, [pc, #84]	; (8013d74 <TIM_OC1_SetConfig+0xd8>)
 8013d1e:	4293      	cmp	r3, r2
 8013d20:	d003      	beq.n	8013d2a <TIM_OC1_SetConfig+0x8e>
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	4a14      	ldr	r2, [pc, #80]	; (8013d78 <TIM_OC1_SetConfig+0xdc>)
 8013d26:	4293      	cmp	r3, r2
 8013d28:	d111      	bne.n	8013d4e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8013d2a:	693b      	ldr	r3, [r7, #16]
 8013d2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013d30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8013d32:	693b      	ldr	r3, [r7, #16]
 8013d34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013d38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8013d3a:	683b      	ldr	r3, [r7, #0]
 8013d3c:	695b      	ldr	r3, [r3, #20]
 8013d3e:	693a      	ldr	r2, [r7, #16]
 8013d40:	4313      	orrs	r3, r2
 8013d42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8013d44:	683b      	ldr	r3, [r7, #0]
 8013d46:	699b      	ldr	r3, [r3, #24]
 8013d48:	693a      	ldr	r2, [r7, #16]
 8013d4a:	4313      	orrs	r3, r2
 8013d4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013d4e:	687b      	ldr	r3, [r7, #4]
 8013d50:	693a      	ldr	r2, [r7, #16]
 8013d52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	68fa      	ldr	r2, [r7, #12]
 8013d58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8013d5a:	683b      	ldr	r3, [r7, #0]
 8013d5c:	685a      	ldr	r2, [r3, #4]
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	697a      	ldr	r2, [r7, #20]
 8013d66:	621a      	str	r2, [r3, #32]
}
 8013d68:	bf00      	nop
 8013d6a:	371c      	adds	r7, #28
 8013d6c:	46bd      	mov	sp, r7
 8013d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d72:	4770      	bx	lr
 8013d74:	40010000 	.word	0x40010000
 8013d78:	40010400 	.word	0x40010400

08013d7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8013d7c:	b480      	push	{r7}
 8013d7e:	b087      	sub	sp, #28
 8013d80:	af00      	add	r7, sp, #0
 8013d82:	6078      	str	r0, [r7, #4]
 8013d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013d86:	687b      	ldr	r3, [r7, #4]
 8013d88:	6a1b      	ldr	r3, [r3, #32]
 8013d8a:	f023 0210 	bic.w	r2, r3, #16
 8013d8e:	687b      	ldr	r3, [r7, #4]
 8013d90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	6a1b      	ldr	r3, [r3, #32]
 8013d96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	685b      	ldr	r3, [r3, #4]
 8013d9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	699b      	ldr	r3, [r3, #24]
 8013da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8013da4:	68fb      	ldr	r3, [r7, #12]
 8013da6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8013daa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8013dac:	68fb      	ldr	r3, [r7, #12]
 8013dae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013db2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013db4:	683b      	ldr	r3, [r7, #0]
 8013db6:	681b      	ldr	r3, [r3, #0]
 8013db8:	021b      	lsls	r3, r3, #8
 8013dba:	68fa      	ldr	r2, [r7, #12]
 8013dbc:	4313      	orrs	r3, r2
 8013dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8013dc0:	697b      	ldr	r3, [r7, #20]
 8013dc2:	f023 0320 	bic.w	r3, r3, #32
 8013dc6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8013dc8:	683b      	ldr	r3, [r7, #0]
 8013dca:	689b      	ldr	r3, [r3, #8]
 8013dcc:	011b      	lsls	r3, r3, #4
 8013dce:	697a      	ldr	r2, [r7, #20]
 8013dd0:	4313      	orrs	r3, r2
 8013dd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8013dd4:	687b      	ldr	r3, [r7, #4]
 8013dd6:	4a22      	ldr	r2, [pc, #136]	; (8013e60 <TIM_OC2_SetConfig+0xe4>)
 8013dd8:	4293      	cmp	r3, r2
 8013dda:	d003      	beq.n	8013de4 <TIM_OC2_SetConfig+0x68>
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	4a21      	ldr	r2, [pc, #132]	; (8013e64 <TIM_OC2_SetConfig+0xe8>)
 8013de0:	4293      	cmp	r3, r2
 8013de2:	d10d      	bne.n	8013e00 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8013de4:	697b      	ldr	r3, [r7, #20]
 8013de6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013dea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8013dec:	683b      	ldr	r3, [r7, #0]
 8013dee:	68db      	ldr	r3, [r3, #12]
 8013df0:	011b      	lsls	r3, r3, #4
 8013df2:	697a      	ldr	r2, [r7, #20]
 8013df4:	4313      	orrs	r3, r2
 8013df6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8013df8:	697b      	ldr	r3, [r7, #20]
 8013dfa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013dfe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013e00:	687b      	ldr	r3, [r7, #4]
 8013e02:	4a17      	ldr	r2, [pc, #92]	; (8013e60 <TIM_OC2_SetConfig+0xe4>)
 8013e04:	4293      	cmp	r3, r2
 8013e06:	d003      	beq.n	8013e10 <TIM_OC2_SetConfig+0x94>
 8013e08:	687b      	ldr	r3, [r7, #4]
 8013e0a:	4a16      	ldr	r2, [pc, #88]	; (8013e64 <TIM_OC2_SetConfig+0xe8>)
 8013e0c:	4293      	cmp	r3, r2
 8013e0e:	d113      	bne.n	8013e38 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8013e10:	693b      	ldr	r3, [r7, #16]
 8013e12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013e16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8013e18:	693b      	ldr	r3, [r7, #16]
 8013e1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013e1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8013e20:	683b      	ldr	r3, [r7, #0]
 8013e22:	695b      	ldr	r3, [r3, #20]
 8013e24:	009b      	lsls	r3, r3, #2
 8013e26:	693a      	ldr	r2, [r7, #16]
 8013e28:	4313      	orrs	r3, r2
 8013e2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8013e2c:	683b      	ldr	r3, [r7, #0]
 8013e2e:	699b      	ldr	r3, [r3, #24]
 8013e30:	009b      	lsls	r3, r3, #2
 8013e32:	693a      	ldr	r2, [r7, #16]
 8013e34:	4313      	orrs	r3, r2
 8013e36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013e38:	687b      	ldr	r3, [r7, #4]
 8013e3a:	693a      	ldr	r2, [r7, #16]
 8013e3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	68fa      	ldr	r2, [r7, #12]
 8013e42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8013e44:	683b      	ldr	r3, [r7, #0]
 8013e46:	685a      	ldr	r2, [r3, #4]
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013e4c:	687b      	ldr	r3, [r7, #4]
 8013e4e:	697a      	ldr	r2, [r7, #20]
 8013e50:	621a      	str	r2, [r3, #32]
}
 8013e52:	bf00      	nop
 8013e54:	371c      	adds	r7, #28
 8013e56:	46bd      	mov	sp, r7
 8013e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e5c:	4770      	bx	lr
 8013e5e:	bf00      	nop
 8013e60:	40010000 	.word	0x40010000
 8013e64:	40010400 	.word	0x40010400

08013e68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8013e68:	b480      	push	{r7}
 8013e6a:	b087      	sub	sp, #28
 8013e6c:	af00      	add	r7, sp, #0
 8013e6e:	6078      	str	r0, [r7, #4]
 8013e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	6a1b      	ldr	r3, [r3, #32]
 8013e76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8013e7a:	687b      	ldr	r3, [r7, #4]
 8013e7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	6a1b      	ldr	r3, [r3, #32]
 8013e82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013e84:	687b      	ldr	r3, [r7, #4]
 8013e86:	685b      	ldr	r3, [r3, #4]
 8013e88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8013e8a:	687b      	ldr	r3, [r7, #4]
 8013e8c:	69db      	ldr	r3, [r3, #28]
 8013e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8013e90:	68fb      	ldr	r3, [r7, #12]
 8013e92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013e96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8013e98:	68fb      	ldr	r3, [r7, #12]
 8013e9a:	f023 0303 	bic.w	r3, r3, #3
 8013e9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013ea0:	683b      	ldr	r3, [r7, #0]
 8013ea2:	681b      	ldr	r3, [r3, #0]
 8013ea4:	68fa      	ldr	r2, [r7, #12]
 8013ea6:	4313      	orrs	r3, r2
 8013ea8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8013eaa:	697b      	ldr	r3, [r7, #20]
 8013eac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013eb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8013eb2:	683b      	ldr	r3, [r7, #0]
 8013eb4:	689b      	ldr	r3, [r3, #8]
 8013eb6:	021b      	lsls	r3, r3, #8
 8013eb8:	697a      	ldr	r2, [r7, #20]
 8013eba:	4313      	orrs	r3, r2
 8013ebc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8013ebe:	687b      	ldr	r3, [r7, #4]
 8013ec0:	4a21      	ldr	r2, [pc, #132]	; (8013f48 <TIM_OC3_SetConfig+0xe0>)
 8013ec2:	4293      	cmp	r3, r2
 8013ec4:	d003      	beq.n	8013ece <TIM_OC3_SetConfig+0x66>
 8013ec6:	687b      	ldr	r3, [r7, #4]
 8013ec8:	4a20      	ldr	r2, [pc, #128]	; (8013f4c <TIM_OC3_SetConfig+0xe4>)
 8013eca:	4293      	cmp	r3, r2
 8013ecc:	d10d      	bne.n	8013eea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8013ece:	697b      	ldr	r3, [r7, #20]
 8013ed0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013ed4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8013ed6:	683b      	ldr	r3, [r7, #0]
 8013ed8:	68db      	ldr	r3, [r3, #12]
 8013eda:	021b      	lsls	r3, r3, #8
 8013edc:	697a      	ldr	r2, [r7, #20]
 8013ede:	4313      	orrs	r3, r2
 8013ee0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8013ee2:	697b      	ldr	r3, [r7, #20]
 8013ee4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013ee8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	4a16      	ldr	r2, [pc, #88]	; (8013f48 <TIM_OC3_SetConfig+0xe0>)
 8013eee:	4293      	cmp	r3, r2
 8013ef0:	d003      	beq.n	8013efa <TIM_OC3_SetConfig+0x92>
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	4a15      	ldr	r2, [pc, #84]	; (8013f4c <TIM_OC3_SetConfig+0xe4>)
 8013ef6:	4293      	cmp	r3, r2
 8013ef8:	d113      	bne.n	8013f22 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8013efa:	693b      	ldr	r3, [r7, #16]
 8013efc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013f00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8013f02:	693b      	ldr	r3, [r7, #16]
 8013f04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8013f08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8013f0a:	683b      	ldr	r3, [r7, #0]
 8013f0c:	695b      	ldr	r3, [r3, #20]
 8013f0e:	011b      	lsls	r3, r3, #4
 8013f10:	693a      	ldr	r2, [r7, #16]
 8013f12:	4313      	orrs	r3, r2
 8013f14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8013f16:	683b      	ldr	r3, [r7, #0]
 8013f18:	699b      	ldr	r3, [r3, #24]
 8013f1a:	011b      	lsls	r3, r3, #4
 8013f1c:	693a      	ldr	r2, [r7, #16]
 8013f1e:	4313      	orrs	r3, r2
 8013f20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	693a      	ldr	r2, [r7, #16]
 8013f26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	68fa      	ldr	r2, [r7, #12]
 8013f2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8013f2e:	683b      	ldr	r3, [r7, #0]
 8013f30:	685a      	ldr	r2, [r3, #4]
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	697a      	ldr	r2, [r7, #20]
 8013f3a:	621a      	str	r2, [r3, #32]
}
 8013f3c:	bf00      	nop
 8013f3e:	371c      	adds	r7, #28
 8013f40:	46bd      	mov	sp, r7
 8013f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f46:	4770      	bx	lr
 8013f48:	40010000 	.word	0x40010000
 8013f4c:	40010400 	.word	0x40010400

08013f50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8013f50:	b480      	push	{r7}
 8013f52:	b087      	sub	sp, #28
 8013f54:	af00      	add	r7, sp, #0
 8013f56:	6078      	str	r0, [r7, #4]
 8013f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8013f5a:	687b      	ldr	r3, [r7, #4]
 8013f5c:	6a1b      	ldr	r3, [r3, #32]
 8013f5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8013f62:	687b      	ldr	r3, [r7, #4]
 8013f64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013f66:	687b      	ldr	r3, [r7, #4]
 8013f68:	6a1b      	ldr	r3, [r3, #32]
 8013f6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013f6c:	687b      	ldr	r3, [r7, #4]
 8013f6e:	685b      	ldr	r3, [r3, #4]
 8013f70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8013f72:	687b      	ldr	r3, [r7, #4]
 8013f74:	69db      	ldr	r3, [r3, #28]
 8013f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8013f78:	68fb      	ldr	r3, [r7, #12]
 8013f7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8013f7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8013f80:	68fb      	ldr	r3, [r7, #12]
 8013f82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013f86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013f88:	683b      	ldr	r3, [r7, #0]
 8013f8a:	681b      	ldr	r3, [r3, #0]
 8013f8c:	021b      	lsls	r3, r3, #8
 8013f8e:	68fa      	ldr	r2, [r7, #12]
 8013f90:	4313      	orrs	r3, r2
 8013f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8013f94:	693b      	ldr	r3, [r7, #16]
 8013f96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8013f9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8013f9c:	683b      	ldr	r3, [r7, #0]
 8013f9e:	689b      	ldr	r3, [r3, #8]
 8013fa0:	031b      	lsls	r3, r3, #12
 8013fa2:	693a      	ldr	r2, [r7, #16]
 8013fa4:	4313      	orrs	r3, r2
 8013fa6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	4a12      	ldr	r2, [pc, #72]	; (8013ff4 <TIM_OC4_SetConfig+0xa4>)
 8013fac:	4293      	cmp	r3, r2
 8013fae:	d003      	beq.n	8013fb8 <TIM_OC4_SetConfig+0x68>
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	4a11      	ldr	r2, [pc, #68]	; (8013ff8 <TIM_OC4_SetConfig+0xa8>)
 8013fb4:	4293      	cmp	r3, r2
 8013fb6:	d109      	bne.n	8013fcc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8013fb8:	697b      	ldr	r3, [r7, #20]
 8013fba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8013fbe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8013fc0:	683b      	ldr	r3, [r7, #0]
 8013fc2:	695b      	ldr	r3, [r3, #20]
 8013fc4:	019b      	lsls	r3, r3, #6
 8013fc6:	697a      	ldr	r2, [r7, #20]
 8013fc8:	4313      	orrs	r3, r2
 8013fca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	697a      	ldr	r2, [r7, #20]
 8013fd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	68fa      	ldr	r2, [r7, #12]
 8013fd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8013fd8:	683b      	ldr	r3, [r7, #0]
 8013fda:	685a      	ldr	r2, [r3, #4]
 8013fdc:	687b      	ldr	r3, [r7, #4]
 8013fde:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	693a      	ldr	r2, [r7, #16]
 8013fe4:	621a      	str	r2, [r3, #32]
}
 8013fe6:	bf00      	nop
 8013fe8:	371c      	adds	r7, #28
 8013fea:	46bd      	mov	sp, r7
 8013fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ff0:	4770      	bx	lr
 8013ff2:	bf00      	nop
 8013ff4:	40010000 	.word	0x40010000
 8013ff8:	40010400 	.word	0x40010400

08013ffc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013ffc:	b480      	push	{r7}
 8013ffe:	b087      	sub	sp, #28
 8014000:	af00      	add	r7, sp, #0
 8014002:	60f8      	str	r0, [r7, #12]
 8014004:	60b9      	str	r1, [r7, #8]
 8014006:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8014008:	68fb      	ldr	r3, [r7, #12]
 801400a:	6a1b      	ldr	r3, [r3, #32]
 801400c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801400e:	68fb      	ldr	r3, [r7, #12]
 8014010:	6a1b      	ldr	r3, [r3, #32]
 8014012:	f023 0201 	bic.w	r2, r3, #1
 8014016:	68fb      	ldr	r3, [r7, #12]
 8014018:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801401a:	68fb      	ldr	r3, [r7, #12]
 801401c:	699b      	ldr	r3, [r3, #24]
 801401e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8014020:	693b      	ldr	r3, [r7, #16]
 8014022:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8014026:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	011b      	lsls	r3, r3, #4
 801402c:	693a      	ldr	r2, [r7, #16]
 801402e:	4313      	orrs	r3, r2
 8014030:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8014032:	697b      	ldr	r3, [r7, #20]
 8014034:	f023 030a 	bic.w	r3, r3, #10
 8014038:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801403a:	697a      	ldr	r2, [r7, #20]
 801403c:	68bb      	ldr	r3, [r7, #8]
 801403e:	4313      	orrs	r3, r2
 8014040:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8014042:	68fb      	ldr	r3, [r7, #12]
 8014044:	693a      	ldr	r2, [r7, #16]
 8014046:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8014048:	68fb      	ldr	r3, [r7, #12]
 801404a:	697a      	ldr	r2, [r7, #20]
 801404c:	621a      	str	r2, [r3, #32]
}
 801404e:	bf00      	nop
 8014050:	371c      	adds	r7, #28
 8014052:	46bd      	mov	sp, r7
 8014054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014058:	4770      	bx	lr

0801405a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801405a:	b480      	push	{r7}
 801405c:	b087      	sub	sp, #28
 801405e:	af00      	add	r7, sp, #0
 8014060:	60f8      	str	r0, [r7, #12]
 8014062:	60b9      	str	r1, [r7, #8]
 8014064:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8014066:	68fb      	ldr	r3, [r7, #12]
 8014068:	6a1b      	ldr	r3, [r3, #32]
 801406a:	f023 0210 	bic.w	r2, r3, #16
 801406e:	68fb      	ldr	r3, [r7, #12]
 8014070:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8014072:	68fb      	ldr	r3, [r7, #12]
 8014074:	699b      	ldr	r3, [r3, #24]
 8014076:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8014078:	68fb      	ldr	r3, [r7, #12]
 801407a:	6a1b      	ldr	r3, [r3, #32]
 801407c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801407e:	697b      	ldr	r3, [r7, #20]
 8014080:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8014084:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8014086:	687b      	ldr	r3, [r7, #4]
 8014088:	031b      	lsls	r3, r3, #12
 801408a:	697a      	ldr	r2, [r7, #20]
 801408c:	4313      	orrs	r3, r2
 801408e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8014090:	693b      	ldr	r3, [r7, #16]
 8014092:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8014096:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8014098:	68bb      	ldr	r3, [r7, #8]
 801409a:	011b      	lsls	r3, r3, #4
 801409c:	693a      	ldr	r2, [r7, #16]
 801409e:	4313      	orrs	r3, r2
 80140a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80140a2:	68fb      	ldr	r3, [r7, #12]
 80140a4:	697a      	ldr	r2, [r7, #20]
 80140a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80140a8:	68fb      	ldr	r3, [r7, #12]
 80140aa:	693a      	ldr	r2, [r7, #16]
 80140ac:	621a      	str	r2, [r3, #32]
}
 80140ae:	bf00      	nop
 80140b0:	371c      	adds	r7, #28
 80140b2:	46bd      	mov	sp, r7
 80140b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140b8:	4770      	bx	lr

080140ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80140ba:	b480      	push	{r7}
 80140bc:	b085      	sub	sp, #20
 80140be:	af00      	add	r7, sp, #0
 80140c0:	6078      	str	r0, [r7, #4]
 80140c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80140c4:	687b      	ldr	r3, [r7, #4]
 80140c6:	689b      	ldr	r3, [r3, #8]
 80140c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80140ca:	68fb      	ldr	r3, [r7, #12]
 80140cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80140d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80140d2:	683a      	ldr	r2, [r7, #0]
 80140d4:	68fb      	ldr	r3, [r7, #12]
 80140d6:	4313      	orrs	r3, r2
 80140d8:	f043 0307 	orr.w	r3, r3, #7
 80140dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	68fa      	ldr	r2, [r7, #12]
 80140e2:	609a      	str	r2, [r3, #8]
}
 80140e4:	bf00      	nop
 80140e6:	3714      	adds	r7, #20
 80140e8:	46bd      	mov	sp, r7
 80140ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140ee:	4770      	bx	lr

080140f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80140f0:	b480      	push	{r7}
 80140f2:	b087      	sub	sp, #28
 80140f4:	af00      	add	r7, sp, #0
 80140f6:	60f8      	str	r0, [r7, #12]
 80140f8:	60b9      	str	r1, [r7, #8]
 80140fa:	607a      	str	r2, [r7, #4]
 80140fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80140fe:	68fb      	ldr	r3, [r7, #12]
 8014100:	689b      	ldr	r3, [r3, #8]
 8014102:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8014104:	697b      	ldr	r3, [r7, #20]
 8014106:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 801410a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801410c:	683b      	ldr	r3, [r7, #0]
 801410e:	021a      	lsls	r2, r3, #8
 8014110:	687b      	ldr	r3, [r7, #4]
 8014112:	431a      	orrs	r2, r3
 8014114:	68bb      	ldr	r3, [r7, #8]
 8014116:	4313      	orrs	r3, r2
 8014118:	697a      	ldr	r2, [r7, #20]
 801411a:	4313      	orrs	r3, r2
 801411c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801411e:	68fb      	ldr	r3, [r7, #12]
 8014120:	697a      	ldr	r2, [r7, #20]
 8014122:	609a      	str	r2, [r3, #8]
}
 8014124:	bf00      	nop
 8014126:	371c      	adds	r7, #28
 8014128:	46bd      	mov	sp, r7
 801412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801412e:	4770      	bx	lr

08014130 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8014130:	b480      	push	{r7}
 8014132:	b087      	sub	sp, #28
 8014134:	af00      	add	r7, sp, #0
 8014136:	60f8      	str	r0, [r7, #12]
 8014138:	60b9      	str	r1, [r7, #8]
 801413a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801413c:	68bb      	ldr	r3, [r7, #8]
 801413e:	f003 031f 	and.w	r3, r3, #31
 8014142:	2201      	movs	r2, #1
 8014144:	fa02 f303 	lsl.w	r3, r2, r3
 8014148:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801414a:	68fb      	ldr	r3, [r7, #12]
 801414c:	6a1a      	ldr	r2, [r3, #32]
 801414e:	697b      	ldr	r3, [r7, #20]
 8014150:	43db      	mvns	r3, r3
 8014152:	401a      	ands	r2, r3
 8014154:	68fb      	ldr	r3, [r7, #12]
 8014156:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8014158:	68fb      	ldr	r3, [r7, #12]
 801415a:	6a1a      	ldr	r2, [r3, #32]
 801415c:	68bb      	ldr	r3, [r7, #8]
 801415e:	f003 031f 	and.w	r3, r3, #31
 8014162:	6879      	ldr	r1, [r7, #4]
 8014164:	fa01 f303 	lsl.w	r3, r1, r3
 8014168:	431a      	orrs	r2, r3
 801416a:	68fb      	ldr	r3, [r7, #12]
 801416c:	621a      	str	r2, [r3, #32]
}
 801416e:	bf00      	nop
 8014170:	371c      	adds	r7, #28
 8014172:	46bd      	mov	sp, r7
 8014174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014178:	4770      	bx	lr

0801417a <HAL_TIMEx_OCN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801417a:	b580      	push	{r7, lr}
 801417c:	b084      	sub	sp, #16
 801417e:	af00      	add	r7, sp, #0
 8014180:	6078      	str	r0, [r7, #4]
 8014182:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8014184:	683b      	ldr	r3, [r7, #0]
 8014186:	2b04      	cmp	r3, #4
 8014188:	d00d      	beq.n	80141a6 <HAL_TIMEx_OCN_Start_IT+0x2c>
 801418a:	2b08      	cmp	r3, #8
 801418c:	d014      	beq.n	80141b8 <HAL_TIMEx_OCN_Start_IT+0x3e>
 801418e:	2b00      	cmp	r3, #0
 8014190:	d000      	beq.n	8014194 <HAL_TIMEx_OCN_Start_IT+0x1a>
      break;
    }


    default:
      break;
 8014192:	e01a      	b.n	80141ca <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8014194:	687b      	ldr	r3, [r7, #4]
 8014196:	681b      	ldr	r3, [r3, #0]
 8014198:	68da      	ldr	r2, [r3, #12]
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	681b      	ldr	r3, [r3, #0]
 801419e:	f042 0202 	orr.w	r2, r2, #2
 80141a2:	60da      	str	r2, [r3, #12]
      break;
 80141a4:	e011      	b.n	80141ca <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	681b      	ldr	r3, [r3, #0]
 80141aa:	68da      	ldr	r2, [r3, #12]
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	681b      	ldr	r3, [r3, #0]
 80141b0:	f042 0204 	orr.w	r2, r2, #4
 80141b4:	60da      	str	r2, [r3, #12]
      break;
 80141b6:	e008      	b.n	80141ca <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	681b      	ldr	r3, [r3, #0]
 80141bc:	68da      	ldr	r2, [r3, #12]
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	681b      	ldr	r3, [r3, #0]
 80141c2:	f042 0208 	orr.w	r2, r2, #8
 80141c6:	60da      	str	r2, [r3, #12]
      break;
 80141c8:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 80141ca:	687b      	ldr	r3, [r7, #4]
 80141cc:	681b      	ldr	r3, [r3, #0]
 80141ce:	68da      	ldr	r2, [r3, #12]
 80141d0:	687b      	ldr	r3, [r7, #4]
 80141d2:	681b      	ldr	r3, [r3, #0]
 80141d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80141d8:	60da      	str	r2, [r3, #12]

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80141da:	687b      	ldr	r3, [r7, #4]
 80141dc:	681b      	ldr	r3, [r3, #0]
 80141de:	2204      	movs	r2, #4
 80141e0:	6839      	ldr	r1, [r7, #0]
 80141e2:	4618      	mov	r0, r3
 80141e4:	f000 f976 	bl	80144d4 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	681b      	ldr	r3, [r3, #0]
 80141ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80141ee:	687b      	ldr	r3, [r7, #4]
 80141f0:	681b      	ldr	r3, [r3, #0]
 80141f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80141f6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80141f8:	687b      	ldr	r3, [r7, #4]
 80141fa:	681b      	ldr	r3, [r3, #0]
 80141fc:	689b      	ldr	r3, [r3, #8]
 80141fe:	f003 0307 	and.w	r3, r3, #7
 8014202:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8014204:	68fb      	ldr	r3, [r7, #12]
 8014206:	2b06      	cmp	r3, #6
 8014208:	d007      	beq.n	801421a <HAL_TIMEx_OCN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 801420a:	687b      	ldr	r3, [r7, #4]
 801420c:	681b      	ldr	r3, [r3, #0]
 801420e:	681a      	ldr	r2, [r3, #0]
 8014210:	687b      	ldr	r3, [r7, #4]
 8014212:	681b      	ldr	r3, [r3, #0]
 8014214:	f042 0201 	orr.w	r2, r2, #1
 8014218:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 801421a:	2300      	movs	r3, #0
}
 801421c:	4618      	mov	r0, r3
 801421e:	3710      	adds	r7, #16
 8014220:	46bd      	mov	sp, r7
 8014222:	bd80      	pop	{r7, pc}

08014224 <HAL_TIMEx_OCN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8014224:	b580      	push	{r7, lr}
 8014226:	b084      	sub	sp, #16
 8014228:	af00      	add	r7, sp, #0
 801422a:	6078      	str	r0, [r7, #4]
 801422c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer;
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 801422e:	683b      	ldr	r3, [r7, #0]
 8014230:	2b04      	cmp	r3, #4
 8014232:	d00d      	beq.n	8014250 <HAL_TIMEx_OCN_Stop_IT+0x2c>
 8014234:	2b08      	cmp	r3, #8
 8014236:	d014      	beq.n	8014262 <HAL_TIMEx_OCN_Stop_IT+0x3e>
 8014238:	2b00      	cmp	r3, #0
 801423a:	d000      	beq.n	801423e <HAL_TIMEx_OCN_Stop_IT+0x1a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 801423c:	e01a      	b.n	8014274 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 801423e:	687b      	ldr	r3, [r7, #4]
 8014240:	681b      	ldr	r3, [r3, #0]
 8014242:	68da      	ldr	r2, [r3, #12]
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	681b      	ldr	r3, [r3, #0]
 8014248:	f022 0202 	bic.w	r2, r2, #2
 801424c:	60da      	str	r2, [r3, #12]
      break;
 801424e:	e011      	b.n	8014274 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	681b      	ldr	r3, [r3, #0]
 8014254:	68da      	ldr	r2, [r3, #12]
 8014256:	687b      	ldr	r3, [r7, #4]
 8014258:	681b      	ldr	r3, [r3, #0]
 801425a:	f022 0204 	bic.w	r2, r2, #4
 801425e:	60da      	str	r2, [r3, #12]
      break;
 8014260:	e008      	b.n	8014274 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8014262:	687b      	ldr	r3, [r7, #4]
 8014264:	681b      	ldr	r3, [r3, #0]
 8014266:	68da      	ldr	r2, [r3, #12]
 8014268:	687b      	ldr	r3, [r7, #4]
 801426a:	681b      	ldr	r3, [r3, #0]
 801426c:	f022 0208 	bic.w	r2, r2, #8
 8014270:	60da      	str	r2, [r3, #12]
      break;
 8014272:	bf00      	nop
  }

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	681b      	ldr	r3, [r3, #0]
 8014278:	2200      	movs	r2, #0
 801427a:	6839      	ldr	r1, [r7, #0]
 801427c:	4618      	mov	r0, r3
 801427e:	f000 f929 	bl	80144d4 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	681b      	ldr	r3, [r3, #0]
 8014286:	6a1b      	ldr	r3, [r3, #32]
 8014288:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 801428a:	68fa      	ldr	r2, [r7, #12]
 801428c:	f240 4344 	movw	r3, #1092	; 0x444
 8014290:	4013      	ands	r3, r2
 8014292:	2b00      	cmp	r3, #0
 8014294:	d107      	bne.n	80142a6 <HAL_TIMEx_OCN_Stop_IT+0x82>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8014296:	687b      	ldr	r3, [r7, #4]
 8014298:	681b      	ldr	r3, [r3, #0]
 801429a:	68da      	ldr	r2, [r3, #12]
 801429c:	687b      	ldr	r3, [r7, #4]
 801429e:	681b      	ldr	r3, [r3, #0]
 80142a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80142a4:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	681b      	ldr	r3, [r3, #0]
 80142aa:	6a1a      	ldr	r2, [r3, #32]
 80142ac:	f241 1311 	movw	r3, #4369	; 0x1111
 80142b0:	4013      	ands	r3, r2
 80142b2:	2b00      	cmp	r3, #0
 80142b4:	d10f      	bne.n	80142d6 <HAL_TIMEx_OCN_Stop_IT+0xb2>
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	681b      	ldr	r3, [r3, #0]
 80142ba:	6a1a      	ldr	r2, [r3, #32]
 80142bc:	f240 4344 	movw	r3, #1092	; 0x444
 80142c0:	4013      	ands	r3, r2
 80142c2:	2b00      	cmp	r3, #0
 80142c4:	d107      	bne.n	80142d6 <HAL_TIMEx_OCN_Stop_IT+0xb2>
 80142c6:	687b      	ldr	r3, [r7, #4]
 80142c8:	681b      	ldr	r3, [r3, #0]
 80142ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80142cc:	687b      	ldr	r3, [r7, #4]
 80142ce:	681b      	ldr	r3, [r3, #0]
 80142d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80142d4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	681b      	ldr	r3, [r3, #0]
 80142da:	6a1a      	ldr	r2, [r3, #32]
 80142dc:	f241 1311 	movw	r3, #4369	; 0x1111
 80142e0:	4013      	ands	r3, r2
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	d10f      	bne.n	8014306 <HAL_TIMEx_OCN_Stop_IT+0xe2>
 80142e6:	687b      	ldr	r3, [r7, #4]
 80142e8:	681b      	ldr	r3, [r3, #0]
 80142ea:	6a1a      	ldr	r2, [r3, #32]
 80142ec:	f240 4344 	movw	r3, #1092	; 0x444
 80142f0:	4013      	ands	r3, r2
 80142f2:	2b00      	cmp	r3, #0
 80142f4:	d107      	bne.n	8014306 <HAL_TIMEx_OCN_Stop_IT+0xe2>
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	681b      	ldr	r3, [r3, #0]
 80142fa:	681a      	ldr	r2, [r3, #0]
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	681b      	ldr	r3, [r3, #0]
 8014300:	f022 0201 	bic.w	r2, r2, #1
 8014304:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8014306:	2300      	movs	r3, #0
}
 8014308:	4618      	mov	r0, r3
 801430a:	3710      	adds	r7, #16
 801430c:	46bd      	mov	sp, r7
 801430e:	bd80      	pop	{r7, pc}

08014310 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8014310:	b480      	push	{r7}
 8014312:	b085      	sub	sp, #20
 8014314:	af00      	add	r7, sp, #0
 8014316:	6078      	str	r0, [r7, #4]
 8014318:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8014320:	2b01      	cmp	r3, #1
 8014322:	d101      	bne.n	8014328 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8014324:	2302      	movs	r3, #2
 8014326:	e05a      	b.n	80143de <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8014328:	687b      	ldr	r3, [r7, #4]
 801432a:	2201      	movs	r2, #1
 801432c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8014330:	687b      	ldr	r3, [r7, #4]
 8014332:	2202      	movs	r2, #2
 8014334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	681b      	ldr	r3, [r3, #0]
 801433c:	685b      	ldr	r3, [r3, #4]
 801433e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	681b      	ldr	r3, [r3, #0]
 8014344:	689b      	ldr	r3, [r3, #8]
 8014346:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8014348:	68fb      	ldr	r3, [r7, #12]
 801434a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801434e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8014350:	683b      	ldr	r3, [r7, #0]
 8014352:	681b      	ldr	r3, [r3, #0]
 8014354:	68fa      	ldr	r2, [r7, #12]
 8014356:	4313      	orrs	r3, r2
 8014358:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	681b      	ldr	r3, [r3, #0]
 801435e:	68fa      	ldr	r2, [r7, #12]
 8014360:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	681b      	ldr	r3, [r3, #0]
 8014366:	4a21      	ldr	r2, [pc, #132]	; (80143ec <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8014368:	4293      	cmp	r3, r2
 801436a:	d022      	beq.n	80143b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801436c:	687b      	ldr	r3, [r7, #4]
 801436e:	681b      	ldr	r3, [r3, #0]
 8014370:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014374:	d01d      	beq.n	80143b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	681b      	ldr	r3, [r3, #0]
 801437a:	4a1d      	ldr	r2, [pc, #116]	; (80143f0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 801437c:	4293      	cmp	r3, r2
 801437e:	d018      	beq.n	80143b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	681b      	ldr	r3, [r3, #0]
 8014384:	4a1b      	ldr	r2, [pc, #108]	; (80143f4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8014386:	4293      	cmp	r3, r2
 8014388:	d013      	beq.n	80143b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801438a:	687b      	ldr	r3, [r7, #4]
 801438c:	681b      	ldr	r3, [r3, #0]
 801438e:	4a1a      	ldr	r2, [pc, #104]	; (80143f8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8014390:	4293      	cmp	r3, r2
 8014392:	d00e      	beq.n	80143b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	681b      	ldr	r3, [r3, #0]
 8014398:	4a18      	ldr	r2, [pc, #96]	; (80143fc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 801439a:	4293      	cmp	r3, r2
 801439c:	d009      	beq.n	80143b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801439e:	687b      	ldr	r3, [r7, #4]
 80143a0:	681b      	ldr	r3, [r3, #0]
 80143a2:	4a17      	ldr	r2, [pc, #92]	; (8014400 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80143a4:	4293      	cmp	r3, r2
 80143a6:	d004      	beq.n	80143b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80143a8:	687b      	ldr	r3, [r7, #4]
 80143aa:	681b      	ldr	r3, [r3, #0]
 80143ac:	4a15      	ldr	r2, [pc, #84]	; (8014404 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80143ae:	4293      	cmp	r3, r2
 80143b0:	d10c      	bne.n	80143cc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80143b2:	68bb      	ldr	r3, [r7, #8]
 80143b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80143b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80143ba:	683b      	ldr	r3, [r7, #0]
 80143bc:	685b      	ldr	r3, [r3, #4]
 80143be:	68ba      	ldr	r2, [r7, #8]
 80143c0:	4313      	orrs	r3, r2
 80143c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	681b      	ldr	r3, [r3, #0]
 80143c8:	68ba      	ldr	r2, [r7, #8]
 80143ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80143cc:	687b      	ldr	r3, [r7, #4]
 80143ce:	2201      	movs	r2, #1
 80143d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80143d4:	687b      	ldr	r3, [r7, #4]
 80143d6:	2200      	movs	r2, #0
 80143d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80143dc:	2300      	movs	r3, #0
}
 80143de:	4618      	mov	r0, r3
 80143e0:	3714      	adds	r7, #20
 80143e2:	46bd      	mov	sp, r7
 80143e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143e8:	4770      	bx	lr
 80143ea:	bf00      	nop
 80143ec:	40010000 	.word	0x40010000
 80143f0:	40000400 	.word	0x40000400
 80143f4:	40000800 	.word	0x40000800
 80143f8:	40000c00 	.word	0x40000c00
 80143fc:	40010400 	.word	0x40010400
 8014400:	40014000 	.word	0x40014000
 8014404:	40001800 	.word	0x40001800

08014408 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8014408:	b480      	push	{r7}
 801440a:	b085      	sub	sp, #20
 801440c:	af00      	add	r7, sp, #0
 801440e:	6078      	str	r0, [r7, #4]
 8014410:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8014412:	2300      	movs	r3, #0
 8014414:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8014416:	687b      	ldr	r3, [r7, #4]
 8014418:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801441c:	2b01      	cmp	r3, #1
 801441e:	d101      	bne.n	8014424 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8014420:	2302      	movs	r3, #2
 8014422:	e03d      	b.n	80144a0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	2201      	movs	r2, #1
 8014428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 801442c:	68fb      	ldr	r3, [r7, #12]
 801442e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8014432:	683b      	ldr	r3, [r7, #0]
 8014434:	68db      	ldr	r3, [r3, #12]
 8014436:	4313      	orrs	r3, r2
 8014438:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801443a:	68fb      	ldr	r3, [r7, #12]
 801443c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8014440:	683b      	ldr	r3, [r7, #0]
 8014442:	689b      	ldr	r3, [r3, #8]
 8014444:	4313      	orrs	r3, r2
 8014446:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8014448:	68fb      	ldr	r3, [r7, #12]
 801444a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 801444e:	683b      	ldr	r3, [r7, #0]
 8014450:	685b      	ldr	r3, [r3, #4]
 8014452:	4313      	orrs	r3, r2
 8014454:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8014456:	68fb      	ldr	r3, [r7, #12]
 8014458:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 801445c:	683b      	ldr	r3, [r7, #0]
 801445e:	681b      	ldr	r3, [r3, #0]
 8014460:	4313      	orrs	r3, r2
 8014462:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8014464:	68fb      	ldr	r3, [r7, #12]
 8014466:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801446a:	683b      	ldr	r3, [r7, #0]
 801446c:	691b      	ldr	r3, [r3, #16]
 801446e:	4313      	orrs	r3, r2
 8014470:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8014472:	68fb      	ldr	r3, [r7, #12]
 8014474:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8014478:	683b      	ldr	r3, [r7, #0]
 801447a:	695b      	ldr	r3, [r3, #20]
 801447c:	4313      	orrs	r3, r2
 801447e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8014480:	68fb      	ldr	r3, [r7, #12]
 8014482:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8014486:	683b      	ldr	r3, [r7, #0]
 8014488:	69db      	ldr	r3, [r3, #28]
 801448a:	4313      	orrs	r3, r2
 801448c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 801448e:	687b      	ldr	r3, [r7, #4]
 8014490:	681b      	ldr	r3, [r3, #0]
 8014492:	68fa      	ldr	r2, [r7, #12]
 8014494:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	2200      	movs	r2, #0
 801449a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801449e:	2300      	movs	r3, #0
}
 80144a0:	4618      	mov	r0, r3
 80144a2:	3714      	adds	r7, #20
 80144a4:	46bd      	mov	sp, r7
 80144a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144aa:	4770      	bx	lr

080144ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80144ac:	b480      	push	{r7}
 80144ae:	b083      	sub	sp, #12
 80144b0:	af00      	add	r7, sp, #0
 80144b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80144b4:	bf00      	nop
 80144b6:	370c      	adds	r7, #12
 80144b8:	46bd      	mov	sp, r7
 80144ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144be:	4770      	bx	lr

080144c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80144c0:	b480      	push	{r7}
 80144c2:	b083      	sub	sp, #12
 80144c4:	af00      	add	r7, sp, #0
 80144c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80144c8:	bf00      	nop
 80144ca:	370c      	adds	r7, #12
 80144cc:	46bd      	mov	sp, r7
 80144ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144d2:	4770      	bx	lr

080144d4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80144d4:	b480      	push	{r7}
 80144d6:	b087      	sub	sp, #28
 80144d8:	af00      	add	r7, sp, #0
 80144da:	60f8      	str	r0, [r7, #12]
 80144dc:	60b9      	str	r1, [r7, #8]
 80144de:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80144e0:	68bb      	ldr	r3, [r7, #8]
 80144e2:	f003 031f 	and.w	r3, r3, #31
 80144e6:	2204      	movs	r2, #4
 80144e8:	fa02 f303 	lsl.w	r3, r2, r3
 80144ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80144ee:	68fb      	ldr	r3, [r7, #12]
 80144f0:	6a1a      	ldr	r2, [r3, #32]
 80144f2:	697b      	ldr	r3, [r7, #20]
 80144f4:	43db      	mvns	r3, r3
 80144f6:	401a      	ands	r2, r3
 80144f8:	68fb      	ldr	r3, [r7, #12]
 80144fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80144fc:	68fb      	ldr	r3, [r7, #12]
 80144fe:	6a1a      	ldr	r2, [r3, #32]
 8014500:	68bb      	ldr	r3, [r7, #8]
 8014502:	f003 031f 	and.w	r3, r3, #31
 8014506:	6879      	ldr	r1, [r7, #4]
 8014508:	fa01 f303 	lsl.w	r3, r1, r3
 801450c:	431a      	orrs	r2, r3
 801450e:	68fb      	ldr	r3, [r7, #12]
 8014510:	621a      	str	r2, [r3, #32]
}
 8014512:	bf00      	nop
 8014514:	371c      	adds	r7, #28
 8014516:	46bd      	mov	sp, r7
 8014518:	f85d 7b04 	ldr.w	r7, [sp], #4
 801451c:	4770      	bx	lr

0801451e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801451e:	b580      	push	{r7, lr}
 8014520:	b082      	sub	sp, #8
 8014522:	af00      	add	r7, sp, #0
 8014524:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	2b00      	cmp	r3, #0
 801452a:	d101      	bne.n	8014530 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801452c:	2301      	movs	r3, #1
 801452e:	e03f      	b.n	80145b0 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8014530:	687b      	ldr	r3, [r7, #4]
 8014532:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8014536:	b2db      	uxtb	r3, r3
 8014538:	2b00      	cmp	r3, #0
 801453a:	d106      	bne.n	801454a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801453c:	687b      	ldr	r3, [r7, #4]
 801453e:	2200      	movs	r2, #0
 8014540:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8014544:	6878      	ldr	r0, [r7, #4]
 8014546:	f7fa f863 	bl	800e610 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801454a:	687b      	ldr	r3, [r7, #4]
 801454c:	2224      	movs	r2, #36	; 0x24
 801454e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8014552:	687b      	ldr	r3, [r7, #4]
 8014554:	681b      	ldr	r3, [r3, #0]
 8014556:	68da      	ldr	r2, [r3, #12]
 8014558:	687b      	ldr	r3, [r7, #4]
 801455a:	681b      	ldr	r3, [r3, #0]
 801455c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8014560:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8014562:	6878      	ldr	r0, [r7, #4]
 8014564:	f000 f9b2 	bl	80148cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8014568:	687b      	ldr	r3, [r7, #4]
 801456a:	681b      	ldr	r3, [r3, #0]
 801456c:	691a      	ldr	r2, [r3, #16]
 801456e:	687b      	ldr	r3, [r7, #4]
 8014570:	681b      	ldr	r3, [r3, #0]
 8014572:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8014576:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	681b      	ldr	r3, [r3, #0]
 801457c:	695a      	ldr	r2, [r3, #20]
 801457e:	687b      	ldr	r3, [r7, #4]
 8014580:	681b      	ldr	r3, [r3, #0]
 8014582:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8014586:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	681b      	ldr	r3, [r3, #0]
 801458c:	68da      	ldr	r2, [r3, #12]
 801458e:	687b      	ldr	r3, [r7, #4]
 8014590:	681b      	ldr	r3, [r3, #0]
 8014592:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8014596:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014598:	687b      	ldr	r3, [r7, #4]
 801459a:	2200      	movs	r2, #0
 801459c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 801459e:	687b      	ldr	r3, [r7, #4]
 80145a0:	2220      	movs	r2, #32
 80145a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80145a6:	687b      	ldr	r3, [r7, #4]
 80145a8:	2220      	movs	r2, #32
 80145aa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80145ae:	2300      	movs	r3, #0
}
 80145b0:	4618      	mov	r0, r3
 80145b2:	3708      	adds	r7, #8
 80145b4:	46bd      	mov	sp, r7
 80145b6:	bd80      	pop	{r7, pc}

080145b8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80145b8:	b580      	push	{r7, lr}
 80145ba:	b088      	sub	sp, #32
 80145bc:	af02      	add	r7, sp, #8
 80145be:	60f8      	str	r0, [r7, #12]
 80145c0:	60b9      	str	r1, [r7, #8]
 80145c2:	603b      	str	r3, [r7, #0]
 80145c4:	4613      	mov	r3, r2
 80145c6:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80145c8:	2300      	movs	r3, #0
 80145ca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80145cc:	68fb      	ldr	r3, [r7, #12]
 80145ce:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80145d2:	b2db      	uxtb	r3, r3
 80145d4:	2b20      	cmp	r3, #32
 80145d6:	f040 8083 	bne.w	80146e0 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80145da:	68bb      	ldr	r3, [r7, #8]
 80145dc:	2b00      	cmp	r3, #0
 80145de:	d002      	beq.n	80145e6 <HAL_UART_Transmit+0x2e>
 80145e0:	88fb      	ldrh	r3, [r7, #6]
 80145e2:	2b00      	cmp	r3, #0
 80145e4:	d101      	bne.n	80145ea <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80145e6:	2301      	movs	r3, #1
 80145e8:	e07b      	b.n	80146e2 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80145ea:	68fb      	ldr	r3, [r7, #12]
 80145ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80145f0:	2b01      	cmp	r3, #1
 80145f2:	d101      	bne.n	80145f8 <HAL_UART_Transmit+0x40>
 80145f4:	2302      	movs	r3, #2
 80145f6:	e074      	b.n	80146e2 <HAL_UART_Transmit+0x12a>
 80145f8:	68fb      	ldr	r3, [r7, #12]
 80145fa:	2201      	movs	r2, #1
 80145fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014600:	68fb      	ldr	r3, [r7, #12]
 8014602:	2200      	movs	r2, #0
 8014604:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8014606:	68fb      	ldr	r3, [r7, #12]
 8014608:	2221      	movs	r2, #33	; 0x21
 801460a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 801460e:	f7fb fd25 	bl	801005c <HAL_GetTick>
 8014612:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8014614:	68fb      	ldr	r3, [r7, #12]
 8014616:	88fa      	ldrh	r2, [r7, #6]
 8014618:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 801461a:	68fb      	ldr	r3, [r7, #12]
 801461c:	88fa      	ldrh	r2, [r7, #6]
 801461e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8014620:	68fb      	ldr	r3, [r7, #12]
 8014622:	2200      	movs	r2, #0
 8014624:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8014628:	e042      	b.n	80146b0 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 801462a:	68fb      	ldr	r3, [r7, #12]
 801462c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801462e:	b29b      	uxth	r3, r3
 8014630:	3b01      	subs	r3, #1
 8014632:	b29a      	uxth	r2, r3
 8014634:	68fb      	ldr	r3, [r7, #12]
 8014636:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8014638:	68fb      	ldr	r3, [r7, #12]
 801463a:	689b      	ldr	r3, [r3, #8]
 801463c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014640:	d122      	bne.n	8014688 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8014642:	683b      	ldr	r3, [r7, #0]
 8014644:	9300      	str	r3, [sp, #0]
 8014646:	697b      	ldr	r3, [r7, #20]
 8014648:	2200      	movs	r2, #0
 801464a:	2180      	movs	r1, #128	; 0x80
 801464c:	68f8      	ldr	r0, [r7, #12]
 801464e:	f000 f8f2 	bl	8014836 <UART_WaitOnFlagUntilTimeout>
 8014652:	4603      	mov	r3, r0
 8014654:	2b00      	cmp	r3, #0
 8014656:	d001      	beq.n	801465c <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8014658:	2303      	movs	r3, #3
 801465a:	e042      	b.n	80146e2 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 801465c:	68bb      	ldr	r3, [r7, #8]
 801465e:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8014660:	693b      	ldr	r3, [r7, #16]
 8014662:	881b      	ldrh	r3, [r3, #0]
 8014664:	461a      	mov	r2, r3
 8014666:	68fb      	ldr	r3, [r7, #12]
 8014668:	681b      	ldr	r3, [r3, #0]
 801466a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801466e:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8014670:	68fb      	ldr	r3, [r7, #12]
 8014672:	691b      	ldr	r3, [r3, #16]
 8014674:	2b00      	cmp	r3, #0
 8014676:	d103      	bne.n	8014680 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8014678:	68bb      	ldr	r3, [r7, #8]
 801467a:	3302      	adds	r3, #2
 801467c:	60bb      	str	r3, [r7, #8]
 801467e:	e017      	b.n	80146b0 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8014680:	68bb      	ldr	r3, [r7, #8]
 8014682:	3301      	adds	r3, #1
 8014684:	60bb      	str	r3, [r7, #8]
 8014686:	e013      	b.n	80146b0 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8014688:	683b      	ldr	r3, [r7, #0]
 801468a:	9300      	str	r3, [sp, #0]
 801468c:	697b      	ldr	r3, [r7, #20]
 801468e:	2200      	movs	r2, #0
 8014690:	2180      	movs	r1, #128	; 0x80
 8014692:	68f8      	ldr	r0, [r7, #12]
 8014694:	f000 f8cf 	bl	8014836 <UART_WaitOnFlagUntilTimeout>
 8014698:	4603      	mov	r3, r0
 801469a:	2b00      	cmp	r3, #0
 801469c:	d001      	beq.n	80146a2 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 801469e:	2303      	movs	r3, #3
 80146a0:	e01f      	b.n	80146e2 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80146a2:	68bb      	ldr	r3, [r7, #8]
 80146a4:	1c5a      	adds	r2, r3, #1
 80146a6:	60ba      	str	r2, [r7, #8]
 80146a8:	781a      	ldrb	r2, [r3, #0]
 80146aa:	68fb      	ldr	r3, [r7, #12]
 80146ac:	681b      	ldr	r3, [r3, #0]
 80146ae:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80146b0:	68fb      	ldr	r3, [r7, #12]
 80146b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80146b4:	b29b      	uxth	r3, r3
 80146b6:	2b00      	cmp	r3, #0
 80146b8:	d1b7      	bne.n	801462a <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80146ba:	683b      	ldr	r3, [r7, #0]
 80146bc:	9300      	str	r3, [sp, #0]
 80146be:	697b      	ldr	r3, [r7, #20]
 80146c0:	2200      	movs	r2, #0
 80146c2:	2140      	movs	r1, #64	; 0x40
 80146c4:	68f8      	ldr	r0, [r7, #12]
 80146c6:	f000 f8b6 	bl	8014836 <UART_WaitOnFlagUntilTimeout>
 80146ca:	4603      	mov	r3, r0
 80146cc:	2b00      	cmp	r3, #0
 80146ce:	d001      	beq.n	80146d4 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80146d0:	2303      	movs	r3, #3
 80146d2:	e006      	b.n	80146e2 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80146d4:	68fb      	ldr	r3, [r7, #12]
 80146d6:	2220      	movs	r2, #32
 80146d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80146dc:	2300      	movs	r3, #0
 80146de:	e000      	b.n	80146e2 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80146e0:	2302      	movs	r3, #2
  }
}
 80146e2:	4618      	mov	r0, r3
 80146e4:	3718      	adds	r7, #24
 80146e6:	46bd      	mov	sp, r7
 80146e8:	bd80      	pop	{r7, pc}

080146ea <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80146ea:	b580      	push	{r7, lr}
 80146ec:	b088      	sub	sp, #32
 80146ee:	af02      	add	r7, sp, #8
 80146f0:	60f8      	str	r0, [r7, #12]
 80146f2:	60b9      	str	r1, [r7, #8]
 80146f4:	603b      	str	r3, [r7, #0]
 80146f6:	4613      	mov	r3, r2
 80146f8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80146fa:	2300      	movs	r3, #0
 80146fc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80146fe:	68fb      	ldr	r3, [r7, #12]
 8014700:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8014704:	b2db      	uxtb	r3, r3
 8014706:	2b20      	cmp	r3, #32
 8014708:	f040 8090 	bne.w	801482c <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 801470c:	68bb      	ldr	r3, [r7, #8]
 801470e:	2b00      	cmp	r3, #0
 8014710:	d002      	beq.n	8014718 <HAL_UART_Receive+0x2e>
 8014712:	88fb      	ldrh	r3, [r7, #6]
 8014714:	2b00      	cmp	r3, #0
 8014716:	d101      	bne.n	801471c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8014718:	2301      	movs	r3, #1
 801471a:	e088      	b.n	801482e <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 801471c:	68fb      	ldr	r3, [r7, #12]
 801471e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8014722:	2b01      	cmp	r3, #1
 8014724:	d101      	bne.n	801472a <HAL_UART_Receive+0x40>
 8014726:	2302      	movs	r3, #2
 8014728:	e081      	b.n	801482e <HAL_UART_Receive+0x144>
 801472a:	68fb      	ldr	r3, [r7, #12]
 801472c:	2201      	movs	r2, #1
 801472e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014732:	68fb      	ldr	r3, [r7, #12]
 8014734:	2200      	movs	r2, #0
 8014736:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8014738:	68fb      	ldr	r3, [r7, #12]
 801473a:	2222      	movs	r2, #34	; 0x22
 801473c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8014740:	f7fb fc8c 	bl	801005c <HAL_GetTick>
 8014744:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8014746:	68fb      	ldr	r3, [r7, #12]
 8014748:	88fa      	ldrh	r2, [r7, #6]
 801474a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 801474c:	68fb      	ldr	r3, [r7, #12]
 801474e:	88fa      	ldrh	r2, [r7, #6]
 8014750:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8014752:	68fb      	ldr	r3, [r7, #12]
 8014754:	2200      	movs	r2, #0
 8014756:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 801475a:	e05c      	b.n	8014816 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 801475c:	68fb      	ldr	r3, [r7, #12]
 801475e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8014760:	b29b      	uxth	r3, r3
 8014762:	3b01      	subs	r3, #1
 8014764:	b29a      	uxth	r2, r3
 8014766:	68fb      	ldr	r3, [r7, #12]
 8014768:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 801476a:	68fb      	ldr	r3, [r7, #12]
 801476c:	689b      	ldr	r3, [r3, #8]
 801476e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014772:	d12b      	bne.n	80147cc <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8014774:	683b      	ldr	r3, [r7, #0]
 8014776:	9300      	str	r3, [sp, #0]
 8014778:	697b      	ldr	r3, [r7, #20]
 801477a:	2200      	movs	r2, #0
 801477c:	2120      	movs	r1, #32
 801477e:	68f8      	ldr	r0, [r7, #12]
 8014780:	f000 f859 	bl	8014836 <UART_WaitOnFlagUntilTimeout>
 8014784:	4603      	mov	r3, r0
 8014786:	2b00      	cmp	r3, #0
 8014788:	d001      	beq.n	801478e <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 801478a:	2303      	movs	r3, #3
 801478c:	e04f      	b.n	801482e <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 801478e:	68bb      	ldr	r3, [r7, #8]
 8014790:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8014792:	68fb      	ldr	r3, [r7, #12]
 8014794:	691b      	ldr	r3, [r3, #16]
 8014796:	2b00      	cmp	r3, #0
 8014798:	d10c      	bne.n	80147b4 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 801479a:	68fb      	ldr	r3, [r7, #12]
 801479c:	681b      	ldr	r3, [r3, #0]
 801479e:	685b      	ldr	r3, [r3, #4]
 80147a0:	b29b      	uxth	r3, r3
 80147a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80147a6:	b29a      	uxth	r2, r3
 80147a8:	693b      	ldr	r3, [r7, #16]
 80147aa:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 80147ac:	68bb      	ldr	r3, [r7, #8]
 80147ae:	3302      	adds	r3, #2
 80147b0:	60bb      	str	r3, [r7, #8]
 80147b2:	e030      	b.n	8014816 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80147b4:	68fb      	ldr	r3, [r7, #12]
 80147b6:	681b      	ldr	r3, [r3, #0]
 80147b8:	685b      	ldr	r3, [r3, #4]
 80147ba:	b29b      	uxth	r3, r3
 80147bc:	b2db      	uxtb	r3, r3
 80147be:	b29a      	uxth	r2, r3
 80147c0:	693b      	ldr	r3, [r7, #16]
 80147c2:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 80147c4:	68bb      	ldr	r3, [r7, #8]
 80147c6:	3301      	adds	r3, #1
 80147c8:	60bb      	str	r3, [r7, #8]
 80147ca:	e024      	b.n	8014816 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80147cc:	683b      	ldr	r3, [r7, #0]
 80147ce:	9300      	str	r3, [sp, #0]
 80147d0:	697b      	ldr	r3, [r7, #20]
 80147d2:	2200      	movs	r2, #0
 80147d4:	2120      	movs	r1, #32
 80147d6:	68f8      	ldr	r0, [r7, #12]
 80147d8:	f000 f82d 	bl	8014836 <UART_WaitOnFlagUntilTimeout>
 80147dc:	4603      	mov	r3, r0
 80147de:	2b00      	cmp	r3, #0
 80147e0:	d001      	beq.n	80147e6 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 80147e2:	2303      	movs	r3, #3
 80147e4:	e023      	b.n	801482e <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 80147e6:	68fb      	ldr	r3, [r7, #12]
 80147e8:	691b      	ldr	r3, [r3, #16]
 80147ea:	2b00      	cmp	r3, #0
 80147ec:	d108      	bne.n	8014800 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80147ee:	68fb      	ldr	r3, [r7, #12]
 80147f0:	681b      	ldr	r3, [r3, #0]
 80147f2:	6859      	ldr	r1, [r3, #4]
 80147f4:	68bb      	ldr	r3, [r7, #8]
 80147f6:	1c5a      	adds	r2, r3, #1
 80147f8:	60ba      	str	r2, [r7, #8]
 80147fa:	b2ca      	uxtb	r2, r1
 80147fc:	701a      	strb	r2, [r3, #0]
 80147fe:	e00a      	b.n	8014816 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8014800:	68fb      	ldr	r3, [r7, #12]
 8014802:	681b      	ldr	r3, [r3, #0]
 8014804:	685b      	ldr	r3, [r3, #4]
 8014806:	b2da      	uxtb	r2, r3
 8014808:	68bb      	ldr	r3, [r7, #8]
 801480a:	1c59      	adds	r1, r3, #1
 801480c:	60b9      	str	r1, [r7, #8]
 801480e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8014812:	b2d2      	uxtb	r2, r2
 8014814:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8014816:	68fb      	ldr	r3, [r7, #12]
 8014818:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 801481a:	b29b      	uxth	r3, r3
 801481c:	2b00      	cmp	r3, #0
 801481e:	d19d      	bne.n	801475c <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8014820:	68fb      	ldr	r3, [r7, #12]
 8014822:	2220      	movs	r2, #32
 8014824:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8014828:	2300      	movs	r3, #0
 801482a:	e000      	b.n	801482e <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 801482c:	2302      	movs	r3, #2
  }
}
 801482e:	4618      	mov	r0, r3
 8014830:	3718      	adds	r7, #24
 8014832:	46bd      	mov	sp, r7
 8014834:	bd80      	pop	{r7, pc}

08014836 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8014836:	b580      	push	{r7, lr}
 8014838:	b084      	sub	sp, #16
 801483a:	af00      	add	r7, sp, #0
 801483c:	60f8      	str	r0, [r7, #12]
 801483e:	60b9      	str	r1, [r7, #8]
 8014840:	603b      	str	r3, [r7, #0]
 8014842:	4613      	mov	r3, r2
 8014844:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014846:	e02c      	b.n	80148a2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014848:	69bb      	ldr	r3, [r7, #24]
 801484a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801484e:	d028      	beq.n	80148a2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8014850:	69bb      	ldr	r3, [r7, #24]
 8014852:	2b00      	cmp	r3, #0
 8014854:	d007      	beq.n	8014866 <UART_WaitOnFlagUntilTimeout+0x30>
 8014856:	f7fb fc01 	bl	801005c <HAL_GetTick>
 801485a:	4602      	mov	r2, r0
 801485c:	683b      	ldr	r3, [r7, #0]
 801485e:	1ad3      	subs	r3, r2, r3
 8014860:	69ba      	ldr	r2, [r7, #24]
 8014862:	429a      	cmp	r2, r3
 8014864:	d21d      	bcs.n	80148a2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8014866:	68fb      	ldr	r3, [r7, #12]
 8014868:	681b      	ldr	r3, [r3, #0]
 801486a:	68da      	ldr	r2, [r3, #12]
 801486c:	68fb      	ldr	r3, [r7, #12]
 801486e:	681b      	ldr	r3, [r3, #0]
 8014870:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8014874:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014876:	68fb      	ldr	r3, [r7, #12]
 8014878:	681b      	ldr	r3, [r3, #0]
 801487a:	695a      	ldr	r2, [r3, #20]
 801487c:	68fb      	ldr	r3, [r7, #12]
 801487e:	681b      	ldr	r3, [r3, #0]
 8014880:	f022 0201 	bic.w	r2, r2, #1
 8014884:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8014886:	68fb      	ldr	r3, [r7, #12]
 8014888:	2220      	movs	r2, #32
 801488a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 801488e:	68fb      	ldr	r3, [r7, #12]
 8014890:	2220      	movs	r2, #32
 8014892:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8014896:	68fb      	ldr	r3, [r7, #12]
 8014898:	2200      	movs	r2, #0
 801489a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 801489e:	2303      	movs	r3, #3
 80148a0:	e00f      	b.n	80148c2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80148a2:	68fb      	ldr	r3, [r7, #12]
 80148a4:	681b      	ldr	r3, [r3, #0]
 80148a6:	681a      	ldr	r2, [r3, #0]
 80148a8:	68bb      	ldr	r3, [r7, #8]
 80148aa:	4013      	ands	r3, r2
 80148ac:	68ba      	ldr	r2, [r7, #8]
 80148ae:	429a      	cmp	r2, r3
 80148b0:	bf0c      	ite	eq
 80148b2:	2301      	moveq	r3, #1
 80148b4:	2300      	movne	r3, #0
 80148b6:	b2db      	uxtb	r3, r3
 80148b8:	461a      	mov	r2, r3
 80148ba:	79fb      	ldrb	r3, [r7, #7]
 80148bc:	429a      	cmp	r2, r3
 80148be:	d0c3      	beq.n	8014848 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80148c0:	2300      	movs	r3, #0
}
 80148c2:	4618      	mov	r0, r3
 80148c4:	3710      	adds	r7, #16
 80148c6:	46bd      	mov	sp, r7
 80148c8:	bd80      	pop	{r7, pc}
	...

080148cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80148cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148d0:	b085      	sub	sp, #20
 80148d2:	af00      	add	r7, sp, #0
 80148d4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80148d6:	687b      	ldr	r3, [r7, #4]
 80148d8:	681b      	ldr	r3, [r3, #0]
 80148da:	691b      	ldr	r3, [r3, #16]
 80148dc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80148e0:	687b      	ldr	r3, [r7, #4]
 80148e2:	68da      	ldr	r2, [r3, #12]
 80148e4:	687b      	ldr	r3, [r7, #4]
 80148e6:	681b      	ldr	r3, [r3, #0]
 80148e8:	430a      	orrs	r2, r1
 80148ea:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80148ec:	687b      	ldr	r3, [r7, #4]
 80148ee:	689a      	ldr	r2, [r3, #8]
 80148f0:	687b      	ldr	r3, [r7, #4]
 80148f2:	691b      	ldr	r3, [r3, #16]
 80148f4:	431a      	orrs	r2, r3
 80148f6:	687b      	ldr	r3, [r7, #4]
 80148f8:	695b      	ldr	r3, [r3, #20]
 80148fa:	431a      	orrs	r2, r3
 80148fc:	687b      	ldr	r3, [r7, #4]
 80148fe:	69db      	ldr	r3, [r3, #28]
 8014900:	4313      	orrs	r3, r2
 8014902:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8014904:	687b      	ldr	r3, [r7, #4]
 8014906:	681b      	ldr	r3, [r3, #0]
 8014908:	68db      	ldr	r3, [r3, #12]
 801490a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 801490e:	f023 030c 	bic.w	r3, r3, #12
 8014912:	687a      	ldr	r2, [r7, #4]
 8014914:	6812      	ldr	r2, [r2, #0]
 8014916:	68f9      	ldr	r1, [r7, #12]
 8014918:	430b      	orrs	r3, r1
 801491a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	681b      	ldr	r3, [r3, #0]
 8014920:	695b      	ldr	r3, [r3, #20]
 8014922:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8014926:	687b      	ldr	r3, [r7, #4]
 8014928:	699a      	ldr	r2, [r3, #24]
 801492a:	687b      	ldr	r3, [r7, #4]
 801492c:	681b      	ldr	r3, [r3, #0]
 801492e:	430a      	orrs	r2, r1
 8014930:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	69db      	ldr	r3, [r3, #28]
 8014936:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801493a:	f040 818b 	bne.w	8014c54 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 801493e:	687b      	ldr	r3, [r7, #4]
 8014940:	681b      	ldr	r3, [r3, #0]
 8014942:	4ac1      	ldr	r2, [pc, #772]	; (8014c48 <UART_SetConfig+0x37c>)
 8014944:	4293      	cmp	r3, r2
 8014946:	d005      	beq.n	8014954 <UART_SetConfig+0x88>
 8014948:	687b      	ldr	r3, [r7, #4]
 801494a:	681b      	ldr	r3, [r3, #0]
 801494c:	4abf      	ldr	r2, [pc, #764]	; (8014c4c <UART_SetConfig+0x380>)
 801494e:	4293      	cmp	r3, r2
 8014950:	f040 80bd 	bne.w	8014ace <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8014954:	f7fd fce2 	bl	801231c <HAL_RCC_GetPCLK2Freq>
 8014958:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 801495a:	68bb      	ldr	r3, [r7, #8]
 801495c:	461d      	mov	r5, r3
 801495e:	f04f 0600 	mov.w	r6, #0
 8014962:	46a8      	mov	r8, r5
 8014964:	46b1      	mov	r9, r6
 8014966:	eb18 0308 	adds.w	r3, r8, r8
 801496a:	eb49 0409 	adc.w	r4, r9, r9
 801496e:	4698      	mov	r8, r3
 8014970:	46a1      	mov	r9, r4
 8014972:	eb18 0805 	adds.w	r8, r8, r5
 8014976:	eb49 0906 	adc.w	r9, r9, r6
 801497a:	f04f 0100 	mov.w	r1, #0
 801497e:	f04f 0200 	mov.w	r2, #0
 8014982:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8014986:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 801498a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 801498e:	4688      	mov	r8, r1
 8014990:	4691      	mov	r9, r2
 8014992:	eb18 0005 	adds.w	r0, r8, r5
 8014996:	eb49 0106 	adc.w	r1, r9, r6
 801499a:	687b      	ldr	r3, [r7, #4]
 801499c:	685b      	ldr	r3, [r3, #4]
 801499e:	461d      	mov	r5, r3
 80149a0:	f04f 0600 	mov.w	r6, #0
 80149a4:	196b      	adds	r3, r5, r5
 80149a6:	eb46 0406 	adc.w	r4, r6, r6
 80149aa:	461a      	mov	r2, r3
 80149ac:	4623      	mov	r3, r4
 80149ae:	f7f4 f8a3 	bl	8008af8 <__aeabi_uldivmod>
 80149b2:	4603      	mov	r3, r0
 80149b4:	460c      	mov	r4, r1
 80149b6:	461a      	mov	r2, r3
 80149b8:	4ba5      	ldr	r3, [pc, #660]	; (8014c50 <UART_SetConfig+0x384>)
 80149ba:	fba3 2302 	umull	r2, r3, r3, r2
 80149be:	095b      	lsrs	r3, r3, #5
 80149c0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80149c4:	68bb      	ldr	r3, [r7, #8]
 80149c6:	461d      	mov	r5, r3
 80149c8:	f04f 0600 	mov.w	r6, #0
 80149cc:	46a9      	mov	r9, r5
 80149ce:	46b2      	mov	sl, r6
 80149d0:	eb19 0309 	adds.w	r3, r9, r9
 80149d4:	eb4a 040a 	adc.w	r4, sl, sl
 80149d8:	4699      	mov	r9, r3
 80149da:	46a2      	mov	sl, r4
 80149dc:	eb19 0905 	adds.w	r9, r9, r5
 80149e0:	eb4a 0a06 	adc.w	sl, sl, r6
 80149e4:	f04f 0100 	mov.w	r1, #0
 80149e8:	f04f 0200 	mov.w	r2, #0
 80149ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80149f0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80149f4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80149f8:	4689      	mov	r9, r1
 80149fa:	4692      	mov	sl, r2
 80149fc:	eb19 0005 	adds.w	r0, r9, r5
 8014a00:	eb4a 0106 	adc.w	r1, sl, r6
 8014a04:	687b      	ldr	r3, [r7, #4]
 8014a06:	685b      	ldr	r3, [r3, #4]
 8014a08:	461d      	mov	r5, r3
 8014a0a:	f04f 0600 	mov.w	r6, #0
 8014a0e:	196b      	adds	r3, r5, r5
 8014a10:	eb46 0406 	adc.w	r4, r6, r6
 8014a14:	461a      	mov	r2, r3
 8014a16:	4623      	mov	r3, r4
 8014a18:	f7f4 f86e 	bl	8008af8 <__aeabi_uldivmod>
 8014a1c:	4603      	mov	r3, r0
 8014a1e:	460c      	mov	r4, r1
 8014a20:	461a      	mov	r2, r3
 8014a22:	4b8b      	ldr	r3, [pc, #556]	; (8014c50 <UART_SetConfig+0x384>)
 8014a24:	fba3 1302 	umull	r1, r3, r3, r2
 8014a28:	095b      	lsrs	r3, r3, #5
 8014a2a:	2164      	movs	r1, #100	; 0x64
 8014a2c:	fb01 f303 	mul.w	r3, r1, r3
 8014a30:	1ad3      	subs	r3, r2, r3
 8014a32:	00db      	lsls	r3, r3, #3
 8014a34:	3332      	adds	r3, #50	; 0x32
 8014a36:	4a86      	ldr	r2, [pc, #536]	; (8014c50 <UART_SetConfig+0x384>)
 8014a38:	fba2 2303 	umull	r2, r3, r2, r3
 8014a3c:	095b      	lsrs	r3, r3, #5
 8014a3e:	005b      	lsls	r3, r3, #1
 8014a40:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8014a44:	4498      	add	r8, r3
 8014a46:	68bb      	ldr	r3, [r7, #8]
 8014a48:	461d      	mov	r5, r3
 8014a4a:	f04f 0600 	mov.w	r6, #0
 8014a4e:	46a9      	mov	r9, r5
 8014a50:	46b2      	mov	sl, r6
 8014a52:	eb19 0309 	adds.w	r3, r9, r9
 8014a56:	eb4a 040a 	adc.w	r4, sl, sl
 8014a5a:	4699      	mov	r9, r3
 8014a5c:	46a2      	mov	sl, r4
 8014a5e:	eb19 0905 	adds.w	r9, r9, r5
 8014a62:	eb4a 0a06 	adc.w	sl, sl, r6
 8014a66:	f04f 0100 	mov.w	r1, #0
 8014a6a:	f04f 0200 	mov.w	r2, #0
 8014a6e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014a72:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014a76:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014a7a:	4689      	mov	r9, r1
 8014a7c:	4692      	mov	sl, r2
 8014a7e:	eb19 0005 	adds.w	r0, r9, r5
 8014a82:	eb4a 0106 	adc.w	r1, sl, r6
 8014a86:	687b      	ldr	r3, [r7, #4]
 8014a88:	685b      	ldr	r3, [r3, #4]
 8014a8a:	461d      	mov	r5, r3
 8014a8c:	f04f 0600 	mov.w	r6, #0
 8014a90:	196b      	adds	r3, r5, r5
 8014a92:	eb46 0406 	adc.w	r4, r6, r6
 8014a96:	461a      	mov	r2, r3
 8014a98:	4623      	mov	r3, r4
 8014a9a:	f7f4 f82d 	bl	8008af8 <__aeabi_uldivmod>
 8014a9e:	4603      	mov	r3, r0
 8014aa0:	460c      	mov	r4, r1
 8014aa2:	461a      	mov	r2, r3
 8014aa4:	4b6a      	ldr	r3, [pc, #424]	; (8014c50 <UART_SetConfig+0x384>)
 8014aa6:	fba3 1302 	umull	r1, r3, r3, r2
 8014aaa:	095b      	lsrs	r3, r3, #5
 8014aac:	2164      	movs	r1, #100	; 0x64
 8014aae:	fb01 f303 	mul.w	r3, r1, r3
 8014ab2:	1ad3      	subs	r3, r2, r3
 8014ab4:	00db      	lsls	r3, r3, #3
 8014ab6:	3332      	adds	r3, #50	; 0x32
 8014ab8:	4a65      	ldr	r2, [pc, #404]	; (8014c50 <UART_SetConfig+0x384>)
 8014aba:	fba2 2303 	umull	r2, r3, r2, r3
 8014abe:	095b      	lsrs	r3, r3, #5
 8014ac0:	f003 0207 	and.w	r2, r3, #7
 8014ac4:	687b      	ldr	r3, [r7, #4]
 8014ac6:	681b      	ldr	r3, [r3, #0]
 8014ac8:	4442      	add	r2, r8
 8014aca:	609a      	str	r2, [r3, #8]
 8014acc:	e26f      	b.n	8014fae <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8014ace:	f7fd fc11 	bl	80122f4 <HAL_RCC_GetPCLK1Freq>
 8014ad2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8014ad4:	68bb      	ldr	r3, [r7, #8]
 8014ad6:	461d      	mov	r5, r3
 8014ad8:	f04f 0600 	mov.w	r6, #0
 8014adc:	46a8      	mov	r8, r5
 8014ade:	46b1      	mov	r9, r6
 8014ae0:	eb18 0308 	adds.w	r3, r8, r8
 8014ae4:	eb49 0409 	adc.w	r4, r9, r9
 8014ae8:	4698      	mov	r8, r3
 8014aea:	46a1      	mov	r9, r4
 8014aec:	eb18 0805 	adds.w	r8, r8, r5
 8014af0:	eb49 0906 	adc.w	r9, r9, r6
 8014af4:	f04f 0100 	mov.w	r1, #0
 8014af8:	f04f 0200 	mov.w	r2, #0
 8014afc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8014b00:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8014b04:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8014b08:	4688      	mov	r8, r1
 8014b0a:	4691      	mov	r9, r2
 8014b0c:	eb18 0005 	adds.w	r0, r8, r5
 8014b10:	eb49 0106 	adc.w	r1, r9, r6
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	685b      	ldr	r3, [r3, #4]
 8014b18:	461d      	mov	r5, r3
 8014b1a:	f04f 0600 	mov.w	r6, #0
 8014b1e:	196b      	adds	r3, r5, r5
 8014b20:	eb46 0406 	adc.w	r4, r6, r6
 8014b24:	461a      	mov	r2, r3
 8014b26:	4623      	mov	r3, r4
 8014b28:	f7f3 ffe6 	bl	8008af8 <__aeabi_uldivmod>
 8014b2c:	4603      	mov	r3, r0
 8014b2e:	460c      	mov	r4, r1
 8014b30:	461a      	mov	r2, r3
 8014b32:	4b47      	ldr	r3, [pc, #284]	; (8014c50 <UART_SetConfig+0x384>)
 8014b34:	fba3 2302 	umull	r2, r3, r3, r2
 8014b38:	095b      	lsrs	r3, r3, #5
 8014b3a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8014b3e:	68bb      	ldr	r3, [r7, #8]
 8014b40:	461d      	mov	r5, r3
 8014b42:	f04f 0600 	mov.w	r6, #0
 8014b46:	46a9      	mov	r9, r5
 8014b48:	46b2      	mov	sl, r6
 8014b4a:	eb19 0309 	adds.w	r3, r9, r9
 8014b4e:	eb4a 040a 	adc.w	r4, sl, sl
 8014b52:	4699      	mov	r9, r3
 8014b54:	46a2      	mov	sl, r4
 8014b56:	eb19 0905 	adds.w	r9, r9, r5
 8014b5a:	eb4a 0a06 	adc.w	sl, sl, r6
 8014b5e:	f04f 0100 	mov.w	r1, #0
 8014b62:	f04f 0200 	mov.w	r2, #0
 8014b66:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014b6a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014b6e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014b72:	4689      	mov	r9, r1
 8014b74:	4692      	mov	sl, r2
 8014b76:	eb19 0005 	adds.w	r0, r9, r5
 8014b7a:	eb4a 0106 	adc.w	r1, sl, r6
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	685b      	ldr	r3, [r3, #4]
 8014b82:	461d      	mov	r5, r3
 8014b84:	f04f 0600 	mov.w	r6, #0
 8014b88:	196b      	adds	r3, r5, r5
 8014b8a:	eb46 0406 	adc.w	r4, r6, r6
 8014b8e:	461a      	mov	r2, r3
 8014b90:	4623      	mov	r3, r4
 8014b92:	f7f3 ffb1 	bl	8008af8 <__aeabi_uldivmod>
 8014b96:	4603      	mov	r3, r0
 8014b98:	460c      	mov	r4, r1
 8014b9a:	461a      	mov	r2, r3
 8014b9c:	4b2c      	ldr	r3, [pc, #176]	; (8014c50 <UART_SetConfig+0x384>)
 8014b9e:	fba3 1302 	umull	r1, r3, r3, r2
 8014ba2:	095b      	lsrs	r3, r3, #5
 8014ba4:	2164      	movs	r1, #100	; 0x64
 8014ba6:	fb01 f303 	mul.w	r3, r1, r3
 8014baa:	1ad3      	subs	r3, r2, r3
 8014bac:	00db      	lsls	r3, r3, #3
 8014bae:	3332      	adds	r3, #50	; 0x32
 8014bb0:	4a27      	ldr	r2, [pc, #156]	; (8014c50 <UART_SetConfig+0x384>)
 8014bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8014bb6:	095b      	lsrs	r3, r3, #5
 8014bb8:	005b      	lsls	r3, r3, #1
 8014bba:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8014bbe:	4498      	add	r8, r3
 8014bc0:	68bb      	ldr	r3, [r7, #8]
 8014bc2:	461d      	mov	r5, r3
 8014bc4:	f04f 0600 	mov.w	r6, #0
 8014bc8:	46a9      	mov	r9, r5
 8014bca:	46b2      	mov	sl, r6
 8014bcc:	eb19 0309 	adds.w	r3, r9, r9
 8014bd0:	eb4a 040a 	adc.w	r4, sl, sl
 8014bd4:	4699      	mov	r9, r3
 8014bd6:	46a2      	mov	sl, r4
 8014bd8:	eb19 0905 	adds.w	r9, r9, r5
 8014bdc:	eb4a 0a06 	adc.w	sl, sl, r6
 8014be0:	f04f 0100 	mov.w	r1, #0
 8014be4:	f04f 0200 	mov.w	r2, #0
 8014be8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014bec:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014bf0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014bf4:	4689      	mov	r9, r1
 8014bf6:	4692      	mov	sl, r2
 8014bf8:	eb19 0005 	adds.w	r0, r9, r5
 8014bfc:	eb4a 0106 	adc.w	r1, sl, r6
 8014c00:	687b      	ldr	r3, [r7, #4]
 8014c02:	685b      	ldr	r3, [r3, #4]
 8014c04:	461d      	mov	r5, r3
 8014c06:	f04f 0600 	mov.w	r6, #0
 8014c0a:	196b      	adds	r3, r5, r5
 8014c0c:	eb46 0406 	adc.w	r4, r6, r6
 8014c10:	461a      	mov	r2, r3
 8014c12:	4623      	mov	r3, r4
 8014c14:	f7f3 ff70 	bl	8008af8 <__aeabi_uldivmod>
 8014c18:	4603      	mov	r3, r0
 8014c1a:	460c      	mov	r4, r1
 8014c1c:	461a      	mov	r2, r3
 8014c1e:	4b0c      	ldr	r3, [pc, #48]	; (8014c50 <UART_SetConfig+0x384>)
 8014c20:	fba3 1302 	umull	r1, r3, r3, r2
 8014c24:	095b      	lsrs	r3, r3, #5
 8014c26:	2164      	movs	r1, #100	; 0x64
 8014c28:	fb01 f303 	mul.w	r3, r1, r3
 8014c2c:	1ad3      	subs	r3, r2, r3
 8014c2e:	00db      	lsls	r3, r3, #3
 8014c30:	3332      	adds	r3, #50	; 0x32
 8014c32:	4a07      	ldr	r2, [pc, #28]	; (8014c50 <UART_SetConfig+0x384>)
 8014c34:	fba2 2303 	umull	r2, r3, r2, r3
 8014c38:	095b      	lsrs	r3, r3, #5
 8014c3a:	f003 0207 	and.w	r2, r3, #7
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	681b      	ldr	r3, [r3, #0]
 8014c42:	4442      	add	r2, r8
 8014c44:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8014c46:	e1b2      	b.n	8014fae <UART_SetConfig+0x6e2>
 8014c48:	40011000 	.word	0x40011000
 8014c4c:	40011400 	.word	0x40011400
 8014c50:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8014c54:	687b      	ldr	r3, [r7, #4]
 8014c56:	681b      	ldr	r3, [r3, #0]
 8014c58:	4ad7      	ldr	r2, [pc, #860]	; (8014fb8 <UART_SetConfig+0x6ec>)
 8014c5a:	4293      	cmp	r3, r2
 8014c5c:	d005      	beq.n	8014c6a <UART_SetConfig+0x39e>
 8014c5e:	687b      	ldr	r3, [r7, #4]
 8014c60:	681b      	ldr	r3, [r3, #0]
 8014c62:	4ad6      	ldr	r2, [pc, #856]	; (8014fbc <UART_SetConfig+0x6f0>)
 8014c64:	4293      	cmp	r3, r2
 8014c66:	f040 80d1 	bne.w	8014e0c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8014c6a:	f7fd fb57 	bl	801231c <HAL_RCC_GetPCLK2Freq>
 8014c6e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8014c70:	68bb      	ldr	r3, [r7, #8]
 8014c72:	469a      	mov	sl, r3
 8014c74:	f04f 0b00 	mov.w	fp, #0
 8014c78:	46d0      	mov	r8, sl
 8014c7a:	46d9      	mov	r9, fp
 8014c7c:	eb18 0308 	adds.w	r3, r8, r8
 8014c80:	eb49 0409 	adc.w	r4, r9, r9
 8014c84:	4698      	mov	r8, r3
 8014c86:	46a1      	mov	r9, r4
 8014c88:	eb18 080a 	adds.w	r8, r8, sl
 8014c8c:	eb49 090b 	adc.w	r9, r9, fp
 8014c90:	f04f 0100 	mov.w	r1, #0
 8014c94:	f04f 0200 	mov.w	r2, #0
 8014c98:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8014c9c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8014ca0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8014ca4:	4688      	mov	r8, r1
 8014ca6:	4691      	mov	r9, r2
 8014ca8:	eb1a 0508 	adds.w	r5, sl, r8
 8014cac:	eb4b 0609 	adc.w	r6, fp, r9
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	685b      	ldr	r3, [r3, #4]
 8014cb4:	4619      	mov	r1, r3
 8014cb6:	f04f 0200 	mov.w	r2, #0
 8014cba:	f04f 0300 	mov.w	r3, #0
 8014cbe:	f04f 0400 	mov.w	r4, #0
 8014cc2:	0094      	lsls	r4, r2, #2
 8014cc4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014cc8:	008b      	lsls	r3, r1, #2
 8014cca:	461a      	mov	r2, r3
 8014ccc:	4623      	mov	r3, r4
 8014cce:	4628      	mov	r0, r5
 8014cd0:	4631      	mov	r1, r6
 8014cd2:	f7f3 ff11 	bl	8008af8 <__aeabi_uldivmod>
 8014cd6:	4603      	mov	r3, r0
 8014cd8:	460c      	mov	r4, r1
 8014cda:	461a      	mov	r2, r3
 8014cdc:	4bb8      	ldr	r3, [pc, #736]	; (8014fc0 <UART_SetConfig+0x6f4>)
 8014cde:	fba3 2302 	umull	r2, r3, r3, r2
 8014ce2:	095b      	lsrs	r3, r3, #5
 8014ce4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8014ce8:	68bb      	ldr	r3, [r7, #8]
 8014cea:	469b      	mov	fp, r3
 8014cec:	f04f 0c00 	mov.w	ip, #0
 8014cf0:	46d9      	mov	r9, fp
 8014cf2:	46e2      	mov	sl, ip
 8014cf4:	eb19 0309 	adds.w	r3, r9, r9
 8014cf8:	eb4a 040a 	adc.w	r4, sl, sl
 8014cfc:	4699      	mov	r9, r3
 8014cfe:	46a2      	mov	sl, r4
 8014d00:	eb19 090b 	adds.w	r9, r9, fp
 8014d04:	eb4a 0a0c 	adc.w	sl, sl, ip
 8014d08:	f04f 0100 	mov.w	r1, #0
 8014d0c:	f04f 0200 	mov.w	r2, #0
 8014d10:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014d14:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014d18:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014d1c:	4689      	mov	r9, r1
 8014d1e:	4692      	mov	sl, r2
 8014d20:	eb1b 0509 	adds.w	r5, fp, r9
 8014d24:	eb4c 060a 	adc.w	r6, ip, sl
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	685b      	ldr	r3, [r3, #4]
 8014d2c:	4619      	mov	r1, r3
 8014d2e:	f04f 0200 	mov.w	r2, #0
 8014d32:	f04f 0300 	mov.w	r3, #0
 8014d36:	f04f 0400 	mov.w	r4, #0
 8014d3a:	0094      	lsls	r4, r2, #2
 8014d3c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014d40:	008b      	lsls	r3, r1, #2
 8014d42:	461a      	mov	r2, r3
 8014d44:	4623      	mov	r3, r4
 8014d46:	4628      	mov	r0, r5
 8014d48:	4631      	mov	r1, r6
 8014d4a:	f7f3 fed5 	bl	8008af8 <__aeabi_uldivmod>
 8014d4e:	4603      	mov	r3, r0
 8014d50:	460c      	mov	r4, r1
 8014d52:	461a      	mov	r2, r3
 8014d54:	4b9a      	ldr	r3, [pc, #616]	; (8014fc0 <UART_SetConfig+0x6f4>)
 8014d56:	fba3 1302 	umull	r1, r3, r3, r2
 8014d5a:	095b      	lsrs	r3, r3, #5
 8014d5c:	2164      	movs	r1, #100	; 0x64
 8014d5e:	fb01 f303 	mul.w	r3, r1, r3
 8014d62:	1ad3      	subs	r3, r2, r3
 8014d64:	011b      	lsls	r3, r3, #4
 8014d66:	3332      	adds	r3, #50	; 0x32
 8014d68:	4a95      	ldr	r2, [pc, #596]	; (8014fc0 <UART_SetConfig+0x6f4>)
 8014d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8014d6e:	095b      	lsrs	r3, r3, #5
 8014d70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014d74:	4498      	add	r8, r3
 8014d76:	68bb      	ldr	r3, [r7, #8]
 8014d78:	469b      	mov	fp, r3
 8014d7a:	f04f 0c00 	mov.w	ip, #0
 8014d7e:	46d9      	mov	r9, fp
 8014d80:	46e2      	mov	sl, ip
 8014d82:	eb19 0309 	adds.w	r3, r9, r9
 8014d86:	eb4a 040a 	adc.w	r4, sl, sl
 8014d8a:	4699      	mov	r9, r3
 8014d8c:	46a2      	mov	sl, r4
 8014d8e:	eb19 090b 	adds.w	r9, r9, fp
 8014d92:	eb4a 0a0c 	adc.w	sl, sl, ip
 8014d96:	f04f 0100 	mov.w	r1, #0
 8014d9a:	f04f 0200 	mov.w	r2, #0
 8014d9e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014da2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014da6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014daa:	4689      	mov	r9, r1
 8014dac:	4692      	mov	sl, r2
 8014dae:	eb1b 0509 	adds.w	r5, fp, r9
 8014db2:	eb4c 060a 	adc.w	r6, ip, sl
 8014db6:	687b      	ldr	r3, [r7, #4]
 8014db8:	685b      	ldr	r3, [r3, #4]
 8014dba:	4619      	mov	r1, r3
 8014dbc:	f04f 0200 	mov.w	r2, #0
 8014dc0:	f04f 0300 	mov.w	r3, #0
 8014dc4:	f04f 0400 	mov.w	r4, #0
 8014dc8:	0094      	lsls	r4, r2, #2
 8014dca:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014dce:	008b      	lsls	r3, r1, #2
 8014dd0:	461a      	mov	r2, r3
 8014dd2:	4623      	mov	r3, r4
 8014dd4:	4628      	mov	r0, r5
 8014dd6:	4631      	mov	r1, r6
 8014dd8:	f7f3 fe8e 	bl	8008af8 <__aeabi_uldivmod>
 8014ddc:	4603      	mov	r3, r0
 8014dde:	460c      	mov	r4, r1
 8014de0:	461a      	mov	r2, r3
 8014de2:	4b77      	ldr	r3, [pc, #476]	; (8014fc0 <UART_SetConfig+0x6f4>)
 8014de4:	fba3 1302 	umull	r1, r3, r3, r2
 8014de8:	095b      	lsrs	r3, r3, #5
 8014dea:	2164      	movs	r1, #100	; 0x64
 8014dec:	fb01 f303 	mul.w	r3, r1, r3
 8014df0:	1ad3      	subs	r3, r2, r3
 8014df2:	011b      	lsls	r3, r3, #4
 8014df4:	3332      	adds	r3, #50	; 0x32
 8014df6:	4a72      	ldr	r2, [pc, #456]	; (8014fc0 <UART_SetConfig+0x6f4>)
 8014df8:	fba2 2303 	umull	r2, r3, r2, r3
 8014dfc:	095b      	lsrs	r3, r3, #5
 8014dfe:	f003 020f 	and.w	r2, r3, #15
 8014e02:	687b      	ldr	r3, [r7, #4]
 8014e04:	681b      	ldr	r3, [r3, #0]
 8014e06:	4442      	add	r2, r8
 8014e08:	609a      	str	r2, [r3, #8]
 8014e0a:	e0d0      	b.n	8014fae <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8014e0c:	f7fd fa72 	bl	80122f4 <HAL_RCC_GetPCLK1Freq>
 8014e10:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8014e12:	68bb      	ldr	r3, [r7, #8]
 8014e14:	469a      	mov	sl, r3
 8014e16:	f04f 0b00 	mov.w	fp, #0
 8014e1a:	46d0      	mov	r8, sl
 8014e1c:	46d9      	mov	r9, fp
 8014e1e:	eb18 0308 	adds.w	r3, r8, r8
 8014e22:	eb49 0409 	adc.w	r4, r9, r9
 8014e26:	4698      	mov	r8, r3
 8014e28:	46a1      	mov	r9, r4
 8014e2a:	eb18 080a 	adds.w	r8, r8, sl
 8014e2e:	eb49 090b 	adc.w	r9, r9, fp
 8014e32:	f04f 0100 	mov.w	r1, #0
 8014e36:	f04f 0200 	mov.w	r2, #0
 8014e3a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8014e3e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8014e42:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8014e46:	4688      	mov	r8, r1
 8014e48:	4691      	mov	r9, r2
 8014e4a:	eb1a 0508 	adds.w	r5, sl, r8
 8014e4e:	eb4b 0609 	adc.w	r6, fp, r9
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	685b      	ldr	r3, [r3, #4]
 8014e56:	4619      	mov	r1, r3
 8014e58:	f04f 0200 	mov.w	r2, #0
 8014e5c:	f04f 0300 	mov.w	r3, #0
 8014e60:	f04f 0400 	mov.w	r4, #0
 8014e64:	0094      	lsls	r4, r2, #2
 8014e66:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014e6a:	008b      	lsls	r3, r1, #2
 8014e6c:	461a      	mov	r2, r3
 8014e6e:	4623      	mov	r3, r4
 8014e70:	4628      	mov	r0, r5
 8014e72:	4631      	mov	r1, r6
 8014e74:	f7f3 fe40 	bl	8008af8 <__aeabi_uldivmod>
 8014e78:	4603      	mov	r3, r0
 8014e7a:	460c      	mov	r4, r1
 8014e7c:	461a      	mov	r2, r3
 8014e7e:	4b50      	ldr	r3, [pc, #320]	; (8014fc0 <UART_SetConfig+0x6f4>)
 8014e80:	fba3 2302 	umull	r2, r3, r3, r2
 8014e84:	095b      	lsrs	r3, r3, #5
 8014e86:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8014e8a:	68bb      	ldr	r3, [r7, #8]
 8014e8c:	469b      	mov	fp, r3
 8014e8e:	f04f 0c00 	mov.w	ip, #0
 8014e92:	46d9      	mov	r9, fp
 8014e94:	46e2      	mov	sl, ip
 8014e96:	eb19 0309 	adds.w	r3, r9, r9
 8014e9a:	eb4a 040a 	adc.w	r4, sl, sl
 8014e9e:	4699      	mov	r9, r3
 8014ea0:	46a2      	mov	sl, r4
 8014ea2:	eb19 090b 	adds.w	r9, r9, fp
 8014ea6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8014eaa:	f04f 0100 	mov.w	r1, #0
 8014eae:	f04f 0200 	mov.w	r2, #0
 8014eb2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014eb6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014eba:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014ebe:	4689      	mov	r9, r1
 8014ec0:	4692      	mov	sl, r2
 8014ec2:	eb1b 0509 	adds.w	r5, fp, r9
 8014ec6:	eb4c 060a 	adc.w	r6, ip, sl
 8014eca:	687b      	ldr	r3, [r7, #4]
 8014ecc:	685b      	ldr	r3, [r3, #4]
 8014ece:	4619      	mov	r1, r3
 8014ed0:	f04f 0200 	mov.w	r2, #0
 8014ed4:	f04f 0300 	mov.w	r3, #0
 8014ed8:	f04f 0400 	mov.w	r4, #0
 8014edc:	0094      	lsls	r4, r2, #2
 8014ede:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014ee2:	008b      	lsls	r3, r1, #2
 8014ee4:	461a      	mov	r2, r3
 8014ee6:	4623      	mov	r3, r4
 8014ee8:	4628      	mov	r0, r5
 8014eea:	4631      	mov	r1, r6
 8014eec:	f7f3 fe04 	bl	8008af8 <__aeabi_uldivmod>
 8014ef0:	4603      	mov	r3, r0
 8014ef2:	460c      	mov	r4, r1
 8014ef4:	461a      	mov	r2, r3
 8014ef6:	4b32      	ldr	r3, [pc, #200]	; (8014fc0 <UART_SetConfig+0x6f4>)
 8014ef8:	fba3 1302 	umull	r1, r3, r3, r2
 8014efc:	095b      	lsrs	r3, r3, #5
 8014efe:	2164      	movs	r1, #100	; 0x64
 8014f00:	fb01 f303 	mul.w	r3, r1, r3
 8014f04:	1ad3      	subs	r3, r2, r3
 8014f06:	011b      	lsls	r3, r3, #4
 8014f08:	3332      	adds	r3, #50	; 0x32
 8014f0a:	4a2d      	ldr	r2, [pc, #180]	; (8014fc0 <UART_SetConfig+0x6f4>)
 8014f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8014f10:	095b      	lsrs	r3, r3, #5
 8014f12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014f16:	4498      	add	r8, r3
 8014f18:	68bb      	ldr	r3, [r7, #8]
 8014f1a:	469b      	mov	fp, r3
 8014f1c:	f04f 0c00 	mov.w	ip, #0
 8014f20:	46d9      	mov	r9, fp
 8014f22:	46e2      	mov	sl, ip
 8014f24:	eb19 0309 	adds.w	r3, r9, r9
 8014f28:	eb4a 040a 	adc.w	r4, sl, sl
 8014f2c:	4699      	mov	r9, r3
 8014f2e:	46a2      	mov	sl, r4
 8014f30:	eb19 090b 	adds.w	r9, r9, fp
 8014f34:	eb4a 0a0c 	adc.w	sl, sl, ip
 8014f38:	f04f 0100 	mov.w	r1, #0
 8014f3c:	f04f 0200 	mov.w	r2, #0
 8014f40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014f44:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014f48:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014f4c:	4689      	mov	r9, r1
 8014f4e:	4692      	mov	sl, r2
 8014f50:	eb1b 0509 	adds.w	r5, fp, r9
 8014f54:	eb4c 060a 	adc.w	r6, ip, sl
 8014f58:	687b      	ldr	r3, [r7, #4]
 8014f5a:	685b      	ldr	r3, [r3, #4]
 8014f5c:	4619      	mov	r1, r3
 8014f5e:	f04f 0200 	mov.w	r2, #0
 8014f62:	f04f 0300 	mov.w	r3, #0
 8014f66:	f04f 0400 	mov.w	r4, #0
 8014f6a:	0094      	lsls	r4, r2, #2
 8014f6c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014f70:	008b      	lsls	r3, r1, #2
 8014f72:	461a      	mov	r2, r3
 8014f74:	4623      	mov	r3, r4
 8014f76:	4628      	mov	r0, r5
 8014f78:	4631      	mov	r1, r6
 8014f7a:	f7f3 fdbd 	bl	8008af8 <__aeabi_uldivmod>
 8014f7e:	4603      	mov	r3, r0
 8014f80:	460c      	mov	r4, r1
 8014f82:	461a      	mov	r2, r3
 8014f84:	4b0e      	ldr	r3, [pc, #56]	; (8014fc0 <UART_SetConfig+0x6f4>)
 8014f86:	fba3 1302 	umull	r1, r3, r3, r2
 8014f8a:	095b      	lsrs	r3, r3, #5
 8014f8c:	2164      	movs	r1, #100	; 0x64
 8014f8e:	fb01 f303 	mul.w	r3, r1, r3
 8014f92:	1ad3      	subs	r3, r2, r3
 8014f94:	011b      	lsls	r3, r3, #4
 8014f96:	3332      	adds	r3, #50	; 0x32
 8014f98:	4a09      	ldr	r2, [pc, #36]	; (8014fc0 <UART_SetConfig+0x6f4>)
 8014f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8014f9e:	095b      	lsrs	r3, r3, #5
 8014fa0:	f003 020f 	and.w	r2, r3, #15
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	681b      	ldr	r3, [r3, #0]
 8014fa8:	4442      	add	r2, r8
 8014faa:	609a      	str	r2, [r3, #8]
}
 8014fac:	e7ff      	b.n	8014fae <UART_SetConfig+0x6e2>
 8014fae:	bf00      	nop
 8014fb0:	3714      	adds	r7, #20
 8014fb2:	46bd      	mov	sp, r7
 8014fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014fb8:	40011000 	.word	0x40011000
 8014fbc:	40011400 	.word	0x40011400
 8014fc0:	51eb851f 	.word	0x51eb851f

08014fc4 <round>:
 8014fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014fc6:	ec57 6b10 	vmov	r6, r7, d0
 8014fca:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8014fce:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8014fd2:	2c13      	cmp	r4, #19
 8014fd4:	463b      	mov	r3, r7
 8014fd6:	463d      	mov	r5, r7
 8014fd8:	dc17      	bgt.n	801500a <round+0x46>
 8014fda:	2c00      	cmp	r4, #0
 8014fdc:	da09      	bge.n	8014ff2 <round+0x2e>
 8014fde:	3401      	adds	r4, #1
 8014fe0:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8014fe4:	d103      	bne.n	8014fee <round+0x2a>
 8014fe6:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8014fea:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8014fee:	2100      	movs	r1, #0
 8014ff0:	e02c      	b.n	801504c <round+0x88>
 8014ff2:	4a18      	ldr	r2, [pc, #96]	; (8015054 <round+0x90>)
 8014ff4:	4122      	asrs	r2, r4
 8014ff6:	4217      	tst	r7, r2
 8014ff8:	d100      	bne.n	8014ffc <round+0x38>
 8014ffa:	b19e      	cbz	r6, 8015024 <round+0x60>
 8014ffc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8015000:	4123      	asrs	r3, r4
 8015002:	442b      	add	r3, r5
 8015004:	ea23 0302 	bic.w	r3, r3, r2
 8015008:	e7f1      	b.n	8014fee <round+0x2a>
 801500a:	2c33      	cmp	r4, #51	; 0x33
 801500c:	dd0d      	ble.n	801502a <round+0x66>
 801500e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8015012:	d107      	bne.n	8015024 <round+0x60>
 8015014:	4630      	mov	r0, r6
 8015016:	4639      	mov	r1, r7
 8015018:	ee10 2a10 	vmov	r2, s0
 801501c:	f7f3 f86e 	bl	80080fc <__adddf3>
 8015020:	4606      	mov	r6, r0
 8015022:	460f      	mov	r7, r1
 8015024:	ec47 6b10 	vmov	d0, r6, r7
 8015028:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801502a:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 801502e:	f04f 30ff 	mov.w	r0, #4294967295
 8015032:	40d0      	lsrs	r0, r2
 8015034:	4206      	tst	r6, r0
 8015036:	d0f5      	beq.n	8015024 <round+0x60>
 8015038:	2201      	movs	r2, #1
 801503a:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 801503e:	fa02 f404 	lsl.w	r4, r2, r4
 8015042:	1931      	adds	r1, r6, r4
 8015044:	bf28      	it	cs
 8015046:	189b      	addcs	r3, r3, r2
 8015048:	ea21 0100 	bic.w	r1, r1, r0
 801504c:	461f      	mov	r7, r3
 801504e:	460e      	mov	r6, r1
 8015050:	e7e8      	b.n	8015024 <round+0x60>
 8015052:	bf00      	nop
 8015054:	000fffff 	.word	0x000fffff

08015058 <__errno>:
 8015058:	4b01      	ldr	r3, [pc, #4]	; (8015060 <__errno+0x8>)
 801505a:	6818      	ldr	r0, [r3, #0]
 801505c:	4770      	bx	lr
 801505e:	bf00      	nop
 8015060:	20000028 	.word	0x20000028

08015064 <__libc_init_array>:
 8015064:	b570      	push	{r4, r5, r6, lr}
 8015066:	4e0d      	ldr	r6, [pc, #52]	; (801509c <__libc_init_array+0x38>)
 8015068:	4c0d      	ldr	r4, [pc, #52]	; (80150a0 <__libc_init_array+0x3c>)
 801506a:	1ba4      	subs	r4, r4, r6
 801506c:	10a4      	asrs	r4, r4, #2
 801506e:	2500      	movs	r5, #0
 8015070:	42a5      	cmp	r5, r4
 8015072:	d109      	bne.n	8015088 <__libc_init_array+0x24>
 8015074:	4e0b      	ldr	r6, [pc, #44]	; (80150a4 <__libc_init_array+0x40>)
 8015076:	4c0c      	ldr	r4, [pc, #48]	; (80150a8 <__libc_init_array+0x44>)
 8015078:	f005 f83a 	bl	801a0f0 <_init>
 801507c:	1ba4      	subs	r4, r4, r6
 801507e:	10a4      	asrs	r4, r4, #2
 8015080:	2500      	movs	r5, #0
 8015082:	42a5      	cmp	r5, r4
 8015084:	d105      	bne.n	8015092 <__libc_init_array+0x2e>
 8015086:	bd70      	pop	{r4, r5, r6, pc}
 8015088:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801508c:	4798      	blx	r3
 801508e:	3501      	adds	r5, #1
 8015090:	e7ee      	b.n	8015070 <__libc_init_array+0xc>
 8015092:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8015096:	4798      	blx	r3
 8015098:	3501      	adds	r5, #1
 801509a:	e7f2      	b.n	8015082 <__libc_init_array+0x1e>
 801509c:	0801a74c 	.word	0x0801a74c
 80150a0:	0801a74c 	.word	0x0801a74c
 80150a4:	0801a74c 	.word	0x0801a74c
 80150a8:	0801a750 	.word	0x0801a750

080150ac <memcpy>:
 80150ac:	b510      	push	{r4, lr}
 80150ae:	1e43      	subs	r3, r0, #1
 80150b0:	440a      	add	r2, r1
 80150b2:	4291      	cmp	r1, r2
 80150b4:	d100      	bne.n	80150b8 <memcpy+0xc>
 80150b6:	bd10      	pop	{r4, pc}
 80150b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80150bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80150c0:	e7f7      	b.n	80150b2 <memcpy+0x6>

080150c2 <memset>:
 80150c2:	4402      	add	r2, r0
 80150c4:	4603      	mov	r3, r0
 80150c6:	4293      	cmp	r3, r2
 80150c8:	d100      	bne.n	80150cc <memset+0xa>
 80150ca:	4770      	bx	lr
 80150cc:	f803 1b01 	strb.w	r1, [r3], #1
 80150d0:	e7f9      	b.n	80150c6 <memset+0x4>

080150d2 <__cvt>:
 80150d2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80150d6:	ec55 4b10 	vmov	r4, r5, d0
 80150da:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80150dc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80150e0:	2d00      	cmp	r5, #0
 80150e2:	460e      	mov	r6, r1
 80150e4:	4691      	mov	r9, r2
 80150e6:	4619      	mov	r1, r3
 80150e8:	bfb8      	it	lt
 80150ea:	4622      	movlt	r2, r4
 80150ec:	462b      	mov	r3, r5
 80150ee:	f027 0720 	bic.w	r7, r7, #32
 80150f2:	bfbb      	ittet	lt
 80150f4:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80150f8:	461d      	movlt	r5, r3
 80150fa:	2300      	movge	r3, #0
 80150fc:	232d      	movlt	r3, #45	; 0x2d
 80150fe:	bfb8      	it	lt
 8015100:	4614      	movlt	r4, r2
 8015102:	2f46      	cmp	r7, #70	; 0x46
 8015104:	700b      	strb	r3, [r1, #0]
 8015106:	d004      	beq.n	8015112 <__cvt+0x40>
 8015108:	2f45      	cmp	r7, #69	; 0x45
 801510a:	d100      	bne.n	801510e <__cvt+0x3c>
 801510c:	3601      	adds	r6, #1
 801510e:	2102      	movs	r1, #2
 8015110:	e000      	b.n	8015114 <__cvt+0x42>
 8015112:	2103      	movs	r1, #3
 8015114:	ab03      	add	r3, sp, #12
 8015116:	9301      	str	r3, [sp, #4]
 8015118:	ab02      	add	r3, sp, #8
 801511a:	9300      	str	r3, [sp, #0]
 801511c:	4632      	mov	r2, r6
 801511e:	4653      	mov	r3, sl
 8015120:	ec45 4b10 	vmov	d0, r4, r5
 8015124:	f001 ff80 	bl	8017028 <_dtoa_r>
 8015128:	2f47      	cmp	r7, #71	; 0x47
 801512a:	4680      	mov	r8, r0
 801512c:	d102      	bne.n	8015134 <__cvt+0x62>
 801512e:	f019 0f01 	tst.w	r9, #1
 8015132:	d026      	beq.n	8015182 <__cvt+0xb0>
 8015134:	2f46      	cmp	r7, #70	; 0x46
 8015136:	eb08 0906 	add.w	r9, r8, r6
 801513a:	d111      	bne.n	8015160 <__cvt+0x8e>
 801513c:	f898 3000 	ldrb.w	r3, [r8]
 8015140:	2b30      	cmp	r3, #48	; 0x30
 8015142:	d10a      	bne.n	801515a <__cvt+0x88>
 8015144:	2200      	movs	r2, #0
 8015146:	2300      	movs	r3, #0
 8015148:	4620      	mov	r0, r4
 801514a:	4629      	mov	r1, r5
 801514c:	f7f3 fbf4 	bl	8008938 <__aeabi_dcmpeq>
 8015150:	b918      	cbnz	r0, 801515a <__cvt+0x88>
 8015152:	f1c6 0601 	rsb	r6, r6, #1
 8015156:	f8ca 6000 	str.w	r6, [sl]
 801515a:	f8da 3000 	ldr.w	r3, [sl]
 801515e:	4499      	add	r9, r3
 8015160:	2200      	movs	r2, #0
 8015162:	2300      	movs	r3, #0
 8015164:	4620      	mov	r0, r4
 8015166:	4629      	mov	r1, r5
 8015168:	f7f3 fbe6 	bl	8008938 <__aeabi_dcmpeq>
 801516c:	b938      	cbnz	r0, 801517e <__cvt+0xac>
 801516e:	2230      	movs	r2, #48	; 0x30
 8015170:	9b03      	ldr	r3, [sp, #12]
 8015172:	454b      	cmp	r3, r9
 8015174:	d205      	bcs.n	8015182 <__cvt+0xb0>
 8015176:	1c59      	adds	r1, r3, #1
 8015178:	9103      	str	r1, [sp, #12]
 801517a:	701a      	strb	r2, [r3, #0]
 801517c:	e7f8      	b.n	8015170 <__cvt+0x9e>
 801517e:	f8cd 900c 	str.w	r9, [sp, #12]
 8015182:	9b03      	ldr	r3, [sp, #12]
 8015184:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8015186:	eba3 0308 	sub.w	r3, r3, r8
 801518a:	4640      	mov	r0, r8
 801518c:	6013      	str	r3, [r2, #0]
 801518e:	b004      	add	sp, #16
 8015190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08015194 <__exponent>:
 8015194:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015196:	2900      	cmp	r1, #0
 8015198:	4604      	mov	r4, r0
 801519a:	bfba      	itte	lt
 801519c:	4249      	neglt	r1, r1
 801519e:	232d      	movlt	r3, #45	; 0x2d
 80151a0:	232b      	movge	r3, #43	; 0x2b
 80151a2:	2909      	cmp	r1, #9
 80151a4:	f804 2b02 	strb.w	r2, [r4], #2
 80151a8:	7043      	strb	r3, [r0, #1]
 80151aa:	dd20      	ble.n	80151ee <__exponent+0x5a>
 80151ac:	f10d 0307 	add.w	r3, sp, #7
 80151b0:	461f      	mov	r7, r3
 80151b2:	260a      	movs	r6, #10
 80151b4:	fb91 f5f6 	sdiv	r5, r1, r6
 80151b8:	fb06 1115 	mls	r1, r6, r5, r1
 80151bc:	3130      	adds	r1, #48	; 0x30
 80151be:	2d09      	cmp	r5, #9
 80151c0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80151c4:	f103 32ff 	add.w	r2, r3, #4294967295
 80151c8:	4629      	mov	r1, r5
 80151ca:	dc09      	bgt.n	80151e0 <__exponent+0x4c>
 80151cc:	3130      	adds	r1, #48	; 0x30
 80151ce:	3b02      	subs	r3, #2
 80151d0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80151d4:	42bb      	cmp	r3, r7
 80151d6:	4622      	mov	r2, r4
 80151d8:	d304      	bcc.n	80151e4 <__exponent+0x50>
 80151da:	1a10      	subs	r0, r2, r0
 80151dc:	b003      	add	sp, #12
 80151de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80151e0:	4613      	mov	r3, r2
 80151e2:	e7e7      	b.n	80151b4 <__exponent+0x20>
 80151e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80151e8:	f804 2b01 	strb.w	r2, [r4], #1
 80151ec:	e7f2      	b.n	80151d4 <__exponent+0x40>
 80151ee:	2330      	movs	r3, #48	; 0x30
 80151f0:	4419      	add	r1, r3
 80151f2:	7083      	strb	r3, [r0, #2]
 80151f4:	1d02      	adds	r2, r0, #4
 80151f6:	70c1      	strb	r1, [r0, #3]
 80151f8:	e7ef      	b.n	80151da <__exponent+0x46>
	...

080151fc <_printf_float>:
 80151fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015200:	b08d      	sub	sp, #52	; 0x34
 8015202:	460c      	mov	r4, r1
 8015204:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8015208:	4616      	mov	r6, r2
 801520a:	461f      	mov	r7, r3
 801520c:	4605      	mov	r5, r0
 801520e:	f003 f9a5 	bl	801855c <_localeconv_r>
 8015212:	6803      	ldr	r3, [r0, #0]
 8015214:	9304      	str	r3, [sp, #16]
 8015216:	4618      	mov	r0, r3
 8015218:	f7f2 ff12 	bl	8008040 <strlen>
 801521c:	2300      	movs	r3, #0
 801521e:	930a      	str	r3, [sp, #40]	; 0x28
 8015220:	f8d8 3000 	ldr.w	r3, [r8]
 8015224:	9005      	str	r0, [sp, #20]
 8015226:	3307      	adds	r3, #7
 8015228:	f023 0307 	bic.w	r3, r3, #7
 801522c:	f103 0208 	add.w	r2, r3, #8
 8015230:	f894 a018 	ldrb.w	sl, [r4, #24]
 8015234:	f8d4 b000 	ldr.w	fp, [r4]
 8015238:	f8c8 2000 	str.w	r2, [r8]
 801523c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015240:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8015244:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8015248:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801524c:	9307      	str	r3, [sp, #28]
 801524e:	f8cd 8018 	str.w	r8, [sp, #24]
 8015252:	f04f 32ff 	mov.w	r2, #4294967295
 8015256:	4ba7      	ldr	r3, [pc, #668]	; (80154f4 <_printf_float+0x2f8>)
 8015258:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801525c:	f7f3 fb9e 	bl	800899c <__aeabi_dcmpun>
 8015260:	bb70      	cbnz	r0, 80152c0 <_printf_float+0xc4>
 8015262:	f04f 32ff 	mov.w	r2, #4294967295
 8015266:	4ba3      	ldr	r3, [pc, #652]	; (80154f4 <_printf_float+0x2f8>)
 8015268:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801526c:	f7f3 fb78 	bl	8008960 <__aeabi_dcmple>
 8015270:	bb30      	cbnz	r0, 80152c0 <_printf_float+0xc4>
 8015272:	2200      	movs	r2, #0
 8015274:	2300      	movs	r3, #0
 8015276:	4640      	mov	r0, r8
 8015278:	4649      	mov	r1, r9
 801527a:	f7f3 fb67 	bl	800894c <__aeabi_dcmplt>
 801527e:	b110      	cbz	r0, 8015286 <_printf_float+0x8a>
 8015280:	232d      	movs	r3, #45	; 0x2d
 8015282:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015286:	4a9c      	ldr	r2, [pc, #624]	; (80154f8 <_printf_float+0x2fc>)
 8015288:	4b9c      	ldr	r3, [pc, #624]	; (80154fc <_printf_float+0x300>)
 801528a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801528e:	bf8c      	ite	hi
 8015290:	4690      	movhi	r8, r2
 8015292:	4698      	movls	r8, r3
 8015294:	2303      	movs	r3, #3
 8015296:	f02b 0204 	bic.w	r2, fp, #4
 801529a:	6123      	str	r3, [r4, #16]
 801529c:	6022      	str	r2, [r4, #0]
 801529e:	f04f 0900 	mov.w	r9, #0
 80152a2:	9700      	str	r7, [sp, #0]
 80152a4:	4633      	mov	r3, r6
 80152a6:	aa0b      	add	r2, sp, #44	; 0x2c
 80152a8:	4621      	mov	r1, r4
 80152aa:	4628      	mov	r0, r5
 80152ac:	f000 f9e6 	bl	801567c <_printf_common>
 80152b0:	3001      	adds	r0, #1
 80152b2:	f040 808d 	bne.w	80153d0 <_printf_float+0x1d4>
 80152b6:	f04f 30ff 	mov.w	r0, #4294967295
 80152ba:	b00d      	add	sp, #52	; 0x34
 80152bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152c0:	4642      	mov	r2, r8
 80152c2:	464b      	mov	r3, r9
 80152c4:	4640      	mov	r0, r8
 80152c6:	4649      	mov	r1, r9
 80152c8:	f7f3 fb68 	bl	800899c <__aeabi_dcmpun>
 80152cc:	b110      	cbz	r0, 80152d4 <_printf_float+0xd8>
 80152ce:	4a8c      	ldr	r2, [pc, #560]	; (8015500 <_printf_float+0x304>)
 80152d0:	4b8c      	ldr	r3, [pc, #560]	; (8015504 <_printf_float+0x308>)
 80152d2:	e7da      	b.n	801528a <_printf_float+0x8e>
 80152d4:	6861      	ldr	r1, [r4, #4]
 80152d6:	1c4b      	adds	r3, r1, #1
 80152d8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80152dc:	a80a      	add	r0, sp, #40	; 0x28
 80152de:	d13e      	bne.n	801535e <_printf_float+0x162>
 80152e0:	2306      	movs	r3, #6
 80152e2:	6063      	str	r3, [r4, #4]
 80152e4:	2300      	movs	r3, #0
 80152e6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80152ea:	ab09      	add	r3, sp, #36	; 0x24
 80152ec:	9300      	str	r3, [sp, #0]
 80152ee:	ec49 8b10 	vmov	d0, r8, r9
 80152f2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80152f6:	6022      	str	r2, [r4, #0]
 80152f8:	f8cd a004 	str.w	sl, [sp, #4]
 80152fc:	6861      	ldr	r1, [r4, #4]
 80152fe:	4628      	mov	r0, r5
 8015300:	f7ff fee7 	bl	80150d2 <__cvt>
 8015304:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8015308:	2b47      	cmp	r3, #71	; 0x47
 801530a:	4680      	mov	r8, r0
 801530c:	d109      	bne.n	8015322 <_printf_float+0x126>
 801530e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015310:	1cd8      	adds	r0, r3, #3
 8015312:	db02      	blt.n	801531a <_printf_float+0x11e>
 8015314:	6862      	ldr	r2, [r4, #4]
 8015316:	4293      	cmp	r3, r2
 8015318:	dd47      	ble.n	80153aa <_printf_float+0x1ae>
 801531a:	f1aa 0a02 	sub.w	sl, sl, #2
 801531e:	fa5f fa8a 	uxtb.w	sl, sl
 8015322:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8015326:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015328:	d824      	bhi.n	8015374 <_printf_float+0x178>
 801532a:	3901      	subs	r1, #1
 801532c:	4652      	mov	r2, sl
 801532e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8015332:	9109      	str	r1, [sp, #36]	; 0x24
 8015334:	f7ff ff2e 	bl	8015194 <__exponent>
 8015338:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801533a:	1813      	adds	r3, r2, r0
 801533c:	2a01      	cmp	r2, #1
 801533e:	4681      	mov	r9, r0
 8015340:	6123      	str	r3, [r4, #16]
 8015342:	dc02      	bgt.n	801534a <_printf_float+0x14e>
 8015344:	6822      	ldr	r2, [r4, #0]
 8015346:	07d1      	lsls	r1, r2, #31
 8015348:	d501      	bpl.n	801534e <_printf_float+0x152>
 801534a:	3301      	adds	r3, #1
 801534c:	6123      	str	r3, [r4, #16]
 801534e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8015352:	2b00      	cmp	r3, #0
 8015354:	d0a5      	beq.n	80152a2 <_printf_float+0xa6>
 8015356:	232d      	movs	r3, #45	; 0x2d
 8015358:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801535c:	e7a1      	b.n	80152a2 <_printf_float+0xa6>
 801535e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8015362:	f000 8177 	beq.w	8015654 <_printf_float+0x458>
 8015366:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801536a:	d1bb      	bne.n	80152e4 <_printf_float+0xe8>
 801536c:	2900      	cmp	r1, #0
 801536e:	d1b9      	bne.n	80152e4 <_printf_float+0xe8>
 8015370:	2301      	movs	r3, #1
 8015372:	e7b6      	b.n	80152e2 <_printf_float+0xe6>
 8015374:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8015378:	d119      	bne.n	80153ae <_printf_float+0x1b2>
 801537a:	2900      	cmp	r1, #0
 801537c:	6863      	ldr	r3, [r4, #4]
 801537e:	dd0c      	ble.n	801539a <_printf_float+0x19e>
 8015380:	6121      	str	r1, [r4, #16]
 8015382:	b913      	cbnz	r3, 801538a <_printf_float+0x18e>
 8015384:	6822      	ldr	r2, [r4, #0]
 8015386:	07d2      	lsls	r2, r2, #31
 8015388:	d502      	bpl.n	8015390 <_printf_float+0x194>
 801538a:	3301      	adds	r3, #1
 801538c:	440b      	add	r3, r1
 801538e:	6123      	str	r3, [r4, #16]
 8015390:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015392:	65a3      	str	r3, [r4, #88]	; 0x58
 8015394:	f04f 0900 	mov.w	r9, #0
 8015398:	e7d9      	b.n	801534e <_printf_float+0x152>
 801539a:	b913      	cbnz	r3, 80153a2 <_printf_float+0x1a6>
 801539c:	6822      	ldr	r2, [r4, #0]
 801539e:	07d0      	lsls	r0, r2, #31
 80153a0:	d501      	bpl.n	80153a6 <_printf_float+0x1aa>
 80153a2:	3302      	adds	r3, #2
 80153a4:	e7f3      	b.n	801538e <_printf_float+0x192>
 80153a6:	2301      	movs	r3, #1
 80153a8:	e7f1      	b.n	801538e <_printf_float+0x192>
 80153aa:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80153ae:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80153b2:	4293      	cmp	r3, r2
 80153b4:	db05      	blt.n	80153c2 <_printf_float+0x1c6>
 80153b6:	6822      	ldr	r2, [r4, #0]
 80153b8:	6123      	str	r3, [r4, #16]
 80153ba:	07d1      	lsls	r1, r2, #31
 80153bc:	d5e8      	bpl.n	8015390 <_printf_float+0x194>
 80153be:	3301      	adds	r3, #1
 80153c0:	e7e5      	b.n	801538e <_printf_float+0x192>
 80153c2:	2b00      	cmp	r3, #0
 80153c4:	bfd4      	ite	le
 80153c6:	f1c3 0302 	rsble	r3, r3, #2
 80153ca:	2301      	movgt	r3, #1
 80153cc:	4413      	add	r3, r2
 80153ce:	e7de      	b.n	801538e <_printf_float+0x192>
 80153d0:	6823      	ldr	r3, [r4, #0]
 80153d2:	055a      	lsls	r2, r3, #21
 80153d4:	d407      	bmi.n	80153e6 <_printf_float+0x1ea>
 80153d6:	6923      	ldr	r3, [r4, #16]
 80153d8:	4642      	mov	r2, r8
 80153da:	4631      	mov	r1, r6
 80153dc:	4628      	mov	r0, r5
 80153de:	47b8      	blx	r7
 80153e0:	3001      	adds	r0, #1
 80153e2:	d12b      	bne.n	801543c <_printf_float+0x240>
 80153e4:	e767      	b.n	80152b6 <_printf_float+0xba>
 80153e6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80153ea:	f240 80dc 	bls.w	80155a6 <_printf_float+0x3aa>
 80153ee:	2200      	movs	r2, #0
 80153f0:	2300      	movs	r3, #0
 80153f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80153f6:	f7f3 fa9f 	bl	8008938 <__aeabi_dcmpeq>
 80153fa:	2800      	cmp	r0, #0
 80153fc:	d033      	beq.n	8015466 <_printf_float+0x26a>
 80153fe:	2301      	movs	r3, #1
 8015400:	4a41      	ldr	r2, [pc, #260]	; (8015508 <_printf_float+0x30c>)
 8015402:	4631      	mov	r1, r6
 8015404:	4628      	mov	r0, r5
 8015406:	47b8      	blx	r7
 8015408:	3001      	adds	r0, #1
 801540a:	f43f af54 	beq.w	80152b6 <_printf_float+0xba>
 801540e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015412:	429a      	cmp	r2, r3
 8015414:	db02      	blt.n	801541c <_printf_float+0x220>
 8015416:	6823      	ldr	r3, [r4, #0]
 8015418:	07d8      	lsls	r0, r3, #31
 801541a:	d50f      	bpl.n	801543c <_printf_float+0x240>
 801541c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015420:	4631      	mov	r1, r6
 8015422:	4628      	mov	r0, r5
 8015424:	47b8      	blx	r7
 8015426:	3001      	adds	r0, #1
 8015428:	f43f af45 	beq.w	80152b6 <_printf_float+0xba>
 801542c:	f04f 0800 	mov.w	r8, #0
 8015430:	f104 091a 	add.w	r9, r4, #26
 8015434:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015436:	3b01      	subs	r3, #1
 8015438:	4543      	cmp	r3, r8
 801543a:	dc09      	bgt.n	8015450 <_printf_float+0x254>
 801543c:	6823      	ldr	r3, [r4, #0]
 801543e:	079b      	lsls	r3, r3, #30
 8015440:	f100 8103 	bmi.w	801564a <_printf_float+0x44e>
 8015444:	68e0      	ldr	r0, [r4, #12]
 8015446:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015448:	4298      	cmp	r0, r3
 801544a:	bfb8      	it	lt
 801544c:	4618      	movlt	r0, r3
 801544e:	e734      	b.n	80152ba <_printf_float+0xbe>
 8015450:	2301      	movs	r3, #1
 8015452:	464a      	mov	r2, r9
 8015454:	4631      	mov	r1, r6
 8015456:	4628      	mov	r0, r5
 8015458:	47b8      	blx	r7
 801545a:	3001      	adds	r0, #1
 801545c:	f43f af2b 	beq.w	80152b6 <_printf_float+0xba>
 8015460:	f108 0801 	add.w	r8, r8, #1
 8015464:	e7e6      	b.n	8015434 <_printf_float+0x238>
 8015466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015468:	2b00      	cmp	r3, #0
 801546a:	dc2b      	bgt.n	80154c4 <_printf_float+0x2c8>
 801546c:	2301      	movs	r3, #1
 801546e:	4a26      	ldr	r2, [pc, #152]	; (8015508 <_printf_float+0x30c>)
 8015470:	4631      	mov	r1, r6
 8015472:	4628      	mov	r0, r5
 8015474:	47b8      	blx	r7
 8015476:	3001      	adds	r0, #1
 8015478:	f43f af1d 	beq.w	80152b6 <_printf_float+0xba>
 801547c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801547e:	b923      	cbnz	r3, 801548a <_printf_float+0x28e>
 8015480:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015482:	b913      	cbnz	r3, 801548a <_printf_float+0x28e>
 8015484:	6823      	ldr	r3, [r4, #0]
 8015486:	07d9      	lsls	r1, r3, #31
 8015488:	d5d8      	bpl.n	801543c <_printf_float+0x240>
 801548a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801548e:	4631      	mov	r1, r6
 8015490:	4628      	mov	r0, r5
 8015492:	47b8      	blx	r7
 8015494:	3001      	adds	r0, #1
 8015496:	f43f af0e 	beq.w	80152b6 <_printf_float+0xba>
 801549a:	f04f 0900 	mov.w	r9, #0
 801549e:	f104 0a1a 	add.w	sl, r4, #26
 80154a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80154a4:	425b      	negs	r3, r3
 80154a6:	454b      	cmp	r3, r9
 80154a8:	dc01      	bgt.n	80154ae <_printf_float+0x2b2>
 80154aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80154ac:	e794      	b.n	80153d8 <_printf_float+0x1dc>
 80154ae:	2301      	movs	r3, #1
 80154b0:	4652      	mov	r2, sl
 80154b2:	4631      	mov	r1, r6
 80154b4:	4628      	mov	r0, r5
 80154b6:	47b8      	blx	r7
 80154b8:	3001      	adds	r0, #1
 80154ba:	f43f aefc 	beq.w	80152b6 <_printf_float+0xba>
 80154be:	f109 0901 	add.w	r9, r9, #1
 80154c2:	e7ee      	b.n	80154a2 <_printf_float+0x2a6>
 80154c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80154c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80154c8:	429a      	cmp	r2, r3
 80154ca:	bfa8      	it	ge
 80154cc:	461a      	movge	r2, r3
 80154ce:	2a00      	cmp	r2, #0
 80154d0:	4691      	mov	r9, r2
 80154d2:	dd07      	ble.n	80154e4 <_printf_float+0x2e8>
 80154d4:	4613      	mov	r3, r2
 80154d6:	4631      	mov	r1, r6
 80154d8:	4642      	mov	r2, r8
 80154da:	4628      	mov	r0, r5
 80154dc:	47b8      	blx	r7
 80154de:	3001      	adds	r0, #1
 80154e0:	f43f aee9 	beq.w	80152b6 <_printf_float+0xba>
 80154e4:	f104 031a 	add.w	r3, r4, #26
 80154e8:	f04f 0b00 	mov.w	fp, #0
 80154ec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80154f0:	9306      	str	r3, [sp, #24]
 80154f2:	e015      	b.n	8015520 <_printf_float+0x324>
 80154f4:	7fefffff 	.word	0x7fefffff
 80154f8:	0801a414 	.word	0x0801a414
 80154fc:	0801a410 	.word	0x0801a410
 8015500:	0801a41c 	.word	0x0801a41c
 8015504:	0801a418 	.word	0x0801a418
 8015508:	0801a63b 	.word	0x0801a63b
 801550c:	2301      	movs	r3, #1
 801550e:	9a06      	ldr	r2, [sp, #24]
 8015510:	4631      	mov	r1, r6
 8015512:	4628      	mov	r0, r5
 8015514:	47b8      	blx	r7
 8015516:	3001      	adds	r0, #1
 8015518:	f43f aecd 	beq.w	80152b6 <_printf_float+0xba>
 801551c:	f10b 0b01 	add.w	fp, fp, #1
 8015520:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8015524:	ebaa 0309 	sub.w	r3, sl, r9
 8015528:	455b      	cmp	r3, fp
 801552a:	dcef      	bgt.n	801550c <_printf_float+0x310>
 801552c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015530:	429a      	cmp	r2, r3
 8015532:	44d0      	add	r8, sl
 8015534:	db15      	blt.n	8015562 <_printf_float+0x366>
 8015536:	6823      	ldr	r3, [r4, #0]
 8015538:	07da      	lsls	r2, r3, #31
 801553a:	d412      	bmi.n	8015562 <_printf_float+0x366>
 801553c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801553e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015540:	eba3 020a 	sub.w	r2, r3, sl
 8015544:	eba3 0a01 	sub.w	sl, r3, r1
 8015548:	4592      	cmp	sl, r2
 801554a:	bfa8      	it	ge
 801554c:	4692      	movge	sl, r2
 801554e:	f1ba 0f00 	cmp.w	sl, #0
 8015552:	dc0e      	bgt.n	8015572 <_printf_float+0x376>
 8015554:	f04f 0800 	mov.w	r8, #0
 8015558:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801555c:	f104 091a 	add.w	r9, r4, #26
 8015560:	e019      	b.n	8015596 <_printf_float+0x39a>
 8015562:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015566:	4631      	mov	r1, r6
 8015568:	4628      	mov	r0, r5
 801556a:	47b8      	blx	r7
 801556c:	3001      	adds	r0, #1
 801556e:	d1e5      	bne.n	801553c <_printf_float+0x340>
 8015570:	e6a1      	b.n	80152b6 <_printf_float+0xba>
 8015572:	4653      	mov	r3, sl
 8015574:	4642      	mov	r2, r8
 8015576:	4631      	mov	r1, r6
 8015578:	4628      	mov	r0, r5
 801557a:	47b8      	blx	r7
 801557c:	3001      	adds	r0, #1
 801557e:	d1e9      	bne.n	8015554 <_printf_float+0x358>
 8015580:	e699      	b.n	80152b6 <_printf_float+0xba>
 8015582:	2301      	movs	r3, #1
 8015584:	464a      	mov	r2, r9
 8015586:	4631      	mov	r1, r6
 8015588:	4628      	mov	r0, r5
 801558a:	47b8      	blx	r7
 801558c:	3001      	adds	r0, #1
 801558e:	f43f ae92 	beq.w	80152b6 <_printf_float+0xba>
 8015592:	f108 0801 	add.w	r8, r8, #1
 8015596:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801559a:	1a9b      	subs	r3, r3, r2
 801559c:	eba3 030a 	sub.w	r3, r3, sl
 80155a0:	4543      	cmp	r3, r8
 80155a2:	dcee      	bgt.n	8015582 <_printf_float+0x386>
 80155a4:	e74a      	b.n	801543c <_printf_float+0x240>
 80155a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80155a8:	2a01      	cmp	r2, #1
 80155aa:	dc01      	bgt.n	80155b0 <_printf_float+0x3b4>
 80155ac:	07db      	lsls	r3, r3, #31
 80155ae:	d53a      	bpl.n	8015626 <_printf_float+0x42a>
 80155b0:	2301      	movs	r3, #1
 80155b2:	4642      	mov	r2, r8
 80155b4:	4631      	mov	r1, r6
 80155b6:	4628      	mov	r0, r5
 80155b8:	47b8      	blx	r7
 80155ba:	3001      	adds	r0, #1
 80155bc:	f43f ae7b 	beq.w	80152b6 <_printf_float+0xba>
 80155c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80155c4:	4631      	mov	r1, r6
 80155c6:	4628      	mov	r0, r5
 80155c8:	47b8      	blx	r7
 80155ca:	3001      	adds	r0, #1
 80155cc:	f108 0801 	add.w	r8, r8, #1
 80155d0:	f43f ae71 	beq.w	80152b6 <_printf_float+0xba>
 80155d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80155d6:	2200      	movs	r2, #0
 80155d8:	f103 3aff 	add.w	sl, r3, #4294967295
 80155dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80155e0:	2300      	movs	r3, #0
 80155e2:	f7f3 f9a9 	bl	8008938 <__aeabi_dcmpeq>
 80155e6:	b9c8      	cbnz	r0, 801561c <_printf_float+0x420>
 80155e8:	4653      	mov	r3, sl
 80155ea:	4642      	mov	r2, r8
 80155ec:	4631      	mov	r1, r6
 80155ee:	4628      	mov	r0, r5
 80155f0:	47b8      	blx	r7
 80155f2:	3001      	adds	r0, #1
 80155f4:	d10e      	bne.n	8015614 <_printf_float+0x418>
 80155f6:	e65e      	b.n	80152b6 <_printf_float+0xba>
 80155f8:	2301      	movs	r3, #1
 80155fa:	4652      	mov	r2, sl
 80155fc:	4631      	mov	r1, r6
 80155fe:	4628      	mov	r0, r5
 8015600:	47b8      	blx	r7
 8015602:	3001      	adds	r0, #1
 8015604:	f43f ae57 	beq.w	80152b6 <_printf_float+0xba>
 8015608:	f108 0801 	add.w	r8, r8, #1
 801560c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801560e:	3b01      	subs	r3, #1
 8015610:	4543      	cmp	r3, r8
 8015612:	dcf1      	bgt.n	80155f8 <_printf_float+0x3fc>
 8015614:	464b      	mov	r3, r9
 8015616:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801561a:	e6de      	b.n	80153da <_printf_float+0x1de>
 801561c:	f04f 0800 	mov.w	r8, #0
 8015620:	f104 0a1a 	add.w	sl, r4, #26
 8015624:	e7f2      	b.n	801560c <_printf_float+0x410>
 8015626:	2301      	movs	r3, #1
 8015628:	e7df      	b.n	80155ea <_printf_float+0x3ee>
 801562a:	2301      	movs	r3, #1
 801562c:	464a      	mov	r2, r9
 801562e:	4631      	mov	r1, r6
 8015630:	4628      	mov	r0, r5
 8015632:	47b8      	blx	r7
 8015634:	3001      	adds	r0, #1
 8015636:	f43f ae3e 	beq.w	80152b6 <_printf_float+0xba>
 801563a:	f108 0801 	add.w	r8, r8, #1
 801563e:	68e3      	ldr	r3, [r4, #12]
 8015640:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015642:	1a9b      	subs	r3, r3, r2
 8015644:	4543      	cmp	r3, r8
 8015646:	dcf0      	bgt.n	801562a <_printf_float+0x42e>
 8015648:	e6fc      	b.n	8015444 <_printf_float+0x248>
 801564a:	f04f 0800 	mov.w	r8, #0
 801564e:	f104 0919 	add.w	r9, r4, #25
 8015652:	e7f4      	b.n	801563e <_printf_float+0x442>
 8015654:	2900      	cmp	r1, #0
 8015656:	f43f ae8b 	beq.w	8015370 <_printf_float+0x174>
 801565a:	2300      	movs	r3, #0
 801565c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8015660:	ab09      	add	r3, sp, #36	; 0x24
 8015662:	9300      	str	r3, [sp, #0]
 8015664:	ec49 8b10 	vmov	d0, r8, r9
 8015668:	6022      	str	r2, [r4, #0]
 801566a:	f8cd a004 	str.w	sl, [sp, #4]
 801566e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8015672:	4628      	mov	r0, r5
 8015674:	f7ff fd2d 	bl	80150d2 <__cvt>
 8015678:	4680      	mov	r8, r0
 801567a:	e648      	b.n	801530e <_printf_float+0x112>

0801567c <_printf_common>:
 801567c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015680:	4691      	mov	r9, r2
 8015682:	461f      	mov	r7, r3
 8015684:	688a      	ldr	r2, [r1, #8]
 8015686:	690b      	ldr	r3, [r1, #16]
 8015688:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801568c:	4293      	cmp	r3, r2
 801568e:	bfb8      	it	lt
 8015690:	4613      	movlt	r3, r2
 8015692:	f8c9 3000 	str.w	r3, [r9]
 8015696:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801569a:	4606      	mov	r6, r0
 801569c:	460c      	mov	r4, r1
 801569e:	b112      	cbz	r2, 80156a6 <_printf_common+0x2a>
 80156a0:	3301      	adds	r3, #1
 80156a2:	f8c9 3000 	str.w	r3, [r9]
 80156a6:	6823      	ldr	r3, [r4, #0]
 80156a8:	0699      	lsls	r1, r3, #26
 80156aa:	bf42      	ittt	mi
 80156ac:	f8d9 3000 	ldrmi.w	r3, [r9]
 80156b0:	3302      	addmi	r3, #2
 80156b2:	f8c9 3000 	strmi.w	r3, [r9]
 80156b6:	6825      	ldr	r5, [r4, #0]
 80156b8:	f015 0506 	ands.w	r5, r5, #6
 80156bc:	d107      	bne.n	80156ce <_printf_common+0x52>
 80156be:	f104 0a19 	add.w	sl, r4, #25
 80156c2:	68e3      	ldr	r3, [r4, #12]
 80156c4:	f8d9 2000 	ldr.w	r2, [r9]
 80156c8:	1a9b      	subs	r3, r3, r2
 80156ca:	42ab      	cmp	r3, r5
 80156cc:	dc28      	bgt.n	8015720 <_printf_common+0xa4>
 80156ce:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80156d2:	6822      	ldr	r2, [r4, #0]
 80156d4:	3300      	adds	r3, #0
 80156d6:	bf18      	it	ne
 80156d8:	2301      	movne	r3, #1
 80156da:	0692      	lsls	r2, r2, #26
 80156dc:	d42d      	bmi.n	801573a <_printf_common+0xbe>
 80156de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80156e2:	4639      	mov	r1, r7
 80156e4:	4630      	mov	r0, r6
 80156e6:	47c0      	blx	r8
 80156e8:	3001      	adds	r0, #1
 80156ea:	d020      	beq.n	801572e <_printf_common+0xb2>
 80156ec:	6823      	ldr	r3, [r4, #0]
 80156ee:	68e5      	ldr	r5, [r4, #12]
 80156f0:	f8d9 2000 	ldr.w	r2, [r9]
 80156f4:	f003 0306 	and.w	r3, r3, #6
 80156f8:	2b04      	cmp	r3, #4
 80156fa:	bf08      	it	eq
 80156fc:	1aad      	subeq	r5, r5, r2
 80156fe:	68a3      	ldr	r3, [r4, #8]
 8015700:	6922      	ldr	r2, [r4, #16]
 8015702:	bf0c      	ite	eq
 8015704:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015708:	2500      	movne	r5, #0
 801570a:	4293      	cmp	r3, r2
 801570c:	bfc4      	itt	gt
 801570e:	1a9b      	subgt	r3, r3, r2
 8015710:	18ed      	addgt	r5, r5, r3
 8015712:	f04f 0900 	mov.w	r9, #0
 8015716:	341a      	adds	r4, #26
 8015718:	454d      	cmp	r5, r9
 801571a:	d11a      	bne.n	8015752 <_printf_common+0xd6>
 801571c:	2000      	movs	r0, #0
 801571e:	e008      	b.n	8015732 <_printf_common+0xb6>
 8015720:	2301      	movs	r3, #1
 8015722:	4652      	mov	r2, sl
 8015724:	4639      	mov	r1, r7
 8015726:	4630      	mov	r0, r6
 8015728:	47c0      	blx	r8
 801572a:	3001      	adds	r0, #1
 801572c:	d103      	bne.n	8015736 <_printf_common+0xba>
 801572e:	f04f 30ff 	mov.w	r0, #4294967295
 8015732:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015736:	3501      	adds	r5, #1
 8015738:	e7c3      	b.n	80156c2 <_printf_common+0x46>
 801573a:	18e1      	adds	r1, r4, r3
 801573c:	1c5a      	adds	r2, r3, #1
 801573e:	2030      	movs	r0, #48	; 0x30
 8015740:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015744:	4422      	add	r2, r4
 8015746:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801574a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801574e:	3302      	adds	r3, #2
 8015750:	e7c5      	b.n	80156de <_printf_common+0x62>
 8015752:	2301      	movs	r3, #1
 8015754:	4622      	mov	r2, r4
 8015756:	4639      	mov	r1, r7
 8015758:	4630      	mov	r0, r6
 801575a:	47c0      	blx	r8
 801575c:	3001      	adds	r0, #1
 801575e:	d0e6      	beq.n	801572e <_printf_common+0xb2>
 8015760:	f109 0901 	add.w	r9, r9, #1
 8015764:	e7d8      	b.n	8015718 <_printf_common+0x9c>
	...

08015768 <_printf_i>:
 8015768:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801576c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8015770:	460c      	mov	r4, r1
 8015772:	7e09      	ldrb	r1, [r1, #24]
 8015774:	b085      	sub	sp, #20
 8015776:	296e      	cmp	r1, #110	; 0x6e
 8015778:	4617      	mov	r7, r2
 801577a:	4606      	mov	r6, r0
 801577c:	4698      	mov	r8, r3
 801577e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015780:	f000 80b3 	beq.w	80158ea <_printf_i+0x182>
 8015784:	d822      	bhi.n	80157cc <_printf_i+0x64>
 8015786:	2963      	cmp	r1, #99	; 0x63
 8015788:	d036      	beq.n	80157f8 <_printf_i+0x90>
 801578a:	d80a      	bhi.n	80157a2 <_printf_i+0x3a>
 801578c:	2900      	cmp	r1, #0
 801578e:	f000 80b9 	beq.w	8015904 <_printf_i+0x19c>
 8015792:	2958      	cmp	r1, #88	; 0x58
 8015794:	f000 8083 	beq.w	801589e <_printf_i+0x136>
 8015798:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801579c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80157a0:	e032      	b.n	8015808 <_printf_i+0xa0>
 80157a2:	2964      	cmp	r1, #100	; 0x64
 80157a4:	d001      	beq.n	80157aa <_printf_i+0x42>
 80157a6:	2969      	cmp	r1, #105	; 0x69
 80157a8:	d1f6      	bne.n	8015798 <_printf_i+0x30>
 80157aa:	6820      	ldr	r0, [r4, #0]
 80157ac:	6813      	ldr	r3, [r2, #0]
 80157ae:	0605      	lsls	r5, r0, #24
 80157b0:	f103 0104 	add.w	r1, r3, #4
 80157b4:	d52a      	bpl.n	801580c <_printf_i+0xa4>
 80157b6:	681b      	ldr	r3, [r3, #0]
 80157b8:	6011      	str	r1, [r2, #0]
 80157ba:	2b00      	cmp	r3, #0
 80157bc:	da03      	bge.n	80157c6 <_printf_i+0x5e>
 80157be:	222d      	movs	r2, #45	; 0x2d
 80157c0:	425b      	negs	r3, r3
 80157c2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80157c6:	486f      	ldr	r0, [pc, #444]	; (8015984 <_printf_i+0x21c>)
 80157c8:	220a      	movs	r2, #10
 80157ca:	e039      	b.n	8015840 <_printf_i+0xd8>
 80157cc:	2973      	cmp	r1, #115	; 0x73
 80157ce:	f000 809d 	beq.w	801590c <_printf_i+0x1a4>
 80157d2:	d808      	bhi.n	80157e6 <_printf_i+0x7e>
 80157d4:	296f      	cmp	r1, #111	; 0x6f
 80157d6:	d020      	beq.n	801581a <_printf_i+0xb2>
 80157d8:	2970      	cmp	r1, #112	; 0x70
 80157da:	d1dd      	bne.n	8015798 <_printf_i+0x30>
 80157dc:	6823      	ldr	r3, [r4, #0]
 80157de:	f043 0320 	orr.w	r3, r3, #32
 80157e2:	6023      	str	r3, [r4, #0]
 80157e4:	e003      	b.n	80157ee <_printf_i+0x86>
 80157e6:	2975      	cmp	r1, #117	; 0x75
 80157e8:	d017      	beq.n	801581a <_printf_i+0xb2>
 80157ea:	2978      	cmp	r1, #120	; 0x78
 80157ec:	d1d4      	bne.n	8015798 <_printf_i+0x30>
 80157ee:	2378      	movs	r3, #120	; 0x78
 80157f0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80157f4:	4864      	ldr	r0, [pc, #400]	; (8015988 <_printf_i+0x220>)
 80157f6:	e055      	b.n	80158a4 <_printf_i+0x13c>
 80157f8:	6813      	ldr	r3, [r2, #0]
 80157fa:	1d19      	adds	r1, r3, #4
 80157fc:	681b      	ldr	r3, [r3, #0]
 80157fe:	6011      	str	r1, [r2, #0]
 8015800:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015804:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015808:	2301      	movs	r3, #1
 801580a:	e08c      	b.n	8015926 <_printf_i+0x1be>
 801580c:	681b      	ldr	r3, [r3, #0]
 801580e:	6011      	str	r1, [r2, #0]
 8015810:	f010 0f40 	tst.w	r0, #64	; 0x40
 8015814:	bf18      	it	ne
 8015816:	b21b      	sxthne	r3, r3
 8015818:	e7cf      	b.n	80157ba <_printf_i+0x52>
 801581a:	6813      	ldr	r3, [r2, #0]
 801581c:	6825      	ldr	r5, [r4, #0]
 801581e:	1d18      	adds	r0, r3, #4
 8015820:	6010      	str	r0, [r2, #0]
 8015822:	0628      	lsls	r0, r5, #24
 8015824:	d501      	bpl.n	801582a <_printf_i+0xc2>
 8015826:	681b      	ldr	r3, [r3, #0]
 8015828:	e002      	b.n	8015830 <_printf_i+0xc8>
 801582a:	0668      	lsls	r0, r5, #25
 801582c:	d5fb      	bpl.n	8015826 <_printf_i+0xbe>
 801582e:	881b      	ldrh	r3, [r3, #0]
 8015830:	4854      	ldr	r0, [pc, #336]	; (8015984 <_printf_i+0x21c>)
 8015832:	296f      	cmp	r1, #111	; 0x6f
 8015834:	bf14      	ite	ne
 8015836:	220a      	movne	r2, #10
 8015838:	2208      	moveq	r2, #8
 801583a:	2100      	movs	r1, #0
 801583c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8015840:	6865      	ldr	r5, [r4, #4]
 8015842:	60a5      	str	r5, [r4, #8]
 8015844:	2d00      	cmp	r5, #0
 8015846:	f2c0 8095 	blt.w	8015974 <_printf_i+0x20c>
 801584a:	6821      	ldr	r1, [r4, #0]
 801584c:	f021 0104 	bic.w	r1, r1, #4
 8015850:	6021      	str	r1, [r4, #0]
 8015852:	2b00      	cmp	r3, #0
 8015854:	d13d      	bne.n	80158d2 <_printf_i+0x16a>
 8015856:	2d00      	cmp	r5, #0
 8015858:	f040 808e 	bne.w	8015978 <_printf_i+0x210>
 801585c:	4665      	mov	r5, ip
 801585e:	2a08      	cmp	r2, #8
 8015860:	d10b      	bne.n	801587a <_printf_i+0x112>
 8015862:	6823      	ldr	r3, [r4, #0]
 8015864:	07db      	lsls	r3, r3, #31
 8015866:	d508      	bpl.n	801587a <_printf_i+0x112>
 8015868:	6923      	ldr	r3, [r4, #16]
 801586a:	6862      	ldr	r2, [r4, #4]
 801586c:	429a      	cmp	r2, r3
 801586e:	bfde      	ittt	le
 8015870:	2330      	movle	r3, #48	; 0x30
 8015872:	f805 3c01 	strble.w	r3, [r5, #-1]
 8015876:	f105 35ff 	addle.w	r5, r5, #4294967295
 801587a:	ebac 0305 	sub.w	r3, ip, r5
 801587e:	6123      	str	r3, [r4, #16]
 8015880:	f8cd 8000 	str.w	r8, [sp]
 8015884:	463b      	mov	r3, r7
 8015886:	aa03      	add	r2, sp, #12
 8015888:	4621      	mov	r1, r4
 801588a:	4630      	mov	r0, r6
 801588c:	f7ff fef6 	bl	801567c <_printf_common>
 8015890:	3001      	adds	r0, #1
 8015892:	d14d      	bne.n	8015930 <_printf_i+0x1c8>
 8015894:	f04f 30ff 	mov.w	r0, #4294967295
 8015898:	b005      	add	sp, #20
 801589a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801589e:	4839      	ldr	r0, [pc, #228]	; (8015984 <_printf_i+0x21c>)
 80158a0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80158a4:	6813      	ldr	r3, [r2, #0]
 80158a6:	6821      	ldr	r1, [r4, #0]
 80158a8:	1d1d      	adds	r5, r3, #4
 80158aa:	681b      	ldr	r3, [r3, #0]
 80158ac:	6015      	str	r5, [r2, #0]
 80158ae:	060a      	lsls	r2, r1, #24
 80158b0:	d50b      	bpl.n	80158ca <_printf_i+0x162>
 80158b2:	07ca      	lsls	r2, r1, #31
 80158b4:	bf44      	itt	mi
 80158b6:	f041 0120 	orrmi.w	r1, r1, #32
 80158ba:	6021      	strmi	r1, [r4, #0]
 80158bc:	b91b      	cbnz	r3, 80158c6 <_printf_i+0x15e>
 80158be:	6822      	ldr	r2, [r4, #0]
 80158c0:	f022 0220 	bic.w	r2, r2, #32
 80158c4:	6022      	str	r2, [r4, #0]
 80158c6:	2210      	movs	r2, #16
 80158c8:	e7b7      	b.n	801583a <_printf_i+0xd2>
 80158ca:	064d      	lsls	r5, r1, #25
 80158cc:	bf48      	it	mi
 80158ce:	b29b      	uxthmi	r3, r3
 80158d0:	e7ef      	b.n	80158b2 <_printf_i+0x14a>
 80158d2:	4665      	mov	r5, ip
 80158d4:	fbb3 f1f2 	udiv	r1, r3, r2
 80158d8:	fb02 3311 	mls	r3, r2, r1, r3
 80158dc:	5cc3      	ldrb	r3, [r0, r3]
 80158de:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80158e2:	460b      	mov	r3, r1
 80158e4:	2900      	cmp	r1, #0
 80158e6:	d1f5      	bne.n	80158d4 <_printf_i+0x16c>
 80158e8:	e7b9      	b.n	801585e <_printf_i+0xf6>
 80158ea:	6813      	ldr	r3, [r2, #0]
 80158ec:	6825      	ldr	r5, [r4, #0]
 80158ee:	6961      	ldr	r1, [r4, #20]
 80158f0:	1d18      	adds	r0, r3, #4
 80158f2:	6010      	str	r0, [r2, #0]
 80158f4:	0628      	lsls	r0, r5, #24
 80158f6:	681b      	ldr	r3, [r3, #0]
 80158f8:	d501      	bpl.n	80158fe <_printf_i+0x196>
 80158fa:	6019      	str	r1, [r3, #0]
 80158fc:	e002      	b.n	8015904 <_printf_i+0x19c>
 80158fe:	066a      	lsls	r2, r5, #25
 8015900:	d5fb      	bpl.n	80158fa <_printf_i+0x192>
 8015902:	8019      	strh	r1, [r3, #0]
 8015904:	2300      	movs	r3, #0
 8015906:	6123      	str	r3, [r4, #16]
 8015908:	4665      	mov	r5, ip
 801590a:	e7b9      	b.n	8015880 <_printf_i+0x118>
 801590c:	6813      	ldr	r3, [r2, #0]
 801590e:	1d19      	adds	r1, r3, #4
 8015910:	6011      	str	r1, [r2, #0]
 8015912:	681d      	ldr	r5, [r3, #0]
 8015914:	6862      	ldr	r2, [r4, #4]
 8015916:	2100      	movs	r1, #0
 8015918:	4628      	mov	r0, r5
 801591a:	f7f2 fb99 	bl	8008050 <memchr>
 801591e:	b108      	cbz	r0, 8015924 <_printf_i+0x1bc>
 8015920:	1b40      	subs	r0, r0, r5
 8015922:	6060      	str	r0, [r4, #4]
 8015924:	6863      	ldr	r3, [r4, #4]
 8015926:	6123      	str	r3, [r4, #16]
 8015928:	2300      	movs	r3, #0
 801592a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801592e:	e7a7      	b.n	8015880 <_printf_i+0x118>
 8015930:	6923      	ldr	r3, [r4, #16]
 8015932:	462a      	mov	r2, r5
 8015934:	4639      	mov	r1, r7
 8015936:	4630      	mov	r0, r6
 8015938:	47c0      	blx	r8
 801593a:	3001      	adds	r0, #1
 801593c:	d0aa      	beq.n	8015894 <_printf_i+0x12c>
 801593e:	6823      	ldr	r3, [r4, #0]
 8015940:	079b      	lsls	r3, r3, #30
 8015942:	d413      	bmi.n	801596c <_printf_i+0x204>
 8015944:	68e0      	ldr	r0, [r4, #12]
 8015946:	9b03      	ldr	r3, [sp, #12]
 8015948:	4298      	cmp	r0, r3
 801594a:	bfb8      	it	lt
 801594c:	4618      	movlt	r0, r3
 801594e:	e7a3      	b.n	8015898 <_printf_i+0x130>
 8015950:	2301      	movs	r3, #1
 8015952:	464a      	mov	r2, r9
 8015954:	4639      	mov	r1, r7
 8015956:	4630      	mov	r0, r6
 8015958:	47c0      	blx	r8
 801595a:	3001      	adds	r0, #1
 801595c:	d09a      	beq.n	8015894 <_printf_i+0x12c>
 801595e:	3501      	adds	r5, #1
 8015960:	68e3      	ldr	r3, [r4, #12]
 8015962:	9a03      	ldr	r2, [sp, #12]
 8015964:	1a9b      	subs	r3, r3, r2
 8015966:	42ab      	cmp	r3, r5
 8015968:	dcf2      	bgt.n	8015950 <_printf_i+0x1e8>
 801596a:	e7eb      	b.n	8015944 <_printf_i+0x1dc>
 801596c:	2500      	movs	r5, #0
 801596e:	f104 0919 	add.w	r9, r4, #25
 8015972:	e7f5      	b.n	8015960 <_printf_i+0x1f8>
 8015974:	2b00      	cmp	r3, #0
 8015976:	d1ac      	bne.n	80158d2 <_printf_i+0x16a>
 8015978:	7803      	ldrb	r3, [r0, #0]
 801597a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801597e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015982:	e76c      	b.n	801585e <_printf_i+0xf6>
 8015984:	0801a420 	.word	0x0801a420
 8015988:	0801a431 	.word	0x0801a431

0801598c <_scanf_float>:
 801598c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015990:	469a      	mov	sl, r3
 8015992:	688b      	ldr	r3, [r1, #8]
 8015994:	4616      	mov	r6, r2
 8015996:	1e5a      	subs	r2, r3, #1
 8015998:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801599c:	b087      	sub	sp, #28
 801599e:	bf83      	ittte	hi
 80159a0:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80159a4:	189b      	addhi	r3, r3, r2
 80159a6:	9301      	strhi	r3, [sp, #4]
 80159a8:	2300      	movls	r3, #0
 80159aa:	bf86      	itte	hi
 80159ac:	f240 135d 	movwhi	r3, #349	; 0x15d
 80159b0:	608b      	strhi	r3, [r1, #8]
 80159b2:	9301      	strls	r3, [sp, #4]
 80159b4:	680b      	ldr	r3, [r1, #0]
 80159b6:	4688      	mov	r8, r1
 80159b8:	f04f 0b00 	mov.w	fp, #0
 80159bc:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80159c0:	f848 3b1c 	str.w	r3, [r8], #28
 80159c4:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80159c8:	4607      	mov	r7, r0
 80159ca:	460c      	mov	r4, r1
 80159cc:	4645      	mov	r5, r8
 80159ce:	465a      	mov	r2, fp
 80159d0:	46d9      	mov	r9, fp
 80159d2:	f8cd b008 	str.w	fp, [sp, #8]
 80159d6:	68a1      	ldr	r1, [r4, #8]
 80159d8:	b181      	cbz	r1, 80159fc <_scanf_float+0x70>
 80159da:	6833      	ldr	r3, [r6, #0]
 80159dc:	781b      	ldrb	r3, [r3, #0]
 80159de:	2b49      	cmp	r3, #73	; 0x49
 80159e0:	d071      	beq.n	8015ac6 <_scanf_float+0x13a>
 80159e2:	d84d      	bhi.n	8015a80 <_scanf_float+0xf4>
 80159e4:	2b39      	cmp	r3, #57	; 0x39
 80159e6:	d840      	bhi.n	8015a6a <_scanf_float+0xde>
 80159e8:	2b31      	cmp	r3, #49	; 0x31
 80159ea:	f080 8088 	bcs.w	8015afe <_scanf_float+0x172>
 80159ee:	2b2d      	cmp	r3, #45	; 0x2d
 80159f0:	f000 8090 	beq.w	8015b14 <_scanf_float+0x188>
 80159f4:	d815      	bhi.n	8015a22 <_scanf_float+0x96>
 80159f6:	2b2b      	cmp	r3, #43	; 0x2b
 80159f8:	f000 808c 	beq.w	8015b14 <_scanf_float+0x188>
 80159fc:	f1b9 0f00 	cmp.w	r9, #0
 8015a00:	d003      	beq.n	8015a0a <_scanf_float+0x7e>
 8015a02:	6823      	ldr	r3, [r4, #0]
 8015a04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8015a08:	6023      	str	r3, [r4, #0]
 8015a0a:	3a01      	subs	r2, #1
 8015a0c:	2a01      	cmp	r2, #1
 8015a0e:	f200 80ea 	bhi.w	8015be6 <_scanf_float+0x25a>
 8015a12:	4545      	cmp	r5, r8
 8015a14:	f200 80dc 	bhi.w	8015bd0 <_scanf_float+0x244>
 8015a18:	2601      	movs	r6, #1
 8015a1a:	4630      	mov	r0, r6
 8015a1c:	b007      	add	sp, #28
 8015a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a22:	2b2e      	cmp	r3, #46	; 0x2e
 8015a24:	f000 809f 	beq.w	8015b66 <_scanf_float+0x1da>
 8015a28:	2b30      	cmp	r3, #48	; 0x30
 8015a2a:	d1e7      	bne.n	80159fc <_scanf_float+0x70>
 8015a2c:	6820      	ldr	r0, [r4, #0]
 8015a2e:	f410 7f80 	tst.w	r0, #256	; 0x100
 8015a32:	d064      	beq.n	8015afe <_scanf_float+0x172>
 8015a34:	9b01      	ldr	r3, [sp, #4]
 8015a36:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8015a3a:	6020      	str	r0, [r4, #0]
 8015a3c:	f109 0901 	add.w	r9, r9, #1
 8015a40:	b11b      	cbz	r3, 8015a4a <_scanf_float+0xbe>
 8015a42:	3b01      	subs	r3, #1
 8015a44:	3101      	adds	r1, #1
 8015a46:	9301      	str	r3, [sp, #4]
 8015a48:	60a1      	str	r1, [r4, #8]
 8015a4a:	68a3      	ldr	r3, [r4, #8]
 8015a4c:	3b01      	subs	r3, #1
 8015a4e:	60a3      	str	r3, [r4, #8]
 8015a50:	6923      	ldr	r3, [r4, #16]
 8015a52:	3301      	adds	r3, #1
 8015a54:	6123      	str	r3, [r4, #16]
 8015a56:	6873      	ldr	r3, [r6, #4]
 8015a58:	3b01      	subs	r3, #1
 8015a5a:	2b00      	cmp	r3, #0
 8015a5c:	6073      	str	r3, [r6, #4]
 8015a5e:	f340 80ac 	ble.w	8015bba <_scanf_float+0x22e>
 8015a62:	6833      	ldr	r3, [r6, #0]
 8015a64:	3301      	adds	r3, #1
 8015a66:	6033      	str	r3, [r6, #0]
 8015a68:	e7b5      	b.n	80159d6 <_scanf_float+0x4a>
 8015a6a:	2b45      	cmp	r3, #69	; 0x45
 8015a6c:	f000 8085 	beq.w	8015b7a <_scanf_float+0x1ee>
 8015a70:	2b46      	cmp	r3, #70	; 0x46
 8015a72:	d06a      	beq.n	8015b4a <_scanf_float+0x1be>
 8015a74:	2b41      	cmp	r3, #65	; 0x41
 8015a76:	d1c1      	bne.n	80159fc <_scanf_float+0x70>
 8015a78:	2a01      	cmp	r2, #1
 8015a7a:	d1bf      	bne.n	80159fc <_scanf_float+0x70>
 8015a7c:	2202      	movs	r2, #2
 8015a7e:	e046      	b.n	8015b0e <_scanf_float+0x182>
 8015a80:	2b65      	cmp	r3, #101	; 0x65
 8015a82:	d07a      	beq.n	8015b7a <_scanf_float+0x1ee>
 8015a84:	d818      	bhi.n	8015ab8 <_scanf_float+0x12c>
 8015a86:	2b54      	cmp	r3, #84	; 0x54
 8015a88:	d066      	beq.n	8015b58 <_scanf_float+0x1cc>
 8015a8a:	d811      	bhi.n	8015ab0 <_scanf_float+0x124>
 8015a8c:	2b4e      	cmp	r3, #78	; 0x4e
 8015a8e:	d1b5      	bne.n	80159fc <_scanf_float+0x70>
 8015a90:	2a00      	cmp	r2, #0
 8015a92:	d146      	bne.n	8015b22 <_scanf_float+0x196>
 8015a94:	f1b9 0f00 	cmp.w	r9, #0
 8015a98:	d145      	bne.n	8015b26 <_scanf_float+0x19a>
 8015a9a:	6821      	ldr	r1, [r4, #0]
 8015a9c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8015aa0:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8015aa4:	d13f      	bne.n	8015b26 <_scanf_float+0x19a>
 8015aa6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8015aaa:	6021      	str	r1, [r4, #0]
 8015aac:	2201      	movs	r2, #1
 8015aae:	e02e      	b.n	8015b0e <_scanf_float+0x182>
 8015ab0:	2b59      	cmp	r3, #89	; 0x59
 8015ab2:	d01e      	beq.n	8015af2 <_scanf_float+0x166>
 8015ab4:	2b61      	cmp	r3, #97	; 0x61
 8015ab6:	e7de      	b.n	8015a76 <_scanf_float+0xea>
 8015ab8:	2b6e      	cmp	r3, #110	; 0x6e
 8015aba:	d0e9      	beq.n	8015a90 <_scanf_float+0x104>
 8015abc:	d815      	bhi.n	8015aea <_scanf_float+0x15e>
 8015abe:	2b66      	cmp	r3, #102	; 0x66
 8015ac0:	d043      	beq.n	8015b4a <_scanf_float+0x1be>
 8015ac2:	2b69      	cmp	r3, #105	; 0x69
 8015ac4:	d19a      	bne.n	80159fc <_scanf_float+0x70>
 8015ac6:	f1bb 0f00 	cmp.w	fp, #0
 8015aca:	d138      	bne.n	8015b3e <_scanf_float+0x1b2>
 8015acc:	f1b9 0f00 	cmp.w	r9, #0
 8015ad0:	d197      	bne.n	8015a02 <_scanf_float+0x76>
 8015ad2:	6821      	ldr	r1, [r4, #0]
 8015ad4:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8015ad8:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8015adc:	d195      	bne.n	8015a0a <_scanf_float+0x7e>
 8015ade:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8015ae2:	6021      	str	r1, [r4, #0]
 8015ae4:	f04f 0b01 	mov.w	fp, #1
 8015ae8:	e011      	b.n	8015b0e <_scanf_float+0x182>
 8015aea:	2b74      	cmp	r3, #116	; 0x74
 8015aec:	d034      	beq.n	8015b58 <_scanf_float+0x1cc>
 8015aee:	2b79      	cmp	r3, #121	; 0x79
 8015af0:	d184      	bne.n	80159fc <_scanf_float+0x70>
 8015af2:	f1bb 0f07 	cmp.w	fp, #7
 8015af6:	d181      	bne.n	80159fc <_scanf_float+0x70>
 8015af8:	f04f 0b08 	mov.w	fp, #8
 8015afc:	e007      	b.n	8015b0e <_scanf_float+0x182>
 8015afe:	eb12 0f0b 	cmn.w	r2, fp
 8015b02:	f47f af7b 	bne.w	80159fc <_scanf_float+0x70>
 8015b06:	6821      	ldr	r1, [r4, #0]
 8015b08:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8015b0c:	6021      	str	r1, [r4, #0]
 8015b0e:	702b      	strb	r3, [r5, #0]
 8015b10:	3501      	adds	r5, #1
 8015b12:	e79a      	b.n	8015a4a <_scanf_float+0xbe>
 8015b14:	6821      	ldr	r1, [r4, #0]
 8015b16:	0608      	lsls	r0, r1, #24
 8015b18:	f57f af70 	bpl.w	80159fc <_scanf_float+0x70>
 8015b1c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8015b20:	e7f4      	b.n	8015b0c <_scanf_float+0x180>
 8015b22:	2a02      	cmp	r2, #2
 8015b24:	d047      	beq.n	8015bb6 <_scanf_float+0x22a>
 8015b26:	f1bb 0f01 	cmp.w	fp, #1
 8015b2a:	d003      	beq.n	8015b34 <_scanf_float+0x1a8>
 8015b2c:	f1bb 0f04 	cmp.w	fp, #4
 8015b30:	f47f af64 	bne.w	80159fc <_scanf_float+0x70>
 8015b34:	f10b 0b01 	add.w	fp, fp, #1
 8015b38:	fa5f fb8b 	uxtb.w	fp, fp
 8015b3c:	e7e7      	b.n	8015b0e <_scanf_float+0x182>
 8015b3e:	f1bb 0f03 	cmp.w	fp, #3
 8015b42:	d0f7      	beq.n	8015b34 <_scanf_float+0x1a8>
 8015b44:	f1bb 0f05 	cmp.w	fp, #5
 8015b48:	e7f2      	b.n	8015b30 <_scanf_float+0x1a4>
 8015b4a:	f1bb 0f02 	cmp.w	fp, #2
 8015b4e:	f47f af55 	bne.w	80159fc <_scanf_float+0x70>
 8015b52:	f04f 0b03 	mov.w	fp, #3
 8015b56:	e7da      	b.n	8015b0e <_scanf_float+0x182>
 8015b58:	f1bb 0f06 	cmp.w	fp, #6
 8015b5c:	f47f af4e 	bne.w	80159fc <_scanf_float+0x70>
 8015b60:	f04f 0b07 	mov.w	fp, #7
 8015b64:	e7d3      	b.n	8015b0e <_scanf_float+0x182>
 8015b66:	6821      	ldr	r1, [r4, #0]
 8015b68:	0588      	lsls	r0, r1, #22
 8015b6a:	f57f af47 	bpl.w	80159fc <_scanf_float+0x70>
 8015b6e:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8015b72:	6021      	str	r1, [r4, #0]
 8015b74:	f8cd 9008 	str.w	r9, [sp, #8]
 8015b78:	e7c9      	b.n	8015b0e <_scanf_float+0x182>
 8015b7a:	6821      	ldr	r1, [r4, #0]
 8015b7c:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8015b80:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8015b84:	d006      	beq.n	8015b94 <_scanf_float+0x208>
 8015b86:	0548      	lsls	r0, r1, #21
 8015b88:	f57f af38 	bpl.w	80159fc <_scanf_float+0x70>
 8015b8c:	f1b9 0f00 	cmp.w	r9, #0
 8015b90:	f43f af3b 	beq.w	8015a0a <_scanf_float+0x7e>
 8015b94:	0588      	lsls	r0, r1, #22
 8015b96:	bf58      	it	pl
 8015b98:	9802      	ldrpl	r0, [sp, #8]
 8015b9a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8015b9e:	bf58      	it	pl
 8015ba0:	eba9 0000 	subpl.w	r0, r9, r0
 8015ba4:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8015ba8:	bf58      	it	pl
 8015baa:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8015bae:	6021      	str	r1, [r4, #0]
 8015bb0:	f04f 0900 	mov.w	r9, #0
 8015bb4:	e7ab      	b.n	8015b0e <_scanf_float+0x182>
 8015bb6:	2203      	movs	r2, #3
 8015bb8:	e7a9      	b.n	8015b0e <_scanf_float+0x182>
 8015bba:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8015bbe:	9205      	str	r2, [sp, #20]
 8015bc0:	4631      	mov	r1, r6
 8015bc2:	4638      	mov	r0, r7
 8015bc4:	4798      	blx	r3
 8015bc6:	9a05      	ldr	r2, [sp, #20]
 8015bc8:	2800      	cmp	r0, #0
 8015bca:	f43f af04 	beq.w	80159d6 <_scanf_float+0x4a>
 8015bce:	e715      	b.n	80159fc <_scanf_float+0x70>
 8015bd0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015bd4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015bd8:	4632      	mov	r2, r6
 8015bda:	4638      	mov	r0, r7
 8015bdc:	4798      	blx	r3
 8015bde:	6923      	ldr	r3, [r4, #16]
 8015be0:	3b01      	subs	r3, #1
 8015be2:	6123      	str	r3, [r4, #16]
 8015be4:	e715      	b.n	8015a12 <_scanf_float+0x86>
 8015be6:	f10b 33ff 	add.w	r3, fp, #4294967295
 8015bea:	2b06      	cmp	r3, #6
 8015bec:	d80a      	bhi.n	8015c04 <_scanf_float+0x278>
 8015bee:	f1bb 0f02 	cmp.w	fp, #2
 8015bf2:	d968      	bls.n	8015cc6 <_scanf_float+0x33a>
 8015bf4:	f1ab 0b03 	sub.w	fp, fp, #3
 8015bf8:	fa5f fb8b 	uxtb.w	fp, fp
 8015bfc:	eba5 0b0b 	sub.w	fp, r5, fp
 8015c00:	455d      	cmp	r5, fp
 8015c02:	d14b      	bne.n	8015c9c <_scanf_float+0x310>
 8015c04:	6823      	ldr	r3, [r4, #0]
 8015c06:	05da      	lsls	r2, r3, #23
 8015c08:	d51f      	bpl.n	8015c4a <_scanf_float+0x2be>
 8015c0a:	055b      	lsls	r3, r3, #21
 8015c0c:	d468      	bmi.n	8015ce0 <_scanf_float+0x354>
 8015c0e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8015c12:	6923      	ldr	r3, [r4, #16]
 8015c14:	2965      	cmp	r1, #101	; 0x65
 8015c16:	f103 33ff 	add.w	r3, r3, #4294967295
 8015c1a:	f105 3bff 	add.w	fp, r5, #4294967295
 8015c1e:	6123      	str	r3, [r4, #16]
 8015c20:	d00d      	beq.n	8015c3e <_scanf_float+0x2b2>
 8015c22:	2945      	cmp	r1, #69	; 0x45
 8015c24:	d00b      	beq.n	8015c3e <_scanf_float+0x2b2>
 8015c26:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015c2a:	4632      	mov	r2, r6
 8015c2c:	4638      	mov	r0, r7
 8015c2e:	4798      	blx	r3
 8015c30:	6923      	ldr	r3, [r4, #16]
 8015c32:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8015c36:	3b01      	subs	r3, #1
 8015c38:	f1a5 0b02 	sub.w	fp, r5, #2
 8015c3c:	6123      	str	r3, [r4, #16]
 8015c3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015c42:	4632      	mov	r2, r6
 8015c44:	4638      	mov	r0, r7
 8015c46:	4798      	blx	r3
 8015c48:	465d      	mov	r5, fp
 8015c4a:	6826      	ldr	r6, [r4, #0]
 8015c4c:	f016 0610 	ands.w	r6, r6, #16
 8015c50:	d17a      	bne.n	8015d48 <_scanf_float+0x3bc>
 8015c52:	702e      	strb	r6, [r5, #0]
 8015c54:	6823      	ldr	r3, [r4, #0]
 8015c56:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8015c5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015c5e:	d142      	bne.n	8015ce6 <_scanf_float+0x35a>
 8015c60:	9b02      	ldr	r3, [sp, #8]
 8015c62:	eba9 0303 	sub.w	r3, r9, r3
 8015c66:	425a      	negs	r2, r3
 8015c68:	2b00      	cmp	r3, #0
 8015c6a:	d149      	bne.n	8015d00 <_scanf_float+0x374>
 8015c6c:	2200      	movs	r2, #0
 8015c6e:	4641      	mov	r1, r8
 8015c70:	4638      	mov	r0, r7
 8015c72:	f000 ffed 	bl	8016c50 <_strtod_r>
 8015c76:	6825      	ldr	r5, [r4, #0]
 8015c78:	f8da 3000 	ldr.w	r3, [sl]
 8015c7c:	f015 0f02 	tst.w	r5, #2
 8015c80:	f103 0204 	add.w	r2, r3, #4
 8015c84:	ec59 8b10 	vmov	r8, r9, d0
 8015c88:	f8ca 2000 	str.w	r2, [sl]
 8015c8c:	d043      	beq.n	8015d16 <_scanf_float+0x38a>
 8015c8e:	681b      	ldr	r3, [r3, #0]
 8015c90:	e9c3 8900 	strd	r8, r9, [r3]
 8015c94:	68e3      	ldr	r3, [r4, #12]
 8015c96:	3301      	adds	r3, #1
 8015c98:	60e3      	str	r3, [r4, #12]
 8015c9a:	e6be      	b.n	8015a1a <_scanf_float+0x8e>
 8015c9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015ca0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015ca4:	4632      	mov	r2, r6
 8015ca6:	4638      	mov	r0, r7
 8015ca8:	4798      	blx	r3
 8015caa:	6923      	ldr	r3, [r4, #16]
 8015cac:	3b01      	subs	r3, #1
 8015cae:	6123      	str	r3, [r4, #16]
 8015cb0:	e7a6      	b.n	8015c00 <_scanf_float+0x274>
 8015cb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015cb6:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015cba:	4632      	mov	r2, r6
 8015cbc:	4638      	mov	r0, r7
 8015cbe:	4798      	blx	r3
 8015cc0:	6923      	ldr	r3, [r4, #16]
 8015cc2:	3b01      	subs	r3, #1
 8015cc4:	6123      	str	r3, [r4, #16]
 8015cc6:	4545      	cmp	r5, r8
 8015cc8:	d8f3      	bhi.n	8015cb2 <_scanf_float+0x326>
 8015cca:	e6a5      	b.n	8015a18 <_scanf_float+0x8c>
 8015ccc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015cd0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015cd4:	4632      	mov	r2, r6
 8015cd6:	4638      	mov	r0, r7
 8015cd8:	4798      	blx	r3
 8015cda:	6923      	ldr	r3, [r4, #16]
 8015cdc:	3b01      	subs	r3, #1
 8015cde:	6123      	str	r3, [r4, #16]
 8015ce0:	4545      	cmp	r5, r8
 8015ce2:	d8f3      	bhi.n	8015ccc <_scanf_float+0x340>
 8015ce4:	e698      	b.n	8015a18 <_scanf_float+0x8c>
 8015ce6:	9b03      	ldr	r3, [sp, #12]
 8015ce8:	2b00      	cmp	r3, #0
 8015cea:	d0bf      	beq.n	8015c6c <_scanf_float+0x2e0>
 8015cec:	9904      	ldr	r1, [sp, #16]
 8015cee:	230a      	movs	r3, #10
 8015cf0:	4632      	mov	r2, r6
 8015cf2:	3101      	adds	r1, #1
 8015cf4:	4638      	mov	r0, r7
 8015cf6:	f001 f837 	bl	8016d68 <_strtol_r>
 8015cfa:	9b03      	ldr	r3, [sp, #12]
 8015cfc:	9d04      	ldr	r5, [sp, #16]
 8015cfe:	1ac2      	subs	r2, r0, r3
 8015d00:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8015d04:	429d      	cmp	r5, r3
 8015d06:	bf28      	it	cs
 8015d08:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8015d0c:	490f      	ldr	r1, [pc, #60]	; (8015d4c <_scanf_float+0x3c0>)
 8015d0e:	4628      	mov	r0, r5
 8015d10:	f000 f96e 	bl	8015ff0 <siprintf>
 8015d14:	e7aa      	b.n	8015c6c <_scanf_float+0x2e0>
 8015d16:	f015 0504 	ands.w	r5, r5, #4
 8015d1a:	d1b8      	bne.n	8015c8e <_scanf_float+0x302>
 8015d1c:	681f      	ldr	r7, [r3, #0]
 8015d1e:	ee10 2a10 	vmov	r2, s0
 8015d22:	464b      	mov	r3, r9
 8015d24:	ee10 0a10 	vmov	r0, s0
 8015d28:	4649      	mov	r1, r9
 8015d2a:	f7f2 fe37 	bl	800899c <__aeabi_dcmpun>
 8015d2e:	b128      	cbz	r0, 8015d3c <_scanf_float+0x3b0>
 8015d30:	4628      	mov	r0, r5
 8015d32:	f000 f957 	bl	8015fe4 <nanf>
 8015d36:	ed87 0a00 	vstr	s0, [r7]
 8015d3a:	e7ab      	b.n	8015c94 <_scanf_float+0x308>
 8015d3c:	4640      	mov	r0, r8
 8015d3e:	4649      	mov	r1, r9
 8015d40:	f7f2 fe8a 	bl	8008a58 <__aeabi_d2f>
 8015d44:	6038      	str	r0, [r7, #0]
 8015d46:	e7a5      	b.n	8015c94 <_scanf_float+0x308>
 8015d48:	2600      	movs	r6, #0
 8015d4a:	e666      	b.n	8015a1a <_scanf_float+0x8e>
 8015d4c:	0801a442 	.word	0x0801a442

08015d50 <iprintf>:
 8015d50:	b40f      	push	{r0, r1, r2, r3}
 8015d52:	4b0a      	ldr	r3, [pc, #40]	; (8015d7c <iprintf+0x2c>)
 8015d54:	b513      	push	{r0, r1, r4, lr}
 8015d56:	681c      	ldr	r4, [r3, #0]
 8015d58:	b124      	cbz	r4, 8015d64 <iprintf+0x14>
 8015d5a:	69a3      	ldr	r3, [r4, #24]
 8015d5c:	b913      	cbnz	r3, 8015d64 <iprintf+0x14>
 8015d5e:	4620      	mov	r0, r4
 8015d60:	f002 f81c 	bl	8017d9c <__sinit>
 8015d64:	ab05      	add	r3, sp, #20
 8015d66:	9a04      	ldr	r2, [sp, #16]
 8015d68:	68a1      	ldr	r1, [r4, #8]
 8015d6a:	9301      	str	r3, [sp, #4]
 8015d6c:	4620      	mov	r0, r4
 8015d6e:	f003 fab3 	bl	80192d8 <_vfiprintf_r>
 8015d72:	b002      	add	sp, #8
 8015d74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015d78:	b004      	add	sp, #16
 8015d7a:	4770      	bx	lr
 8015d7c:	20000028 	.word	0x20000028

08015d80 <_puts_r>:
 8015d80:	b570      	push	{r4, r5, r6, lr}
 8015d82:	460e      	mov	r6, r1
 8015d84:	4605      	mov	r5, r0
 8015d86:	b118      	cbz	r0, 8015d90 <_puts_r+0x10>
 8015d88:	6983      	ldr	r3, [r0, #24]
 8015d8a:	b90b      	cbnz	r3, 8015d90 <_puts_r+0x10>
 8015d8c:	f002 f806 	bl	8017d9c <__sinit>
 8015d90:	69ab      	ldr	r3, [r5, #24]
 8015d92:	68ac      	ldr	r4, [r5, #8]
 8015d94:	b913      	cbnz	r3, 8015d9c <_puts_r+0x1c>
 8015d96:	4628      	mov	r0, r5
 8015d98:	f002 f800 	bl	8017d9c <__sinit>
 8015d9c:	4b23      	ldr	r3, [pc, #140]	; (8015e2c <_puts_r+0xac>)
 8015d9e:	429c      	cmp	r4, r3
 8015da0:	d117      	bne.n	8015dd2 <_puts_r+0x52>
 8015da2:	686c      	ldr	r4, [r5, #4]
 8015da4:	89a3      	ldrh	r3, [r4, #12]
 8015da6:	071b      	lsls	r3, r3, #28
 8015da8:	d51d      	bpl.n	8015de6 <_puts_r+0x66>
 8015daa:	6923      	ldr	r3, [r4, #16]
 8015dac:	b1db      	cbz	r3, 8015de6 <_puts_r+0x66>
 8015dae:	3e01      	subs	r6, #1
 8015db0:	68a3      	ldr	r3, [r4, #8]
 8015db2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8015db6:	3b01      	subs	r3, #1
 8015db8:	60a3      	str	r3, [r4, #8]
 8015dba:	b9e9      	cbnz	r1, 8015df8 <_puts_r+0x78>
 8015dbc:	2b00      	cmp	r3, #0
 8015dbe:	da2e      	bge.n	8015e1e <_puts_r+0x9e>
 8015dc0:	4622      	mov	r2, r4
 8015dc2:	210a      	movs	r1, #10
 8015dc4:	4628      	mov	r0, r5
 8015dc6:	f000 ffe1 	bl	8016d8c <__swbuf_r>
 8015dca:	3001      	adds	r0, #1
 8015dcc:	d011      	beq.n	8015df2 <_puts_r+0x72>
 8015dce:	200a      	movs	r0, #10
 8015dd0:	e011      	b.n	8015df6 <_puts_r+0x76>
 8015dd2:	4b17      	ldr	r3, [pc, #92]	; (8015e30 <_puts_r+0xb0>)
 8015dd4:	429c      	cmp	r4, r3
 8015dd6:	d101      	bne.n	8015ddc <_puts_r+0x5c>
 8015dd8:	68ac      	ldr	r4, [r5, #8]
 8015dda:	e7e3      	b.n	8015da4 <_puts_r+0x24>
 8015ddc:	4b15      	ldr	r3, [pc, #84]	; (8015e34 <_puts_r+0xb4>)
 8015dde:	429c      	cmp	r4, r3
 8015de0:	bf08      	it	eq
 8015de2:	68ec      	ldreq	r4, [r5, #12]
 8015de4:	e7de      	b.n	8015da4 <_puts_r+0x24>
 8015de6:	4621      	mov	r1, r4
 8015de8:	4628      	mov	r0, r5
 8015dea:	f001 f821 	bl	8016e30 <__swsetup_r>
 8015dee:	2800      	cmp	r0, #0
 8015df0:	d0dd      	beq.n	8015dae <_puts_r+0x2e>
 8015df2:	f04f 30ff 	mov.w	r0, #4294967295
 8015df6:	bd70      	pop	{r4, r5, r6, pc}
 8015df8:	2b00      	cmp	r3, #0
 8015dfa:	da04      	bge.n	8015e06 <_puts_r+0x86>
 8015dfc:	69a2      	ldr	r2, [r4, #24]
 8015dfe:	429a      	cmp	r2, r3
 8015e00:	dc06      	bgt.n	8015e10 <_puts_r+0x90>
 8015e02:	290a      	cmp	r1, #10
 8015e04:	d004      	beq.n	8015e10 <_puts_r+0x90>
 8015e06:	6823      	ldr	r3, [r4, #0]
 8015e08:	1c5a      	adds	r2, r3, #1
 8015e0a:	6022      	str	r2, [r4, #0]
 8015e0c:	7019      	strb	r1, [r3, #0]
 8015e0e:	e7cf      	b.n	8015db0 <_puts_r+0x30>
 8015e10:	4622      	mov	r2, r4
 8015e12:	4628      	mov	r0, r5
 8015e14:	f000 ffba 	bl	8016d8c <__swbuf_r>
 8015e18:	3001      	adds	r0, #1
 8015e1a:	d1c9      	bne.n	8015db0 <_puts_r+0x30>
 8015e1c:	e7e9      	b.n	8015df2 <_puts_r+0x72>
 8015e1e:	6823      	ldr	r3, [r4, #0]
 8015e20:	200a      	movs	r0, #10
 8015e22:	1c5a      	adds	r2, r3, #1
 8015e24:	6022      	str	r2, [r4, #0]
 8015e26:	7018      	strb	r0, [r3, #0]
 8015e28:	e7e5      	b.n	8015df6 <_puts_r+0x76>
 8015e2a:	bf00      	nop
 8015e2c:	0801a4c8 	.word	0x0801a4c8
 8015e30:	0801a4e8 	.word	0x0801a4e8
 8015e34:	0801a4a8 	.word	0x0801a4a8

08015e38 <puts>:
 8015e38:	4b02      	ldr	r3, [pc, #8]	; (8015e44 <puts+0xc>)
 8015e3a:	4601      	mov	r1, r0
 8015e3c:	6818      	ldr	r0, [r3, #0]
 8015e3e:	f7ff bf9f 	b.w	8015d80 <_puts_r>
 8015e42:	bf00      	nop
 8015e44:	20000028 	.word	0x20000028

08015e48 <iscanf>:
 8015e48:	b40f      	push	{r0, r1, r2, r3}
 8015e4a:	4b0a      	ldr	r3, [pc, #40]	; (8015e74 <iscanf+0x2c>)
 8015e4c:	b513      	push	{r0, r1, r4, lr}
 8015e4e:	681c      	ldr	r4, [r3, #0]
 8015e50:	b124      	cbz	r4, 8015e5c <iscanf+0x14>
 8015e52:	69a3      	ldr	r3, [r4, #24]
 8015e54:	b913      	cbnz	r3, 8015e5c <iscanf+0x14>
 8015e56:	4620      	mov	r0, r4
 8015e58:	f001 ffa0 	bl	8017d9c <__sinit>
 8015e5c:	ab05      	add	r3, sp, #20
 8015e5e:	9a04      	ldr	r2, [sp, #16]
 8015e60:	6861      	ldr	r1, [r4, #4]
 8015e62:	9301      	str	r3, [sp, #4]
 8015e64:	4620      	mov	r0, r4
 8015e66:	f003 fc9d 	bl	80197a4 <_vfiscanf_r>
 8015e6a:	b002      	add	sp, #8
 8015e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015e70:	b004      	add	sp, #16
 8015e72:	4770      	bx	lr
 8015e74:	20000028 	.word	0x20000028

08015e78 <setbuf>:
 8015e78:	2900      	cmp	r1, #0
 8015e7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015e7e:	bf0c      	ite	eq
 8015e80:	2202      	moveq	r2, #2
 8015e82:	2200      	movne	r2, #0
 8015e84:	f000 b800 	b.w	8015e88 <setvbuf>

08015e88 <setvbuf>:
 8015e88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015e8c:	461d      	mov	r5, r3
 8015e8e:	4b51      	ldr	r3, [pc, #324]	; (8015fd4 <setvbuf+0x14c>)
 8015e90:	681e      	ldr	r6, [r3, #0]
 8015e92:	4604      	mov	r4, r0
 8015e94:	460f      	mov	r7, r1
 8015e96:	4690      	mov	r8, r2
 8015e98:	b126      	cbz	r6, 8015ea4 <setvbuf+0x1c>
 8015e9a:	69b3      	ldr	r3, [r6, #24]
 8015e9c:	b913      	cbnz	r3, 8015ea4 <setvbuf+0x1c>
 8015e9e:	4630      	mov	r0, r6
 8015ea0:	f001 ff7c 	bl	8017d9c <__sinit>
 8015ea4:	4b4c      	ldr	r3, [pc, #304]	; (8015fd8 <setvbuf+0x150>)
 8015ea6:	429c      	cmp	r4, r3
 8015ea8:	d152      	bne.n	8015f50 <setvbuf+0xc8>
 8015eaa:	6874      	ldr	r4, [r6, #4]
 8015eac:	f1b8 0f02 	cmp.w	r8, #2
 8015eb0:	d006      	beq.n	8015ec0 <setvbuf+0x38>
 8015eb2:	f1b8 0f01 	cmp.w	r8, #1
 8015eb6:	f200 8089 	bhi.w	8015fcc <setvbuf+0x144>
 8015eba:	2d00      	cmp	r5, #0
 8015ebc:	f2c0 8086 	blt.w	8015fcc <setvbuf+0x144>
 8015ec0:	4621      	mov	r1, r4
 8015ec2:	4630      	mov	r0, r6
 8015ec4:	f001 feee 	bl	8017ca4 <_fflush_r>
 8015ec8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015eca:	b141      	cbz	r1, 8015ede <setvbuf+0x56>
 8015ecc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015ed0:	4299      	cmp	r1, r3
 8015ed2:	d002      	beq.n	8015eda <setvbuf+0x52>
 8015ed4:	4630      	mov	r0, r6
 8015ed6:	f002 ffdb 	bl	8018e90 <_free_r>
 8015eda:	2300      	movs	r3, #0
 8015edc:	6363      	str	r3, [r4, #52]	; 0x34
 8015ede:	2300      	movs	r3, #0
 8015ee0:	61a3      	str	r3, [r4, #24]
 8015ee2:	6063      	str	r3, [r4, #4]
 8015ee4:	89a3      	ldrh	r3, [r4, #12]
 8015ee6:	061b      	lsls	r3, r3, #24
 8015ee8:	d503      	bpl.n	8015ef2 <setvbuf+0x6a>
 8015eea:	6921      	ldr	r1, [r4, #16]
 8015eec:	4630      	mov	r0, r6
 8015eee:	f002 ffcf 	bl	8018e90 <_free_r>
 8015ef2:	89a3      	ldrh	r3, [r4, #12]
 8015ef4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8015ef8:	f023 0303 	bic.w	r3, r3, #3
 8015efc:	f1b8 0f02 	cmp.w	r8, #2
 8015f00:	81a3      	strh	r3, [r4, #12]
 8015f02:	d05d      	beq.n	8015fc0 <setvbuf+0x138>
 8015f04:	ab01      	add	r3, sp, #4
 8015f06:	466a      	mov	r2, sp
 8015f08:	4621      	mov	r1, r4
 8015f0a:	4630      	mov	r0, r6
 8015f0c:	f002 fb34 	bl	8018578 <__swhatbuf_r>
 8015f10:	89a3      	ldrh	r3, [r4, #12]
 8015f12:	4318      	orrs	r0, r3
 8015f14:	81a0      	strh	r0, [r4, #12]
 8015f16:	bb2d      	cbnz	r5, 8015f64 <setvbuf+0xdc>
 8015f18:	9d00      	ldr	r5, [sp, #0]
 8015f1a:	4628      	mov	r0, r5
 8015f1c:	f002 fb90 	bl	8018640 <malloc>
 8015f20:	4607      	mov	r7, r0
 8015f22:	2800      	cmp	r0, #0
 8015f24:	d14e      	bne.n	8015fc4 <setvbuf+0x13c>
 8015f26:	f8dd 9000 	ldr.w	r9, [sp]
 8015f2a:	45a9      	cmp	r9, r5
 8015f2c:	d13c      	bne.n	8015fa8 <setvbuf+0x120>
 8015f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8015f32:	89a3      	ldrh	r3, [r4, #12]
 8015f34:	f043 0302 	orr.w	r3, r3, #2
 8015f38:	81a3      	strh	r3, [r4, #12]
 8015f3a:	2300      	movs	r3, #0
 8015f3c:	60a3      	str	r3, [r4, #8]
 8015f3e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015f42:	6023      	str	r3, [r4, #0]
 8015f44:	6123      	str	r3, [r4, #16]
 8015f46:	2301      	movs	r3, #1
 8015f48:	6163      	str	r3, [r4, #20]
 8015f4a:	b003      	add	sp, #12
 8015f4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015f50:	4b22      	ldr	r3, [pc, #136]	; (8015fdc <setvbuf+0x154>)
 8015f52:	429c      	cmp	r4, r3
 8015f54:	d101      	bne.n	8015f5a <setvbuf+0xd2>
 8015f56:	68b4      	ldr	r4, [r6, #8]
 8015f58:	e7a8      	b.n	8015eac <setvbuf+0x24>
 8015f5a:	4b21      	ldr	r3, [pc, #132]	; (8015fe0 <setvbuf+0x158>)
 8015f5c:	429c      	cmp	r4, r3
 8015f5e:	bf08      	it	eq
 8015f60:	68f4      	ldreq	r4, [r6, #12]
 8015f62:	e7a3      	b.n	8015eac <setvbuf+0x24>
 8015f64:	2f00      	cmp	r7, #0
 8015f66:	d0d8      	beq.n	8015f1a <setvbuf+0x92>
 8015f68:	69b3      	ldr	r3, [r6, #24]
 8015f6a:	b913      	cbnz	r3, 8015f72 <setvbuf+0xea>
 8015f6c:	4630      	mov	r0, r6
 8015f6e:	f001 ff15 	bl	8017d9c <__sinit>
 8015f72:	f1b8 0f01 	cmp.w	r8, #1
 8015f76:	bf08      	it	eq
 8015f78:	89a3      	ldrheq	r3, [r4, #12]
 8015f7a:	6027      	str	r7, [r4, #0]
 8015f7c:	bf04      	itt	eq
 8015f7e:	f043 0301 	orreq.w	r3, r3, #1
 8015f82:	81a3      	strheq	r3, [r4, #12]
 8015f84:	89a3      	ldrh	r3, [r4, #12]
 8015f86:	f013 0008 	ands.w	r0, r3, #8
 8015f8a:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8015f8e:	d01b      	beq.n	8015fc8 <setvbuf+0x140>
 8015f90:	f013 0001 	ands.w	r0, r3, #1
 8015f94:	bf18      	it	ne
 8015f96:	426d      	negne	r5, r5
 8015f98:	f04f 0300 	mov.w	r3, #0
 8015f9c:	bf1d      	ittte	ne
 8015f9e:	60a3      	strne	r3, [r4, #8]
 8015fa0:	61a5      	strne	r5, [r4, #24]
 8015fa2:	4618      	movne	r0, r3
 8015fa4:	60a5      	streq	r5, [r4, #8]
 8015fa6:	e7d0      	b.n	8015f4a <setvbuf+0xc2>
 8015fa8:	4648      	mov	r0, r9
 8015faa:	f002 fb49 	bl	8018640 <malloc>
 8015fae:	4607      	mov	r7, r0
 8015fb0:	2800      	cmp	r0, #0
 8015fb2:	d0bc      	beq.n	8015f2e <setvbuf+0xa6>
 8015fb4:	89a3      	ldrh	r3, [r4, #12]
 8015fb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015fba:	81a3      	strh	r3, [r4, #12]
 8015fbc:	464d      	mov	r5, r9
 8015fbe:	e7d3      	b.n	8015f68 <setvbuf+0xe0>
 8015fc0:	2000      	movs	r0, #0
 8015fc2:	e7b6      	b.n	8015f32 <setvbuf+0xaa>
 8015fc4:	46a9      	mov	r9, r5
 8015fc6:	e7f5      	b.n	8015fb4 <setvbuf+0x12c>
 8015fc8:	60a0      	str	r0, [r4, #8]
 8015fca:	e7be      	b.n	8015f4a <setvbuf+0xc2>
 8015fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8015fd0:	e7bb      	b.n	8015f4a <setvbuf+0xc2>
 8015fd2:	bf00      	nop
 8015fd4:	20000028 	.word	0x20000028
 8015fd8:	0801a4c8 	.word	0x0801a4c8
 8015fdc:	0801a4e8 	.word	0x0801a4e8
 8015fe0:	0801a4a8 	.word	0x0801a4a8

08015fe4 <nanf>:
 8015fe4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8015fec <nanf+0x8>
 8015fe8:	4770      	bx	lr
 8015fea:	bf00      	nop
 8015fec:	7fc00000 	.word	0x7fc00000

08015ff0 <siprintf>:
 8015ff0:	b40e      	push	{r1, r2, r3}
 8015ff2:	b500      	push	{lr}
 8015ff4:	b09c      	sub	sp, #112	; 0x70
 8015ff6:	ab1d      	add	r3, sp, #116	; 0x74
 8015ff8:	9002      	str	r0, [sp, #8]
 8015ffa:	9006      	str	r0, [sp, #24]
 8015ffc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8016000:	4809      	ldr	r0, [pc, #36]	; (8016028 <siprintf+0x38>)
 8016002:	9107      	str	r1, [sp, #28]
 8016004:	9104      	str	r1, [sp, #16]
 8016006:	4909      	ldr	r1, [pc, #36]	; (801602c <siprintf+0x3c>)
 8016008:	f853 2b04 	ldr.w	r2, [r3], #4
 801600c:	9105      	str	r1, [sp, #20]
 801600e:	6800      	ldr	r0, [r0, #0]
 8016010:	9301      	str	r3, [sp, #4]
 8016012:	a902      	add	r1, sp, #8
 8016014:	f003 f83e 	bl	8019094 <_svfiprintf_r>
 8016018:	9b02      	ldr	r3, [sp, #8]
 801601a:	2200      	movs	r2, #0
 801601c:	701a      	strb	r2, [r3, #0]
 801601e:	b01c      	add	sp, #112	; 0x70
 8016020:	f85d eb04 	ldr.w	lr, [sp], #4
 8016024:	b003      	add	sp, #12
 8016026:	4770      	bx	lr
 8016028:	20000028 	.word	0x20000028
 801602c:	ffff0208 	.word	0xffff0208

08016030 <sulp>:
 8016030:	b570      	push	{r4, r5, r6, lr}
 8016032:	4604      	mov	r4, r0
 8016034:	460d      	mov	r5, r1
 8016036:	ec45 4b10 	vmov	d0, r4, r5
 801603a:	4616      	mov	r6, r2
 801603c:	f002 fde6 	bl	8018c0c <__ulp>
 8016040:	ec51 0b10 	vmov	r0, r1, d0
 8016044:	b17e      	cbz	r6, 8016066 <sulp+0x36>
 8016046:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801604a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801604e:	2b00      	cmp	r3, #0
 8016050:	dd09      	ble.n	8016066 <sulp+0x36>
 8016052:	051b      	lsls	r3, r3, #20
 8016054:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8016058:	2400      	movs	r4, #0
 801605a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801605e:	4622      	mov	r2, r4
 8016060:	462b      	mov	r3, r5
 8016062:	f7f2 fa01 	bl	8008468 <__aeabi_dmul>
 8016066:	bd70      	pop	{r4, r5, r6, pc}

08016068 <_strtod_l>:
 8016068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801606c:	461f      	mov	r7, r3
 801606e:	b0a1      	sub	sp, #132	; 0x84
 8016070:	2300      	movs	r3, #0
 8016072:	4681      	mov	r9, r0
 8016074:	4638      	mov	r0, r7
 8016076:	460e      	mov	r6, r1
 8016078:	9217      	str	r2, [sp, #92]	; 0x5c
 801607a:	931c      	str	r3, [sp, #112]	; 0x70
 801607c:	f002 fa6c 	bl	8018558 <__localeconv_l>
 8016080:	4680      	mov	r8, r0
 8016082:	6800      	ldr	r0, [r0, #0]
 8016084:	f7f1 ffdc 	bl	8008040 <strlen>
 8016088:	f04f 0a00 	mov.w	sl, #0
 801608c:	4604      	mov	r4, r0
 801608e:	f04f 0b00 	mov.w	fp, #0
 8016092:	961b      	str	r6, [sp, #108]	; 0x6c
 8016094:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016096:	781a      	ldrb	r2, [r3, #0]
 8016098:	2a0d      	cmp	r2, #13
 801609a:	d832      	bhi.n	8016102 <_strtod_l+0x9a>
 801609c:	2a09      	cmp	r2, #9
 801609e:	d236      	bcs.n	801610e <_strtod_l+0xa6>
 80160a0:	2a00      	cmp	r2, #0
 80160a2:	d03e      	beq.n	8016122 <_strtod_l+0xba>
 80160a4:	2300      	movs	r3, #0
 80160a6:	930d      	str	r3, [sp, #52]	; 0x34
 80160a8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80160aa:	782b      	ldrb	r3, [r5, #0]
 80160ac:	2b30      	cmp	r3, #48	; 0x30
 80160ae:	f040 80ac 	bne.w	801620a <_strtod_l+0x1a2>
 80160b2:	786b      	ldrb	r3, [r5, #1]
 80160b4:	2b58      	cmp	r3, #88	; 0x58
 80160b6:	d001      	beq.n	80160bc <_strtod_l+0x54>
 80160b8:	2b78      	cmp	r3, #120	; 0x78
 80160ba:	d167      	bne.n	801618c <_strtod_l+0x124>
 80160bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80160be:	9301      	str	r3, [sp, #4]
 80160c0:	ab1c      	add	r3, sp, #112	; 0x70
 80160c2:	9300      	str	r3, [sp, #0]
 80160c4:	9702      	str	r7, [sp, #8]
 80160c6:	ab1d      	add	r3, sp, #116	; 0x74
 80160c8:	4a88      	ldr	r2, [pc, #544]	; (80162ec <_strtod_l+0x284>)
 80160ca:	a91b      	add	r1, sp, #108	; 0x6c
 80160cc:	4648      	mov	r0, r9
 80160ce:	f001 ff5a 	bl	8017f86 <__gethex>
 80160d2:	f010 0407 	ands.w	r4, r0, #7
 80160d6:	4606      	mov	r6, r0
 80160d8:	d005      	beq.n	80160e6 <_strtod_l+0x7e>
 80160da:	2c06      	cmp	r4, #6
 80160dc:	d12b      	bne.n	8016136 <_strtod_l+0xce>
 80160de:	3501      	adds	r5, #1
 80160e0:	2300      	movs	r3, #0
 80160e2:	951b      	str	r5, [sp, #108]	; 0x6c
 80160e4:	930d      	str	r3, [sp, #52]	; 0x34
 80160e6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80160e8:	2b00      	cmp	r3, #0
 80160ea:	f040 859a 	bne.w	8016c22 <_strtod_l+0xbba>
 80160ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80160f0:	b1e3      	cbz	r3, 801612c <_strtod_l+0xc4>
 80160f2:	4652      	mov	r2, sl
 80160f4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80160f8:	ec43 2b10 	vmov	d0, r2, r3
 80160fc:	b021      	add	sp, #132	; 0x84
 80160fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016102:	2a2b      	cmp	r2, #43	; 0x2b
 8016104:	d015      	beq.n	8016132 <_strtod_l+0xca>
 8016106:	2a2d      	cmp	r2, #45	; 0x2d
 8016108:	d004      	beq.n	8016114 <_strtod_l+0xac>
 801610a:	2a20      	cmp	r2, #32
 801610c:	d1ca      	bne.n	80160a4 <_strtod_l+0x3c>
 801610e:	3301      	adds	r3, #1
 8016110:	931b      	str	r3, [sp, #108]	; 0x6c
 8016112:	e7bf      	b.n	8016094 <_strtod_l+0x2c>
 8016114:	2201      	movs	r2, #1
 8016116:	920d      	str	r2, [sp, #52]	; 0x34
 8016118:	1c5a      	adds	r2, r3, #1
 801611a:	921b      	str	r2, [sp, #108]	; 0x6c
 801611c:	785b      	ldrb	r3, [r3, #1]
 801611e:	2b00      	cmp	r3, #0
 8016120:	d1c2      	bne.n	80160a8 <_strtod_l+0x40>
 8016122:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8016124:	961b      	str	r6, [sp, #108]	; 0x6c
 8016126:	2b00      	cmp	r3, #0
 8016128:	f040 8579 	bne.w	8016c1e <_strtod_l+0xbb6>
 801612c:	4652      	mov	r2, sl
 801612e:	465b      	mov	r3, fp
 8016130:	e7e2      	b.n	80160f8 <_strtod_l+0x90>
 8016132:	2200      	movs	r2, #0
 8016134:	e7ef      	b.n	8016116 <_strtod_l+0xae>
 8016136:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8016138:	b13a      	cbz	r2, 801614a <_strtod_l+0xe2>
 801613a:	2135      	movs	r1, #53	; 0x35
 801613c:	a81e      	add	r0, sp, #120	; 0x78
 801613e:	f002 fe5d 	bl	8018dfc <__copybits>
 8016142:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016144:	4648      	mov	r0, r9
 8016146:	f002 fac9 	bl	80186dc <_Bfree>
 801614a:	3c01      	subs	r4, #1
 801614c:	2c04      	cmp	r4, #4
 801614e:	d806      	bhi.n	801615e <_strtod_l+0xf6>
 8016150:	e8df f004 	tbb	[pc, r4]
 8016154:	1714030a 	.word	0x1714030a
 8016158:	0a          	.byte	0x0a
 8016159:	00          	.byte	0x00
 801615a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 801615e:	0730      	lsls	r0, r6, #28
 8016160:	d5c1      	bpl.n	80160e6 <_strtod_l+0x7e>
 8016162:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8016166:	e7be      	b.n	80160e6 <_strtod_l+0x7e>
 8016168:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801616c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801616e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8016172:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8016176:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801617a:	e7f0      	b.n	801615e <_strtod_l+0xf6>
 801617c:	f8df b170 	ldr.w	fp, [pc, #368]	; 80162f0 <_strtod_l+0x288>
 8016180:	e7ed      	b.n	801615e <_strtod_l+0xf6>
 8016182:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8016186:	f04f 3aff 	mov.w	sl, #4294967295
 801618a:	e7e8      	b.n	801615e <_strtod_l+0xf6>
 801618c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801618e:	1c5a      	adds	r2, r3, #1
 8016190:	921b      	str	r2, [sp, #108]	; 0x6c
 8016192:	785b      	ldrb	r3, [r3, #1]
 8016194:	2b30      	cmp	r3, #48	; 0x30
 8016196:	d0f9      	beq.n	801618c <_strtod_l+0x124>
 8016198:	2b00      	cmp	r3, #0
 801619a:	d0a4      	beq.n	80160e6 <_strtod_l+0x7e>
 801619c:	2301      	movs	r3, #1
 801619e:	2500      	movs	r5, #0
 80161a0:	9306      	str	r3, [sp, #24]
 80161a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80161a4:	9308      	str	r3, [sp, #32]
 80161a6:	9507      	str	r5, [sp, #28]
 80161a8:	9505      	str	r5, [sp, #20]
 80161aa:	220a      	movs	r2, #10
 80161ac:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80161ae:	7807      	ldrb	r7, [r0, #0]
 80161b0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80161b4:	b2d9      	uxtb	r1, r3
 80161b6:	2909      	cmp	r1, #9
 80161b8:	d929      	bls.n	801620e <_strtod_l+0x1a6>
 80161ba:	4622      	mov	r2, r4
 80161bc:	f8d8 1000 	ldr.w	r1, [r8]
 80161c0:	f003 fd8b 	bl	8019cda <strncmp>
 80161c4:	2800      	cmp	r0, #0
 80161c6:	d031      	beq.n	801622c <_strtod_l+0x1c4>
 80161c8:	2000      	movs	r0, #0
 80161ca:	9c05      	ldr	r4, [sp, #20]
 80161cc:	9004      	str	r0, [sp, #16]
 80161ce:	463b      	mov	r3, r7
 80161d0:	4602      	mov	r2, r0
 80161d2:	2b65      	cmp	r3, #101	; 0x65
 80161d4:	d001      	beq.n	80161da <_strtod_l+0x172>
 80161d6:	2b45      	cmp	r3, #69	; 0x45
 80161d8:	d114      	bne.n	8016204 <_strtod_l+0x19c>
 80161da:	b924      	cbnz	r4, 80161e6 <_strtod_l+0x17e>
 80161dc:	b910      	cbnz	r0, 80161e4 <_strtod_l+0x17c>
 80161de:	9b06      	ldr	r3, [sp, #24]
 80161e0:	2b00      	cmp	r3, #0
 80161e2:	d09e      	beq.n	8016122 <_strtod_l+0xba>
 80161e4:	2400      	movs	r4, #0
 80161e6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80161e8:	1c73      	adds	r3, r6, #1
 80161ea:	931b      	str	r3, [sp, #108]	; 0x6c
 80161ec:	7873      	ldrb	r3, [r6, #1]
 80161ee:	2b2b      	cmp	r3, #43	; 0x2b
 80161f0:	d078      	beq.n	80162e4 <_strtod_l+0x27c>
 80161f2:	2b2d      	cmp	r3, #45	; 0x2d
 80161f4:	d070      	beq.n	80162d8 <_strtod_l+0x270>
 80161f6:	f04f 0c00 	mov.w	ip, #0
 80161fa:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80161fe:	2f09      	cmp	r7, #9
 8016200:	d97c      	bls.n	80162fc <_strtod_l+0x294>
 8016202:	961b      	str	r6, [sp, #108]	; 0x6c
 8016204:	f04f 0e00 	mov.w	lr, #0
 8016208:	e09a      	b.n	8016340 <_strtod_l+0x2d8>
 801620a:	2300      	movs	r3, #0
 801620c:	e7c7      	b.n	801619e <_strtod_l+0x136>
 801620e:	9905      	ldr	r1, [sp, #20]
 8016210:	2908      	cmp	r1, #8
 8016212:	bfdd      	ittte	le
 8016214:	9907      	ldrle	r1, [sp, #28]
 8016216:	fb02 3301 	mlale	r3, r2, r1, r3
 801621a:	9307      	strle	r3, [sp, #28]
 801621c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8016220:	9b05      	ldr	r3, [sp, #20]
 8016222:	3001      	adds	r0, #1
 8016224:	3301      	adds	r3, #1
 8016226:	9305      	str	r3, [sp, #20]
 8016228:	901b      	str	r0, [sp, #108]	; 0x6c
 801622a:	e7bf      	b.n	80161ac <_strtod_l+0x144>
 801622c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801622e:	191a      	adds	r2, r3, r4
 8016230:	921b      	str	r2, [sp, #108]	; 0x6c
 8016232:	9a05      	ldr	r2, [sp, #20]
 8016234:	5d1b      	ldrb	r3, [r3, r4]
 8016236:	2a00      	cmp	r2, #0
 8016238:	d037      	beq.n	80162aa <_strtod_l+0x242>
 801623a:	9c05      	ldr	r4, [sp, #20]
 801623c:	4602      	mov	r2, r0
 801623e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8016242:	2909      	cmp	r1, #9
 8016244:	d913      	bls.n	801626e <_strtod_l+0x206>
 8016246:	2101      	movs	r1, #1
 8016248:	9104      	str	r1, [sp, #16]
 801624a:	e7c2      	b.n	80161d2 <_strtod_l+0x16a>
 801624c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801624e:	1c5a      	adds	r2, r3, #1
 8016250:	921b      	str	r2, [sp, #108]	; 0x6c
 8016252:	785b      	ldrb	r3, [r3, #1]
 8016254:	3001      	adds	r0, #1
 8016256:	2b30      	cmp	r3, #48	; 0x30
 8016258:	d0f8      	beq.n	801624c <_strtod_l+0x1e4>
 801625a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801625e:	2a08      	cmp	r2, #8
 8016260:	f200 84e4 	bhi.w	8016c2c <_strtod_l+0xbc4>
 8016264:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8016266:	9208      	str	r2, [sp, #32]
 8016268:	4602      	mov	r2, r0
 801626a:	2000      	movs	r0, #0
 801626c:	4604      	mov	r4, r0
 801626e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8016272:	f100 0101 	add.w	r1, r0, #1
 8016276:	d012      	beq.n	801629e <_strtod_l+0x236>
 8016278:	440a      	add	r2, r1
 801627a:	eb00 0c04 	add.w	ip, r0, r4
 801627e:	4621      	mov	r1, r4
 8016280:	270a      	movs	r7, #10
 8016282:	458c      	cmp	ip, r1
 8016284:	d113      	bne.n	80162ae <_strtod_l+0x246>
 8016286:	1821      	adds	r1, r4, r0
 8016288:	2908      	cmp	r1, #8
 801628a:	f104 0401 	add.w	r4, r4, #1
 801628e:	4404      	add	r4, r0
 8016290:	dc19      	bgt.n	80162c6 <_strtod_l+0x25e>
 8016292:	9b07      	ldr	r3, [sp, #28]
 8016294:	210a      	movs	r1, #10
 8016296:	fb01 e303 	mla	r3, r1, r3, lr
 801629a:	9307      	str	r3, [sp, #28]
 801629c:	2100      	movs	r1, #0
 801629e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80162a0:	1c58      	adds	r0, r3, #1
 80162a2:	901b      	str	r0, [sp, #108]	; 0x6c
 80162a4:	785b      	ldrb	r3, [r3, #1]
 80162a6:	4608      	mov	r0, r1
 80162a8:	e7c9      	b.n	801623e <_strtod_l+0x1d6>
 80162aa:	9805      	ldr	r0, [sp, #20]
 80162ac:	e7d3      	b.n	8016256 <_strtod_l+0x1ee>
 80162ae:	2908      	cmp	r1, #8
 80162b0:	f101 0101 	add.w	r1, r1, #1
 80162b4:	dc03      	bgt.n	80162be <_strtod_l+0x256>
 80162b6:	9b07      	ldr	r3, [sp, #28]
 80162b8:	437b      	muls	r3, r7
 80162ba:	9307      	str	r3, [sp, #28]
 80162bc:	e7e1      	b.n	8016282 <_strtod_l+0x21a>
 80162be:	2910      	cmp	r1, #16
 80162c0:	bfd8      	it	le
 80162c2:	437d      	mulle	r5, r7
 80162c4:	e7dd      	b.n	8016282 <_strtod_l+0x21a>
 80162c6:	2c10      	cmp	r4, #16
 80162c8:	bfdc      	itt	le
 80162ca:	210a      	movle	r1, #10
 80162cc:	fb01 e505 	mlale	r5, r1, r5, lr
 80162d0:	e7e4      	b.n	801629c <_strtod_l+0x234>
 80162d2:	2301      	movs	r3, #1
 80162d4:	9304      	str	r3, [sp, #16]
 80162d6:	e781      	b.n	80161dc <_strtod_l+0x174>
 80162d8:	f04f 0c01 	mov.w	ip, #1
 80162dc:	1cb3      	adds	r3, r6, #2
 80162de:	931b      	str	r3, [sp, #108]	; 0x6c
 80162e0:	78b3      	ldrb	r3, [r6, #2]
 80162e2:	e78a      	b.n	80161fa <_strtod_l+0x192>
 80162e4:	f04f 0c00 	mov.w	ip, #0
 80162e8:	e7f8      	b.n	80162dc <_strtod_l+0x274>
 80162ea:	bf00      	nop
 80162ec:	0801a448 	.word	0x0801a448
 80162f0:	7ff00000 	.word	0x7ff00000
 80162f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80162f6:	1c5f      	adds	r7, r3, #1
 80162f8:	971b      	str	r7, [sp, #108]	; 0x6c
 80162fa:	785b      	ldrb	r3, [r3, #1]
 80162fc:	2b30      	cmp	r3, #48	; 0x30
 80162fe:	d0f9      	beq.n	80162f4 <_strtod_l+0x28c>
 8016300:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8016304:	2f08      	cmp	r7, #8
 8016306:	f63f af7d 	bhi.w	8016204 <_strtod_l+0x19c>
 801630a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801630e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016310:	930a      	str	r3, [sp, #40]	; 0x28
 8016312:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016314:	1c5f      	adds	r7, r3, #1
 8016316:	971b      	str	r7, [sp, #108]	; 0x6c
 8016318:	785b      	ldrb	r3, [r3, #1]
 801631a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 801631e:	f1b8 0f09 	cmp.w	r8, #9
 8016322:	d937      	bls.n	8016394 <_strtod_l+0x32c>
 8016324:	990a      	ldr	r1, [sp, #40]	; 0x28
 8016326:	1a7f      	subs	r7, r7, r1
 8016328:	2f08      	cmp	r7, #8
 801632a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 801632e:	dc37      	bgt.n	80163a0 <_strtod_l+0x338>
 8016330:	45be      	cmp	lr, r7
 8016332:	bfa8      	it	ge
 8016334:	46be      	movge	lr, r7
 8016336:	f1bc 0f00 	cmp.w	ip, #0
 801633a:	d001      	beq.n	8016340 <_strtod_l+0x2d8>
 801633c:	f1ce 0e00 	rsb	lr, lr, #0
 8016340:	2c00      	cmp	r4, #0
 8016342:	d151      	bne.n	80163e8 <_strtod_l+0x380>
 8016344:	2800      	cmp	r0, #0
 8016346:	f47f aece 	bne.w	80160e6 <_strtod_l+0x7e>
 801634a:	9a06      	ldr	r2, [sp, #24]
 801634c:	2a00      	cmp	r2, #0
 801634e:	f47f aeca 	bne.w	80160e6 <_strtod_l+0x7e>
 8016352:	9a04      	ldr	r2, [sp, #16]
 8016354:	2a00      	cmp	r2, #0
 8016356:	f47f aee4 	bne.w	8016122 <_strtod_l+0xba>
 801635a:	2b4e      	cmp	r3, #78	; 0x4e
 801635c:	d027      	beq.n	80163ae <_strtod_l+0x346>
 801635e:	dc21      	bgt.n	80163a4 <_strtod_l+0x33c>
 8016360:	2b49      	cmp	r3, #73	; 0x49
 8016362:	f47f aede 	bne.w	8016122 <_strtod_l+0xba>
 8016366:	49a0      	ldr	r1, [pc, #640]	; (80165e8 <_strtod_l+0x580>)
 8016368:	a81b      	add	r0, sp, #108	; 0x6c
 801636a:	f002 f83f 	bl	80183ec <__match>
 801636e:	2800      	cmp	r0, #0
 8016370:	f43f aed7 	beq.w	8016122 <_strtod_l+0xba>
 8016374:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016376:	499d      	ldr	r1, [pc, #628]	; (80165ec <_strtod_l+0x584>)
 8016378:	3b01      	subs	r3, #1
 801637a:	a81b      	add	r0, sp, #108	; 0x6c
 801637c:	931b      	str	r3, [sp, #108]	; 0x6c
 801637e:	f002 f835 	bl	80183ec <__match>
 8016382:	b910      	cbnz	r0, 801638a <_strtod_l+0x322>
 8016384:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016386:	3301      	adds	r3, #1
 8016388:	931b      	str	r3, [sp, #108]	; 0x6c
 801638a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8016600 <_strtod_l+0x598>
 801638e:	f04f 0a00 	mov.w	sl, #0
 8016392:	e6a8      	b.n	80160e6 <_strtod_l+0x7e>
 8016394:	210a      	movs	r1, #10
 8016396:	fb01 3e0e 	mla	lr, r1, lr, r3
 801639a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801639e:	e7b8      	b.n	8016312 <_strtod_l+0x2aa>
 80163a0:	46be      	mov	lr, r7
 80163a2:	e7c8      	b.n	8016336 <_strtod_l+0x2ce>
 80163a4:	2b69      	cmp	r3, #105	; 0x69
 80163a6:	d0de      	beq.n	8016366 <_strtod_l+0x2fe>
 80163a8:	2b6e      	cmp	r3, #110	; 0x6e
 80163aa:	f47f aeba 	bne.w	8016122 <_strtod_l+0xba>
 80163ae:	4990      	ldr	r1, [pc, #576]	; (80165f0 <_strtod_l+0x588>)
 80163b0:	a81b      	add	r0, sp, #108	; 0x6c
 80163b2:	f002 f81b 	bl	80183ec <__match>
 80163b6:	2800      	cmp	r0, #0
 80163b8:	f43f aeb3 	beq.w	8016122 <_strtod_l+0xba>
 80163bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80163be:	781b      	ldrb	r3, [r3, #0]
 80163c0:	2b28      	cmp	r3, #40	; 0x28
 80163c2:	d10e      	bne.n	80163e2 <_strtod_l+0x37a>
 80163c4:	aa1e      	add	r2, sp, #120	; 0x78
 80163c6:	498b      	ldr	r1, [pc, #556]	; (80165f4 <_strtod_l+0x58c>)
 80163c8:	a81b      	add	r0, sp, #108	; 0x6c
 80163ca:	f002 f823 	bl	8018414 <__hexnan>
 80163ce:	2805      	cmp	r0, #5
 80163d0:	d107      	bne.n	80163e2 <_strtod_l+0x37a>
 80163d2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80163d4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80163d8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80163dc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80163e0:	e681      	b.n	80160e6 <_strtod_l+0x7e>
 80163e2:	f8df b224 	ldr.w	fp, [pc, #548]	; 8016608 <_strtod_l+0x5a0>
 80163e6:	e7d2      	b.n	801638e <_strtod_l+0x326>
 80163e8:	ebae 0302 	sub.w	r3, lr, r2
 80163ec:	9306      	str	r3, [sp, #24]
 80163ee:	9b05      	ldr	r3, [sp, #20]
 80163f0:	9807      	ldr	r0, [sp, #28]
 80163f2:	2b00      	cmp	r3, #0
 80163f4:	bf08      	it	eq
 80163f6:	4623      	moveq	r3, r4
 80163f8:	2c10      	cmp	r4, #16
 80163fa:	9305      	str	r3, [sp, #20]
 80163fc:	46a0      	mov	r8, r4
 80163fe:	bfa8      	it	ge
 8016400:	f04f 0810 	movge.w	r8, #16
 8016404:	f7f1 ffb6 	bl	8008374 <__aeabi_ui2d>
 8016408:	2c09      	cmp	r4, #9
 801640a:	4682      	mov	sl, r0
 801640c:	468b      	mov	fp, r1
 801640e:	dc13      	bgt.n	8016438 <_strtod_l+0x3d0>
 8016410:	9b06      	ldr	r3, [sp, #24]
 8016412:	2b00      	cmp	r3, #0
 8016414:	f43f ae67 	beq.w	80160e6 <_strtod_l+0x7e>
 8016418:	9b06      	ldr	r3, [sp, #24]
 801641a:	dd7a      	ble.n	8016512 <_strtod_l+0x4aa>
 801641c:	2b16      	cmp	r3, #22
 801641e:	dc61      	bgt.n	80164e4 <_strtod_l+0x47c>
 8016420:	4a75      	ldr	r2, [pc, #468]	; (80165f8 <_strtod_l+0x590>)
 8016422:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8016426:	e9de 0100 	ldrd	r0, r1, [lr]
 801642a:	4652      	mov	r2, sl
 801642c:	465b      	mov	r3, fp
 801642e:	f7f2 f81b 	bl	8008468 <__aeabi_dmul>
 8016432:	4682      	mov	sl, r0
 8016434:	468b      	mov	fp, r1
 8016436:	e656      	b.n	80160e6 <_strtod_l+0x7e>
 8016438:	4b6f      	ldr	r3, [pc, #444]	; (80165f8 <_strtod_l+0x590>)
 801643a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801643e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8016442:	f7f2 f811 	bl	8008468 <__aeabi_dmul>
 8016446:	4606      	mov	r6, r0
 8016448:	4628      	mov	r0, r5
 801644a:	460f      	mov	r7, r1
 801644c:	f7f1 ff92 	bl	8008374 <__aeabi_ui2d>
 8016450:	4602      	mov	r2, r0
 8016452:	460b      	mov	r3, r1
 8016454:	4630      	mov	r0, r6
 8016456:	4639      	mov	r1, r7
 8016458:	f7f1 fe50 	bl	80080fc <__adddf3>
 801645c:	2c0f      	cmp	r4, #15
 801645e:	4682      	mov	sl, r0
 8016460:	468b      	mov	fp, r1
 8016462:	ddd5      	ble.n	8016410 <_strtod_l+0x3a8>
 8016464:	9b06      	ldr	r3, [sp, #24]
 8016466:	eba4 0808 	sub.w	r8, r4, r8
 801646a:	4498      	add	r8, r3
 801646c:	f1b8 0f00 	cmp.w	r8, #0
 8016470:	f340 8096 	ble.w	80165a0 <_strtod_l+0x538>
 8016474:	f018 030f 	ands.w	r3, r8, #15
 8016478:	d00a      	beq.n	8016490 <_strtod_l+0x428>
 801647a:	495f      	ldr	r1, [pc, #380]	; (80165f8 <_strtod_l+0x590>)
 801647c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016480:	4652      	mov	r2, sl
 8016482:	465b      	mov	r3, fp
 8016484:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016488:	f7f1 ffee 	bl	8008468 <__aeabi_dmul>
 801648c:	4682      	mov	sl, r0
 801648e:	468b      	mov	fp, r1
 8016490:	f038 080f 	bics.w	r8, r8, #15
 8016494:	d073      	beq.n	801657e <_strtod_l+0x516>
 8016496:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801649a:	dd47      	ble.n	801652c <_strtod_l+0x4c4>
 801649c:	2400      	movs	r4, #0
 801649e:	46a0      	mov	r8, r4
 80164a0:	9407      	str	r4, [sp, #28]
 80164a2:	9405      	str	r4, [sp, #20]
 80164a4:	2322      	movs	r3, #34	; 0x22
 80164a6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8016600 <_strtod_l+0x598>
 80164aa:	f8c9 3000 	str.w	r3, [r9]
 80164ae:	f04f 0a00 	mov.w	sl, #0
 80164b2:	9b07      	ldr	r3, [sp, #28]
 80164b4:	2b00      	cmp	r3, #0
 80164b6:	f43f ae16 	beq.w	80160e6 <_strtod_l+0x7e>
 80164ba:	991c      	ldr	r1, [sp, #112]	; 0x70
 80164bc:	4648      	mov	r0, r9
 80164be:	f002 f90d 	bl	80186dc <_Bfree>
 80164c2:	9905      	ldr	r1, [sp, #20]
 80164c4:	4648      	mov	r0, r9
 80164c6:	f002 f909 	bl	80186dc <_Bfree>
 80164ca:	4641      	mov	r1, r8
 80164cc:	4648      	mov	r0, r9
 80164ce:	f002 f905 	bl	80186dc <_Bfree>
 80164d2:	9907      	ldr	r1, [sp, #28]
 80164d4:	4648      	mov	r0, r9
 80164d6:	f002 f901 	bl	80186dc <_Bfree>
 80164da:	4621      	mov	r1, r4
 80164dc:	4648      	mov	r0, r9
 80164de:	f002 f8fd 	bl	80186dc <_Bfree>
 80164e2:	e600      	b.n	80160e6 <_strtod_l+0x7e>
 80164e4:	9a06      	ldr	r2, [sp, #24]
 80164e6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80164ea:	4293      	cmp	r3, r2
 80164ec:	dbba      	blt.n	8016464 <_strtod_l+0x3fc>
 80164ee:	4d42      	ldr	r5, [pc, #264]	; (80165f8 <_strtod_l+0x590>)
 80164f0:	f1c4 040f 	rsb	r4, r4, #15
 80164f4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80164f8:	4652      	mov	r2, sl
 80164fa:	465b      	mov	r3, fp
 80164fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016500:	f7f1 ffb2 	bl	8008468 <__aeabi_dmul>
 8016504:	9b06      	ldr	r3, [sp, #24]
 8016506:	1b1c      	subs	r4, r3, r4
 8016508:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 801650c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016510:	e78d      	b.n	801642e <_strtod_l+0x3c6>
 8016512:	f113 0f16 	cmn.w	r3, #22
 8016516:	dba5      	blt.n	8016464 <_strtod_l+0x3fc>
 8016518:	4a37      	ldr	r2, [pc, #220]	; (80165f8 <_strtod_l+0x590>)
 801651a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 801651e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8016522:	4650      	mov	r0, sl
 8016524:	4659      	mov	r1, fp
 8016526:	f7f2 f8c9 	bl	80086bc <__aeabi_ddiv>
 801652a:	e782      	b.n	8016432 <_strtod_l+0x3ca>
 801652c:	2300      	movs	r3, #0
 801652e:	4e33      	ldr	r6, [pc, #204]	; (80165fc <_strtod_l+0x594>)
 8016530:	ea4f 1828 	mov.w	r8, r8, asr #4
 8016534:	4650      	mov	r0, sl
 8016536:	4659      	mov	r1, fp
 8016538:	461d      	mov	r5, r3
 801653a:	f1b8 0f01 	cmp.w	r8, #1
 801653e:	dc21      	bgt.n	8016584 <_strtod_l+0x51c>
 8016540:	b10b      	cbz	r3, 8016546 <_strtod_l+0x4de>
 8016542:	4682      	mov	sl, r0
 8016544:	468b      	mov	fp, r1
 8016546:	4b2d      	ldr	r3, [pc, #180]	; (80165fc <_strtod_l+0x594>)
 8016548:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801654c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8016550:	4652      	mov	r2, sl
 8016552:	465b      	mov	r3, fp
 8016554:	e9d5 0100 	ldrd	r0, r1, [r5]
 8016558:	f7f1 ff86 	bl	8008468 <__aeabi_dmul>
 801655c:	4b28      	ldr	r3, [pc, #160]	; (8016600 <_strtod_l+0x598>)
 801655e:	460a      	mov	r2, r1
 8016560:	400b      	ands	r3, r1
 8016562:	4928      	ldr	r1, [pc, #160]	; (8016604 <_strtod_l+0x59c>)
 8016564:	428b      	cmp	r3, r1
 8016566:	4682      	mov	sl, r0
 8016568:	d898      	bhi.n	801649c <_strtod_l+0x434>
 801656a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801656e:	428b      	cmp	r3, r1
 8016570:	bf86      	itte	hi
 8016572:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801660c <_strtod_l+0x5a4>
 8016576:	f04f 3aff 	movhi.w	sl, #4294967295
 801657a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801657e:	2300      	movs	r3, #0
 8016580:	9304      	str	r3, [sp, #16]
 8016582:	e077      	b.n	8016674 <_strtod_l+0x60c>
 8016584:	f018 0f01 	tst.w	r8, #1
 8016588:	d006      	beq.n	8016598 <_strtod_l+0x530>
 801658a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 801658e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016592:	f7f1 ff69 	bl	8008468 <__aeabi_dmul>
 8016596:	2301      	movs	r3, #1
 8016598:	3501      	adds	r5, #1
 801659a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801659e:	e7cc      	b.n	801653a <_strtod_l+0x4d2>
 80165a0:	d0ed      	beq.n	801657e <_strtod_l+0x516>
 80165a2:	f1c8 0800 	rsb	r8, r8, #0
 80165a6:	f018 020f 	ands.w	r2, r8, #15
 80165aa:	d00a      	beq.n	80165c2 <_strtod_l+0x55a>
 80165ac:	4b12      	ldr	r3, [pc, #72]	; (80165f8 <_strtod_l+0x590>)
 80165ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80165b2:	4650      	mov	r0, sl
 80165b4:	4659      	mov	r1, fp
 80165b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165ba:	f7f2 f87f 	bl	80086bc <__aeabi_ddiv>
 80165be:	4682      	mov	sl, r0
 80165c0:	468b      	mov	fp, r1
 80165c2:	ea5f 1828 	movs.w	r8, r8, asr #4
 80165c6:	d0da      	beq.n	801657e <_strtod_l+0x516>
 80165c8:	f1b8 0f1f 	cmp.w	r8, #31
 80165cc:	dd20      	ble.n	8016610 <_strtod_l+0x5a8>
 80165ce:	2400      	movs	r4, #0
 80165d0:	46a0      	mov	r8, r4
 80165d2:	9407      	str	r4, [sp, #28]
 80165d4:	9405      	str	r4, [sp, #20]
 80165d6:	2322      	movs	r3, #34	; 0x22
 80165d8:	f04f 0a00 	mov.w	sl, #0
 80165dc:	f04f 0b00 	mov.w	fp, #0
 80165e0:	f8c9 3000 	str.w	r3, [r9]
 80165e4:	e765      	b.n	80164b2 <_strtod_l+0x44a>
 80165e6:	bf00      	nop
 80165e8:	0801a415 	.word	0x0801a415
 80165ec:	0801a49b 	.word	0x0801a49b
 80165f0:	0801a41d 	.word	0x0801a41d
 80165f4:	0801a45c 	.word	0x0801a45c
 80165f8:	0801a540 	.word	0x0801a540
 80165fc:	0801a518 	.word	0x0801a518
 8016600:	7ff00000 	.word	0x7ff00000
 8016604:	7ca00000 	.word	0x7ca00000
 8016608:	fff80000 	.word	0xfff80000
 801660c:	7fefffff 	.word	0x7fefffff
 8016610:	f018 0310 	ands.w	r3, r8, #16
 8016614:	bf18      	it	ne
 8016616:	236a      	movne	r3, #106	; 0x6a
 8016618:	4da0      	ldr	r5, [pc, #640]	; (801689c <_strtod_l+0x834>)
 801661a:	9304      	str	r3, [sp, #16]
 801661c:	4650      	mov	r0, sl
 801661e:	4659      	mov	r1, fp
 8016620:	2300      	movs	r3, #0
 8016622:	f1b8 0f00 	cmp.w	r8, #0
 8016626:	f300 810a 	bgt.w	801683e <_strtod_l+0x7d6>
 801662a:	b10b      	cbz	r3, 8016630 <_strtod_l+0x5c8>
 801662c:	4682      	mov	sl, r0
 801662e:	468b      	mov	fp, r1
 8016630:	9b04      	ldr	r3, [sp, #16]
 8016632:	b1bb      	cbz	r3, 8016664 <_strtod_l+0x5fc>
 8016634:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8016638:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801663c:	2b00      	cmp	r3, #0
 801663e:	4659      	mov	r1, fp
 8016640:	dd10      	ble.n	8016664 <_strtod_l+0x5fc>
 8016642:	2b1f      	cmp	r3, #31
 8016644:	f340 8107 	ble.w	8016856 <_strtod_l+0x7ee>
 8016648:	2b34      	cmp	r3, #52	; 0x34
 801664a:	bfde      	ittt	le
 801664c:	3b20      	suble	r3, #32
 801664e:	f04f 32ff 	movle.w	r2, #4294967295
 8016652:	fa02 f303 	lslle.w	r3, r2, r3
 8016656:	f04f 0a00 	mov.w	sl, #0
 801665a:	bfcc      	ite	gt
 801665c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8016660:	ea03 0b01 	andle.w	fp, r3, r1
 8016664:	2200      	movs	r2, #0
 8016666:	2300      	movs	r3, #0
 8016668:	4650      	mov	r0, sl
 801666a:	4659      	mov	r1, fp
 801666c:	f7f2 f964 	bl	8008938 <__aeabi_dcmpeq>
 8016670:	2800      	cmp	r0, #0
 8016672:	d1ac      	bne.n	80165ce <_strtod_l+0x566>
 8016674:	9b07      	ldr	r3, [sp, #28]
 8016676:	9300      	str	r3, [sp, #0]
 8016678:	9a05      	ldr	r2, [sp, #20]
 801667a:	9908      	ldr	r1, [sp, #32]
 801667c:	4623      	mov	r3, r4
 801667e:	4648      	mov	r0, r9
 8016680:	f002 f87e 	bl	8018780 <__s2b>
 8016684:	9007      	str	r0, [sp, #28]
 8016686:	2800      	cmp	r0, #0
 8016688:	f43f af08 	beq.w	801649c <_strtod_l+0x434>
 801668c:	9a06      	ldr	r2, [sp, #24]
 801668e:	9b06      	ldr	r3, [sp, #24]
 8016690:	2a00      	cmp	r2, #0
 8016692:	f1c3 0300 	rsb	r3, r3, #0
 8016696:	bfa8      	it	ge
 8016698:	2300      	movge	r3, #0
 801669a:	930e      	str	r3, [sp, #56]	; 0x38
 801669c:	2400      	movs	r4, #0
 801669e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80166a2:	9316      	str	r3, [sp, #88]	; 0x58
 80166a4:	46a0      	mov	r8, r4
 80166a6:	9b07      	ldr	r3, [sp, #28]
 80166a8:	4648      	mov	r0, r9
 80166aa:	6859      	ldr	r1, [r3, #4]
 80166ac:	f001 ffe2 	bl	8018674 <_Balloc>
 80166b0:	9005      	str	r0, [sp, #20]
 80166b2:	2800      	cmp	r0, #0
 80166b4:	f43f aef6 	beq.w	80164a4 <_strtod_l+0x43c>
 80166b8:	9b07      	ldr	r3, [sp, #28]
 80166ba:	691a      	ldr	r2, [r3, #16]
 80166bc:	3202      	adds	r2, #2
 80166be:	f103 010c 	add.w	r1, r3, #12
 80166c2:	0092      	lsls	r2, r2, #2
 80166c4:	300c      	adds	r0, #12
 80166c6:	f7fe fcf1 	bl	80150ac <memcpy>
 80166ca:	aa1e      	add	r2, sp, #120	; 0x78
 80166cc:	a91d      	add	r1, sp, #116	; 0x74
 80166ce:	ec4b ab10 	vmov	d0, sl, fp
 80166d2:	4648      	mov	r0, r9
 80166d4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80166d8:	f002 fb0e 	bl	8018cf8 <__d2b>
 80166dc:	901c      	str	r0, [sp, #112]	; 0x70
 80166de:	2800      	cmp	r0, #0
 80166e0:	f43f aee0 	beq.w	80164a4 <_strtod_l+0x43c>
 80166e4:	2101      	movs	r1, #1
 80166e6:	4648      	mov	r0, r9
 80166e8:	f002 f8d6 	bl	8018898 <__i2b>
 80166ec:	4680      	mov	r8, r0
 80166ee:	2800      	cmp	r0, #0
 80166f0:	f43f aed8 	beq.w	80164a4 <_strtod_l+0x43c>
 80166f4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80166f6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80166f8:	2e00      	cmp	r6, #0
 80166fa:	bfab      	itete	ge
 80166fc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80166fe:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8016700:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8016702:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8016704:	bfac      	ite	ge
 8016706:	18f7      	addge	r7, r6, r3
 8016708:	1b9d      	sublt	r5, r3, r6
 801670a:	9b04      	ldr	r3, [sp, #16]
 801670c:	1af6      	subs	r6, r6, r3
 801670e:	4416      	add	r6, r2
 8016710:	4b63      	ldr	r3, [pc, #396]	; (80168a0 <_strtod_l+0x838>)
 8016712:	3e01      	subs	r6, #1
 8016714:	429e      	cmp	r6, r3
 8016716:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801671a:	f280 80af 	bge.w	801687c <_strtod_l+0x814>
 801671e:	1b9b      	subs	r3, r3, r6
 8016720:	2b1f      	cmp	r3, #31
 8016722:	eba2 0203 	sub.w	r2, r2, r3
 8016726:	f04f 0101 	mov.w	r1, #1
 801672a:	f300 809b 	bgt.w	8016864 <_strtod_l+0x7fc>
 801672e:	fa01 f303 	lsl.w	r3, r1, r3
 8016732:	930f      	str	r3, [sp, #60]	; 0x3c
 8016734:	2300      	movs	r3, #0
 8016736:	930a      	str	r3, [sp, #40]	; 0x28
 8016738:	18be      	adds	r6, r7, r2
 801673a:	9b04      	ldr	r3, [sp, #16]
 801673c:	42b7      	cmp	r7, r6
 801673e:	4415      	add	r5, r2
 8016740:	441d      	add	r5, r3
 8016742:	463b      	mov	r3, r7
 8016744:	bfa8      	it	ge
 8016746:	4633      	movge	r3, r6
 8016748:	42ab      	cmp	r3, r5
 801674a:	bfa8      	it	ge
 801674c:	462b      	movge	r3, r5
 801674e:	2b00      	cmp	r3, #0
 8016750:	bfc2      	ittt	gt
 8016752:	1af6      	subgt	r6, r6, r3
 8016754:	1aed      	subgt	r5, r5, r3
 8016756:	1aff      	subgt	r7, r7, r3
 8016758:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801675a:	b1bb      	cbz	r3, 801678c <_strtod_l+0x724>
 801675c:	4641      	mov	r1, r8
 801675e:	461a      	mov	r2, r3
 8016760:	4648      	mov	r0, r9
 8016762:	f002 f939 	bl	80189d8 <__pow5mult>
 8016766:	4680      	mov	r8, r0
 8016768:	2800      	cmp	r0, #0
 801676a:	f43f ae9b 	beq.w	80164a4 <_strtod_l+0x43c>
 801676e:	4601      	mov	r1, r0
 8016770:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8016772:	4648      	mov	r0, r9
 8016774:	f002 f899 	bl	80188aa <__multiply>
 8016778:	900c      	str	r0, [sp, #48]	; 0x30
 801677a:	2800      	cmp	r0, #0
 801677c:	f43f ae92 	beq.w	80164a4 <_strtod_l+0x43c>
 8016780:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016782:	4648      	mov	r0, r9
 8016784:	f001 ffaa 	bl	80186dc <_Bfree>
 8016788:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801678a:	931c      	str	r3, [sp, #112]	; 0x70
 801678c:	2e00      	cmp	r6, #0
 801678e:	dc7a      	bgt.n	8016886 <_strtod_l+0x81e>
 8016790:	9b06      	ldr	r3, [sp, #24]
 8016792:	2b00      	cmp	r3, #0
 8016794:	dd08      	ble.n	80167a8 <_strtod_l+0x740>
 8016796:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8016798:	9905      	ldr	r1, [sp, #20]
 801679a:	4648      	mov	r0, r9
 801679c:	f002 f91c 	bl	80189d8 <__pow5mult>
 80167a0:	9005      	str	r0, [sp, #20]
 80167a2:	2800      	cmp	r0, #0
 80167a4:	f43f ae7e 	beq.w	80164a4 <_strtod_l+0x43c>
 80167a8:	2d00      	cmp	r5, #0
 80167aa:	dd08      	ble.n	80167be <_strtod_l+0x756>
 80167ac:	462a      	mov	r2, r5
 80167ae:	9905      	ldr	r1, [sp, #20]
 80167b0:	4648      	mov	r0, r9
 80167b2:	f002 f95f 	bl	8018a74 <__lshift>
 80167b6:	9005      	str	r0, [sp, #20]
 80167b8:	2800      	cmp	r0, #0
 80167ba:	f43f ae73 	beq.w	80164a4 <_strtod_l+0x43c>
 80167be:	2f00      	cmp	r7, #0
 80167c0:	dd08      	ble.n	80167d4 <_strtod_l+0x76c>
 80167c2:	4641      	mov	r1, r8
 80167c4:	463a      	mov	r2, r7
 80167c6:	4648      	mov	r0, r9
 80167c8:	f002 f954 	bl	8018a74 <__lshift>
 80167cc:	4680      	mov	r8, r0
 80167ce:	2800      	cmp	r0, #0
 80167d0:	f43f ae68 	beq.w	80164a4 <_strtod_l+0x43c>
 80167d4:	9a05      	ldr	r2, [sp, #20]
 80167d6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80167d8:	4648      	mov	r0, r9
 80167da:	f002 f9b9 	bl	8018b50 <__mdiff>
 80167de:	4604      	mov	r4, r0
 80167e0:	2800      	cmp	r0, #0
 80167e2:	f43f ae5f 	beq.w	80164a4 <_strtod_l+0x43c>
 80167e6:	68c3      	ldr	r3, [r0, #12]
 80167e8:	930c      	str	r3, [sp, #48]	; 0x30
 80167ea:	2300      	movs	r3, #0
 80167ec:	60c3      	str	r3, [r0, #12]
 80167ee:	4641      	mov	r1, r8
 80167f0:	f002 f994 	bl	8018b1c <__mcmp>
 80167f4:	2800      	cmp	r0, #0
 80167f6:	da55      	bge.n	80168a4 <_strtod_l+0x83c>
 80167f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80167fa:	b9e3      	cbnz	r3, 8016836 <_strtod_l+0x7ce>
 80167fc:	f1ba 0f00 	cmp.w	sl, #0
 8016800:	d119      	bne.n	8016836 <_strtod_l+0x7ce>
 8016802:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016806:	b9b3      	cbnz	r3, 8016836 <_strtod_l+0x7ce>
 8016808:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801680c:	0d1b      	lsrs	r3, r3, #20
 801680e:	051b      	lsls	r3, r3, #20
 8016810:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8016814:	d90f      	bls.n	8016836 <_strtod_l+0x7ce>
 8016816:	6963      	ldr	r3, [r4, #20]
 8016818:	b913      	cbnz	r3, 8016820 <_strtod_l+0x7b8>
 801681a:	6923      	ldr	r3, [r4, #16]
 801681c:	2b01      	cmp	r3, #1
 801681e:	dd0a      	ble.n	8016836 <_strtod_l+0x7ce>
 8016820:	4621      	mov	r1, r4
 8016822:	2201      	movs	r2, #1
 8016824:	4648      	mov	r0, r9
 8016826:	f002 f925 	bl	8018a74 <__lshift>
 801682a:	4641      	mov	r1, r8
 801682c:	4604      	mov	r4, r0
 801682e:	f002 f975 	bl	8018b1c <__mcmp>
 8016832:	2800      	cmp	r0, #0
 8016834:	dc67      	bgt.n	8016906 <_strtod_l+0x89e>
 8016836:	9b04      	ldr	r3, [sp, #16]
 8016838:	2b00      	cmp	r3, #0
 801683a:	d171      	bne.n	8016920 <_strtod_l+0x8b8>
 801683c:	e63d      	b.n	80164ba <_strtod_l+0x452>
 801683e:	f018 0f01 	tst.w	r8, #1
 8016842:	d004      	beq.n	801684e <_strtod_l+0x7e6>
 8016844:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016848:	f7f1 fe0e 	bl	8008468 <__aeabi_dmul>
 801684c:	2301      	movs	r3, #1
 801684e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8016852:	3508      	adds	r5, #8
 8016854:	e6e5      	b.n	8016622 <_strtod_l+0x5ba>
 8016856:	f04f 32ff 	mov.w	r2, #4294967295
 801685a:	fa02 f303 	lsl.w	r3, r2, r3
 801685e:	ea03 0a0a 	and.w	sl, r3, sl
 8016862:	e6ff      	b.n	8016664 <_strtod_l+0x5fc>
 8016864:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8016868:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801686c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8016870:	36e2      	adds	r6, #226	; 0xe2
 8016872:	fa01 f306 	lsl.w	r3, r1, r6
 8016876:	930a      	str	r3, [sp, #40]	; 0x28
 8016878:	910f      	str	r1, [sp, #60]	; 0x3c
 801687a:	e75d      	b.n	8016738 <_strtod_l+0x6d0>
 801687c:	2300      	movs	r3, #0
 801687e:	930a      	str	r3, [sp, #40]	; 0x28
 8016880:	2301      	movs	r3, #1
 8016882:	930f      	str	r3, [sp, #60]	; 0x3c
 8016884:	e758      	b.n	8016738 <_strtod_l+0x6d0>
 8016886:	4632      	mov	r2, r6
 8016888:	991c      	ldr	r1, [sp, #112]	; 0x70
 801688a:	4648      	mov	r0, r9
 801688c:	f002 f8f2 	bl	8018a74 <__lshift>
 8016890:	901c      	str	r0, [sp, #112]	; 0x70
 8016892:	2800      	cmp	r0, #0
 8016894:	f47f af7c 	bne.w	8016790 <_strtod_l+0x728>
 8016898:	e604      	b.n	80164a4 <_strtod_l+0x43c>
 801689a:	bf00      	nop
 801689c:	0801a470 	.word	0x0801a470
 80168a0:	fffffc02 	.word	0xfffffc02
 80168a4:	465d      	mov	r5, fp
 80168a6:	f040 8086 	bne.w	80169b6 <_strtod_l+0x94e>
 80168aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80168ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80168b0:	b32a      	cbz	r2, 80168fe <_strtod_l+0x896>
 80168b2:	4aaf      	ldr	r2, [pc, #700]	; (8016b70 <_strtod_l+0xb08>)
 80168b4:	4293      	cmp	r3, r2
 80168b6:	d153      	bne.n	8016960 <_strtod_l+0x8f8>
 80168b8:	9b04      	ldr	r3, [sp, #16]
 80168ba:	4650      	mov	r0, sl
 80168bc:	b1d3      	cbz	r3, 80168f4 <_strtod_l+0x88c>
 80168be:	4aad      	ldr	r2, [pc, #692]	; (8016b74 <_strtod_l+0xb0c>)
 80168c0:	402a      	ands	r2, r5
 80168c2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80168c6:	f04f 31ff 	mov.w	r1, #4294967295
 80168ca:	d816      	bhi.n	80168fa <_strtod_l+0x892>
 80168cc:	0d12      	lsrs	r2, r2, #20
 80168ce:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80168d2:	fa01 f303 	lsl.w	r3, r1, r3
 80168d6:	4298      	cmp	r0, r3
 80168d8:	d142      	bne.n	8016960 <_strtod_l+0x8f8>
 80168da:	4ba7      	ldr	r3, [pc, #668]	; (8016b78 <_strtod_l+0xb10>)
 80168dc:	429d      	cmp	r5, r3
 80168de:	d102      	bne.n	80168e6 <_strtod_l+0x87e>
 80168e0:	3001      	adds	r0, #1
 80168e2:	f43f addf 	beq.w	80164a4 <_strtod_l+0x43c>
 80168e6:	4ba3      	ldr	r3, [pc, #652]	; (8016b74 <_strtod_l+0xb0c>)
 80168e8:	402b      	ands	r3, r5
 80168ea:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80168ee:	f04f 0a00 	mov.w	sl, #0
 80168f2:	e7a0      	b.n	8016836 <_strtod_l+0x7ce>
 80168f4:	f04f 33ff 	mov.w	r3, #4294967295
 80168f8:	e7ed      	b.n	80168d6 <_strtod_l+0x86e>
 80168fa:	460b      	mov	r3, r1
 80168fc:	e7eb      	b.n	80168d6 <_strtod_l+0x86e>
 80168fe:	bb7b      	cbnz	r3, 8016960 <_strtod_l+0x8f8>
 8016900:	f1ba 0f00 	cmp.w	sl, #0
 8016904:	d12c      	bne.n	8016960 <_strtod_l+0x8f8>
 8016906:	9904      	ldr	r1, [sp, #16]
 8016908:	4a9a      	ldr	r2, [pc, #616]	; (8016b74 <_strtod_l+0xb0c>)
 801690a:	465b      	mov	r3, fp
 801690c:	b1f1      	cbz	r1, 801694c <_strtod_l+0x8e4>
 801690e:	ea02 010b 	and.w	r1, r2, fp
 8016912:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8016916:	dc19      	bgt.n	801694c <_strtod_l+0x8e4>
 8016918:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801691c:	f77f ae5b 	ble.w	80165d6 <_strtod_l+0x56e>
 8016920:	4a96      	ldr	r2, [pc, #600]	; (8016b7c <_strtod_l+0xb14>)
 8016922:	2300      	movs	r3, #0
 8016924:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8016928:	4650      	mov	r0, sl
 801692a:	4659      	mov	r1, fp
 801692c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8016930:	f7f1 fd9a 	bl	8008468 <__aeabi_dmul>
 8016934:	4682      	mov	sl, r0
 8016936:	468b      	mov	fp, r1
 8016938:	2900      	cmp	r1, #0
 801693a:	f47f adbe 	bne.w	80164ba <_strtod_l+0x452>
 801693e:	2800      	cmp	r0, #0
 8016940:	f47f adbb 	bne.w	80164ba <_strtod_l+0x452>
 8016944:	2322      	movs	r3, #34	; 0x22
 8016946:	f8c9 3000 	str.w	r3, [r9]
 801694a:	e5b6      	b.n	80164ba <_strtod_l+0x452>
 801694c:	4013      	ands	r3, r2
 801694e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8016952:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8016956:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801695a:	f04f 3aff 	mov.w	sl, #4294967295
 801695e:	e76a      	b.n	8016836 <_strtod_l+0x7ce>
 8016960:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016962:	b193      	cbz	r3, 801698a <_strtod_l+0x922>
 8016964:	422b      	tst	r3, r5
 8016966:	f43f af66 	beq.w	8016836 <_strtod_l+0x7ce>
 801696a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801696c:	9a04      	ldr	r2, [sp, #16]
 801696e:	4650      	mov	r0, sl
 8016970:	4659      	mov	r1, fp
 8016972:	b173      	cbz	r3, 8016992 <_strtod_l+0x92a>
 8016974:	f7ff fb5c 	bl	8016030 <sulp>
 8016978:	4602      	mov	r2, r0
 801697a:	460b      	mov	r3, r1
 801697c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016980:	f7f1 fbbc 	bl	80080fc <__adddf3>
 8016984:	4682      	mov	sl, r0
 8016986:	468b      	mov	fp, r1
 8016988:	e755      	b.n	8016836 <_strtod_l+0x7ce>
 801698a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801698c:	ea13 0f0a 	tst.w	r3, sl
 8016990:	e7e9      	b.n	8016966 <_strtod_l+0x8fe>
 8016992:	f7ff fb4d 	bl	8016030 <sulp>
 8016996:	4602      	mov	r2, r0
 8016998:	460b      	mov	r3, r1
 801699a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801699e:	f7f1 fbab 	bl	80080f8 <__aeabi_dsub>
 80169a2:	2200      	movs	r2, #0
 80169a4:	2300      	movs	r3, #0
 80169a6:	4682      	mov	sl, r0
 80169a8:	468b      	mov	fp, r1
 80169aa:	f7f1 ffc5 	bl	8008938 <__aeabi_dcmpeq>
 80169ae:	2800      	cmp	r0, #0
 80169b0:	f47f ae11 	bne.w	80165d6 <_strtod_l+0x56e>
 80169b4:	e73f      	b.n	8016836 <_strtod_l+0x7ce>
 80169b6:	4641      	mov	r1, r8
 80169b8:	4620      	mov	r0, r4
 80169ba:	f002 f9ec 	bl	8018d96 <__ratio>
 80169be:	ec57 6b10 	vmov	r6, r7, d0
 80169c2:	2200      	movs	r2, #0
 80169c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80169c8:	ee10 0a10 	vmov	r0, s0
 80169cc:	4639      	mov	r1, r7
 80169ce:	f7f1 ffc7 	bl	8008960 <__aeabi_dcmple>
 80169d2:	2800      	cmp	r0, #0
 80169d4:	d077      	beq.n	8016ac6 <_strtod_l+0xa5e>
 80169d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80169d8:	2b00      	cmp	r3, #0
 80169da:	d04a      	beq.n	8016a72 <_strtod_l+0xa0a>
 80169dc:	4b68      	ldr	r3, [pc, #416]	; (8016b80 <_strtod_l+0xb18>)
 80169de:	2200      	movs	r2, #0
 80169e0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80169e4:	4f66      	ldr	r7, [pc, #408]	; (8016b80 <_strtod_l+0xb18>)
 80169e6:	2600      	movs	r6, #0
 80169e8:	4b62      	ldr	r3, [pc, #392]	; (8016b74 <_strtod_l+0xb0c>)
 80169ea:	402b      	ands	r3, r5
 80169ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80169ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80169f0:	4b64      	ldr	r3, [pc, #400]	; (8016b84 <_strtod_l+0xb1c>)
 80169f2:	429a      	cmp	r2, r3
 80169f4:	f040 80ce 	bne.w	8016b94 <_strtod_l+0xb2c>
 80169f8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80169fc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016a00:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8016a04:	ec4b ab10 	vmov	d0, sl, fp
 8016a08:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8016a0c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8016a10:	f002 f8fc 	bl	8018c0c <__ulp>
 8016a14:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016a18:	ec53 2b10 	vmov	r2, r3, d0
 8016a1c:	f7f1 fd24 	bl	8008468 <__aeabi_dmul>
 8016a20:	4652      	mov	r2, sl
 8016a22:	465b      	mov	r3, fp
 8016a24:	f7f1 fb6a 	bl	80080fc <__adddf3>
 8016a28:	460b      	mov	r3, r1
 8016a2a:	4952      	ldr	r1, [pc, #328]	; (8016b74 <_strtod_l+0xb0c>)
 8016a2c:	4a56      	ldr	r2, [pc, #344]	; (8016b88 <_strtod_l+0xb20>)
 8016a2e:	4019      	ands	r1, r3
 8016a30:	4291      	cmp	r1, r2
 8016a32:	4682      	mov	sl, r0
 8016a34:	d95b      	bls.n	8016aee <_strtod_l+0xa86>
 8016a36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016a38:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8016a3c:	4293      	cmp	r3, r2
 8016a3e:	d103      	bne.n	8016a48 <_strtod_l+0x9e0>
 8016a40:	9b08      	ldr	r3, [sp, #32]
 8016a42:	3301      	adds	r3, #1
 8016a44:	f43f ad2e 	beq.w	80164a4 <_strtod_l+0x43c>
 8016a48:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8016b78 <_strtod_l+0xb10>
 8016a4c:	f04f 3aff 	mov.w	sl, #4294967295
 8016a50:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016a52:	4648      	mov	r0, r9
 8016a54:	f001 fe42 	bl	80186dc <_Bfree>
 8016a58:	9905      	ldr	r1, [sp, #20]
 8016a5a:	4648      	mov	r0, r9
 8016a5c:	f001 fe3e 	bl	80186dc <_Bfree>
 8016a60:	4641      	mov	r1, r8
 8016a62:	4648      	mov	r0, r9
 8016a64:	f001 fe3a 	bl	80186dc <_Bfree>
 8016a68:	4621      	mov	r1, r4
 8016a6a:	4648      	mov	r0, r9
 8016a6c:	f001 fe36 	bl	80186dc <_Bfree>
 8016a70:	e619      	b.n	80166a6 <_strtod_l+0x63e>
 8016a72:	f1ba 0f00 	cmp.w	sl, #0
 8016a76:	d11a      	bne.n	8016aae <_strtod_l+0xa46>
 8016a78:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016a7c:	b9eb      	cbnz	r3, 8016aba <_strtod_l+0xa52>
 8016a7e:	2200      	movs	r2, #0
 8016a80:	4b3f      	ldr	r3, [pc, #252]	; (8016b80 <_strtod_l+0xb18>)
 8016a82:	4630      	mov	r0, r6
 8016a84:	4639      	mov	r1, r7
 8016a86:	f7f1 ff61 	bl	800894c <__aeabi_dcmplt>
 8016a8a:	b9c8      	cbnz	r0, 8016ac0 <_strtod_l+0xa58>
 8016a8c:	4630      	mov	r0, r6
 8016a8e:	4639      	mov	r1, r7
 8016a90:	2200      	movs	r2, #0
 8016a92:	4b3e      	ldr	r3, [pc, #248]	; (8016b8c <_strtod_l+0xb24>)
 8016a94:	f7f1 fce8 	bl	8008468 <__aeabi_dmul>
 8016a98:	4606      	mov	r6, r0
 8016a9a:	460f      	mov	r7, r1
 8016a9c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8016aa0:	9618      	str	r6, [sp, #96]	; 0x60
 8016aa2:	9319      	str	r3, [sp, #100]	; 0x64
 8016aa4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8016aa8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016aac:	e79c      	b.n	80169e8 <_strtod_l+0x980>
 8016aae:	f1ba 0f01 	cmp.w	sl, #1
 8016ab2:	d102      	bne.n	8016aba <_strtod_l+0xa52>
 8016ab4:	2d00      	cmp	r5, #0
 8016ab6:	f43f ad8e 	beq.w	80165d6 <_strtod_l+0x56e>
 8016aba:	2200      	movs	r2, #0
 8016abc:	4b34      	ldr	r3, [pc, #208]	; (8016b90 <_strtod_l+0xb28>)
 8016abe:	e78f      	b.n	80169e0 <_strtod_l+0x978>
 8016ac0:	2600      	movs	r6, #0
 8016ac2:	4f32      	ldr	r7, [pc, #200]	; (8016b8c <_strtod_l+0xb24>)
 8016ac4:	e7ea      	b.n	8016a9c <_strtod_l+0xa34>
 8016ac6:	4b31      	ldr	r3, [pc, #196]	; (8016b8c <_strtod_l+0xb24>)
 8016ac8:	4630      	mov	r0, r6
 8016aca:	4639      	mov	r1, r7
 8016acc:	2200      	movs	r2, #0
 8016ace:	f7f1 fccb 	bl	8008468 <__aeabi_dmul>
 8016ad2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016ad4:	4606      	mov	r6, r0
 8016ad6:	460f      	mov	r7, r1
 8016ad8:	b933      	cbnz	r3, 8016ae8 <_strtod_l+0xa80>
 8016ada:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016ade:	9010      	str	r0, [sp, #64]	; 0x40
 8016ae0:	9311      	str	r3, [sp, #68]	; 0x44
 8016ae2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8016ae6:	e7df      	b.n	8016aa8 <_strtod_l+0xa40>
 8016ae8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8016aec:	e7f9      	b.n	8016ae2 <_strtod_l+0xa7a>
 8016aee:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8016af2:	9b04      	ldr	r3, [sp, #16]
 8016af4:	2b00      	cmp	r3, #0
 8016af6:	d1ab      	bne.n	8016a50 <_strtod_l+0x9e8>
 8016af8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8016afc:	0d1b      	lsrs	r3, r3, #20
 8016afe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016b00:	051b      	lsls	r3, r3, #20
 8016b02:	429a      	cmp	r2, r3
 8016b04:	465d      	mov	r5, fp
 8016b06:	d1a3      	bne.n	8016a50 <_strtod_l+0x9e8>
 8016b08:	4639      	mov	r1, r7
 8016b0a:	4630      	mov	r0, r6
 8016b0c:	f7f1 ff5c 	bl	80089c8 <__aeabi_d2iz>
 8016b10:	f7f1 fc40 	bl	8008394 <__aeabi_i2d>
 8016b14:	460b      	mov	r3, r1
 8016b16:	4602      	mov	r2, r0
 8016b18:	4639      	mov	r1, r7
 8016b1a:	4630      	mov	r0, r6
 8016b1c:	f7f1 faec 	bl	80080f8 <__aeabi_dsub>
 8016b20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016b22:	4606      	mov	r6, r0
 8016b24:	460f      	mov	r7, r1
 8016b26:	b933      	cbnz	r3, 8016b36 <_strtod_l+0xace>
 8016b28:	f1ba 0f00 	cmp.w	sl, #0
 8016b2c:	d103      	bne.n	8016b36 <_strtod_l+0xace>
 8016b2e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8016b32:	2d00      	cmp	r5, #0
 8016b34:	d06d      	beq.n	8016c12 <_strtod_l+0xbaa>
 8016b36:	a30a      	add	r3, pc, #40	; (adr r3, 8016b60 <_strtod_l+0xaf8>)
 8016b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b3c:	4630      	mov	r0, r6
 8016b3e:	4639      	mov	r1, r7
 8016b40:	f7f1 ff04 	bl	800894c <__aeabi_dcmplt>
 8016b44:	2800      	cmp	r0, #0
 8016b46:	f47f acb8 	bne.w	80164ba <_strtod_l+0x452>
 8016b4a:	a307      	add	r3, pc, #28	; (adr r3, 8016b68 <_strtod_l+0xb00>)
 8016b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b50:	4630      	mov	r0, r6
 8016b52:	4639      	mov	r1, r7
 8016b54:	f7f1 ff18 	bl	8008988 <__aeabi_dcmpgt>
 8016b58:	2800      	cmp	r0, #0
 8016b5a:	f43f af79 	beq.w	8016a50 <_strtod_l+0x9e8>
 8016b5e:	e4ac      	b.n	80164ba <_strtod_l+0x452>
 8016b60:	94a03595 	.word	0x94a03595
 8016b64:	3fdfffff 	.word	0x3fdfffff
 8016b68:	35afe535 	.word	0x35afe535
 8016b6c:	3fe00000 	.word	0x3fe00000
 8016b70:	000fffff 	.word	0x000fffff
 8016b74:	7ff00000 	.word	0x7ff00000
 8016b78:	7fefffff 	.word	0x7fefffff
 8016b7c:	39500000 	.word	0x39500000
 8016b80:	3ff00000 	.word	0x3ff00000
 8016b84:	7fe00000 	.word	0x7fe00000
 8016b88:	7c9fffff 	.word	0x7c9fffff
 8016b8c:	3fe00000 	.word	0x3fe00000
 8016b90:	bff00000 	.word	0xbff00000
 8016b94:	9b04      	ldr	r3, [sp, #16]
 8016b96:	b333      	cbz	r3, 8016be6 <_strtod_l+0xb7e>
 8016b98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016b9a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8016b9e:	d822      	bhi.n	8016be6 <_strtod_l+0xb7e>
 8016ba0:	a327      	add	r3, pc, #156	; (adr r3, 8016c40 <_strtod_l+0xbd8>)
 8016ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ba6:	4630      	mov	r0, r6
 8016ba8:	4639      	mov	r1, r7
 8016baa:	f7f1 fed9 	bl	8008960 <__aeabi_dcmple>
 8016bae:	b1a0      	cbz	r0, 8016bda <_strtod_l+0xb72>
 8016bb0:	4639      	mov	r1, r7
 8016bb2:	4630      	mov	r0, r6
 8016bb4:	f7f1 ff30 	bl	8008a18 <__aeabi_d2uiz>
 8016bb8:	2800      	cmp	r0, #0
 8016bba:	bf08      	it	eq
 8016bbc:	2001      	moveq	r0, #1
 8016bbe:	f7f1 fbd9 	bl	8008374 <__aeabi_ui2d>
 8016bc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016bc4:	4606      	mov	r6, r0
 8016bc6:	460f      	mov	r7, r1
 8016bc8:	bb03      	cbnz	r3, 8016c0c <_strtod_l+0xba4>
 8016bca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016bce:	9012      	str	r0, [sp, #72]	; 0x48
 8016bd0:	9313      	str	r3, [sp, #76]	; 0x4c
 8016bd2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8016bd6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016bda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016bdc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016bde:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8016be2:	1a9b      	subs	r3, r3, r2
 8016be4:	930b      	str	r3, [sp, #44]	; 0x2c
 8016be6:	ed9d 0b08 	vldr	d0, [sp, #32]
 8016bea:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8016bee:	f002 f80d 	bl	8018c0c <__ulp>
 8016bf2:	4650      	mov	r0, sl
 8016bf4:	ec53 2b10 	vmov	r2, r3, d0
 8016bf8:	4659      	mov	r1, fp
 8016bfa:	f7f1 fc35 	bl	8008468 <__aeabi_dmul>
 8016bfe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016c02:	f7f1 fa7b 	bl	80080fc <__adddf3>
 8016c06:	4682      	mov	sl, r0
 8016c08:	468b      	mov	fp, r1
 8016c0a:	e772      	b.n	8016af2 <_strtod_l+0xa8a>
 8016c0c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8016c10:	e7df      	b.n	8016bd2 <_strtod_l+0xb6a>
 8016c12:	a30d      	add	r3, pc, #52	; (adr r3, 8016c48 <_strtod_l+0xbe0>)
 8016c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c18:	f7f1 fe98 	bl	800894c <__aeabi_dcmplt>
 8016c1c:	e79c      	b.n	8016b58 <_strtod_l+0xaf0>
 8016c1e:	2300      	movs	r3, #0
 8016c20:	930d      	str	r3, [sp, #52]	; 0x34
 8016c22:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8016c24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016c26:	6013      	str	r3, [r2, #0]
 8016c28:	f7ff ba61 	b.w	80160ee <_strtod_l+0x86>
 8016c2c:	2b65      	cmp	r3, #101	; 0x65
 8016c2e:	f04f 0200 	mov.w	r2, #0
 8016c32:	f43f ab4e 	beq.w	80162d2 <_strtod_l+0x26a>
 8016c36:	2101      	movs	r1, #1
 8016c38:	4614      	mov	r4, r2
 8016c3a:	9104      	str	r1, [sp, #16]
 8016c3c:	f7ff bacb 	b.w	80161d6 <_strtod_l+0x16e>
 8016c40:	ffc00000 	.word	0xffc00000
 8016c44:	41dfffff 	.word	0x41dfffff
 8016c48:	94a03595 	.word	0x94a03595
 8016c4c:	3fcfffff 	.word	0x3fcfffff

08016c50 <_strtod_r>:
 8016c50:	4b05      	ldr	r3, [pc, #20]	; (8016c68 <_strtod_r+0x18>)
 8016c52:	681b      	ldr	r3, [r3, #0]
 8016c54:	b410      	push	{r4}
 8016c56:	6a1b      	ldr	r3, [r3, #32]
 8016c58:	4c04      	ldr	r4, [pc, #16]	; (8016c6c <_strtod_r+0x1c>)
 8016c5a:	2b00      	cmp	r3, #0
 8016c5c:	bf08      	it	eq
 8016c5e:	4623      	moveq	r3, r4
 8016c60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016c64:	f7ff ba00 	b.w	8016068 <_strtod_l>
 8016c68:	20000028 	.word	0x20000028
 8016c6c:	2000008c 	.word	0x2000008c

08016c70 <_strtol_l.isra.0>:
 8016c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016c74:	4680      	mov	r8, r0
 8016c76:	4689      	mov	r9, r1
 8016c78:	4692      	mov	sl, r2
 8016c7a:	461e      	mov	r6, r3
 8016c7c:	460f      	mov	r7, r1
 8016c7e:	463d      	mov	r5, r7
 8016c80:	9808      	ldr	r0, [sp, #32]
 8016c82:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016c86:	f001 fc55 	bl	8018534 <__locale_ctype_ptr_l>
 8016c8a:	4420      	add	r0, r4
 8016c8c:	7843      	ldrb	r3, [r0, #1]
 8016c8e:	f013 0308 	ands.w	r3, r3, #8
 8016c92:	d132      	bne.n	8016cfa <_strtol_l.isra.0+0x8a>
 8016c94:	2c2d      	cmp	r4, #45	; 0x2d
 8016c96:	d132      	bne.n	8016cfe <_strtol_l.isra.0+0x8e>
 8016c98:	787c      	ldrb	r4, [r7, #1]
 8016c9a:	1cbd      	adds	r5, r7, #2
 8016c9c:	2201      	movs	r2, #1
 8016c9e:	2e00      	cmp	r6, #0
 8016ca0:	d05d      	beq.n	8016d5e <_strtol_l.isra.0+0xee>
 8016ca2:	2e10      	cmp	r6, #16
 8016ca4:	d109      	bne.n	8016cba <_strtol_l.isra.0+0x4a>
 8016ca6:	2c30      	cmp	r4, #48	; 0x30
 8016ca8:	d107      	bne.n	8016cba <_strtol_l.isra.0+0x4a>
 8016caa:	782b      	ldrb	r3, [r5, #0]
 8016cac:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016cb0:	2b58      	cmp	r3, #88	; 0x58
 8016cb2:	d14f      	bne.n	8016d54 <_strtol_l.isra.0+0xe4>
 8016cb4:	786c      	ldrb	r4, [r5, #1]
 8016cb6:	2610      	movs	r6, #16
 8016cb8:	3502      	adds	r5, #2
 8016cba:	2a00      	cmp	r2, #0
 8016cbc:	bf14      	ite	ne
 8016cbe:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8016cc2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8016cc6:	2700      	movs	r7, #0
 8016cc8:	fbb1 fcf6 	udiv	ip, r1, r6
 8016ccc:	4638      	mov	r0, r7
 8016cce:	fb06 1e1c 	mls	lr, r6, ip, r1
 8016cd2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8016cd6:	2b09      	cmp	r3, #9
 8016cd8:	d817      	bhi.n	8016d0a <_strtol_l.isra.0+0x9a>
 8016cda:	461c      	mov	r4, r3
 8016cdc:	42a6      	cmp	r6, r4
 8016cde:	dd23      	ble.n	8016d28 <_strtol_l.isra.0+0xb8>
 8016ce0:	1c7b      	adds	r3, r7, #1
 8016ce2:	d007      	beq.n	8016cf4 <_strtol_l.isra.0+0x84>
 8016ce4:	4584      	cmp	ip, r0
 8016ce6:	d31c      	bcc.n	8016d22 <_strtol_l.isra.0+0xb2>
 8016ce8:	d101      	bne.n	8016cee <_strtol_l.isra.0+0x7e>
 8016cea:	45a6      	cmp	lr, r4
 8016cec:	db19      	blt.n	8016d22 <_strtol_l.isra.0+0xb2>
 8016cee:	fb00 4006 	mla	r0, r0, r6, r4
 8016cf2:	2701      	movs	r7, #1
 8016cf4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016cf8:	e7eb      	b.n	8016cd2 <_strtol_l.isra.0+0x62>
 8016cfa:	462f      	mov	r7, r5
 8016cfc:	e7bf      	b.n	8016c7e <_strtol_l.isra.0+0xe>
 8016cfe:	2c2b      	cmp	r4, #43	; 0x2b
 8016d00:	bf04      	itt	eq
 8016d02:	1cbd      	addeq	r5, r7, #2
 8016d04:	787c      	ldrbeq	r4, [r7, #1]
 8016d06:	461a      	mov	r2, r3
 8016d08:	e7c9      	b.n	8016c9e <_strtol_l.isra.0+0x2e>
 8016d0a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8016d0e:	2b19      	cmp	r3, #25
 8016d10:	d801      	bhi.n	8016d16 <_strtol_l.isra.0+0xa6>
 8016d12:	3c37      	subs	r4, #55	; 0x37
 8016d14:	e7e2      	b.n	8016cdc <_strtol_l.isra.0+0x6c>
 8016d16:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8016d1a:	2b19      	cmp	r3, #25
 8016d1c:	d804      	bhi.n	8016d28 <_strtol_l.isra.0+0xb8>
 8016d1e:	3c57      	subs	r4, #87	; 0x57
 8016d20:	e7dc      	b.n	8016cdc <_strtol_l.isra.0+0x6c>
 8016d22:	f04f 37ff 	mov.w	r7, #4294967295
 8016d26:	e7e5      	b.n	8016cf4 <_strtol_l.isra.0+0x84>
 8016d28:	1c7b      	adds	r3, r7, #1
 8016d2a:	d108      	bne.n	8016d3e <_strtol_l.isra.0+0xce>
 8016d2c:	2322      	movs	r3, #34	; 0x22
 8016d2e:	f8c8 3000 	str.w	r3, [r8]
 8016d32:	4608      	mov	r0, r1
 8016d34:	f1ba 0f00 	cmp.w	sl, #0
 8016d38:	d107      	bne.n	8016d4a <_strtol_l.isra.0+0xda>
 8016d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016d3e:	b102      	cbz	r2, 8016d42 <_strtol_l.isra.0+0xd2>
 8016d40:	4240      	negs	r0, r0
 8016d42:	f1ba 0f00 	cmp.w	sl, #0
 8016d46:	d0f8      	beq.n	8016d3a <_strtol_l.isra.0+0xca>
 8016d48:	b10f      	cbz	r7, 8016d4e <_strtol_l.isra.0+0xde>
 8016d4a:	f105 39ff 	add.w	r9, r5, #4294967295
 8016d4e:	f8ca 9000 	str.w	r9, [sl]
 8016d52:	e7f2      	b.n	8016d3a <_strtol_l.isra.0+0xca>
 8016d54:	2430      	movs	r4, #48	; 0x30
 8016d56:	2e00      	cmp	r6, #0
 8016d58:	d1af      	bne.n	8016cba <_strtol_l.isra.0+0x4a>
 8016d5a:	2608      	movs	r6, #8
 8016d5c:	e7ad      	b.n	8016cba <_strtol_l.isra.0+0x4a>
 8016d5e:	2c30      	cmp	r4, #48	; 0x30
 8016d60:	d0a3      	beq.n	8016caa <_strtol_l.isra.0+0x3a>
 8016d62:	260a      	movs	r6, #10
 8016d64:	e7a9      	b.n	8016cba <_strtol_l.isra.0+0x4a>
	...

08016d68 <_strtol_r>:
 8016d68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016d6a:	4c06      	ldr	r4, [pc, #24]	; (8016d84 <_strtol_r+0x1c>)
 8016d6c:	4d06      	ldr	r5, [pc, #24]	; (8016d88 <_strtol_r+0x20>)
 8016d6e:	6824      	ldr	r4, [r4, #0]
 8016d70:	6a24      	ldr	r4, [r4, #32]
 8016d72:	2c00      	cmp	r4, #0
 8016d74:	bf08      	it	eq
 8016d76:	462c      	moveq	r4, r5
 8016d78:	9400      	str	r4, [sp, #0]
 8016d7a:	f7ff ff79 	bl	8016c70 <_strtol_l.isra.0>
 8016d7e:	b003      	add	sp, #12
 8016d80:	bd30      	pop	{r4, r5, pc}
 8016d82:	bf00      	nop
 8016d84:	20000028 	.word	0x20000028
 8016d88:	2000008c 	.word	0x2000008c

08016d8c <__swbuf_r>:
 8016d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016d8e:	460e      	mov	r6, r1
 8016d90:	4614      	mov	r4, r2
 8016d92:	4605      	mov	r5, r0
 8016d94:	b118      	cbz	r0, 8016d9e <__swbuf_r+0x12>
 8016d96:	6983      	ldr	r3, [r0, #24]
 8016d98:	b90b      	cbnz	r3, 8016d9e <__swbuf_r+0x12>
 8016d9a:	f000 ffff 	bl	8017d9c <__sinit>
 8016d9e:	4b21      	ldr	r3, [pc, #132]	; (8016e24 <__swbuf_r+0x98>)
 8016da0:	429c      	cmp	r4, r3
 8016da2:	d12a      	bne.n	8016dfa <__swbuf_r+0x6e>
 8016da4:	686c      	ldr	r4, [r5, #4]
 8016da6:	69a3      	ldr	r3, [r4, #24]
 8016da8:	60a3      	str	r3, [r4, #8]
 8016daa:	89a3      	ldrh	r3, [r4, #12]
 8016dac:	071a      	lsls	r2, r3, #28
 8016dae:	d52e      	bpl.n	8016e0e <__swbuf_r+0x82>
 8016db0:	6923      	ldr	r3, [r4, #16]
 8016db2:	b363      	cbz	r3, 8016e0e <__swbuf_r+0x82>
 8016db4:	6923      	ldr	r3, [r4, #16]
 8016db6:	6820      	ldr	r0, [r4, #0]
 8016db8:	1ac0      	subs	r0, r0, r3
 8016dba:	6963      	ldr	r3, [r4, #20]
 8016dbc:	b2f6      	uxtb	r6, r6
 8016dbe:	4283      	cmp	r3, r0
 8016dc0:	4637      	mov	r7, r6
 8016dc2:	dc04      	bgt.n	8016dce <__swbuf_r+0x42>
 8016dc4:	4621      	mov	r1, r4
 8016dc6:	4628      	mov	r0, r5
 8016dc8:	f000 ff6c 	bl	8017ca4 <_fflush_r>
 8016dcc:	bb28      	cbnz	r0, 8016e1a <__swbuf_r+0x8e>
 8016dce:	68a3      	ldr	r3, [r4, #8]
 8016dd0:	3b01      	subs	r3, #1
 8016dd2:	60a3      	str	r3, [r4, #8]
 8016dd4:	6823      	ldr	r3, [r4, #0]
 8016dd6:	1c5a      	adds	r2, r3, #1
 8016dd8:	6022      	str	r2, [r4, #0]
 8016dda:	701e      	strb	r6, [r3, #0]
 8016ddc:	6963      	ldr	r3, [r4, #20]
 8016dde:	3001      	adds	r0, #1
 8016de0:	4283      	cmp	r3, r0
 8016de2:	d004      	beq.n	8016dee <__swbuf_r+0x62>
 8016de4:	89a3      	ldrh	r3, [r4, #12]
 8016de6:	07db      	lsls	r3, r3, #31
 8016de8:	d519      	bpl.n	8016e1e <__swbuf_r+0x92>
 8016dea:	2e0a      	cmp	r6, #10
 8016dec:	d117      	bne.n	8016e1e <__swbuf_r+0x92>
 8016dee:	4621      	mov	r1, r4
 8016df0:	4628      	mov	r0, r5
 8016df2:	f000 ff57 	bl	8017ca4 <_fflush_r>
 8016df6:	b190      	cbz	r0, 8016e1e <__swbuf_r+0x92>
 8016df8:	e00f      	b.n	8016e1a <__swbuf_r+0x8e>
 8016dfa:	4b0b      	ldr	r3, [pc, #44]	; (8016e28 <__swbuf_r+0x9c>)
 8016dfc:	429c      	cmp	r4, r3
 8016dfe:	d101      	bne.n	8016e04 <__swbuf_r+0x78>
 8016e00:	68ac      	ldr	r4, [r5, #8]
 8016e02:	e7d0      	b.n	8016da6 <__swbuf_r+0x1a>
 8016e04:	4b09      	ldr	r3, [pc, #36]	; (8016e2c <__swbuf_r+0xa0>)
 8016e06:	429c      	cmp	r4, r3
 8016e08:	bf08      	it	eq
 8016e0a:	68ec      	ldreq	r4, [r5, #12]
 8016e0c:	e7cb      	b.n	8016da6 <__swbuf_r+0x1a>
 8016e0e:	4621      	mov	r1, r4
 8016e10:	4628      	mov	r0, r5
 8016e12:	f000 f80d 	bl	8016e30 <__swsetup_r>
 8016e16:	2800      	cmp	r0, #0
 8016e18:	d0cc      	beq.n	8016db4 <__swbuf_r+0x28>
 8016e1a:	f04f 37ff 	mov.w	r7, #4294967295
 8016e1e:	4638      	mov	r0, r7
 8016e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016e22:	bf00      	nop
 8016e24:	0801a4c8 	.word	0x0801a4c8
 8016e28:	0801a4e8 	.word	0x0801a4e8
 8016e2c:	0801a4a8 	.word	0x0801a4a8

08016e30 <__swsetup_r>:
 8016e30:	4b32      	ldr	r3, [pc, #200]	; (8016efc <__swsetup_r+0xcc>)
 8016e32:	b570      	push	{r4, r5, r6, lr}
 8016e34:	681d      	ldr	r5, [r3, #0]
 8016e36:	4606      	mov	r6, r0
 8016e38:	460c      	mov	r4, r1
 8016e3a:	b125      	cbz	r5, 8016e46 <__swsetup_r+0x16>
 8016e3c:	69ab      	ldr	r3, [r5, #24]
 8016e3e:	b913      	cbnz	r3, 8016e46 <__swsetup_r+0x16>
 8016e40:	4628      	mov	r0, r5
 8016e42:	f000 ffab 	bl	8017d9c <__sinit>
 8016e46:	4b2e      	ldr	r3, [pc, #184]	; (8016f00 <__swsetup_r+0xd0>)
 8016e48:	429c      	cmp	r4, r3
 8016e4a:	d10f      	bne.n	8016e6c <__swsetup_r+0x3c>
 8016e4c:	686c      	ldr	r4, [r5, #4]
 8016e4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016e52:	b29a      	uxth	r2, r3
 8016e54:	0715      	lsls	r5, r2, #28
 8016e56:	d42c      	bmi.n	8016eb2 <__swsetup_r+0x82>
 8016e58:	06d0      	lsls	r0, r2, #27
 8016e5a:	d411      	bmi.n	8016e80 <__swsetup_r+0x50>
 8016e5c:	2209      	movs	r2, #9
 8016e5e:	6032      	str	r2, [r6, #0]
 8016e60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016e64:	81a3      	strh	r3, [r4, #12]
 8016e66:	f04f 30ff 	mov.w	r0, #4294967295
 8016e6a:	e03e      	b.n	8016eea <__swsetup_r+0xba>
 8016e6c:	4b25      	ldr	r3, [pc, #148]	; (8016f04 <__swsetup_r+0xd4>)
 8016e6e:	429c      	cmp	r4, r3
 8016e70:	d101      	bne.n	8016e76 <__swsetup_r+0x46>
 8016e72:	68ac      	ldr	r4, [r5, #8]
 8016e74:	e7eb      	b.n	8016e4e <__swsetup_r+0x1e>
 8016e76:	4b24      	ldr	r3, [pc, #144]	; (8016f08 <__swsetup_r+0xd8>)
 8016e78:	429c      	cmp	r4, r3
 8016e7a:	bf08      	it	eq
 8016e7c:	68ec      	ldreq	r4, [r5, #12]
 8016e7e:	e7e6      	b.n	8016e4e <__swsetup_r+0x1e>
 8016e80:	0751      	lsls	r1, r2, #29
 8016e82:	d512      	bpl.n	8016eaa <__swsetup_r+0x7a>
 8016e84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016e86:	b141      	cbz	r1, 8016e9a <__swsetup_r+0x6a>
 8016e88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016e8c:	4299      	cmp	r1, r3
 8016e8e:	d002      	beq.n	8016e96 <__swsetup_r+0x66>
 8016e90:	4630      	mov	r0, r6
 8016e92:	f001 fffd 	bl	8018e90 <_free_r>
 8016e96:	2300      	movs	r3, #0
 8016e98:	6363      	str	r3, [r4, #52]	; 0x34
 8016e9a:	89a3      	ldrh	r3, [r4, #12]
 8016e9c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8016ea0:	81a3      	strh	r3, [r4, #12]
 8016ea2:	2300      	movs	r3, #0
 8016ea4:	6063      	str	r3, [r4, #4]
 8016ea6:	6923      	ldr	r3, [r4, #16]
 8016ea8:	6023      	str	r3, [r4, #0]
 8016eaa:	89a3      	ldrh	r3, [r4, #12]
 8016eac:	f043 0308 	orr.w	r3, r3, #8
 8016eb0:	81a3      	strh	r3, [r4, #12]
 8016eb2:	6923      	ldr	r3, [r4, #16]
 8016eb4:	b94b      	cbnz	r3, 8016eca <__swsetup_r+0x9a>
 8016eb6:	89a3      	ldrh	r3, [r4, #12]
 8016eb8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8016ebc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016ec0:	d003      	beq.n	8016eca <__swsetup_r+0x9a>
 8016ec2:	4621      	mov	r1, r4
 8016ec4:	4630      	mov	r0, r6
 8016ec6:	f001 fb7b 	bl	80185c0 <__smakebuf_r>
 8016eca:	89a2      	ldrh	r2, [r4, #12]
 8016ecc:	f012 0301 	ands.w	r3, r2, #1
 8016ed0:	d00c      	beq.n	8016eec <__swsetup_r+0xbc>
 8016ed2:	2300      	movs	r3, #0
 8016ed4:	60a3      	str	r3, [r4, #8]
 8016ed6:	6963      	ldr	r3, [r4, #20]
 8016ed8:	425b      	negs	r3, r3
 8016eda:	61a3      	str	r3, [r4, #24]
 8016edc:	6923      	ldr	r3, [r4, #16]
 8016ede:	b953      	cbnz	r3, 8016ef6 <__swsetup_r+0xc6>
 8016ee0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016ee4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8016ee8:	d1ba      	bne.n	8016e60 <__swsetup_r+0x30>
 8016eea:	bd70      	pop	{r4, r5, r6, pc}
 8016eec:	0792      	lsls	r2, r2, #30
 8016eee:	bf58      	it	pl
 8016ef0:	6963      	ldrpl	r3, [r4, #20]
 8016ef2:	60a3      	str	r3, [r4, #8]
 8016ef4:	e7f2      	b.n	8016edc <__swsetup_r+0xac>
 8016ef6:	2000      	movs	r0, #0
 8016ef8:	e7f7      	b.n	8016eea <__swsetup_r+0xba>
 8016efa:	bf00      	nop
 8016efc:	20000028 	.word	0x20000028
 8016f00:	0801a4c8 	.word	0x0801a4c8
 8016f04:	0801a4e8 	.word	0x0801a4e8
 8016f08:	0801a4a8 	.word	0x0801a4a8

08016f0c <quorem>:
 8016f0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f10:	6903      	ldr	r3, [r0, #16]
 8016f12:	690c      	ldr	r4, [r1, #16]
 8016f14:	42a3      	cmp	r3, r4
 8016f16:	4680      	mov	r8, r0
 8016f18:	f2c0 8082 	blt.w	8017020 <quorem+0x114>
 8016f1c:	3c01      	subs	r4, #1
 8016f1e:	f101 0714 	add.w	r7, r1, #20
 8016f22:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8016f26:	f100 0614 	add.w	r6, r0, #20
 8016f2a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8016f2e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8016f32:	eb06 030c 	add.w	r3, r6, ip
 8016f36:	3501      	adds	r5, #1
 8016f38:	eb07 090c 	add.w	r9, r7, ip
 8016f3c:	9301      	str	r3, [sp, #4]
 8016f3e:	fbb0 f5f5 	udiv	r5, r0, r5
 8016f42:	b395      	cbz	r5, 8016faa <quorem+0x9e>
 8016f44:	f04f 0a00 	mov.w	sl, #0
 8016f48:	4638      	mov	r0, r7
 8016f4a:	46b6      	mov	lr, r6
 8016f4c:	46d3      	mov	fp, sl
 8016f4e:	f850 2b04 	ldr.w	r2, [r0], #4
 8016f52:	b293      	uxth	r3, r2
 8016f54:	fb05 a303 	mla	r3, r5, r3, sl
 8016f58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016f5c:	b29b      	uxth	r3, r3
 8016f5e:	ebab 0303 	sub.w	r3, fp, r3
 8016f62:	0c12      	lsrs	r2, r2, #16
 8016f64:	f8de b000 	ldr.w	fp, [lr]
 8016f68:	fb05 a202 	mla	r2, r5, r2, sl
 8016f6c:	fa13 f38b 	uxtah	r3, r3, fp
 8016f70:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8016f74:	fa1f fb82 	uxth.w	fp, r2
 8016f78:	f8de 2000 	ldr.w	r2, [lr]
 8016f7c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8016f80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016f84:	b29b      	uxth	r3, r3
 8016f86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016f8a:	4581      	cmp	r9, r0
 8016f8c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8016f90:	f84e 3b04 	str.w	r3, [lr], #4
 8016f94:	d2db      	bcs.n	8016f4e <quorem+0x42>
 8016f96:	f856 300c 	ldr.w	r3, [r6, ip]
 8016f9a:	b933      	cbnz	r3, 8016faa <quorem+0x9e>
 8016f9c:	9b01      	ldr	r3, [sp, #4]
 8016f9e:	3b04      	subs	r3, #4
 8016fa0:	429e      	cmp	r6, r3
 8016fa2:	461a      	mov	r2, r3
 8016fa4:	d330      	bcc.n	8017008 <quorem+0xfc>
 8016fa6:	f8c8 4010 	str.w	r4, [r8, #16]
 8016faa:	4640      	mov	r0, r8
 8016fac:	f001 fdb6 	bl	8018b1c <__mcmp>
 8016fb0:	2800      	cmp	r0, #0
 8016fb2:	db25      	blt.n	8017000 <quorem+0xf4>
 8016fb4:	3501      	adds	r5, #1
 8016fb6:	4630      	mov	r0, r6
 8016fb8:	f04f 0c00 	mov.w	ip, #0
 8016fbc:	f857 2b04 	ldr.w	r2, [r7], #4
 8016fc0:	f8d0 e000 	ldr.w	lr, [r0]
 8016fc4:	b293      	uxth	r3, r2
 8016fc6:	ebac 0303 	sub.w	r3, ip, r3
 8016fca:	0c12      	lsrs	r2, r2, #16
 8016fcc:	fa13 f38e 	uxtah	r3, r3, lr
 8016fd0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8016fd4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016fd8:	b29b      	uxth	r3, r3
 8016fda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016fde:	45b9      	cmp	r9, r7
 8016fe0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8016fe4:	f840 3b04 	str.w	r3, [r0], #4
 8016fe8:	d2e8      	bcs.n	8016fbc <quorem+0xb0>
 8016fea:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8016fee:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8016ff2:	b92a      	cbnz	r2, 8017000 <quorem+0xf4>
 8016ff4:	3b04      	subs	r3, #4
 8016ff6:	429e      	cmp	r6, r3
 8016ff8:	461a      	mov	r2, r3
 8016ffa:	d30b      	bcc.n	8017014 <quorem+0x108>
 8016ffc:	f8c8 4010 	str.w	r4, [r8, #16]
 8017000:	4628      	mov	r0, r5
 8017002:	b003      	add	sp, #12
 8017004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017008:	6812      	ldr	r2, [r2, #0]
 801700a:	3b04      	subs	r3, #4
 801700c:	2a00      	cmp	r2, #0
 801700e:	d1ca      	bne.n	8016fa6 <quorem+0x9a>
 8017010:	3c01      	subs	r4, #1
 8017012:	e7c5      	b.n	8016fa0 <quorem+0x94>
 8017014:	6812      	ldr	r2, [r2, #0]
 8017016:	3b04      	subs	r3, #4
 8017018:	2a00      	cmp	r2, #0
 801701a:	d1ef      	bne.n	8016ffc <quorem+0xf0>
 801701c:	3c01      	subs	r4, #1
 801701e:	e7ea      	b.n	8016ff6 <quorem+0xea>
 8017020:	2000      	movs	r0, #0
 8017022:	e7ee      	b.n	8017002 <quorem+0xf6>
 8017024:	0000      	movs	r0, r0
	...

08017028 <_dtoa_r>:
 8017028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801702c:	ec57 6b10 	vmov	r6, r7, d0
 8017030:	b097      	sub	sp, #92	; 0x5c
 8017032:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8017034:	9106      	str	r1, [sp, #24]
 8017036:	4604      	mov	r4, r0
 8017038:	920b      	str	r2, [sp, #44]	; 0x2c
 801703a:	9312      	str	r3, [sp, #72]	; 0x48
 801703c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8017040:	e9cd 6700 	strd	r6, r7, [sp]
 8017044:	b93d      	cbnz	r5, 8017056 <_dtoa_r+0x2e>
 8017046:	2010      	movs	r0, #16
 8017048:	f001 fafa 	bl	8018640 <malloc>
 801704c:	6260      	str	r0, [r4, #36]	; 0x24
 801704e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8017052:	6005      	str	r5, [r0, #0]
 8017054:	60c5      	str	r5, [r0, #12]
 8017056:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017058:	6819      	ldr	r1, [r3, #0]
 801705a:	b151      	cbz	r1, 8017072 <_dtoa_r+0x4a>
 801705c:	685a      	ldr	r2, [r3, #4]
 801705e:	604a      	str	r2, [r1, #4]
 8017060:	2301      	movs	r3, #1
 8017062:	4093      	lsls	r3, r2
 8017064:	608b      	str	r3, [r1, #8]
 8017066:	4620      	mov	r0, r4
 8017068:	f001 fb38 	bl	80186dc <_Bfree>
 801706c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801706e:	2200      	movs	r2, #0
 8017070:	601a      	str	r2, [r3, #0]
 8017072:	1e3b      	subs	r3, r7, #0
 8017074:	bfbb      	ittet	lt
 8017076:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801707a:	9301      	strlt	r3, [sp, #4]
 801707c:	2300      	movge	r3, #0
 801707e:	2201      	movlt	r2, #1
 8017080:	bfac      	ite	ge
 8017082:	f8c8 3000 	strge.w	r3, [r8]
 8017086:	f8c8 2000 	strlt.w	r2, [r8]
 801708a:	4baf      	ldr	r3, [pc, #700]	; (8017348 <_dtoa_r+0x320>)
 801708c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8017090:	ea33 0308 	bics.w	r3, r3, r8
 8017094:	d114      	bne.n	80170c0 <_dtoa_r+0x98>
 8017096:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017098:	f242 730f 	movw	r3, #9999	; 0x270f
 801709c:	6013      	str	r3, [r2, #0]
 801709e:	9b00      	ldr	r3, [sp, #0]
 80170a0:	b923      	cbnz	r3, 80170ac <_dtoa_r+0x84>
 80170a2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80170a6:	2800      	cmp	r0, #0
 80170a8:	f000 8542 	beq.w	8017b30 <_dtoa_r+0xb08>
 80170ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80170ae:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 801735c <_dtoa_r+0x334>
 80170b2:	2b00      	cmp	r3, #0
 80170b4:	f000 8544 	beq.w	8017b40 <_dtoa_r+0xb18>
 80170b8:	f10b 0303 	add.w	r3, fp, #3
 80170bc:	f000 bd3e 	b.w	8017b3c <_dtoa_r+0xb14>
 80170c0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80170c4:	2200      	movs	r2, #0
 80170c6:	2300      	movs	r3, #0
 80170c8:	4630      	mov	r0, r6
 80170ca:	4639      	mov	r1, r7
 80170cc:	f7f1 fc34 	bl	8008938 <__aeabi_dcmpeq>
 80170d0:	4681      	mov	r9, r0
 80170d2:	b168      	cbz	r0, 80170f0 <_dtoa_r+0xc8>
 80170d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80170d6:	2301      	movs	r3, #1
 80170d8:	6013      	str	r3, [r2, #0]
 80170da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80170dc:	2b00      	cmp	r3, #0
 80170de:	f000 8524 	beq.w	8017b2a <_dtoa_r+0xb02>
 80170e2:	4b9a      	ldr	r3, [pc, #616]	; (801734c <_dtoa_r+0x324>)
 80170e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80170e6:	f103 3bff 	add.w	fp, r3, #4294967295
 80170ea:	6013      	str	r3, [r2, #0]
 80170ec:	f000 bd28 	b.w	8017b40 <_dtoa_r+0xb18>
 80170f0:	aa14      	add	r2, sp, #80	; 0x50
 80170f2:	a915      	add	r1, sp, #84	; 0x54
 80170f4:	ec47 6b10 	vmov	d0, r6, r7
 80170f8:	4620      	mov	r0, r4
 80170fa:	f001 fdfd 	bl	8018cf8 <__d2b>
 80170fe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8017102:	9004      	str	r0, [sp, #16]
 8017104:	2d00      	cmp	r5, #0
 8017106:	d07c      	beq.n	8017202 <_dtoa_r+0x1da>
 8017108:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801710c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8017110:	46b2      	mov	sl, r6
 8017112:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8017116:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801711a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801711e:	2200      	movs	r2, #0
 8017120:	4b8b      	ldr	r3, [pc, #556]	; (8017350 <_dtoa_r+0x328>)
 8017122:	4650      	mov	r0, sl
 8017124:	4659      	mov	r1, fp
 8017126:	f7f0 ffe7 	bl	80080f8 <__aeabi_dsub>
 801712a:	a381      	add	r3, pc, #516	; (adr r3, 8017330 <_dtoa_r+0x308>)
 801712c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017130:	f7f1 f99a 	bl	8008468 <__aeabi_dmul>
 8017134:	a380      	add	r3, pc, #512	; (adr r3, 8017338 <_dtoa_r+0x310>)
 8017136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801713a:	f7f0 ffdf 	bl	80080fc <__adddf3>
 801713e:	4606      	mov	r6, r0
 8017140:	4628      	mov	r0, r5
 8017142:	460f      	mov	r7, r1
 8017144:	f7f1 f926 	bl	8008394 <__aeabi_i2d>
 8017148:	a37d      	add	r3, pc, #500	; (adr r3, 8017340 <_dtoa_r+0x318>)
 801714a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801714e:	f7f1 f98b 	bl	8008468 <__aeabi_dmul>
 8017152:	4602      	mov	r2, r0
 8017154:	460b      	mov	r3, r1
 8017156:	4630      	mov	r0, r6
 8017158:	4639      	mov	r1, r7
 801715a:	f7f0 ffcf 	bl	80080fc <__adddf3>
 801715e:	4606      	mov	r6, r0
 8017160:	460f      	mov	r7, r1
 8017162:	f7f1 fc31 	bl	80089c8 <__aeabi_d2iz>
 8017166:	2200      	movs	r2, #0
 8017168:	4682      	mov	sl, r0
 801716a:	2300      	movs	r3, #0
 801716c:	4630      	mov	r0, r6
 801716e:	4639      	mov	r1, r7
 8017170:	f7f1 fbec 	bl	800894c <__aeabi_dcmplt>
 8017174:	b148      	cbz	r0, 801718a <_dtoa_r+0x162>
 8017176:	4650      	mov	r0, sl
 8017178:	f7f1 f90c 	bl	8008394 <__aeabi_i2d>
 801717c:	4632      	mov	r2, r6
 801717e:	463b      	mov	r3, r7
 8017180:	f7f1 fbda 	bl	8008938 <__aeabi_dcmpeq>
 8017184:	b908      	cbnz	r0, 801718a <_dtoa_r+0x162>
 8017186:	f10a 3aff 	add.w	sl, sl, #4294967295
 801718a:	f1ba 0f16 	cmp.w	sl, #22
 801718e:	d859      	bhi.n	8017244 <_dtoa_r+0x21c>
 8017190:	4970      	ldr	r1, [pc, #448]	; (8017354 <_dtoa_r+0x32c>)
 8017192:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8017196:	e9dd 2300 	ldrd	r2, r3, [sp]
 801719a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801719e:	f7f1 fbf3 	bl	8008988 <__aeabi_dcmpgt>
 80171a2:	2800      	cmp	r0, #0
 80171a4:	d050      	beq.n	8017248 <_dtoa_r+0x220>
 80171a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80171aa:	2300      	movs	r3, #0
 80171ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80171ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80171b0:	1b5d      	subs	r5, r3, r5
 80171b2:	f1b5 0801 	subs.w	r8, r5, #1
 80171b6:	bf49      	itett	mi
 80171b8:	f1c5 0301 	rsbmi	r3, r5, #1
 80171bc:	2300      	movpl	r3, #0
 80171be:	9305      	strmi	r3, [sp, #20]
 80171c0:	f04f 0800 	movmi.w	r8, #0
 80171c4:	bf58      	it	pl
 80171c6:	9305      	strpl	r3, [sp, #20]
 80171c8:	f1ba 0f00 	cmp.w	sl, #0
 80171cc:	db3e      	blt.n	801724c <_dtoa_r+0x224>
 80171ce:	2300      	movs	r3, #0
 80171d0:	44d0      	add	r8, sl
 80171d2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80171d6:	9307      	str	r3, [sp, #28]
 80171d8:	9b06      	ldr	r3, [sp, #24]
 80171da:	2b09      	cmp	r3, #9
 80171dc:	f200 8090 	bhi.w	8017300 <_dtoa_r+0x2d8>
 80171e0:	2b05      	cmp	r3, #5
 80171e2:	bfc4      	itt	gt
 80171e4:	3b04      	subgt	r3, #4
 80171e6:	9306      	strgt	r3, [sp, #24]
 80171e8:	9b06      	ldr	r3, [sp, #24]
 80171ea:	f1a3 0302 	sub.w	r3, r3, #2
 80171ee:	bfcc      	ite	gt
 80171f0:	2500      	movgt	r5, #0
 80171f2:	2501      	movle	r5, #1
 80171f4:	2b03      	cmp	r3, #3
 80171f6:	f200 808f 	bhi.w	8017318 <_dtoa_r+0x2f0>
 80171fa:	e8df f003 	tbb	[pc, r3]
 80171fe:	7f7d      	.short	0x7f7d
 8017200:	7131      	.short	0x7131
 8017202:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8017206:	441d      	add	r5, r3
 8017208:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801720c:	2820      	cmp	r0, #32
 801720e:	dd13      	ble.n	8017238 <_dtoa_r+0x210>
 8017210:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8017214:	9b00      	ldr	r3, [sp, #0]
 8017216:	fa08 f800 	lsl.w	r8, r8, r0
 801721a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801721e:	fa23 f000 	lsr.w	r0, r3, r0
 8017222:	ea48 0000 	orr.w	r0, r8, r0
 8017226:	f7f1 f8a5 	bl	8008374 <__aeabi_ui2d>
 801722a:	2301      	movs	r3, #1
 801722c:	4682      	mov	sl, r0
 801722e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8017232:	3d01      	subs	r5, #1
 8017234:	9313      	str	r3, [sp, #76]	; 0x4c
 8017236:	e772      	b.n	801711e <_dtoa_r+0xf6>
 8017238:	9b00      	ldr	r3, [sp, #0]
 801723a:	f1c0 0020 	rsb	r0, r0, #32
 801723e:	fa03 f000 	lsl.w	r0, r3, r0
 8017242:	e7f0      	b.n	8017226 <_dtoa_r+0x1fe>
 8017244:	2301      	movs	r3, #1
 8017246:	e7b1      	b.n	80171ac <_dtoa_r+0x184>
 8017248:	900f      	str	r0, [sp, #60]	; 0x3c
 801724a:	e7b0      	b.n	80171ae <_dtoa_r+0x186>
 801724c:	9b05      	ldr	r3, [sp, #20]
 801724e:	eba3 030a 	sub.w	r3, r3, sl
 8017252:	9305      	str	r3, [sp, #20]
 8017254:	f1ca 0300 	rsb	r3, sl, #0
 8017258:	9307      	str	r3, [sp, #28]
 801725a:	2300      	movs	r3, #0
 801725c:	930e      	str	r3, [sp, #56]	; 0x38
 801725e:	e7bb      	b.n	80171d8 <_dtoa_r+0x1b0>
 8017260:	2301      	movs	r3, #1
 8017262:	930a      	str	r3, [sp, #40]	; 0x28
 8017264:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017266:	2b00      	cmp	r3, #0
 8017268:	dd59      	ble.n	801731e <_dtoa_r+0x2f6>
 801726a:	9302      	str	r3, [sp, #8]
 801726c:	4699      	mov	r9, r3
 801726e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8017270:	2200      	movs	r2, #0
 8017272:	6072      	str	r2, [r6, #4]
 8017274:	2204      	movs	r2, #4
 8017276:	f102 0014 	add.w	r0, r2, #20
 801727a:	4298      	cmp	r0, r3
 801727c:	6871      	ldr	r1, [r6, #4]
 801727e:	d953      	bls.n	8017328 <_dtoa_r+0x300>
 8017280:	4620      	mov	r0, r4
 8017282:	f001 f9f7 	bl	8018674 <_Balloc>
 8017286:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017288:	6030      	str	r0, [r6, #0]
 801728a:	f1b9 0f0e 	cmp.w	r9, #14
 801728e:	f8d3 b000 	ldr.w	fp, [r3]
 8017292:	f200 80e6 	bhi.w	8017462 <_dtoa_r+0x43a>
 8017296:	2d00      	cmp	r5, #0
 8017298:	f000 80e3 	beq.w	8017462 <_dtoa_r+0x43a>
 801729c:	ed9d 7b00 	vldr	d7, [sp]
 80172a0:	f1ba 0f00 	cmp.w	sl, #0
 80172a4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80172a8:	dd74      	ble.n	8017394 <_dtoa_r+0x36c>
 80172aa:	4a2a      	ldr	r2, [pc, #168]	; (8017354 <_dtoa_r+0x32c>)
 80172ac:	f00a 030f 	and.w	r3, sl, #15
 80172b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80172b4:	ed93 7b00 	vldr	d7, [r3]
 80172b8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80172bc:	06f0      	lsls	r0, r6, #27
 80172be:	ed8d 7b08 	vstr	d7, [sp, #32]
 80172c2:	d565      	bpl.n	8017390 <_dtoa_r+0x368>
 80172c4:	4b24      	ldr	r3, [pc, #144]	; (8017358 <_dtoa_r+0x330>)
 80172c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80172ca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80172ce:	f7f1 f9f5 	bl	80086bc <__aeabi_ddiv>
 80172d2:	e9cd 0100 	strd	r0, r1, [sp]
 80172d6:	f006 060f 	and.w	r6, r6, #15
 80172da:	2503      	movs	r5, #3
 80172dc:	4f1e      	ldr	r7, [pc, #120]	; (8017358 <_dtoa_r+0x330>)
 80172de:	e04c      	b.n	801737a <_dtoa_r+0x352>
 80172e0:	2301      	movs	r3, #1
 80172e2:	930a      	str	r3, [sp, #40]	; 0x28
 80172e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80172e6:	4453      	add	r3, sl
 80172e8:	f103 0901 	add.w	r9, r3, #1
 80172ec:	9302      	str	r3, [sp, #8]
 80172ee:	464b      	mov	r3, r9
 80172f0:	2b01      	cmp	r3, #1
 80172f2:	bfb8      	it	lt
 80172f4:	2301      	movlt	r3, #1
 80172f6:	e7ba      	b.n	801726e <_dtoa_r+0x246>
 80172f8:	2300      	movs	r3, #0
 80172fa:	e7b2      	b.n	8017262 <_dtoa_r+0x23a>
 80172fc:	2300      	movs	r3, #0
 80172fe:	e7f0      	b.n	80172e2 <_dtoa_r+0x2ba>
 8017300:	2501      	movs	r5, #1
 8017302:	2300      	movs	r3, #0
 8017304:	9306      	str	r3, [sp, #24]
 8017306:	950a      	str	r5, [sp, #40]	; 0x28
 8017308:	f04f 33ff 	mov.w	r3, #4294967295
 801730c:	9302      	str	r3, [sp, #8]
 801730e:	4699      	mov	r9, r3
 8017310:	2200      	movs	r2, #0
 8017312:	2312      	movs	r3, #18
 8017314:	920b      	str	r2, [sp, #44]	; 0x2c
 8017316:	e7aa      	b.n	801726e <_dtoa_r+0x246>
 8017318:	2301      	movs	r3, #1
 801731a:	930a      	str	r3, [sp, #40]	; 0x28
 801731c:	e7f4      	b.n	8017308 <_dtoa_r+0x2e0>
 801731e:	2301      	movs	r3, #1
 8017320:	9302      	str	r3, [sp, #8]
 8017322:	4699      	mov	r9, r3
 8017324:	461a      	mov	r2, r3
 8017326:	e7f5      	b.n	8017314 <_dtoa_r+0x2ec>
 8017328:	3101      	adds	r1, #1
 801732a:	6071      	str	r1, [r6, #4]
 801732c:	0052      	lsls	r2, r2, #1
 801732e:	e7a2      	b.n	8017276 <_dtoa_r+0x24e>
 8017330:	636f4361 	.word	0x636f4361
 8017334:	3fd287a7 	.word	0x3fd287a7
 8017338:	8b60c8b3 	.word	0x8b60c8b3
 801733c:	3fc68a28 	.word	0x3fc68a28
 8017340:	509f79fb 	.word	0x509f79fb
 8017344:	3fd34413 	.word	0x3fd34413
 8017348:	7ff00000 	.word	0x7ff00000
 801734c:	0801a63c 	.word	0x0801a63c
 8017350:	3ff80000 	.word	0x3ff80000
 8017354:	0801a540 	.word	0x0801a540
 8017358:	0801a518 	.word	0x0801a518
 801735c:	0801a4a1 	.word	0x0801a4a1
 8017360:	07f1      	lsls	r1, r6, #31
 8017362:	d508      	bpl.n	8017376 <_dtoa_r+0x34e>
 8017364:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8017368:	e9d7 2300 	ldrd	r2, r3, [r7]
 801736c:	f7f1 f87c 	bl	8008468 <__aeabi_dmul>
 8017370:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8017374:	3501      	adds	r5, #1
 8017376:	1076      	asrs	r6, r6, #1
 8017378:	3708      	adds	r7, #8
 801737a:	2e00      	cmp	r6, #0
 801737c:	d1f0      	bne.n	8017360 <_dtoa_r+0x338>
 801737e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8017382:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017386:	f7f1 f999 	bl	80086bc <__aeabi_ddiv>
 801738a:	e9cd 0100 	strd	r0, r1, [sp]
 801738e:	e01a      	b.n	80173c6 <_dtoa_r+0x39e>
 8017390:	2502      	movs	r5, #2
 8017392:	e7a3      	b.n	80172dc <_dtoa_r+0x2b4>
 8017394:	f000 80a0 	beq.w	80174d8 <_dtoa_r+0x4b0>
 8017398:	f1ca 0600 	rsb	r6, sl, #0
 801739c:	4b9f      	ldr	r3, [pc, #636]	; (801761c <_dtoa_r+0x5f4>)
 801739e:	4fa0      	ldr	r7, [pc, #640]	; (8017620 <_dtoa_r+0x5f8>)
 80173a0:	f006 020f 	and.w	r2, r6, #15
 80173a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80173a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80173ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80173b0:	f7f1 f85a 	bl	8008468 <__aeabi_dmul>
 80173b4:	e9cd 0100 	strd	r0, r1, [sp]
 80173b8:	1136      	asrs	r6, r6, #4
 80173ba:	2300      	movs	r3, #0
 80173bc:	2502      	movs	r5, #2
 80173be:	2e00      	cmp	r6, #0
 80173c0:	d17f      	bne.n	80174c2 <_dtoa_r+0x49a>
 80173c2:	2b00      	cmp	r3, #0
 80173c4:	d1e1      	bne.n	801738a <_dtoa_r+0x362>
 80173c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80173c8:	2b00      	cmp	r3, #0
 80173ca:	f000 8087 	beq.w	80174dc <_dtoa_r+0x4b4>
 80173ce:	e9dd 6700 	ldrd	r6, r7, [sp]
 80173d2:	2200      	movs	r2, #0
 80173d4:	4b93      	ldr	r3, [pc, #588]	; (8017624 <_dtoa_r+0x5fc>)
 80173d6:	4630      	mov	r0, r6
 80173d8:	4639      	mov	r1, r7
 80173da:	f7f1 fab7 	bl	800894c <__aeabi_dcmplt>
 80173de:	2800      	cmp	r0, #0
 80173e0:	d07c      	beq.n	80174dc <_dtoa_r+0x4b4>
 80173e2:	f1b9 0f00 	cmp.w	r9, #0
 80173e6:	d079      	beq.n	80174dc <_dtoa_r+0x4b4>
 80173e8:	9b02      	ldr	r3, [sp, #8]
 80173ea:	2b00      	cmp	r3, #0
 80173ec:	dd35      	ble.n	801745a <_dtoa_r+0x432>
 80173ee:	f10a 33ff 	add.w	r3, sl, #4294967295
 80173f2:	9308      	str	r3, [sp, #32]
 80173f4:	4639      	mov	r1, r7
 80173f6:	2200      	movs	r2, #0
 80173f8:	4b8b      	ldr	r3, [pc, #556]	; (8017628 <_dtoa_r+0x600>)
 80173fa:	4630      	mov	r0, r6
 80173fc:	f7f1 f834 	bl	8008468 <__aeabi_dmul>
 8017400:	e9cd 0100 	strd	r0, r1, [sp]
 8017404:	9f02      	ldr	r7, [sp, #8]
 8017406:	3501      	adds	r5, #1
 8017408:	4628      	mov	r0, r5
 801740a:	f7f0 ffc3 	bl	8008394 <__aeabi_i2d>
 801740e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017412:	f7f1 f829 	bl	8008468 <__aeabi_dmul>
 8017416:	2200      	movs	r2, #0
 8017418:	4b84      	ldr	r3, [pc, #528]	; (801762c <_dtoa_r+0x604>)
 801741a:	f7f0 fe6f 	bl	80080fc <__adddf3>
 801741e:	4605      	mov	r5, r0
 8017420:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8017424:	2f00      	cmp	r7, #0
 8017426:	d15d      	bne.n	80174e4 <_dtoa_r+0x4bc>
 8017428:	2200      	movs	r2, #0
 801742a:	4b81      	ldr	r3, [pc, #516]	; (8017630 <_dtoa_r+0x608>)
 801742c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017430:	f7f0 fe62 	bl	80080f8 <__aeabi_dsub>
 8017434:	462a      	mov	r2, r5
 8017436:	4633      	mov	r3, r6
 8017438:	e9cd 0100 	strd	r0, r1, [sp]
 801743c:	f7f1 faa4 	bl	8008988 <__aeabi_dcmpgt>
 8017440:	2800      	cmp	r0, #0
 8017442:	f040 8288 	bne.w	8017956 <_dtoa_r+0x92e>
 8017446:	462a      	mov	r2, r5
 8017448:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801744c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017450:	f7f1 fa7c 	bl	800894c <__aeabi_dcmplt>
 8017454:	2800      	cmp	r0, #0
 8017456:	f040 827c 	bne.w	8017952 <_dtoa_r+0x92a>
 801745a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801745e:	e9cd 2300 	strd	r2, r3, [sp]
 8017462:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017464:	2b00      	cmp	r3, #0
 8017466:	f2c0 8150 	blt.w	801770a <_dtoa_r+0x6e2>
 801746a:	f1ba 0f0e 	cmp.w	sl, #14
 801746e:	f300 814c 	bgt.w	801770a <_dtoa_r+0x6e2>
 8017472:	4b6a      	ldr	r3, [pc, #424]	; (801761c <_dtoa_r+0x5f4>)
 8017474:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017478:	ed93 7b00 	vldr	d7, [r3]
 801747c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801747e:	2b00      	cmp	r3, #0
 8017480:	ed8d 7b02 	vstr	d7, [sp, #8]
 8017484:	f280 80d8 	bge.w	8017638 <_dtoa_r+0x610>
 8017488:	f1b9 0f00 	cmp.w	r9, #0
 801748c:	f300 80d4 	bgt.w	8017638 <_dtoa_r+0x610>
 8017490:	f040 825e 	bne.w	8017950 <_dtoa_r+0x928>
 8017494:	2200      	movs	r2, #0
 8017496:	4b66      	ldr	r3, [pc, #408]	; (8017630 <_dtoa_r+0x608>)
 8017498:	ec51 0b17 	vmov	r0, r1, d7
 801749c:	f7f0 ffe4 	bl	8008468 <__aeabi_dmul>
 80174a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80174a4:	f7f1 fa66 	bl	8008974 <__aeabi_dcmpge>
 80174a8:	464f      	mov	r7, r9
 80174aa:	464e      	mov	r6, r9
 80174ac:	2800      	cmp	r0, #0
 80174ae:	f040 8234 	bne.w	801791a <_dtoa_r+0x8f2>
 80174b2:	2331      	movs	r3, #49	; 0x31
 80174b4:	f10b 0501 	add.w	r5, fp, #1
 80174b8:	f88b 3000 	strb.w	r3, [fp]
 80174bc:	f10a 0a01 	add.w	sl, sl, #1
 80174c0:	e22f      	b.n	8017922 <_dtoa_r+0x8fa>
 80174c2:	07f2      	lsls	r2, r6, #31
 80174c4:	d505      	bpl.n	80174d2 <_dtoa_r+0x4aa>
 80174c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80174ca:	f7f0 ffcd 	bl	8008468 <__aeabi_dmul>
 80174ce:	3501      	adds	r5, #1
 80174d0:	2301      	movs	r3, #1
 80174d2:	1076      	asrs	r6, r6, #1
 80174d4:	3708      	adds	r7, #8
 80174d6:	e772      	b.n	80173be <_dtoa_r+0x396>
 80174d8:	2502      	movs	r5, #2
 80174da:	e774      	b.n	80173c6 <_dtoa_r+0x39e>
 80174dc:	f8cd a020 	str.w	sl, [sp, #32]
 80174e0:	464f      	mov	r7, r9
 80174e2:	e791      	b.n	8017408 <_dtoa_r+0x3e0>
 80174e4:	4b4d      	ldr	r3, [pc, #308]	; (801761c <_dtoa_r+0x5f4>)
 80174e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80174ea:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80174ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80174f0:	2b00      	cmp	r3, #0
 80174f2:	d047      	beq.n	8017584 <_dtoa_r+0x55c>
 80174f4:	4602      	mov	r2, r0
 80174f6:	460b      	mov	r3, r1
 80174f8:	2000      	movs	r0, #0
 80174fa:	494e      	ldr	r1, [pc, #312]	; (8017634 <_dtoa_r+0x60c>)
 80174fc:	f7f1 f8de 	bl	80086bc <__aeabi_ddiv>
 8017500:	462a      	mov	r2, r5
 8017502:	4633      	mov	r3, r6
 8017504:	f7f0 fdf8 	bl	80080f8 <__aeabi_dsub>
 8017508:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801750c:	465d      	mov	r5, fp
 801750e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017512:	f7f1 fa59 	bl	80089c8 <__aeabi_d2iz>
 8017516:	4606      	mov	r6, r0
 8017518:	f7f0 ff3c 	bl	8008394 <__aeabi_i2d>
 801751c:	4602      	mov	r2, r0
 801751e:	460b      	mov	r3, r1
 8017520:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017524:	f7f0 fde8 	bl	80080f8 <__aeabi_dsub>
 8017528:	3630      	adds	r6, #48	; 0x30
 801752a:	f805 6b01 	strb.w	r6, [r5], #1
 801752e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017532:	e9cd 0100 	strd	r0, r1, [sp]
 8017536:	f7f1 fa09 	bl	800894c <__aeabi_dcmplt>
 801753a:	2800      	cmp	r0, #0
 801753c:	d163      	bne.n	8017606 <_dtoa_r+0x5de>
 801753e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017542:	2000      	movs	r0, #0
 8017544:	4937      	ldr	r1, [pc, #220]	; (8017624 <_dtoa_r+0x5fc>)
 8017546:	f7f0 fdd7 	bl	80080f8 <__aeabi_dsub>
 801754a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801754e:	f7f1 f9fd 	bl	800894c <__aeabi_dcmplt>
 8017552:	2800      	cmp	r0, #0
 8017554:	f040 80b7 	bne.w	80176c6 <_dtoa_r+0x69e>
 8017558:	eba5 030b 	sub.w	r3, r5, fp
 801755c:	429f      	cmp	r7, r3
 801755e:	f77f af7c 	ble.w	801745a <_dtoa_r+0x432>
 8017562:	2200      	movs	r2, #0
 8017564:	4b30      	ldr	r3, [pc, #192]	; (8017628 <_dtoa_r+0x600>)
 8017566:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801756a:	f7f0 ff7d 	bl	8008468 <__aeabi_dmul>
 801756e:	2200      	movs	r2, #0
 8017570:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8017574:	4b2c      	ldr	r3, [pc, #176]	; (8017628 <_dtoa_r+0x600>)
 8017576:	e9dd 0100 	ldrd	r0, r1, [sp]
 801757a:	f7f0 ff75 	bl	8008468 <__aeabi_dmul>
 801757e:	e9cd 0100 	strd	r0, r1, [sp]
 8017582:	e7c4      	b.n	801750e <_dtoa_r+0x4e6>
 8017584:	462a      	mov	r2, r5
 8017586:	4633      	mov	r3, r6
 8017588:	f7f0 ff6e 	bl	8008468 <__aeabi_dmul>
 801758c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8017590:	eb0b 0507 	add.w	r5, fp, r7
 8017594:	465e      	mov	r6, fp
 8017596:	e9dd 0100 	ldrd	r0, r1, [sp]
 801759a:	f7f1 fa15 	bl	80089c8 <__aeabi_d2iz>
 801759e:	4607      	mov	r7, r0
 80175a0:	f7f0 fef8 	bl	8008394 <__aeabi_i2d>
 80175a4:	3730      	adds	r7, #48	; 0x30
 80175a6:	4602      	mov	r2, r0
 80175a8:	460b      	mov	r3, r1
 80175aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80175ae:	f7f0 fda3 	bl	80080f8 <__aeabi_dsub>
 80175b2:	f806 7b01 	strb.w	r7, [r6], #1
 80175b6:	42ae      	cmp	r6, r5
 80175b8:	e9cd 0100 	strd	r0, r1, [sp]
 80175bc:	f04f 0200 	mov.w	r2, #0
 80175c0:	d126      	bne.n	8017610 <_dtoa_r+0x5e8>
 80175c2:	4b1c      	ldr	r3, [pc, #112]	; (8017634 <_dtoa_r+0x60c>)
 80175c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80175c8:	f7f0 fd98 	bl	80080fc <__adddf3>
 80175cc:	4602      	mov	r2, r0
 80175ce:	460b      	mov	r3, r1
 80175d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80175d4:	f7f1 f9d8 	bl	8008988 <__aeabi_dcmpgt>
 80175d8:	2800      	cmp	r0, #0
 80175da:	d174      	bne.n	80176c6 <_dtoa_r+0x69e>
 80175dc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80175e0:	2000      	movs	r0, #0
 80175e2:	4914      	ldr	r1, [pc, #80]	; (8017634 <_dtoa_r+0x60c>)
 80175e4:	f7f0 fd88 	bl	80080f8 <__aeabi_dsub>
 80175e8:	4602      	mov	r2, r0
 80175ea:	460b      	mov	r3, r1
 80175ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80175f0:	f7f1 f9ac 	bl	800894c <__aeabi_dcmplt>
 80175f4:	2800      	cmp	r0, #0
 80175f6:	f43f af30 	beq.w	801745a <_dtoa_r+0x432>
 80175fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80175fe:	2b30      	cmp	r3, #48	; 0x30
 8017600:	f105 32ff 	add.w	r2, r5, #4294967295
 8017604:	d002      	beq.n	801760c <_dtoa_r+0x5e4>
 8017606:	f8dd a020 	ldr.w	sl, [sp, #32]
 801760a:	e04a      	b.n	80176a2 <_dtoa_r+0x67a>
 801760c:	4615      	mov	r5, r2
 801760e:	e7f4      	b.n	80175fa <_dtoa_r+0x5d2>
 8017610:	4b05      	ldr	r3, [pc, #20]	; (8017628 <_dtoa_r+0x600>)
 8017612:	f7f0 ff29 	bl	8008468 <__aeabi_dmul>
 8017616:	e9cd 0100 	strd	r0, r1, [sp]
 801761a:	e7bc      	b.n	8017596 <_dtoa_r+0x56e>
 801761c:	0801a540 	.word	0x0801a540
 8017620:	0801a518 	.word	0x0801a518
 8017624:	3ff00000 	.word	0x3ff00000
 8017628:	40240000 	.word	0x40240000
 801762c:	401c0000 	.word	0x401c0000
 8017630:	40140000 	.word	0x40140000
 8017634:	3fe00000 	.word	0x3fe00000
 8017638:	e9dd 6700 	ldrd	r6, r7, [sp]
 801763c:	465d      	mov	r5, fp
 801763e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017642:	4630      	mov	r0, r6
 8017644:	4639      	mov	r1, r7
 8017646:	f7f1 f839 	bl	80086bc <__aeabi_ddiv>
 801764a:	f7f1 f9bd 	bl	80089c8 <__aeabi_d2iz>
 801764e:	4680      	mov	r8, r0
 8017650:	f7f0 fea0 	bl	8008394 <__aeabi_i2d>
 8017654:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017658:	f7f0 ff06 	bl	8008468 <__aeabi_dmul>
 801765c:	4602      	mov	r2, r0
 801765e:	460b      	mov	r3, r1
 8017660:	4630      	mov	r0, r6
 8017662:	4639      	mov	r1, r7
 8017664:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8017668:	f7f0 fd46 	bl	80080f8 <__aeabi_dsub>
 801766c:	f805 6b01 	strb.w	r6, [r5], #1
 8017670:	eba5 060b 	sub.w	r6, r5, fp
 8017674:	45b1      	cmp	r9, r6
 8017676:	4602      	mov	r2, r0
 8017678:	460b      	mov	r3, r1
 801767a:	d139      	bne.n	80176f0 <_dtoa_r+0x6c8>
 801767c:	f7f0 fd3e 	bl	80080fc <__adddf3>
 8017680:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017684:	4606      	mov	r6, r0
 8017686:	460f      	mov	r7, r1
 8017688:	f7f1 f97e 	bl	8008988 <__aeabi_dcmpgt>
 801768c:	b9c8      	cbnz	r0, 80176c2 <_dtoa_r+0x69a>
 801768e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017692:	4630      	mov	r0, r6
 8017694:	4639      	mov	r1, r7
 8017696:	f7f1 f94f 	bl	8008938 <__aeabi_dcmpeq>
 801769a:	b110      	cbz	r0, 80176a2 <_dtoa_r+0x67a>
 801769c:	f018 0f01 	tst.w	r8, #1
 80176a0:	d10f      	bne.n	80176c2 <_dtoa_r+0x69a>
 80176a2:	9904      	ldr	r1, [sp, #16]
 80176a4:	4620      	mov	r0, r4
 80176a6:	f001 f819 	bl	80186dc <_Bfree>
 80176aa:	2300      	movs	r3, #0
 80176ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80176ae:	702b      	strb	r3, [r5, #0]
 80176b0:	f10a 0301 	add.w	r3, sl, #1
 80176b4:	6013      	str	r3, [r2, #0]
 80176b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80176b8:	2b00      	cmp	r3, #0
 80176ba:	f000 8241 	beq.w	8017b40 <_dtoa_r+0xb18>
 80176be:	601d      	str	r5, [r3, #0]
 80176c0:	e23e      	b.n	8017b40 <_dtoa_r+0xb18>
 80176c2:	f8cd a020 	str.w	sl, [sp, #32]
 80176c6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80176ca:	2a39      	cmp	r2, #57	; 0x39
 80176cc:	f105 33ff 	add.w	r3, r5, #4294967295
 80176d0:	d108      	bne.n	80176e4 <_dtoa_r+0x6bc>
 80176d2:	459b      	cmp	fp, r3
 80176d4:	d10a      	bne.n	80176ec <_dtoa_r+0x6c4>
 80176d6:	9b08      	ldr	r3, [sp, #32]
 80176d8:	3301      	adds	r3, #1
 80176da:	9308      	str	r3, [sp, #32]
 80176dc:	2330      	movs	r3, #48	; 0x30
 80176de:	f88b 3000 	strb.w	r3, [fp]
 80176e2:	465b      	mov	r3, fp
 80176e4:	781a      	ldrb	r2, [r3, #0]
 80176e6:	3201      	adds	r2, #1
 80176e8:	701a      	strb	r2, [r3, #0]
 80176ea:	e78c      	b.n	8017606 <_dtoa_r+0x5de>
 80176ec:	461d      	mov	r5, r3
 80176ee:	e7ea      	b.n	80176c6 <_dtoa_r+0x69e>
 80176f0:	2200      	movs	r2, #0
 80176f2:	4b9b      	ldr	r3, [pc, #620]	; (8017960 <_dtoa_r+0x938>)
 80176f4:	f7f0 feb8 	bl	8008468 <__aeabi_dmul>
 80176f8:	2200      	movs	r2, #0
 80176fa:	2300      	movs	r3, #0
 80176fc:	4606      	mov	r6, r0
 80176fe:	460f      	mov	r7, r1
 8017700:	f7f1 f91a 	bl	8008938 <__aeabi_dcmpeq>
 8017704:	2800      	cmp	r0, #0
 8017706:	d09a      	beq.n	801763e <_dtoa_r+0x616>
 8017708:	e7cb      	b.n	80176a2 <_dtoa_r+0x67a>
 801770a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801770c:	2a00      	cmp	r2, #0
 801770e:	f000 808b 	beq.w	8017828 <_dtoa_r+0x800>
 8017712:	9a06      	ldr	r2, [sp, #24]
 8017714:	2a01      	cmp	r2, #1
 8017716:	dc6e      	bgt.n	80177f6 <_dtoa_r+0x7ce>
 8017718:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801771a:	2a00      	cmp	r2, #0
 801771c:	d067      	beq.n	80177ee <_dtoa_r+0x7c6>
 801771e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8017722:	9f07      	ldr	r7, [sp, #28]
 8017724:	9d05      	ldr	r5, [sp, #20]
 8017726:	9a05      	ldr	r2, [sp, #20]
 8017728:	2101      	movs	r1, #1
 801772a:	441a      	add	r2, r3
 801772c:	4620      	mov	r0, r4
 801772e:	9205      	str	r2, [sp, #20]
 8017730:	4498      	add	r8, r3
 8017732:	f001 f8b1 	bl	8018898 <__i2b>
 8017736:	4606      	mov	r6, r0
 8017738:	2d00      	cmp	r5, #0
 801773a:	dd0c      	ble.n	8017756 <_dtoa_r+0x72e>
 801773c:	f1b8 0f00 	cmp.w	r8, #0
 8017740:	dd09      	ble.n	8017756 <_dtoa_r+0x72e>
 8017742:	4545      	cmp	r5, r8
 8017744:	9a05      	ldr	r2, [sp, #20]
 8017746:	462b      	mov	r3, r5
 8017748:	bfa8      	it	ge
 801774a:	4643      	movge	r3, r8
 801774c:	1ad2      	subs	r2, r2, r3
 801774e:	9205      	str	r2, [sp, #20]
 8017750:	1aed      	subs	r5, r5, r3
 8017752:	eba8 0803 	sub.w	r8, r8, r3
 8017756:	9b07      	ldr	r3, [sp, #28]
 8017758:	b1eb      	cbz	r3, 8017796 <_dtoa_r+0x76e>
 801775a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801775c:	2b00      	cmp	r3, #0
 801775e:	d067      	beq.n	8017830 <_dtoa_r+0x808>
 8017760:	b18f      	cbz	r7, 8017786 <_dtoa_r+0x75e>
 8017762:	4631      	mov	r1, r6
 8017764:	463a      	mov	r2, r7
 8017766:	4620      	mov	r0, r4
 8017768:	f001 f936 	bl	80189d8 <__pow5mult>
 801776c:	9a04      	ldr	r2, [sp, #16]
 801776e:	4601      	mov	r1, r0
 8017770:	4606      	mov	r6, r0
 8017772:	4620      	mov	r0, r4
 8017774:	f001 f899 	bl	80188aa <__multiply>
 8017778:	9904      	ldr	r1, [sp, #16]
 801777a:	9008      	str	r0, [sp, #32]
 801777c:	4620      	mov	r0, r4
 801777e:	f000 ffad 	bl	80186dc <_Bfree>
 8017782:	9b08      	ldr	r3, [sp, #32]
 8017784:	9304      	str	r3, [sp, #16]
 8017786:	9b07      	ldr	r3, [sp, #28]
 8017788:	1bda      	subs	r2, r3, r7
 801778a:	d004      	beq.n	8017796 <_dtoa_r+0x76e>
 801778c:	9904      	ldr	r1, [sp, #16]
 801778e:	4620      	mov	r0, r4
 8017790:	f001 f922 	bl	80189d8 <__pow5mult>
 8017794:	9004      	str	r0, [sp, #16]
 8017796:	2101      	movs	r1, #1
 8017798:	4620      	mov	r0, r4
 801779a:	f001 f87d 	bl	8018898 <__i2b>
 801779e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80177a0:	4607      	mov	r7, r0
 80177a2:	2b00      	cmp	r3, #0
 80177a4:	f000 81d0 	beq.w	8017b48 <_dtoa_r+0xb20>
 80177a8:	461a      	mov	r2, r3
 80177aa:	4601      	mov	r1, r0
 80177ac:	4620      	mov	r0, r4
 80177ae:	f001 f913 	bl	80189d8 <__pow5mult>
 80177b2:	9b06      	ldr	r3, [sp, #24]
 80177b4:	2b01      	cmp	r3, #1
 80177b6:	4607      	mov	r7, r0
 80177b8:	dc40      	bgt.n	801783c <_dtoa_r+0x814>
 80177ba:	9b00      	ldr	r3, [sp, #0]
 80177bc:	2b00      	cmp	r3, #0
 80177be:	d139      	bne.n	8017834 <_dtoa_r+0x80c>
 80177c0:	9b01      	ldr	r3, [sp, #4]
 80177c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80177c6:	2b00      	cmp	r3, #0
 80177c8:	d136      	bne.n	8017838 <_dtoa_r+0x810>
 80177ca:	9b01      	ldr	r3, [sp, #4]
 80177cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80177d0:	0d1b      	lsrs	r3, r3, #20
 80177d2:	051b      	lsls	r3, r3, #20
 80177d4:	b12b      	cbz	r3, 80177e2 <_dtoa_r+0x7ba>
 80177d6:	9b05      	ldr	r3, [sp, #20]
 80177d8:	3301      	adds	r3, #1
 80177da:	9305      	str	r3, [sp, #20]
 80177dc:	f108 0801 	add.w	r8, r8, #1
 80177e0:	2301      	movs	r3, #1
 80177e2:	9307      	str	r3, [sp, #28]
 80177e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80177e6:	2b00      	cmp	r3, #0
 80177e8:	d12a      	bne.n	8017840 <_dtoa_r+0x818>
 80177ea:	2001      	movs	r0, #1
 80177ec:	e030      	b.n	8017850 <_dtoa_r+0x828>
 80177ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80177f0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80177f4:	e795      	b.n	8017722 <_dtoa_r+0x6fa>
 80177f6:	9b07      	ldr	r3, [sp, #28]
 80177f8:	f109 37ff 	add.w	r7, r9, #4294967295
 80177fc:	42bb      	cmp	r3, r7
 80177fe:	bfbf      	itttt	lt
 8017800:	9b07      	ldrlt	r3, [sp, #28]
 8017802:	9707      	strlt	r7, [sp, #28]
 8017804:	1afa      	sublt	r2, r7, r3
 8017806:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8017808:	bfbb      	ittet	lt
 801780a:	189b      	addlt	r3, r3, r2
 801780c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801780e:	1bdf      	subge	r7, r3, r7
 8017810:	2700      	movlt	r7, #0
 8017812:	f1b9 0f00 	cmp.w	r9, #0
 8017816:	bfb5      	itete	lt
 8017818:	9b05      	ldrlt	r3, [sp, #20]
 801781a:	9d05      	ldrge	r5, [sp, #20]
 801781c:	eba3 0509 	sublt.w	r5, r3, r9
 8017820:	464b      	movge	r3, r9
 8017822:	bfb8      	it	lt
 8017824:	2300      	movlt	r3, #0
 8017826:	e77e      	b.n	8017726 <_dtoa_r+0x6fe>
 8017828:	9f07      	ldr	r7, [sp, #28]
 801782a:	9d05      	ldr	r5, [sp, #20]
 801782c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801782e:	e783      	b.n	8017738 <_dtoa_r+0x710>
 8017830:	9a07      	ldr	r2, [sp, #28]
 8017832:	e7ab      	b.n	801778c <_dtoa_r+0x764>
 8017834:	2300      	movs	r3, #0
 8017836:	e7d4      	b.n	80177e2 <_dtoa_r+0x7ba>
 8017838:	9b00      	ldr	r3, [sp, #0]
 801783a:	e7d2      	b.n	80177e2 <_dtoa_r+0x7ba>
 801783c:	2300      	movs	r3, #0
 801783e:	9307      	str	r3, [sp, #28]
 8017840:	693b      	ldr	r3, [r7, #16]
 8017842:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8017846:	6918      	ldr	r0, [r3, #16]
 8017848:	f000 ffd8 	bl	80187fc <__hi0bits>
 801784c:	f1c0 0020 	rsb	r0, r0, #32
 8017850:	4440      	add	r0, r8
 8017852:	f010 001f 	ands.w	r0, r0, #31
 8017856:	d047      	beq.n	80178e8 <_dtoa_r+0x8c0>
 8017858:	f1c0 0320 	rsb	r3, r0, #32
 801785c:	2b04      	cmp	r3, #4
 801785e:	dd3b      	ble.n	80178d8 <_dtoa_r+0x8b0>
 8017860:	9b05      	ldr	r3, [sp, #20]
 8017862:	f1c0 001c 	rsb	r0, r0, #28
 8017866:	4403      	add	r3, r0
 8017868:	9305      	str	r3, [sp, #20]
 801786a:	4405      	add	r5, r0
 801786c:	4480      	add	r8, r0
 801786e:	9b05      	ldr	r3, [sp, #20]
 8017870:	2b00      	cmp	r3, #0
 8017872:	dd05      	ble.n	8017880 <_dtoa_r+0x858>
 8017874:	461a      	mov	r2, r3
 8017876:	9904      	ldr	r1, [sp, #16]
 8017878:	4620      	mov	r0, r4
 801787a:	f001 f8fb 	bl	8018a74 <__lshift>
 801787e:	9004      	str	r0, [sp, #16]
 8017880:	f1b8 0f00 	cmp.w	r8, #0
 8017884:	dd05      	ble.n	8017892 <_dtoa_r+0x86a>
 8017886:	4639      	mov	r1, r7
 8017888:	4642      	mov	r2, r8
 801788a:	4620      	mov	r0, r4
 801788c:	f001 f8f2 	bl	8018a74 <__lshift>
 8017890:	4607      	mov	r7, r0
 8017892:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017894:	b353      	cbz	r3, 80178ec <_dtoa_r+0x8c4>
 8017896:	4639      	mov	r1, r7
 8017898:	9804      	ldr	r0, [sp, #16]
 801789a:	f001 f93f 	bl	8018b1c <__mcmp>
 801789e:	2800      	cmp	r0, #0
 80178a0:	da24      	bge.n	80178ec <_dtoa_r+0x8c4>
 80178a2:	2300      	movs	r3, #0
 80178a4:	220a      	movs	r2, #10
 80178a6:	9904      	ldr	r1, [sp, #16]
 80178a8:	4620      	mov	r0, r4
 80178aa:	f000 ff2e 	bl	801870a <__multadd>
 80178ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80178b0:	9004      	str	r0, [sp, #16]
 80178b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80178b6:	2b00      	cmp	r3, #0
 80178b8:	f000 814d 	beq.w	8017b56 <_dtoa_r+0xb2e>
 80178bc:	2300      	movs	r3, #0
 80178be:	4631      	mov	r1, r6
 80178c0:	220a      	movs	r2, #10
 80178c2:	4620      	mov	r0, r4
 80178c4:	f000 ff21 	bl	801870a <__multadd>
 80178c8:	9b02      	ldr	r3, [sp, #8]
 80178ca:	2b00      	cmp	r3, #0
 80178cc:	4606      	mov	r6, r0
 80178ce:	dc4f      	bgt.n	8017970 <_dtoa_r+0x948>
 80178d0:	9b06      	ldr	r3, [sp, #24]
 80178d2:	2b02      	cmp	r3, #2
 80178d4:	dd4c      	ble.n	8017970 <_dtoa_r+0x948>
 80178d6:	e011      	b.n	80178fc <_dtoa_r+0x8d4>
 80178d8:	d0c9      	beq.n	801786e <_dtoa_r+0x846>
 80178da:	9a05      	ldr	r2, [sp, #20]
 80178dc:	331c      	adds	r3, #28
 80178de:	441a      	add	r2, r3
 80178e0:	9205      	str	r2, [sp, #20]
 80178e2:	441d      	add	r5, r3
 80178e4:	4498      	add	r8, r3
 80178e6:	e7c2      	b.n	801786e <_dtoa_r+0x846>
 80178e8:	4603      	mov	r3, r0
 80178ea:	e7f6      	b.n	80178da <_dtoa_r+0x8b2>
 80178ec:	f1b9 0f00 	cmp.w	r9, #0
 80178f0:	dc38      	bgt.n	8017964 <_dtoa_r+0x93c>
 80178f2:	9b06      	ldr	r3, [sp, #24]
 80178f4:	2b02      	cmp	r3, #2
 80178f6:	dd35      	ble.n	8017964 <_dtoa_r+0x93c>
 80178f8:	f8cd 9008 	str.w	r9, [sp, #8]
 80178fc:	9b02      	ldr	r3, [sp, #8]
 80178fe:	b963      	cbnz	r3, 801791a <_dtoa_r+0x8f2>
 8017900:	4639      	mov	r1, r7
 8017902:	2205      	movs	r2, #5
 8017904:	4620      	mov	r0, r4
 8017906:	f000 ff00 	bl	801870a <__multadd>
 801790a:	4601      	mov	r1, r0
 801790c:	4607      	mov	r7, r0
 801790e:	9804      	ldr	r0, [sp, #16]
 8017910:	f001 f904 	bl	8018b1c <__mcmp>
 8017914:	2800      	cmp	r0, #0
 8017916:	f73f adcc 	bgt.w	80174b2 <_dtoa_r+0x48a>
 801791a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801791c:	465d      	mov	r5, fp
 801791e:	ea6f 0a03 	mvn.w	sl, r3
 8017922:	f04f 0900 	mov.w	r9, #0
 8017926:	4639      	mov	r1, r7
 8017928:	4620      	mov	r0, r4
 801792a:	f000 fed7 	bl	80186dc <_Bfree>
 801792e:	2e00      	cmp	r6, #0
 8017930:	f43f aeb7 	beq.w	80176a2 <_dtoa_r+0x67a>
 8017934:	f1b9 0f00 	cmp.w	r9, #0
 8017938:	d005      	beq.n	8017946 <_dtoa_r+0x91e>
 801793a:	45b1      	cmp	r9, r6
 801793c:	d003      	beq.n	8017946 <_dtoa_r+0x91e>
 801793e:	4649      	mov	r1, r9
 8017940:	4620      	mov	r0, r4
 8017942:	f000 fecb 	bl	80186dc <_Bfree>
 8017946:	4631      	mov	r1, r6
 8017948:	4620      	mov	r0, r4
 801794a:	f000 fec7 	bl	80186dc <_Bfree>
 801794e:	e6a8      	b.n	80176a2 <_dtoa_r+0x67a>
 8017950:	2700      	movs	r7, #0
 8017952:	463e      	mov	r6, r7
 8017954:	e7e1      	b.n	801791a <_dtoa_r+0x8f2>
 8017956:	f8dd a020 	ldr.w	sl, [sp, #32]
 801795a:	463e      	mov	r6, r7
 801795c:	e5a9      	b.n	80174b2 <_dtoa_r+0x48a>
 801795e:	bf00      	nop
 8017960:	40240000 	.word	0x40240000
 8017964:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017966:	f8cd 9008 	str.w	r9, [sp, #8]
 801796a:	2b00      	cmp	r3, #0
 801796c:	f000 80fa 	beq.w	8017b64 <_dtoa_r+0xb3c>
 8017970:	2d00      	cmp	r5, #0
 8017972:	dd05      	ble.n	8017980 <_dtoa_r+0x958>
 8017974:	4631      	mov	r1, r6
 8017976:	462a      	mov	r2, r5
 8017978:	4620      	mov	r0, r4
 801797a:	f001 f87b 	bl	8018a74 <__lshift>
 801797e:	4606      	mov	r6, r0
 8017980:	9b07      	ldr	r3, [sp, #28]
 8017982:	2b00      	cmp	r3, #0
 8017984:	d04c      	beq.n	8017a20 <_dtoa_r+0x9f8>
 8017986:	6871      	ldr	r1, [r6, #4]
 8017988:	4620      	mov	r0, r4
 801798a:	f000 fe73 	bl	8018674 <_Balloc>
 801798e:	6932      	ldr	r2, [r6, #16]
 8017990:	3202      	adds	r2, #2
 8017992:	4605      	mov	r5, r0
 8017994:	0092      	lsls	r2, r2, #2
 8017996:	f106 010c 	add.w	r1, r6, #12
 801799a:	300c      	adds	r0, #12
 801799c:	f7fd fb86 	bl	80150ac <memcpy>
 80179a0:	2201      	movs	r2, #1
 80179a2:	4629      	mov	r1, r5
 80179a4:	4620      	mov	r0, r4
 80179a6:	f001 f865 	bl	8018a74 <__lshift>
 80179aa:	9b00      	ldr	r3, [sp, #0]
 80179ac:	f8cd b014 	str.w	fp, [sp, #20]
 80179b0:	f003 0301 	and.w	r3, r3, #1
 80179b4:	46b1      	mov	r9, r6
 80179b6:	9307      	str	r3, [sp, #28]
 80179b8:	4606      	mov	r6, r0
 80179ba:	4639      	mov	r1, r7
 80179bc:	9804      	ldr	r0, [sp, #16]
 80179be:	f7ff faa5 	bl	8016f0c <quorem>
 80179c2:	4649      	mov	r1, r9
 80179c4:	4605      	mov	r5, r0
 80179c6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80179ca:	9804      	ldr	r0, [sp, #16]
 80179cc:	f001 f8a6 	bl	8018b1c <__mcmp>
 80179d0:	4632      	mov	r2, r6
 80179d2:	9000      	str	r0, [sp, #0]
 80179d4:	4639      	mov	r1, r7
 80179d6:	4620      	mov	r0, r4
 80179d8:	f001 f8ba 	bl	8018b50 <__mdiff>
 80179dc:	68c3      	ldr	r3, [r0, #12]
 80179de:	4602      	mov	r2, r0
 80179e0:	bb03      	cbnz	r3, 8017a24 <_dtoa_r+0x9fc>
 80179e2:	4601      	mov	r1, r0
 80179e4:	9008      	str	r0, [sp, #32]
 80179e6:	9804      	ldr	r0, [sp, #16]
 80179e8:	f001 f898 	bl	8018b1c <__mcmp>
 80179ec:	9a08      	ldr	r2, [sp, #32]
 80179ee:	4603      	mov	r3, r0
 80179f0:	4611      	mov	r1, r2
 80179f2:	4620      	mov	r0, r4
 80179f4:	9308      	str	r3, [sp, #32]
 80179f6:	f000 fe71 	bl	80186dc <_Bfree>
 80179fa:	9b08      	ldr	r3, [sp, #32]
 80179fc:	b9a3      	cbnz	r3, 8017a28 <_dtoa_r+0xa00>
 80179fe:	9a06      	ldr	r2, [sp, #24]
 8017a00:	b992      	cbnz	r2, 8017a28 <_dtoa_r+0xa00>
 8017a02:	9a07      	ldr	r2, [sp, #28]
 8017a04:	b982      	cbnz	r2, 8017a28 <_dtoa_r+0xa00>
 8017a06:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017a0a:	d029      	beq.n	8017a60 <_dtoa_r+0xa38>
 8017a0c:	9b00      	ldr	r3, [sp, #0]
 8017a0e:	2b00      	cmp	r3, #0
 8017a10:	dd01      	ble.n	8017a16 <_dtoa_r+0x9ee>
 8017a12:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8017a16:	9b05      	ldr	r3, [sp, #20]
 8017a18:	1c5d      	adds	r5, r3, #1
 8017a1a:	f883 8000 	strb.w	r8, [r3]
 8017a1e:	e782      	b.n	8017926 <_dtoa_r+0x8fe>
 8017a20:	4630      	mov	r0, r6
 8017a22:	e7c2      	b.n	80179aa <_dtoa_r+0x982>
 8017a24:	2301      	movs	r3, #1
 8017a26:	e7e3      	b.n	80179f0 <_dtoa_r+0x9c8>
 8017a28:	9a00      	ldr	r2, [sp, #0]
 8017a2a:	2a00      	cmp	r2, #0
 8017a2c:	db04      	blt.n	8017a38 <_dtoa_r+0xa10>
 8017a2e:	d125      	bne.n	8017a7c <_dtoa_r+0xa54>
 8017a30:	9a06      	ldr	r2, [sp, #24]
 8017a32:	bb1a      	cbnz	r2, 8017a7c <_dtoa_r+0xa54>
 8017a34:	9a07      	ldr	r2, [sp, #28]
 8017a36:	bb0a      	cbnz	r2, 8017a7c <_dtoa_r+0xa54>
 8017a38:	2b00      	cmp	r3, #0
 8017a3a:	ddec      	ble.n	8017a16 <_dtoa_r+0x9ee>
 8017a3c:	2201      	movs	r2, #1
 8017a3e:	9904      	ldr	r1, [sp, #16]
 8017a40:	4620      	mov	r0, r4
 8017a42:	f001 f817 	bl	8018a74 <__lshift>
 8017a46:	4639      	mov	r1, r7
 8017a48:	9004      	str	r0, [sp, #16]
 8017a4a:	f001 f867 	bl	8018b1c <__mcmp>
 8017a4e:	2800      	cmp	r0, #0
 8017a50:	dc03      	bgt.n	8017a5a <_dtoa_r+0xa32>
 8017a52:	d1e0      	bne.n	8017a16 <_dtoa_r+0x9ee>
 8017a54:	f018 0f01 	tst.w	r8, #1
 8017a58:	d0dd      	beq.n	8017a16 <_dtoa_r+0x9ee>
 8017a5a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017a5e:	d1d8      	bne.n	8017a12 <_dtoa_r+0x9ea>
 8017a60:	9b05      	ldr	r3, [sp, #20]
 8017a62:	9a05      	ldr	r2, [sp, #20]
 8017a64:	1c5d      	adds	r5, r3, #1
 8017a66:	2339      	movs	r3, #57	; 0x39
 8017a68:	7013      	strb	r3, [r2, #0]
 8017a6a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017a6e:	2b39      	cmp	r3, #57	; 0x39
 8017a70:	f105 32ff 	add.w	r2, r5, #4294967295
 8017a74:	d04f      	beq.n	8017b16 <_dtoa_r+0xaee>
 8017a76:	3301      	adds	r3, #1
 8017a78:	7013      	strb	r3, [r2, #0]
 8017a7a:	e754      	b.n	8017926 <_dtoa_r+0x8fe>
 8017a7c:	9a05      	ldr	r2, [sp, #20]
 8017a7e:	2b00      	cmp	r3, #0
 8017a80:	f102 0501 	add.w	r5, r2, #1
 8017a84:	dd06      	ble.n	8017a94 <_dtoa_r+0xa6c>
 8017a86:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8017a8a:	d0e9      	beq.n	8017a60 <_dtoa_r+0xa38>
 8017a8c:	f108 0801 	add.w	r8, r8, #1
 8017a90:	9b05      	ldr	r3, [sp, #20]
 8017a92:	e7c2      	b.n	8017a1a <_dtoa_r+0x9f2>
 8017a94:	9a02      	ldr	r2, [sp, #8]
 8017a96:	f805 8c01 	strb.w	r8, [r5, #-1]
 8017a9a:	eba5 030b 	sub.w	r3, r5, fp
 8017a9e:	4293      	cmp	r3, r2
 8017aa0:	d021      	beq.n	8017ae6 <_dtoa_r+0xabe>
 8017aa2:	2300      	movs	r3, #0
 8017aa4:	220a      	movs	r2, #10
 8017aa6:	9904      	ldr	r1, [sp, #16]
 8017aa8:	4620      	mov	r0, r4
 8017aaa:	f000 fe2e 	bl	801870a <__multadd>
 8017aae:	45b1      	cmp	r9, r6
 8017ab0:	9004      	str	r0, [sp, #16]
 8017ab2:	f04f 0300 	mov.w	r3, #0
 8017ab6:	f04f 020a 	mov.w	r2, #10
 8017aba:	4649      	mov	r1, r9
 8017abc:	4620      	mov	r0, r4
 8017abe:	d105      	bne.n	8017acc <_dtoa_r+0xaa4>
 8017ac0:	f000 fe23 	bl	801870a <__multadd>
 8017ac4:	4681      	mov	r9, r0
 8017ac6:	4606      	mov	r6, r0
 8017ac8:	9505      	str	r5, [sp, #20]
 8017aca:	e776      	b.n	80179ba <_dtoa_r+0x992>
 8017acc:	f000 fe1d 	bl	801870a <__multadd>
 8017ad0:	4631      	mov	r1, r6
 8017ad2:	4681      	mov	r9, r0
 8017ad4:	2300      	movs	r3, #0
 8017ad6:	220a      	movs	r2, #10
 8017ad8:	4620      	mov	r0, r4
 8017ada:	f000 fe16 	bl	801870a <__multadd>
 8017ade:	4606      	mov	r6, r0
 8017ae0:	e7f2      	b.n	8017ac8 <_dtoa_r+0xaa0>
 8017ae2:	f04f 0900 	mov.w	r9, #0
 8017ae6:	2201      	movs	r2, #1
 8017ae8:	9904      	ldr	r1, [sp, #16]
 8017aea:	4620      	mov	r0, r4
 8017aec:	f000 ffc2 	bl	8018a74 <__lshift>
 8017af0:	4639      	mov	r1, r7
 8017af2:	9004      	str	r0, [sp, #16]
 8017af4:	f001 f812 	bl	8018b1c <__mcmp>
 8017af8:	2800      	cmp	r0, #0
 8017afa:	dcb6      	bgt.n	8017a6a <_dtoa_r+0xa42>
 8017afc:	d102      	bne.n	8017b04 <_dtoa_r+0xadc>
 8017afe:	f018 0f01 	tst.w	r8, #1
 8017b02:	d1b2      	bne.n	8017a6a <_dtoa_r+0xa42>
 8017b04:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017b08:	2b30      	cmp	r3, #48	; 0x30
 8017b0a:	f105 32ff 	add.w	r2, r5, #4294967295
 8017b0e:	f47f af0a 	bne.w	8017926 <_dtoa_r+0x8fe>
 8017b12:	4615      	mov	r5, r2
 8017b14:	e7f6      	b.n	8017b04 <_dtoa_r+0xadc>
 8017b16:	4593      	cmp	fp, r2
 8017b18:	d105      	bne.n	8017b26 <_dtoa_r+0xafe>
 8017b1a:	2331      	movs	r3, #49	; 0x31
 8017b1c:	f10a 0a01 	add.w	sl, sl, #1
 8017b20:	f88b 3000 	strb.w	r3, [fp]
 8017b24:	e6ff      	b.n	8017926 <_dtoa_r+0x8fe>
 8017b26:	4615      	mov	r5, r2
 8017b28:	e79f      	b.n	8017a6a <_dtoa_r+0xa42>
 8017b2a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8017b90 <_dtoa_r+0xb68>
 8017b2e:	e007      	b.n	8017b40 <_dtoa_r+0xb18>
 8017b30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017b32:	f8df b060 	ldr.w	fp, [pc, #96]	; 8017b94 <_dtoa_r+0xb6c>
 8017b36:	b11b      	cbz	r3, 8017b40 <_dtoa_r+0xb18>
 8017b38:	f10b 0308 	add.w	r3, fp, #8
 8017b3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017b3e:	6013      	str	r3, [r2, #0]
 8017b40:	4658      	mov	r0, fp
 8017b42:	b017      	add	sp, #92	; 0x5c
 8017b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017b48:	9b06      	ldr	r3, [sp, #24]
 8017b4a:	2b01      	cmp	r3, #1
 8017b4c:	f77f ae35 	ble.w	80177ba <_dtoa_r+0x792>
 8017b50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017b52:	9307      	str	r3, [sp, #28]
 8017b54:	e649      	b.n	80177ea <_dtoa_r+0x7c2>
 8017b56:	9b02      	ldr	r3, [sp, #8]
 8017b58:	2b00      	cmp	r3, #0
 8017b5a:	dc03      	bgt.n	8017b64 <_dtoa_r+0xb3c>
 8017b5c:	9b06      	ldr	r3, [sp, #24]
 8017b5e:	2b02      	cmp	r3, #2
 8017b60:	f73f aecc 	bgt.w	80178fc <_dtoa_r+0x8d4>
 8017b64:	465d      	mov	r5, fp
 8017b66:	4639      	mov	r1, r7
 8017b68:	9804      	ldr	r0, [sp, #16]
 8017b6a:	f7ff f9cf 	bl	8016f0c <quorem>
 8017b6e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8017b72:	f805 8b01 	strb.w	r8, [r5], #1
 8017b76:	9a02      	ldr	r2, [sp, #8]
 8017b78:	eba5 030b 	sub.w	r3, r5, fp
 8017b7c:	429a      	cmp	r2, r3
 8017b7e:	ddb0      	ble.n	8017ae2 <_dtoa_r+0xaba>
 8017b80:	2300      	movs	r3, #0
 8017b82:	220a      	movs	r2, #10
 8017b84:	9904      	ldr	r1, [sp, #16]
 8017b86:	4620      	mov	r0, r4
 8017b88:	f000 fdbf 	bl	801870a <__multadd>
 8017b8c:	9004      	str	r0, [sp, #16]
 8017b8e:	e7ea      	b.n	8017b66 <_dtoa_r+0xb3e>
 8017b90:	0801a63b 	.word	0x0801a63b
 8017b94:	0801a498 	.word	0x0801a498

08017b98 <__sflush_r>:
 8017b98:	898a      	ldrh	r2, [r1, #12]
 8017b9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017b9e:	4605      	mov	r5, r0
 8017ba0:	0710      	lsls	r0, r2, #28
 8017ba2:	460c      	mov	r4, r1
 8017ba4:	d458      	bmi.n	8017c58 <__sflush_r+0xc0>
 8017ba6:	684b      	ldr	r3, [r1, #4]
 8017ba8:	2b00      	cmp	r3, #0
 8017baa:	dc05      	bgt.n	8017bb8 <__sflush_r+0x20>
 8017bac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8017bae:	2b00      	cmp	r3, #0
 8017bb0:	dc02      	bgt.n	8017bb8 <__sflush_r+0x20>
 8017bb2:	2000      	movs	r0, #0
 8017bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017bb8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8017bba:	2e00      	cmp	r6, #0
 8017bbc:	d0f9      	beq.n	8017bb2 <__sflush_r+0x1a>
 8017bbe:	2300      	movs	r3, #0
 8017bc0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8017bc4:	682f      	ldr	r7, [r5, #0]
 8017bc6:	6a21      	ldr	r1, [r4, #32]
 8017bc8:	602b      	str	r3, [r5, #0]
 8017bca:	d032      	beq.n	8017c32 <__sflush_r+0x9a>
 8017bcc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8017bce:	89a3      	ldrh	r3, [r4, #12]
 8017bd0:	075a      	lsls	r2, r3, #29
 8017bd2:	d505      	bpl.n	8017be0 <__sflush_r+0x48>
 8017bd4:	6863      	ldr	r3, [r4, #4]
 8017bd6:	1ac0      	subs	r0, r0, r3
 8017bd8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8017bda:	b10b      	cbz	r3, 8017be0 <__sflush_r+0x48>
 8017bdc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8017bde:	1ac0      	subs	r0, r0, r3
 8017be0:	2300      	movs	r3, #0
 8017be2:	4602      	mov	r2, r0
 8017be4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8017be6:	6a21      	ldr	r1, [r4, #32]
 8017be8:	4628      	mov	r0, r5
 8017bea:	47b0      	blx	r6
 8017bec:	1c43      	adds	r3, r0, #1
 8017bee:	89a3      	ldrh	r3, [r4, #12]
 8017bf0:	d106      	bne.n	8017c00 <__sflush_r+0x68>
 8017bf2:	6829      	ldr	r1, [r5, #0]
 8017bf4:	291d      	cmp	r1, #29
 8017bf6:	d848      	bhi.n	8017c8a <__sflush_r+0xf2>
 8017bf8:	4a29      	ldr	r2, [pc, #164]	; (8017ca0 <__sflush_r+0x108>)
 8017bfa:	40ca      	lsrs	r2, r1
 8017bfc:	07d6      	lsls	r6, r2, #31
 8017bfe:	d544      	bpl.n	8017c8a <__sflush_r+0xf2>
 8017c00:	2200      	movs	r2, #0
 8017c02:	6062      	str	r2, [r4, #4]
 8017c04:	04d9      	lsls	r1, r3, #19
 8017c06:	6922      	ldr	r2, [r4, #16]
 8017c08:	6022      	str	r2, [r4, #0]
 8017c0a:	d504      	bpl.n	8017c16 <__sflush_r+0x7e>
 8017c0c:	1c42      	adds	r2, r0, #1
 8017c0e:	d101      	bne.n	8017c14 <__sflush_r+0x7c>
 8017c10:	682b      	ldr	r3, [r5, #0]
 8017c12:	b903      	cbnz	r3, 8017c16 <__sflush_r+0x7e>
 8017c14:	6560      	str	r0, [r4, #84]	; 0x54
 8017c16:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017c18:	602f      	str	r7, [r5, #0]
 8017c1a:	2900      	cmp	r1, #0
 8017c1c:	d0c9      	beq.n	8017bb2 <__sflush_r+0x1a>
 8017c1e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017c22:	4299      	cmp	r1, r3
 8017c24:	d002      	beq.n	8017c2c <__sflush_r+0x94>
 8017c26:	4628      	mov	r0, r5
 8017c28:	f001 f932 	bl	8018e90 <_free_r>
 8017c2c:	2000      	movs	r0, #0
 8017c2e:	6360      	str	r0, [r4, #52]	; 0x34
 8017c30:	e7c0      	b.n	8017bb4 <__sflush_r+0x1c>
 8017c32:	2301      	movs	r3, #1
 8017c34:	4628      	mov	r0, r5
 8017c36:	47b0      	blx	r6
 8017c38:	1c41      	adds	r1, r0, #1
 8017c3a:	d1c8      	bne.n	8017bce <__sflush_r+0x36>
 8017c3c:	682b      	ldr	r3, [r5, #0]
 8017c3e:	2b00      	cmp	r3, #0
 8017c40:	d0c5      	beq.n	8017bce <__sflush_r+0x36>
 8017c42:	2b1d      	cmp	r3, #29
 8017c44:	d001      	beq.n	8017c4a <__sflush_r+0xb2>
 8017c46:	2b16      	cmp	r3, #22
 8017c48:	d101      	bne.n	8017c4e <__sflush_r+0xb6>
 8017c4a:	602f      	str	r7, [r5, #0]
 8017c4c:	e7b1      	b.n	8017bb2 <__sflush_r+0x1a>
 8017c4e:	89a3      	ldrh	r3, [r4, #12]
 8017c50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017c54:	81a3      	strh	r3, [r4, #12]
 8017c56:	e7ad      	b.n	8017bb4 <__sflush_r+0x1c>
 8017c58:	690f      	ldr	r7, [r1, #16]
 8017c5a:	2f00      	cmp	r7, #0
 8017c5c:	d0a9      	beq.n	8017bb2 <__sflush_r+0x1a>
 8017c5e:	0793      	lsls	r3, r2, #30
 8017c60:	680e      	ldr	r6, [r1, #0]
 8017c62:	bf08      	it	eq
 8017c64:	694b      	ldreq	r3, [r1, #20]
 8017c66:	600f      	str	r7, [r1, #0]
 8017c68:	bf18      	it	ne
 8017c6a:	2300      	movne	r3, #0
 8017c6c:	eba6 0807 	sub.w	r8, r6, r7
 8017c70:	608b      	str	r3, [r1, #8]
 8017c72:	f1b8 0f00 	cmp.w	r8, #0
 8017c76:	dd9c      	ble.n	8017bb2 <__sflush_r+0x1a>
 8017c78:	4643      	mov	r3, r8
 8017c7a:	463a      	mov	r2, r7
 8017c7c:	6a21      	ldr	r1, [r4, #32]
 8017c7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8017c80:	4628      	mov	r0, r5
 8017c82:	47b0      	blx	r6
 8017c84:	2800      	cmp	r0, #0
 8017c86:	dc06      	bgt.n	8017c96 <__sflush_r+0xfe>
 8017c88:	89a3      	ldrh	r3, [r4, #12]
 8017c8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017c8e:	81a3      	strh	r3, [r4, #12]
 8017c90:	f04f 30ff 	mov.w	r0, #4294967295
 8017c94:	e78e      	b.n	8017bb4 <__sflush_r+0x1c>
 8017c96:	4407      	add	r7, r0
 8017c98:	eba8 0800 	sub.w	r8, r8, r0
 8017c9c:	e7e9      	b.n	8017c72 <__sflush_r+0xda>
 8017c9e:	bf00      	nop
 8017ca0:	20400001 	.word	0x20400001

08017ca4 <_fflush_r>:
 8017ca4:	b538      	push	{r3, r4, r5, lr}
 8017ca6:	690b      	ldr	r3, [r1, #16]
 8017ca8:	4605      	mov	r5, r0
 8017caa:	460c      	mov	r4, r1
 8017cac:	b1db      	cbz	r3, 8017ce6 <_fflush_r+0x42>
 8017cae:	b118      	cbz	r0, 8017cb8 <_fflush_r+0x14>
 8017cb0:	6983      	ldr	r3, [r0, #24]
 8017cb2:	b90b      	cbnz	r3, 8017cb8 <_fflush_r+0x14>
 8017cb4:	f000 f872 	bl	8017d9c <__sinit>
 8017cb8:	4b0c      	ldr	r3, [pc, #48]	; (8017cec <_fflush_r+0x48>)
 8017cba:	429c      	cmp	r4, r3
 8017cbc:	d109      	bne.n	8017cd2 <_fflush_r+0x2e>
 8017cbe:	686c      	ldr	r4, [r5, #4]
 8017cc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017cc4:	b17b      	cbz	r3, 8017ce6 <_fflush_r+0x42>
 8017cc6:	4621      	mov	r1, r4
 8017cc8:	4628      	mov	r0, r5
 8017cca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017cce:	f7ff bf63 	b.w	8017b98 <__sflush_r>
 8017cd2:	4b07      	ldr	r3, [pc, #28]	; (8017cf0 <_fflush_r+0x4c>)
 8017cd4:	429c      	cmp	r4, r3
 8017cd6:	d101      	bne.n	8017cdc <_fflush_r+0x38>
 8017cd8:	68ac      	ldr	r4, [r5, #8]
 8017cda:	e7f1      	b.n	8017cc0 <_fflush_r+0x1c>
 8017cdc:	4b05      	ldr	r3, [pc, #20]	; (8017cf4 <_fflush_r+0x50>)
 8017cde:	429c      	cmp	r4, r3
 8017ce0:	bf08      	it	eq
 8017ce2:	68ec      	ldreq	r4, [r5, #12]
 8017ce4:	e7ec      	b.n	8017cc0 <_fflush_r+0x1c>
 8017ce6:	2000      	movs	r0, #0
 8017ce8:	bd38      	pop	{r3, r4, r5, pc}
 8017cea:	bf00      	nop
 8017cec:	0801a4c8 	.word	0x0801a4c8
 8017cf0:	0801a4e8 	.word	0x0801a4e8
 8017cf4:	0801a4a8 	.word	0x0801a4a8

08017cf8 <fflush>:
 8017cf8:	4601      	mov	r1, r0
 8017cfa:	b920      	cbnz	r0, 8017d06 <fflush+0xe>
 8017cfc:	4b04      	ldr	r3, [pc, #16]	; (8017d10 <fflush+0x18>)
 8017cfe:	4905      	ldr	r1, [pc, #20]	; (8017d14 <fflush+0x1c>)
 8017d00:	6818      	ldr	r0, [r3, #0]
 8017d02:	f000 b8d3 	b.w	8017eac <_fwalk_reent>
 8017d06:	4b04      	ldr	r3, [pc, #16]	; (8017d18 <fflush+0x20>)
 8017d08:	6818      	ldr	r0, [r3, #0]
 8017d0a:	f7ff bfcb 	b.w	8017ca4 <_fflush_r>
 8017d0e:	bf00      	nop
 8017d10:	0801a40c 	.word	0x0801a40c
 8017d14:	08017ca5 	.word	0x08017ca5
 8017d18:	20000028 	.word	0x20000028

08017d1c <std>:
 8017d1c:	2300      	movs	r3, #0
 8017d1e:	b510      	push	{r4, lr}
 8017d20:	4604      	mov	r4, r0
 8017d22:	e9c0 3300 	strd	r3, r3, [r0]
 8017d26:	6083      	str	r3, [r0, #8]
 8017d28:	8181      	strh	r1, [r0, #12]
 8017d2a:	6643      	str	r3, [r0, #100]	; 0x64
 8017d2c:	81c2      	strh	r2, [r0, #14]
 8017d2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8017d32:	6183      	str	r3, [r0, #24]
 8017d34:	4619      	mov	r1, r3
 8017d36:	2208      	movs	r2, #8
 8017d38:	305c      	adds	r0, #92	; 0x5c
 8017d3a:	f7fd f9c2 	bl	80150c2 <memset>
 8017d3e:	4b05      	ldr	r3, [pc, #20]	; (8017d54 <std+0x38>)
 8017d40:	6263      	str	r3, [r4, #36]	; 0x24
 8017d42:	4b05      	ldr	r3, [pc, #20]	; (8017d58 <std+0x3c>)
 8017d44:	62a3      	str	r3, [r4, #40]	; 0x28
 8017d46:	4b05      	ldr	r3, [pc, #20]	; (8017d5c <std+0x40>)
 8017d48:	62e3      	str	r3, [r4, #44]	; 0x2c
 8017d4a:	4b05      	ldr	r3, [pc, #20]	; (8017d60 <std+0x44>)
 8017d4c:	6224      	str	r4, [r4, #32]
 8017d4e:	6323      	str	r3, [r4, #48]	; 0x30
 8017d50:	bd10      	pop	{r4, pc}
 8017d52:	bf00      	nop
 8017d54:	08019c55 	.word	0x08019c55
 8017d58:	08019c77 	.word	0x08019c77
 8017d5c:	08019caf 	.word	0x08019caf
 8017d60:	08019cd3 	.word	0x08019cd3

08017d64 <_cleanup_r>:
 8017d64:	4901      	ldr	r1, [pc, #4]	; (8017d6c <_cleanup_r+0x8>)
 8017d66:	f000 b8a1 	b.w	8017eac <_fwalk_reent>
 8017d6a:	bf00      	nop
 8017d6c:	08017ca5 	.word	0x08017ca5

08017d70 <__sfmoreglue>:
 8017d70:	b570      	push	{r4, r5, r6, lr}
 8017d72:	1e4a      	subs	r2, r1, #1
 8017d74:	2568      	movs	r5, #104	; 0x68
 8017d76:	4355      	muls	r5, r2
 8017d78:	460e      	mov	r6, r1
 8017d7a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8017d7e:	f001 f8d5 	bl	8018f2c <_malloc_r>
 8017d82:	4604      	mov	r4, r0
 8017d84:	b140      	cbz	r0, 8017d98 <__sfmoreglue+0x28>
 8017d86:	2100      	movs	r1, #0
 8017d88:	e9c0 1600 	strd	r1, r6, [r0]
 8017d8c:	300c      	adds	r0, #12
 8017d8e:	60a0      	str	r0, [r4, #8]
 8017d90:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8017d94:	f7fd f995 	bl	80150c2 <memset>
 8017d98:	4620      	mov	r0, r4
 8017d9a:	bd70      	pop	{r4, r5, r6, pc}

08017d9c <__sinit>:
 8017d9c:	6983      	ldr	r3, [r0, #24]
 8017d9e:	b510      	push	{r4, lr}
 8017da0:	4604      	mov	r4, r0
 8017da2:	bb33      	cbnz	r3, 8017df2 <__sinit+0x56>
 8017da4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8017da8:	6503      	str	r3, [r0, #80]	; 0x50
 8017daa:	4b12      	ldr	r3, [pc, #72]	; (8017df4 <__sinit+0x58>)
 8017dac:	4a12      	ldr	r2, [pc, #72]	; (8017df8 <__sinit+0x5c>)
 8017dae:	681b      	ldr	r3, [r3, #0]
 8017db0:	6282      	str	r2, [r0, #40]	; 0x28
 8017db2:	4298      	cmp	r0, r3
 8017db4:	bf04      	itt	eq
 8017db6:	2301      	moveq	r3, #1
 8017db8:	6183      	streq	r3, [r0, #24]
 8017dba:	f000 f81f 	bl	8017dfc <__sfp>
 8017dbe:	6060      	str	r0, [r4, #4]
 8017dc0:	4620      	mov	r0, r4
 8017dc2:	f000 f81b 	bl	8017dfc <__sfp>
 8017dc6:	60a0      	str	r0, [r4, #8]
 8017dc8:	4620      	mov	r0, r4
 8017dca:	f000 f817 	bl	8017dfc <__sfp>
 8017dce:	2200      	movs	r2, #0
 8017dd0:	60e0      	str	r0, [r4, #12]
 8017dd2:	2104      	movs	r1, #4
 8017dd4:	6860      	ldr	r0, [r4, #4]
 8017dd6:	f7ff ffa1 	bl	8017d1c <std>
 8017dda:	2201      	movs	r2, #1
 8017ddc:	2109      	movs	r1, #9
 8017dde:	68a0      	ldr	r0, [r4, #8]
 8017de0:	f7ff ff9c 	bl	8017d1c <std>
 8017de4:	2202      	movs	r2, #2
 8017de6:	2112      	movs	r1, #18
 8017de8:	68e0      	ldr	r0, [r4, #12]
 8017dea:	f7ff ff97 	bl	8017d1c <std>
 8017dee:	2301      	movs	r3, #1
 8017df0:	61a3      	str	r3, [r4, #24]
 8017df2:	bd10      	pop	{r4, pc}
 8017df4:	0801a40c 	.word	0x0801a40c
 8017df8:	08017d65 	.word	0x08017d65

08017dfc <__sfp>:
 8017dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017dfe:	4b1b      	ldr	r3, [pc, #108]	; (8017e6c <__sfp+0x70>)
 8017e00:	681e      	ldr	r6, [r3, #0]
 8017e02:	69b3      	ldr	r3, [r6, #24]
 8017e04:	4607      	mov	r7, r0
 8017e06:	b913      	cbnz	r3, 8017e0e <__sfp+0x12>
 8017e08:	4630      	mov	r0, r6
 8017e0a:	f7ff ffc7 	bl	8017d9c <__sinit>
 8017e0e:	3648      	adds	r6, #72	; 0x48
 8017e10:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8017e14:	3b01      	subs	r3, #1
 8017e16:	d503      	bpl.n	8017e20 <__sfp+0x24>
 8017e18:	6833      	ldr	r3, [r6, #0]
 8017e1a:	b133      	cbz	r3, 8017e2a <__sfp+0x2e>
 8017e1c:	6836      	ldr	r6, [r6, #0]
 8017e1e:	e7f7      	b.n	8017e10 <__sfp+0x14>
 8017e20:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8017e24:	b16d      	cbz	r5, 8017e42 <__sfp+0x46>
 8017e26:	3468      	adds	r4, #104	; 0x68
 8017e28:	e7f4      	b.n	8017e14 <__sfp+0x18>
 8017e2a:	2104      	movs	r1, #4
 8017e2c:	4638      	mov	r0, r7
 8017e2e:	f7ff ff9f 	bl	8017d70 <__sfmoreglue>
 8017e32:	6030      	str	r0, [r6, #0]
 8017e34:	2800      	cmp	r0, #0
 8017e36:	d1f1      	bne.n	8017e1c <__sfp+0x20>
 8017e38:	230c      	movs	r3, #12
 8017e3a:	603b      	str	r3, [r7, #0]
 8017e3c:	4604      	mov	r4, r0
 8017e3e:	4620      	mov	r0, r4
 8017e40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017e42:	4b0b      	ldr	r3, [pc, #44]	; (8017e70 <__sfp+0x74>)
 8017e44:	6665      	str	r5, [r4, #100]	; 0x64
 8017e46:	e9c4 5500 	strd	r5, r5, [r4]
 8017e4a:	60a5      	str	r5, [r4, #8]
 8017e4c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8017e50:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8017e54:	2208      	movs	r2, #8
 8017e56:	4629      	mov	r1, r5
 8017e58:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8017e5c:	f7fd f931 	bl	80150c2 <memset>
 8017e60:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8017e64:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8017e68:	e7e9      	b.n	8017e3e <__sfp+0x42>
 8017e6a:	bf00      	nop
 8017e6c:	0801a40c 	.word	0x0801a40c
 8017e70:	ffff0001 	.word	0xffff0001

08017e74 <_fwalk>:
 8017e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017e78:	4688      	mov	r8, r1
 8017e7a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8017e7e:	2600      	movs	r6, #0
 8017e80:	b914      	cbnz	r4, 8017e88 <_fwalk+0x14>
 8017e82:	4630      	mov	r0, r6
 8017e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017e88:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8017e8c:	3f01      	subs	r7, #1
 8017e8e:	d501      	bpl.n	8017e94 <_fwalk+0x20>
 8017e90:	6824      	ldr	r4, [r4, #0]
 8017e92:	e7f5      	b.n	8017e80 <_fwalk+0xc>
 8017e94:	89ab      	ldrh	r3, [r5, #12]
 8017e96:	2b01      	cmp	r3, #1
 8017e98:	d906      	bls.n	8017ea8 <_fwalk+0x34>
 8017e9a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017e9e:	3301      	adds	r3, #1
 8017ea0:	d002      	beq.n	8017ea8 <_fwalk+0x34>
 8017ea2:	4628      	mov	r0, r5
 8017ea4:	47c0      	blx	r8
 8017ea6:	4306      	orrs	r6, r0
 8017ea8:	3568      	adds	r5, #104	; 0x68
 8017eaa:	e7ef      	b.n	8017e8c <_fwalk+0x18>

08017eac <_fwalk_reent>:
 8017eac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017eb0:	4680      	mov	r8, r0
 8017eb2:	4689      	mov	r9, r1
 8017eb4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8017eb8:	2600      	movs	r6, #0
 8017eba:	b914      	cbnz	r4, 8017ec2 <_fwalk_reent+0x16>
 8017ebc:	4630      	mov	r0, r6
 8017ebe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017ec2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8017ec6:	3f01      	subs	r7, #1
 8017ec8:	d501      	bpl.n	8017ece <_fwalk_reent+0x22>
 8017eca:	6824      	ldr	r4, [r4, #0]
 8017ecc:	e7f5      	b.n	8017eba <_fwalk_reent+0xe>
 8017ece:	89ab      	ldrh	r3, [r5, #12]
 8017ed0:	2b01      	cmp	r3, #1
 8017ed2:	d907      	bls.n	8017ee4 <_fwalk_reent+0x38>
 8017ed4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017ed8:	3301      	adds	r3, #1
 8017eda:	d003      	beq.n	8017ee4 <_fwalk_reent+0x38>
 8017edc:	4629      	mov	r1, r5
 8017ede:	4640      	mov	r0, r8
 8017ee0:	47c8      	blx	r9
 8017ee2:	4306      	orrs	r6, r0
 8017ee4:	3568      	adds	r5, #104	; 0x68
 8017ee6:	e7ee      	b.n	8017ec6 <_fwalk_reent+0x1a>

08017ee8 <rshift>:
 8017ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017eea:	6906      	ldr	r6, [r0, #16]
 8017eec:	114b      	asrs	r3, r1, #5
 8017eee:	429e      	cmp	r6, r3
 8017ef0:	f100 0414 	add.w	r4, r0, #20
 8017ef4:	dd30      	ble.n	8017f58 <rshift+0x70>
 8017ef6:	f011 011f 	ands.w	r1, r1, #31
 8017efa:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8017efe:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8017f02:	d108      	bne.n	8017f16 <rshift+0x2e>
 8017f04:	4621      	mov	r1, r4
 8017f06:	42b2      	cmp	r2, r6
 8017f08:	460b      	mov	r3, r1
 8017f0a:	d211      	bcs.n	8017f30 <rshift+0x48>
 8017f0c:	f852 3b04 	ldr.w	r3, [r2], #4
 8017f10:	f841 3b04 	str.w	r3, [r1], #4
 8017f14:	e7f7      	b.n	8017f06 <rshift+0x1e>
 8017f16:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8017f1a:	f1c1 0c20 	rsb	ip, r1, #32
 8017f1e:	40cd      	lsrs	r5, r1
 8017f20:	3204      	adds	r2, #4
 8017f22:	4623      	mov	r3, r4
 8017f24:	42b2      	cmp	r2, r6
 8017f26:	4617      	mov	r7, r2
 8017f28:	d30c      	bcc.n	8017f44 <rshift+0x5c>
 8017f2a:	601d      	str	r5, [r3, #0]
 8017f2c:	b105      	cbz	r5, 8017f30 <rshift+0x48>
 8017f2e:	3304      	adds	r3, #4
 8017f30:	1b1a      	subs	r2, r3, r4
 8017f32:	42a3      	cmp	r3, r4
 8017f34:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8017f38:	bf08      	it	eq
 8017f3a:	2300      	moveq	r3, #0
 8017f3c:	6102      	str	r2, [r0, #16]
 8017f3e:	bf08      	it	eq
 8017f40:	6143      	streq	r3, [r0, #20]
 8017f42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017f44:	683f      	ldr	r7, [r7, #0]
 8017f46:	fa07 f70c 	lsl.w	r7, r7, ip
 8017f4a:	433d      	orrs	r5, r7
 8017f4c:	f843 5b04 	str.w	r5, [r3], #4
 8017f50:	f852 5b04 	ldr.w	r5, [r2], #4
 8017f54:	40cd      	lsrs	r5, r1
 8017f56:	e7e5      	b.n	8017f24 <rshift+0x3c>
 8017f58:	4623      	mov	r3, r4
 8017f5a:	e7e9      	b.n	8017f30 <rshift+0x48>

08017f5c <__hexdig_fun>:
 8017f5c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8017f60:	2b09      	cmp	r3, #9
 8017f62:	d802      	bhi.n	8017f6a <__hexdig_fun+0xe>
 8017f64:	3820      	subs	r0, #32
 8017f66:	b2c0      	uxtb	r0, r0
 8017f68:	4770      	bx	lr
 8017f6a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8017f6e:	2b05      	cmp	r3, #5
 8017f70:	d801      	bhi.n	8017f76 <__hexdig_fun+0x1a>
 8017f72:	3847      	subs	r0, #71	; 0x47
 8017f74:	e7f7      	b.n	8017f66 <__hexdig_fun+0xa>
 8017f76:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8017f7a:	2b05      	cmp	r3, #5
 8017f7c:	d801      	bhi.n	8017f82 <__hexdig_fun+0x26>
 8017f7e:	3827      	subs	r0, #39	; 0x27
 8017f80:	e7f1      	b.n	8017f66 <__hexdig_fun+0xa>
 8017f82:	2000      	movs	r0, #0
 8017f84:	4770      	bx	lr

08017f86 <__gethex>:
 8017f86:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017f8a:	b08b      	sub	sp, #44	; 0x2c
 8017f8c:	468a      	mov	sl, r1
 8017f8e:	9002      	str	r0, [sp, #8]
 8017f90:	9816      	ldr	r0, [sp, #88]	; 0x58
 8017f92:	9306      	str	r3, [sp, #24]
 8017f94:	4690      	mov	r8, r2
 8017f96:	f000 fadf 	bl	8018558 <__localeconv_l>
 8017f9a:	6803      	ldr	r3, [r0, #0]
 8017f9c:	9303      	str	r3, [sp, #12]
 8017f9e:	4618      	mov	r0, r3
 8017fa0:	f7f0 f84e 	bl	8008040 <strlen>
 8017fa4:	9b03      	ldr	r3, [sp, #12]
 8017fa6:	9001      	str	r0, [sp, #4]
 8017fa8:	4403      	add	r3, r0
 8017faa:	f04f 0b00 	mov.w	fp, #0
 8017fae:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8017fb2:	9307      	str	r3, [sp, #28]
 8017fb4:	f8da 3000 	ldr.w	r3, [sl]
 8017fb8:	3302      	adds	r3, #2
 8017fba:	461f      	mov	r7, r3
 8017fbc:	f813 0b01 	ldrb.w	r0, [r3], #1
 8017fc0:	2830      	cmp	r0, #48	; 0x30
 8017fc2:	d06c      	beq.n	801809e <__gethex+0x118>
 8017fc4:	f7ff ffca 	bl	8017f5c <__hexdig_fun>
 8017fc8:	4604      	mov	r4, r0
 8017fca:	2800      	cmp	r0, #0
 8017fcc:	d16a      	bne.n	80180a4 <__gethex+0x11e>
 8017fce:	9a01      	ldr	r2, [sp, #4]
 8017fd0:	9903      	ldr	r1, [sp, #12]
 8017fd2:	4638      	mov	r0, r7
 8017fd4:	f001 fe81 	bl	8019cda <strncmp>
 8017fd8:	2800      	cmp	r0, #0
 8017fda:	d166      	bne.n	80180aa <__gethex+0x124>
 8017fdc:	9b01      	ldr	r3, [sp, #4]
 8017fde:	5cf8      	ldrb	r0, [r7, r3]
 8017fe0:	18fe      	adds	r6, r7, r3
 8017fe2:	f7ff ffbb 	bl	8017f5c <__hexdig_fun>
 8017fe6:	2800      	cmp	r0, #0
 8017fe8:	d062      	beq.n	80180b0 <__gethex+0x12a>
 8017fea:	4633      	mov	r3, r6
 8017fec:	7818      	ldrb	r0, [r3, #0]
 8017fee:	2830      	cmp	r0, #48	; 0x30
 8017ff0:	461f      	mov	r7, r3
 8017ff2:	f103 0301 	add.w	r3, r3, #1
 8017ff6:	d0f9      	beq.n	8017fec <__gethex+0x66>
 8017ff8:	f7ff ffb0 	bl	8017f5c <__hexdig_fun>
 8017ffc:	fab0 f580 	clz	r5, r0
 8018000:	096d      	lsrs	r5, r5, #5
 8018002:	4634      	mov	r4, r6
 8018004:	f04f 0b01 	mov.w	fp, #1
 8018008:	463a      	mov	r2, r7
 801800a:	4616      	mov	r6, r2
 801800c:	3201      	adds	r2, #1
 801800e:	7830      	ldrb	r0, [r6, #0]
 8018010:	f7ff ffa4 	bl	8017f5c <__hexdig_fun>
 8018014:	2800      	cmp	r0, #0
 8018016:	d1f8      	bne.n	801800a <__gethex+0x84>
 8018018:	9a01      	ldr	r2, [sp, #4]
 801801a:	9903      	ldr	r1, [sp, #12]
 801801c:	4630      	mov	r0, r6
 801801e:	f001 fe5c 	bl	8019cda <strncmp>
 8018022:	b950      	cbnz	r0, 801803a <__gethex+0xb4>
 8018024:	b954      	cbnz	r4, 801803c <__gethex+0xb6>
 8018026:	9b01      	ldr	r3, [sp, #4]
 8018028:	18f4      	adds	r4, r6, r3
 801802a:	4622      	mov	r2, r4
 801802c:	4616      	mov	r6, r2
 801802e:	3201      	adds	r2, #1
 8018030:	7830      	ldrb	r0, [r6, #0]
 8018032:	f7ff ff93 	bl	8017f5c <__hexdig_fun>
 8018036:	2800      	cmp	r0, #0
 8018038:	d1f8      	bne.n	801802c <__gethex+0xa6>
 801803a:	b10c      	cbz	r4, 8018040 <__gethex+0xba>
 801803c:	1ba4      	subs	r4, r4, r6
 801803e:	00a4      	lsls	r4, r4, #2
 8018040:	7833      	ldrb	r3, [r6, #0]
 8018042:	2b50      	cmp	r3, #80	; 0x50
 8018044:	d001      	beq.n	801804a <__gethex+0xc4>
 8018046:	2b70      	cmp	r3, #112	; 0x70
 8018048:	d140      	bne.n	80180cc <__gethex+0x146>
 801804a:	7873      	ldrb	r3, [r6, #1]
 801804c:	2b2b      	cmp	r3, #43	; 0x2b
 801804e:	d031      	beq.n	80180b4 <__gethex+0x12e>
 8018050:	2b2d      	cmp	r3, #45	; 0x2d
 8018052:	d033      	beq.n	80180bc <__gethex+0x136>
 8018054:	1c71      	adds	r1, r6, #1
 8018056:	f04f 0900 	mov.w	r9, #0
 801805a:	7808      	ldrb	r0, [r1, #0]
 801805c:	f7ff ff7e 	bl	8017f5c <__hexdig_fun>
 8018060:	1e43      	subs	r3, r0, #1
 8018062:	b2db      	uxtb	r3, r3
 8018064:	2b18      	cmp	r3, #24
 8018066:	d831      	bhi.n	80180cc <__gethex+0x146>
 8018068:	f1a0 0210 	sub.w	r2, r0, #16
 801806c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018070:	f7ff ff74 	bl	8017f5c <__hexdig_fun>
 8018074:	1e43      	subs	r3, r0, #1
 8018076:	b2db      	uxtb	r3, r3
 8018078:	2b18      	cmp	r3, #24
 801807a:	d922      	bls.n	80180c2 <__gethex+0x13c>
 801807c:	f1b9 0f00 	cmp.w	r9, #0
 8018080:	d000      	beq.n	8018084 <__gethex+0xfe>
 8018082:	4252      	negs	r2, r2
 8018084:	4414      	add	r4, r2
 8018086:	f8ca 1000 	str.w	r1, [sl]
 801808a:	b30d      	cbz	r5, 80180d0 <__gethex+0x14a>
 801808c:	f1bb 0f00 	cmp.w	fp, #0
 8018090:	bf0c      	ite	eq
 8018092:	2706      	moveq	r7, #6
 8018094:	2700      	movne	r7, #0
 8018096:	4638      	mov	r0, r7
 8018098:	b00b      	add	sp, #44	; 0x2c
 801809a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801809e:	f10b 0b01 	add.w	fp, fp, #1
 80180a2:	e78a      	b.n	8017fba <__gethex+0x34>
 80180a4:	2500      	movs	r5, #0
 80180a6:	462c      	mov	r4, r5
 80180a8:	e7ae      	b.n	8018008 <__gethex+0x82>
 80180aa:	463e      	mov	r6, r7
 80180ac:	2501      	movs	r5, #1
 80180ae:	e7c7      	b.n	8018040 <__gethex+0xba>
 80180b0:	4604      	mov	r4, r0
 80180b2:	e7fb      	b.n	80180ac <__gethex+0x126>
 80180b4:	f04f 0900 	mov.w	r9, #0
 80180b8:	1cb1      	adds	r1, r6, #2
 80180ba:	e7ce      	b.n	801805a <__gethex+0xd4>
 80180bc:	f04f 0901 	mov.w	r9, #1
 80180c0:	e7fa      	b.n	80180b8 <__gethex+0x132>
 80180c2:	230a      	movs	r3, #10
 80180c4:	fb03 0202 	mla	r2, r3, r2, r0
 80180c8:	3a10      	subs	r2, #16
 80180ca:	e7cf      	b.n	801806c <__gethex+0xe6>
 80180cc:	4631      	mov	r1, r6
 80180ce:	e7da      	b.n	8018086 <__gethex+0x100>
 80180d0:	1bf3      	subs	r3, r6, r7
 80180d2:	3b01      	subs	r3, #1
 80180d4:	4629      	mov	r1, r5
 80180d6:	2b07      	cmp	r3, #7
 80180d8:	dc49      	bgt.n	801816e <__gethex+0x1e8>
 80180da:	9802      	ldr	r0, [sp, #8]
 80180dc:	f000 faca 	bl	8018674 <_Balloc>
 80180e0:	9b01      	ldr	r3, [sp, #4]
 80180e2:	f100 0914 	add.w	r9, r0, #20
 80180e6:	f04f 0b00 	mov.w	fp, #0
 80180ea:	f1c3 0301 	rsb	r3, r3, #1
 80180ee:	4605      	mov	r5, r0
 80180f0:	f8cd 9010 	str.w	r9, [sp, #16]
 80180f4:	46da      	mov	sl, fp
 80180f6:	9308      	str	r3, [sp, #32]
 80180f8:	42b7      	cmp	r7, r6
 80180fa:	d33b      	bcc.n	8018174 <__gethex+0x1ee>
 80180fc:	9804      	ldr	r0, [sp, #16]
 80180fe:	f840 ab04 	str.w	sl, [r0], #4
 8018102:	eba0 0009 	sub.w	r0, r0, r9
 8018106:	1080      	asrs	r0, r0, #2
 8018108:	6128      	str	r0, [r5, #16]
 801810a:	0147      	lsls	r7, r0, #5
 801810c:	4650      	mov	r0, sl
 801810e:	f000 fb75 	bl	80187fc <__hi0bits>
 8018112:	f8d8 6000 	ldr.w	r6, [r8]
 8018116:	1a3f      	subs	r7, r7, r0
 8018118:	42b7      	cmp	r7, r6
 801811a:	dd64      	ble.n	80181e6 <__gethex+0x260>
 801811c:	1bbf      	subs	r7, r7, r6
 801811e:	4639      	mov	r1, r7
 8018120:	4628      	mov	r0, r5
 8018122:	f000 fe85 	bl	8018e30 <__any_on>
 8018126:	4682      	mov	sl, r0
 8018128:	b178      	cbz	r0, 801814a <__gethex+0x1c4>
 801812a:	1e7b      	subs	r3, r7, #1
 801812c:	1159      	asrs	r1, r3, #5
 801812e:	f003 021f 	and.w	r2, r3, #31
 8018132:	f04f 0a01 	mov.w	sl, #1
 8018136:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801813a:	fa0a f202 	lsl.w	r2, sl, r2
 801813e:	420a      	tst	r2, r1
 8018140:	d003      	beq.n	801814a <__gethex+0x1c4>
 8018142:	4553      	cmp	r3, sl
 8018144:	dc46      	bgt.n	80181d4 <__gethex+0x24e>
 8018146:	f04f 0a02 	mov.w	sl, #2
 801814a:	4639      	mov	r1, r7
 801814c:	4628      	mov	r0, r5
 801814e:	f7ff fecb 	bl	8017ee8 <rshift>
 8018152:	443c      	add	r4, r7
 8018154:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018158:	42a3      	cmp	r3, r4
 801815a:	da52      	bge.n	8018202 <__gethex+0x27c>
 801815c:	4629      	mov	r1, r5
 801815e:	9802      	ldr	r0, [sp, #8]
 8018160:	f000 fabc 	bl	80186dc <_Bfree>
 8018164:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018166:	2300      	movs	r3, #0
 8018168:	6013      	str	r3, [r2, #0]
 801816a:	27a3      	movs	r7, #163	; 0xa3
 801816c:	e793      	b.n	8018096 <__gethex+0x110>
 801816e:	3101      	adds	r1, #1
 8018170:	105b      	asrs	r3, r3, #1
 8018172:	e7b0      	b.n	80180d6 <__gethex+0x150>
 8018174:	1e73      	subs	r3, r6, #1
 8018176:	9305      	str	r3, [sp, #20]
 8018178:	9a07      	ldr	r2, [sp, #28]
 801817a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801817e:	4293      	cmp	r3, r2
 8018180:	d018      	beq.n	80181b4 <__gethex+0x22e>
 8018182:	f1bb 0f20 	cmp.w	fp, #32
 8018186:	d107      	bne.n	8018198 <__gethex+0x212>
 8018188:	9b04      	ldr	r3, [sp, #16]
 801818a:	f8c3 a000 	str.w	sl, [r3]
 801818e:	3304      	adds	r3, #4
 8018190:	f04f 0a00 	mov.w	sl, #0
 8018194:	9304      	str	r3, [sp, #16]
 8018196:	46d3      	mov	fp, sl
 8018198:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801819c:	f7ff fede 	bl	8017f5c <__hexdig_fun>
 80181a0:	f000 000f 	and.w	r0, r0, #15
 80181a4:	fa00 f00b 	lsl.w	r0, r0, fp
 80181a8:	ea4a 0a00 	orr.w	sl, sl, r0
 80181ac:	f10b 0b04 	add.w	fp, fp, #4
 80181b0:	9b05      	ldr	r3, [sp, #20]
 80181b2:	e00d      	b.n	80181d0 <__gethex+0x24a>
 80181b4:	9b05      	ldr	r3, [sp, #20]
 80181b6:	9a08      	ldr	r2, [sp, #32]
 80181b8:	4413      	add	r3, r2
 80181ba:	42bb      	cmp	r3, r7
 80181bc:	d3e1      	bcc.n	8018182 <__gethex+0x1fc>
 80181be:	4618      	mov	r0, r3
 80181c0:	9a01      	ldr	r2, [sp, #4]
 80181c2:	9903      	ldr	r1, [sp, #12]
 80181c4:	9309      	str	r3, [sp, #36]	; 0x24
 80181c6:	f001 fd88 	bl	8019cda <strncmp>
 80181ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80181cc:	2800      	cmp	r0, #0
 80181ce:	d1d8      	bne.n	8018182 <__gethex+0x1fc>
 80181d0:	461e      	mov	r6, r3
 80181d2:	e791      	b.n	80180f8 <__gethex+0x172>
 80181d4:	1eb9      	subs	r1, r7, #2
 80181d6:	4628      	mov	r0, r5
 80181d8:	f000 fe2a 	bl	8018e30 <__any_on>
 80181dc:	2800      	cmp	r0, #0
 80181de:	d0b2      	beq.n	8018146 <__gethex+0x1c0>
 80181e0:	f04f 0a03 	mov.w	sl, #3
 80181e4:	e7b1      	b.n	801814a <__gethex+0x1c4>
 80181e6:	da09      	bge.n	80181fc <__gethex+0x276>
 80181e8:	1bf7      	subs	r7, r6, r7
 80181ea:	4629      	mov	r1, r5
 80181ec:	463a      	mov	r2, r7
 80181ee:	9802      	ldr	r0, [sp, #8]
 80181f0:	f000 fc40 	bl	8018a74 <__lshift>
 80181f4:	1be4      	subs	r4, r4, r7
 80181f6:	4605      	mov	r5, r0
 80181f8:	f100 0914 	add.w	r9, r0, #20
 80181fc:	f04f 0a00 	mov.w	sl, #0
 8018200:	e7a8      	b.n	8018154 <__gethex+0x1ce>
 8018202:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8018206:	42a0      	cmp	r0, r4
 8018208:	dd6a      	ble.n	80182e0 <__gethex+0x35a>
 801820a:	1b04      	subs	r4, r0, r4
 801820c:	42a6      	cmp	r6, r4
 801820e:	dc2e      	bgt.n	801826e <__gethex+0x2e8>
 8018210:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018214:	2b02      	cmp	r3, #2
 8018216:	d022      	beq.n	801825e <__gethex+0x2d8>
 8018218:	2b03      	cmp	r3, #3
 801821a:	d024      	beq.n	8018266 <__gethex+0x2e0>
 801821c:	2b01      	cmp	r3, #1
 801821e:	d115      	bne.n	801824c <__gethex+0x2c6>
 8018220:	42a6      	cmp	r6, r4
 8018222:	d113      	bne.n	801824c <__gethex+0x2c6>
 8018224:	2e01      	cmp	r6, #1
 8018226:	dc0b      	bgt.n	8018240 <__gethex+0x2ba>
 8018228:	9a06      	ldr	r2, [sp, #24]
 801822a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801822e:	6013      	str	r3, [r2, #0]
 8018230:	2301      	movs	r3, #1
 8018232:	612b      	str	r3, [r5, #16]
 8018234:	f8c9 3000 	str.w	r3, [r9]
 8018238:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801823a:	2762      	movs	r7, #98	; 0x62
 801823c:	601d      	str	r5, [r3, #0]
 801823e:	e72a      	b.n	8018096 <__gethex+0x110>
 8018240:	1e71      	subs	r1, r6, #1
 8018242:	4628      	mov	r0, r5
 8018244:	f000 fdf4 	bl	8018e30 <__any_on>
 8018248:	2800      	cmp	r0, #0
 801824a:	d1ed      	bne.n	8018228 <__gethex+0x2a2>
 801824c:	4629      	mov	r1, r5
 801824e:	9802      	ldr	r0, [sp, #8]
 8018250:	f000 fa44 	bl	80186dc <_Bfree>
 8018254:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018256:	2300      	movs	r3, #0
 8018258:	6013      	str	r3, [r2, #0]
 801825a:	2750      	movs	r7, #80	; 0x50
 801825c:	e71b      	b.n	8018096 <__gethex+0x110>
 801825e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018260:	2b00      	cmp	r3, #0
 8018262:	d0e1      	beq.n	8018228 <__gethex+0x2a2>
 8018264:	e7f2      	b.n	801824c <__gethex+0x2c6>
 8018266:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018268:	2b00      	cmp	r3, #0
 801826a:	d1dd      	bne.n	8018228 <__gethex+0x2a2>
 801826c:	e7ee      	b.n	801824c <__gethex+0x2c6>
 801826e:	1e67      	subs	r7, r4, #1
 8018270:	f1ba 0f00 	cmp.w	sl, #0
 8018274:	d131      	bne.n	80182da <__gethex+0x354>
 8018276:	b127      	cbz	r7, 8018282 <__gethex+0x2fc>
 8018278:	4639      	mov	r1, r7
 801827a:	4628      	mov	r0, r5
 801827c:	f000 fdd8 	bl	8018e30 <__any_on>
 8018280:	4682      	mov	sl, r0
 8018282:	117a      	asrs	r2, r7, #5
 8018284:	2301      	movs	r3, #1
 8018286:	f007 071f 	and.w	r7, r7, #31
 801828a:	fa03 f707 	lsl.w	r7, r3, r7
 801828e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8018292:	4621      	mov	r1, r4
 8018294:	421f      	tst	r7, r3
 8018296:	4628      	mov	r0, r5
 8018298:	bf18      	it	ne
 801829a:	f04a 0a02 	orrne.w	sl, sl, #2
 801829e:	1b36      	subs	r6, r6, r4
 80182a0:	f7ff fe22 	bl	8017ee8 <rshift>
 80182a4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80182a8:	2702      	movs	r7, #2
 80182aa:	f1ba 0f00 	cmp.w	sl, #0
 80182ae:	d048      	beq.n	8018342 <__gethex+0x3bc>
 80182b0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80182b4:	2b02      	cmp	r3, #2
 80182b6:	d015      	beq.n	80182e4 <__gethex+0x35e>
 80182b8:	2b03      	cmp	r3, #3
 80182ba:	d017      	beq.n	80182ec <__gethex+0x366>
 80182bc:	2b01      	cmp	r3, #1
 80182be:	d109      	bne.n	80182d4 <__gethex+0x34e>
 80182c0:	f01a 0f02 	tst.w	sl, #2
 80182c4:	d006      	beq.n	80182d4 <__gethex+0x34e>
 80182c6:	f8d9 3000 	ldr.w	r3, [r9]
 80182ca:	ea4a 0a03 	orr.w	sl, sl, r3
 80182ce:	f01a 0f01 	tst.w	sl, #1
 80182d2:	d10e      	bne.n	80182f2 <__gethex+0x36c>
 80182d4:	f047 0710 	orr.w	r7, r7, #16
 80182d8:	e033      	b.n	8018342 <__gethex+0x3bc>
 80182da:	f04f 0a01 	mov.w	sl, #1
 80182de:	e7d0      	b.n	8018282 <__gethex+0x2fc>
 80182e0:	2701      	movs	r7, #1
 80182e2:	e7e2      	b.n	80182aa <__gethex+0x324>
 80182e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80182e6:	f1c3 0301 	rsb	r3, r3, #1
 80182ea:	9315      	str	r3, [sp, #84]	; 0x54
 80182ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80182ee:	2b00      	cmp	r3, #0
 80182f0:	d0f0      	beq.n	80182d4 <__gethex+0x34e>
 80182f2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80182f6:	f105 0314 	add.w	r3, r5, #20
 80182fa:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80182fe:	eb03 010a 	add.w	r1, r3, sl
 8018302:	f04f 0c00 	mov.w	ip, #0
 8018306:	4618      	mov	r0, r3
 8018308:	f853 2b04 	ldr.w	r2, [r3], #4
 801830c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8018310:	d01c      	beq.n	801834c <__gethex+0x3c6>
 8018312:	3201      	adds	r2, #1
 8018314:	6002      	str	r2, [r0, #0]
 8018316:	2f02      	cmp	r7, #2
 8018318:	f105 0314 	add.w	r3, r5, #20
 801831c:	d138      	bne.n	8018390 <__gethex+0x40a>
 801831e:	f8d8 2000 	ldr.w	r2, [r8]
 8018322:	3a01      	subs	r2, #1
 8018324:	42b2      	cmp	r2, r6
 8018326:	d10a      	bne.n	801833e <__gethex+0x3b8>
 8018328:	1171      	asrs	r1, r6, #5
 801832a:	2201      	movs	r2, #1
 801832c:	f006 061f 	and.w	r6, r6, #31
 8018330:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018334:	fa02 f606 	lsl.w	r6, r2, r6
 8018338:	421e      	tst	r6, r3
 801833a:	bf18      	it	ne
 801833c:	4617      	movne	r7, r2
 801833e:	f047 0720 	orr.w	r7, r7, #32
 8018342:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018344:	601d      	str	r5, [r3, #0]
 8018346:	9b06      	ldr	r3, [sp, #24]
 8018348:	601c      	str	r4, [r3, #0]
 801834a:	e6a4      	b.n	8018096 <__gethex+0x110>
 801834c:	4299      	cmp	r1, r3
 801834e:	f843 cc04 	str.w	ip, [r3, #-4]
 8018352:	d8d8      	bhi.n	8018306 <__gethex+0x380>
 8018354:	68ab      	ldr	r3, [r5, #8]
 8018356:	4599      	cmp	r9, r3
 8018358:	db12      	blt.n	8018380 <__gethex+0x3fa>
 801835a:	6869      	ldr	r1, [r5, #4]
 801835c:	9802      	ldr	r0, [sp, #8]
 801835e:	3101      	adds	r1, #1
 8018360:	f000 f988 	bl	8018674 <_Balloc>
 8018364:	692a      	ldr	r2, [r5, #16]
 8018366:	3202      	adds	r2, #2
 8018368:	f105 010c 	add.w	r1, r5, #12
 801836c:	4683      	mov	fp, r0
 801836e:	0092      	lsls	r2, r2, #2
 8018370:	300c      	adds	r0, #12
 8018372:	f7fc fe9b 	bl	80150ac <memcpy>
 8018376:	4629      	mov	r1, r5
 8018378:	9802      	ldr	r0, [sp, #8]
 801837a:	f000 f9af 	bl	80186dc <_Bfree>
 801837e:	465d      	mov	r5, fp
 8018380:	692b      	ldr	r3, [r5, #16]
 8018382:	1c5a      	adds	r2, r3, #1
 8018384:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8018388:	612a      	str	r2, [r5, #16]
 801838a:	2201      	movs	r2, #1
 801838c:	615a      	str	r2, [r3, #20]
 801838e:	e7c2      	b.n	8018316 <__gethex+0x390>
 8018390:	692a      	ldr	r2, [r5, #16]
 8018392:	454a      	cmp	r2, r9
 8018394:	dd0b      	ble.n	80183ae <__gethex+0x428>
 8018396:	2101      	movs	r1, #1
 8018398:	4628      	mov	r0, r5
 801839a:	f7ff fda5 	bl	8017ee8 <rshift>
 801839e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80183a2:	3401      	adds	r4, #1
 80183a4:	42a3      	cmp	r3, r4
 80183a6:	f6ff aed9 	blt.w	801815c <__gethex+0x1d6>
 80183aa:	2701      	movs	r7, #1
 80183ac:	e7c7      	b.n	801833e <__gethex+0x3b8>
 80183ae:	f016 061f 	ands.w	r6, r6, #31
 80183b2:	d0fa      	beq.n	80183aa <__gethex+0x424>
 80183b4:	449a      	add	sl, r3
 80183b6:	f1c6 0620 	rsb	r6, r6, #32
 80183ba:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80183be:	f000 fa1d 	bl	80187fc <__hi0bits>
 80183c2:	42b0      	cmp	r0, r6
 80183c4:	dbe7      	blt.n	8018396 <__gethex+0x410>
 80183c6:	e7f0      	b.n	80183aa <__gethex+0x424>

080183c8 <L_shift>:
 80183c8:	f1c2 0208 	rsb	r2, r2, #8
 80183cc:	0092      	lsls	r2, r2, #2
 80183ce:	b570      	push	{r4, r5, r6, lr}
 80183d0:	f1c2 0620 	rsb	r6, r2, #32
 80183d4:	6843      	ldr	r3, [r0, #4]
 80183d6:	6804      	ldr	r4, [r0, #0]
 80183d8:	fa03 f506 	lsl.w	r5, r3, r6
 80183dc:	432c      	orrs	r4, r5
 80183de:	40d3      	lsrs	r3, r2
 80183e0:	6004      	str	r4, [r0, #0]
 80183e2:	f840 3f04 	str.w	r3, [r0, #4]!
 80183e6:	4288      	cmp	r0, r1
 80183e8:	d3f4      	bcc.n	80183d4 <L_shift+0xc>
 80183ea:	bd70      	pop	{r4, r5, r6, pc}

080183ec <__match>:
 80183ec:	b530      	push	{r4, r5, lr}
 80183ee:	6803      	ldr	r3, [r0, #0]
 80183f0:	3301      	adds	r3, #1
 80183f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80183f6:	b914      	cbnz	r4, 80183fe <__match+0x12>
 80183f8:	6003      	str	r3, [r0, #0]
 80183fa:	2001      	movs	r0, #1
 80183fc:	bd30      	pop	{r4, r5, pc}
 80183fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018402:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8018406:	2d19      	cmp	r5, #25
 8018408:	bf98      	it	ls
 801840a:	3220      	addls	r2, #32
 801840c:	42a2      	cmp	r2, r4
 801840e:	d0f0      	beq.n	80183f2 <__match+0x6>
 8018410:	2000      	movs	r0, #0
 8018412:	e7f3      	b.n	80183fc <__match+0x10>

08018414 <__hexnan>:
 8018414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018418:	680b      	ldr	r3, [r1, #0]
 801841a:	6801      	ldr	r1, [r0, #0]
 801841c:	115f      	asrs	r7, r3, #5
 801841e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8018422:	f013 031f 	ands.w	r3, r3, #31
 8018426:	b087      	sub	sp, #28
 8018428:	bf18      	it	ne
 801842a:	3704      	addne	r7, #4
 801842c:	2500      	movs	r5, #0
 801842e:	1f3e      	subs	r6, r7, #4
 8018430:	4682      	mov	sl, r0
 8018432:	4690      	mov	r8, r2
 8018434:	9301      	str	r3, [sp, #4]
 8018436:	f847 5c04 	str.w	r5, [r7, #-4]
 801843a:	46b1      	mov	r9, r6
 801843c:	4634      	mov	r4, r6
 801843e:	9502      	str	r5, [sp, #8]
 8018440:	46ab      	mov	fp, r5
 8018442:	784a      	ldrb	r2, [r1, #1]
 8018444:	1c4b      	adds	r3, r1, #1
 8018446:	9303      	str	r3, [sp, #12]
 8018448:	b342      	cbz	r2, 801849c <__hexnan+0x88>
 801844a:	4610      	mov	r0, r2
 801844c:	9105      	str	r1, [sp, #20]
 801844e:	9204      	str	r2, [sp, #16]
 8018450:	f7ff fd84 	bl	8017f5c <__hexdig_fun>
 8018454:	2800      	cmp	r0, #0
 8018456:	d143      	bne.n	80184e0 <__hexnan+0xcc>
 8018458:	9a04      	ldr	r2, [sp, #16]
 801845a:	9905      	ldr	r1, [sp, #20]
 801845c:	2a20      	cmp	r2, #32
 801845e:	d818      	bhi.n	8018492 <__hexnan+0x7e>
 8018460:	9b02      	ldr	r3, [sp, #8]
 8018462:	459b      	cmp	fp, r3
 8018464:	dd13      	ble.n	801848e <__hexnan+0x7a>
 8018466:	454c      	cmp	r4, r9
 8018468:	d206      	bcs.n	8018478 <__hexnan+0x64>
 801846a:	2d07      	cmp	r5, #7
 801846c:	dc04      	bgt.n	8018478 <__hexnan+0x64>
 801846e:	462a      	mov	r2, r5
 8018470:	4649      	mov	r1, r9
 8018472:	4620      	mov	r0, r4
 8018474:	f7ff ffa8 	bl	80183c8 <L_shift>
 8018478:	4544      	cmp	r4, r8
 801847a:	d944      	bls.n	8018506 <__hexnan+0xf2>
 801847c:	2300      	movs	r3, #0
 801847e:	f1a4 0904 	sub.w	r9, r4, #4
 8018482:	f844 3c04 	str.w	r3, [r4, #-4]
 8018486:	f8cd b008 	str.w	fp, [sp, #8]
 801848a:	464c      	mov	r4, r9
 801848c:	461d      	mov	r5, r3
 801848e:	9903      	ldr	r1, [sp, #12]
 8018490:	e7d7      	b.n	8018442 <__hexnan+0x2e>
 8018492:	2a29      	cmp	r2, #41	; 0x29
 8018494:	d14a      	bne.n	801852c <__hexnan+0x118>
 8018496:	3102      	adds	r1, #2
 8018498:	f8ca 1000 	str.w	r1, [sl]
 801849c:	f1bb 0f00 	cmp.w	fp, #0
 80184a0:	d044      	beq.n	801852c <__hexnan+0x118>
 80184a2:	454c      	cmp	r4, r9
 80184a4:	d206      	bcs.n	80184b4 <__hexnan+0xa0>
 80184a6:	2d07      	cmp	r5, #7
 80184a8:	dc04      	bgt.n	80184b4 <__hexnan+0xa0>
 80184aa:	462a      	mov	r2, r5
 80184ac:	4649      	mov	r1, r9
 80184ae:	4620      	mov	r0, r4
 80184b0:	f7ff ff8a 	bl	80183c8 <L_shift>
 80184b4:	4544      	cmp	r4, r8
 80184b6:	d928      	bls.n	801850a <__hexnan+0xf6>
 80184b8:	4643      	mov	r3, r8
 80184ba:	f854 2b04 	ldr.w	r2, [r4], #4
 80184be:	f843 2b04 	str.w	r2, [r3], #4
 80184c2:	42a6      	cmp	r6, r4
 80184c4:	d2f9      	bcs.n	80184ba <__hexnan+0xa6>
 80184c6:	2200      	movs	r2, #0
 80184c8:	f843 2b04 	str.w	r2, [r3], #4
 80184cc:	429e      	cmp	r6, r3
 80184ce:	d2fb      	bcs.n	80184c8 <__hexnan+0xb4>
 80184d0:	6833      	ldr	r3, [r6, #0]
 80184d2:	b91b      	cbnz	r3, 80184dc <__hexnan+0xc8>
 80184d4:	4546      	cmp	r6, r8
 80184d6:	d127      	bne.n	8018528 <__hexnan+0x114>
 80184d8:	2301      	movs	r3, #1
 80184da:	6033      	str	r3, [r6, #0]
 80184dc:	2005      	movs	r0, #5
 80184de:	e026      	b.n	801852e <__hexnan+0x11a>
 80184e0:	3501      	adds	r5, #1
 80184e2:	2d08      	cmp	r5, #8
 80184e4:	f10b 0b01 	add.w	fp, fp, #1
 80184e8:	dd06      	ble.n	80184f8 <__hexnan+0xe4>
 80184ea:	4544      	cmp	r4, r8
 80184ec:	d9cf      	bls.n	801848e <__hexnan+0x7a>
 80184ee:	2300      	movs	r3, #0
 80184f0:	f844 3c04 	str.w	r3, [r4, #-4]
 80184f4:	2501      	movs	r5, #1
 80184f6:	3c04      	subs	r4, #4
 80184f8:	6822      	ldr	r2, [r4, #0]
 80184fa:	f000 000f 	and.w	r0, r0, #15
 80184fe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8018502:	6020      	str	r0, [r4, #0]
 8018504:	e7c3      	b.n	801848e <__hexnan+0x7a>
 8018506:	2508      	movs	r5, #8
 8018508:	e7c1      	b.n	801848e <__hexnan+0x7a>
 801850a:	9b01      	ldr	r3, [sp, #4]
 801850c:	2b00      	cmp	r3, #0
 801850e:	d0df      	beq.n	80184d0 <__hexnan+0xbc>
 8018510:	f04f 32ff 	mov.w	r2, #4294967295
 8018514:	f1c3 0320 	rsb	r3, r3, #32
 8018518:	fa22 f303 	lsr.w	r3, r2, r3
 801851c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8018520:	401a      	ands	r2, r3
 8018522:	f847 2c04 	str.w	r2, [r7, #-4]
 8018526:	e7d3      	b.n	80184d0 <__hexnan+0xbc>
 8018528:	3e04      	subs	r6, #4
 801852a:	e7d1      	b.n	80184d0 <__hexnan+0xbc>
 801852c:	2004      	movs	r0, #4
 801852e:	b007      	add	sp, #28
 8018530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018534 <__locale_ctype_ptr_l>:
 8018534:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8018538:	4770      	bx	lr
	...

0801853c <__locale_ctype_ptr>:
 801853c:	4b04      	ldr	r3, [pc, #16]	; (8018550 <__locale_ctype_ptr+0x14>)
 801853e:	4a05      	ldr	r2, [pc, #20]	; (8018554 <__locale_ctype_ptr+0x18>)
 8018540:	681b      	ldr	r3, [r3, #0]
 8018542:	6a1b      	ldr	r3, [r3, #32]
 8018544:	2b00      	cmp	r3, #0
 8018546:	bf08      	it	eq
 8018548:	4613      	moveq	r3, r2
 801854a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801854e:	4770      	bx	lr
 8018550:	20000028 	.word	0x20000028
 8018554:	2000008c 	.word	0x2000008c

08018558 <__localeconv_l>:
 8018558:	30f0      	adds	r0, #240	; 0xf0
 801855a:	4770      	bx	lr

0801855c <_localeconv_r>:
 801855c:	4b04      	ldr	r3, [pc, #16]	; (8018570 <_localeconv_r+0x14>)
 801855e:	681b      	ldr	r3, [r3, #0]
 8018560:	6a18      	ldr	r0, [r3, #32]
 8018562:	4b04      	ldr	r3, [pc, #16]	; (8018574 <_localeconv_r+0x18>)
 8018564:	2800      	cmp	r0, #0
 8018566:	bf08      	it	eq
 8018568:	4618      	moveq	r0, r3
 801856a:	30f0      	adds	r0, #240	; 0xf0
 801856c:	4770      	bx	lr
 801856e:	bf00      	nop
 8018570:	20000028 	.word	0x20000028
 8018574:	2000008c 	.word	0x2000008c

08018578 <__swhatbuf_r>:
 8018578:	b570      	push	{r4, r5, r6, lr}
 801857a:	460e      	mov	r6, r1
 801857c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018580:	2900      	cmp	r1, #0
 8018582:	b096      	sub	sp, #88	; 0x58
 8018584:	4614      	mov	r4, r2
 8018586:	461d      	mov	r5, r3
 8018588:	da07      	bge.n	801859a <__swhatbuf_r+0x22>
 801858a:	2300      	movs	r3, #0
 801858c:	602b      	str	r3, [r5, #0]
 801858e:	89b3      	ldrh	r3, [r6, #12]
 8018590:	061a      	lsls	r2, r3, #24
 8018592:	d410      	bmi.n	80185b6 <__swhatbuf_r+0x3e>
 8018594:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018598:	e00e      	b.n	80185b8 <__swhatbuf_r+0x40>
 801859a:	466a      	mov	r2, sp
 801859c:	f001 fd18 	bl	8019fd0 <_fstat_r>
 80185a0:	2800      	cmp	r0, #0
 80185a2:	dbf2      	blt.n	801858a <__swhatbuf_r+0x12>
 80185a4:	9a01      	ldr	r2, [sp, #4]
 80185a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80185aa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80185ae:	425a      	negs	r2, r3
 80185b0:	415a      	adcs	r2, r3
 80185b2:	602a      	str	r2, [r5, #0]
 80185b4:	e7ee      	b.n	8018594 <__swhatbuf_r+0x1c>
 80185b6:	2340      	movs	r3, #64	; 0x40
 80185b8:	2000      	movs	r0, #0
 80185ba:	6023      	str	r3, [r4, #0]
 80185bc:	b016      	add	sp, #88	; 0x58
 80185be:	bd70      	pop	{r4, r5, r6, pc}

080185c0 <__smakebuf_r>:
 80185c0:	898b      	ldrh	r3, [r1, #12]
 80185c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80185c4:	079d      	lsls	r5, r3, #30
 80185c6:	4606      	mov	r6, r0
 80185c8:	460c      	mov	r4, r1
 80185ca:	d507      	bpl.n	80185dc <__smakebuf_r+0x1c>
 80185cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80185d0:	6023      	str	r3, [r4, #0]
 80185d2:	6123      	str	r3, [r4, #16]
 80185d4:	2301      	movs	r3, #1
 80185d6:	6163      	str	r3, [r4, #20]
 80185d8:	b002      	add	sp, #8
 80185da:	bd70      	pop	{r4, r5, r6, pc}
 80185dc:	ab01      	add	r3, sp, #4
 80185de:	466a      	mov	r2, sp
 80185e0:	f7ff ffca 	bl	8018578 <__swhatbuf_r>
 80185e4:	9900      	ldr	r1, [sp, #0]
 80185e6:	4605      	mov	r5, r0
 80185e8:	4630      	mov	r0, r6
 80185ea:	f000 fc9f 	bl	8018f2c <_malloc_r>
 80185ee:	b948      	cbnz	r0, 8018604 <__smakebuf_r+0x44>
 80185f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80185f4:	059a      	lsls	r2, r3, #22
 80185f6:	d4ef      	bmi.n	80185d8 <__smakebuf_r+0x18>
 80185f8:	f023 0303 	bic.w	r3, r3, #3
 80185fc:	f043 0302 	orr.w	r3, r3, #2
 8018600:	81a3      	strh	r3, [r4, #12]
 8018602:	e7e3      	b.n	80185cc <__smakebuf_r+0xc>
 8018604:	4b0d      	ldr	r3, [pc, #52]	; (801863c <__smakebuf_r+0x7c>)
 8018606:	62b3      	str	r3, [r6, #40]	; 0x28
 8018608:	89a3      	ldrh	r3, [r4, #12]
 801860a:	6020      	str	r0, [r4, #0]
 801860c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018610:	81a3      	strh	r3, [r4, #12]
 8018612:	9b00      	ldr	r3, [sp, #0]
 8018614:	6163      	str	r3, [r4, #20]
 8018616:	9b01      	ldr	r3, [sp, #4]
 8018618:	6120      	str	r0, [r4, #16]
 801861a:	b15b      	cbz	r3, 8018634 <__smakebuf_r+0x74>
 801861c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018620:	4630      	mov	r0, r6
 8018622:	f001 fce7 	bl	8019ff4 <_isatty_r>
 8018626:	b128      	cbz	r0, 8018634 <__smakebuf_r+0x74>
 8018628:	89a3      	ldrh	r3, [r4, #12]
 801862a:	f023 0303 	bic.w	r3, r3, #3
 801862e:	f043 0301 	orr.w	r3, r3, #1
 8018632:	81a3      	strh	r3, [r4, #12]
 8018634:	89a3      	ldrh	r3, [r4, #12]
 8018636:	431d      	orrs	r5, r3
 8018638:	81a5      	strh	r5, [r4, #12]
 801863a:	e7cd      	b.n	80185d8 <__smakebuf_r+0x18>
 801863c:	08017d65 	.word	0x08017d65

08018640 <malloc>:
 8018640:	4b02      	ldr	r3, [pc, #8]	; (801864c <malloc+0xc>)
 8018642:	4601      	mov	r1, r0
 8018644:	6818      	ldr	r0, [r3, #0]
 8018646:	f000 bc71 	b.w	8018f2c <_malloc_r>
 801864a:	bf00      	nop
 801864c:	20000028 	.word	0x20000028

08018650 <__ascii_mbtowc>:
 8018650:	b082      	sub	sp, #8
 8018652:	b901      	cbnz	r1, 8018656 <__ascii_mbtowc+0x6>
 8018654:	a901      	add	r1, sp, #4
 8018656:	b142      	cbz	r2, 801866a <__ascii_mbtowc+0x1a>
 8018658:	b14b      	cbz	r3, 801866e <__ascii_mbtowc+0x1e>
 801865a:	7813      	ldrb	r3, [r2, #0]
 801865c:	600b      	str	r3, [r1, #0]
 801865e:	7812      	ldrb	r2, [r2, #0]
 8018660:	1c10      	adds	r0, r2, #0
 8018662:	bf18      	it	ne
 8018664:	2001      	movne	r0, #1
 8018666:	b002      	add	sp, #8
 8018668:	4770      	bx	lr
 801866a:	4610      	mov	r0, r2
 801866c:	e7fb      	b.n	8018666 <__ascii_mbtowc+0x16>
 801866e:	f06f 0001 	mvn.w	r0, #1
 8018672:	e7f8      	b.n	8018666 <__ascii_mbtowc+0x16>

08018674 <_Balloc>:
 8018674:	b570      	push	{r4, r5, r6, lr}
 8018676:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8018678:	4604      	mov	r4, r0
 801867a:	460e      	mov	r6, r1
 801867c:	b93d      	cbnz	r5, 801868e <_Balloc+0x1a>
 801867e:	2010      	movs	r0, #16
 8018680:	f7ff ffde 	bl	8018640 <malloc>
 8018684:	6260      	str	r0, [r4, #36]	; 0x24
 8018686:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801868a:	6005      	str	r5, [r0, #0]
 801868c:	60c5      	str	r5, [r0, #12]
 801868e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8018690:	68eb      	ldr	r3, [r5, #12]
 8018692:	b183      	cbz	r3, 80186b6 <_Balloc+0x42>
 8018694:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018696:	68db      	ldr	r3, [r3, #12]
 8018698:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801869c:	b9b8      	cbnz	r0, 80186ce <_Balloc+0x5a>
 801869e:	2101      	movs	r1, #1
 80186a0:	fa01 f506 	lsl.w	r5, r1, r6
 80186a4:	1d6a      	adds	r2, r5, #5
 80186a6:	0092      	lsls	r2, r2, #2
 80186a8:	4620      	mov	r0, r4
 80186aa:	f000 fbe2 	bl	8018e72 <_calloc_r>
 80186ae:	b160      	cbz	r0, 80186ca <_Balloc+0x56>
 80186b0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80186b4:	e00e      	b.n	80186d4 <_Balloc+0x60>
 80186b6:	2221      	movs	r2, #33	; 0x21
 80186b8:	2104      	movs	r1, #4
 80186ba:	4620      	mov	r0, r4
 80186bc:	f000 fbd9 	bl	8018e72 <_calloc_r>
 80186c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80186c2:	60e8      	str	r0, [r5, #12]
 80186c4:	68db      	ldr	r3, [r3, #12]
 80186c6:	2b00      	cmp	r3, #0
 80186c8:	d1e4      	bne.n	8018694 <_Balloc+0x20>
 80186ca:	2000      	movs	r0, #0
 80186cc:	bd70      	pop	{r4, r5, r6, pc}
 80186ce:	6802      	ldr	r2, [r0, #0]
 80186d0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80186d4:	2300      	movs	r3, #0
 80186d6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80186da:	e7f7      	b.n	80186cc <_Balloc+0x58>

080186dc <_Bfree>:
 80186dc:	b570      	push	{r4, r5, r6, lr}
 80186de:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80186e0:	4606      	mov	r6, r0
 80186e2:	460d      	mov	r5, r1
 80186e4:	b93c      	cbnz	r4, 80186f6 <_Bfree+0x1a>
 80186e6:	2010      	movs	r0, #16
 80186e8:	f7ff ffaa 	bl	8018640 <malloc>
 80186ec:	6270      	str	r0, [r6, #36]	; 0x24
 80186ee:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80186f2:	6004      	str	r4, [r0, #0]
 80186f4:	60c4      	str	r4, [r0, #12]
 80186f6:	b13d      	cbz	r5, 8018708 <_Bfree+0x2c>
 80186f8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80186fa:	686a      	ldr	r2, [r5, #4]
 80186fc:	68db      	ldr	r3, [r3, #12]
 80186fe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018702:	6029      	str	r1, [r5, #0]
 8018704:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8018708:	bd70      	pop	{r4, r5, r6, pc}

0801870a <__multadd>:
 801870a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801870e:	690d      	ldr	r5, [r1, #16]
 8018710:	461f      	mov	r7, r3
 8018712:	4606      	mov	r6, r0
 8018714:	460c      	mov	r4, r1
 8018716:	f101 0c14 	add.w	ip, r1, #20
 801871a:	2300      	movs	r3, #0
 801871c:	f8dc 0000 	ldr.w	r0, [ip]
 8018720:	b281      	uxth	r1, r0
 8018722:	fb02 7101 	mla	r1, r2, r1, r7
 8018726:	0c0f      	lsrs	r7, r1, #16
 8018728:	0c00      	lsrs	r0, r0, #16
 801872a:	fb02 7000 	mla	r0, r2, r0, r7
 801872e:	b289      	uxth	r1, r1
 8018730:	3301      	adds	r3, #1
 8018732:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8018736:	429d      	cmp	r5, r3
 8018738:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801873c:	f84c 1b04 	str.w	r1, [ip], #4
 8018740:	dcec      	bgt.n	801871c <__multadd+0x12>
 8018742:	b1d7      	cbz	r7, 801877a <__multadd+0x70>
 8018744:	68a3      	ldr	r3, [r4, #8]
 8018746:	42ab      	cmp	r3, r5
 8018748:	dc12      	bgt.n	8018770 <__multadd+0x66>
 801874a:	6861      	ldr	r1, [r4, #4]
 801874c:	4630      	mov	r0, r6
 801874e:	3101      	adds	r1, #1
 8018750:	f7ff ff90 	bl	8018674 <_Balloc>
 8018754:	6922      	ldr	r2, [r4, #16]
 8018756:	3202      	adds	r2, #2
 8018758:	f104 010c 	add.w	r1, r4, #12
 801875c:	4680      	mov	r8, r0
 801875e:	0092      	lsls	r2, r2, #2
 8018760:	300c      	adds	r0, #12
 8018762:	f7fc fca3 	bl	80150ac <memcpy>
 8018766:	4621      	mov	r1, r4
 8018768:	4630      	mov	r0, r6
 801876a:	f7ff ffb7 	bl	80186dc <_Bfree>
 801876e:	4644      	mov	r4, r8
 8018770:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8018774:	3501      	adds	r5, #1
 8018776:	615f      	str	r7, [r3, #20]
 8018778:	6125      	str	r5, [r4, #16]
 801877a:	4620      	mov	r0, r4
 801877c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018780 <__s2b>:
 8018780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018784:	460c      	mov	r4, r1
 8018786:	4615      	mov	r5, r2
 8018788:	461f      	mov	r7, r3
 801878a:	2209      	movs	r2, #9
 801878c:	3308      	adds	r3, #8
 801878e:	4606      	mov	r6, r0
 8018790:	fb93 f3f2 	sdiv	r3, r3, r2
 8018794:	2100      	movs	r1, #0
 8018796:	2201      	movs	r2, #1
 8018798:	429a      	cmp	r2, r3
 801879a:	db20      	blt.n	80187de <__s2b+0x5e>
 801879c:	4630      	mov	r0, r6
 801879e:	f7ff ff69 	bl	8018674 <_Balloc>
 80187a2:	9b08      	ldr	r3, [sp, #32]
 80187a4:	6143      	str	r3, [r0, #20]
 80187a6:	2d09      	cmp	r5, #9
 80187a8:	f04f 0301 	mov.w	r3, #1
 80187ac:	6103      	str	r3, [r0, #16]
 80187ae:	dd19      	ble.n	80187e4 <__s2b+0x64>
 80187b0:	f104 0809 	add.w	r8, r4, #9
 80187b4:	46c1      	mov	r9, r8
 80187b6:	442c      	add	r4, r5
 80187b8:	f819 3b01 	ldrb.w	r3, [r9], #1
 80187bc:	4601      	mov	r1, r0
 80187be:	3b30      	subs	r3, #48	; 0x30
 80187c0:	220a      	movs	r2, #10
 80187c2:	4630      	mov	r0, r6
 80187c4:	f7ff ffa1 	bl	801870a <__multadd>
 80187c8:	45a1      	cmp	r9, r4
 80187ca:	d1f5      	bne.n	80187b8 <__s2b+0x38>
 80187cc:	eb08 0405 	add.w	r4, r8, r5
 80187d0:	3c08      	subs	r4, #8
 80187d2:	1b2d      	subs	r5, r5, r4
 80187d4:	1963      	adds	r3, r4, r5
 80187d6:	42bb      	cmp	r3, r7
 80187d8:	db07      	blt.n	80187ea <__s2b+0x6a>
 80187da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80187de:	0052      	lsls	r2, r2, #1
 80187e0:	3101      	adds	r1, #1
 80187e2:	e7d9      	b.n	8018798 <__s2b+0x18>
 80187e4:	340a      	adds	r4, #10
 80187e6:	2509      	movs	r5, #9
 80187e8:	e7f3      	b.n	80187d2 <__s2b+0x52>
 80187ea:	f814 3b01 	ldrb.w	r3, [r4], #1
 80187ee:	4601      	mov	r1, r0
 80187f0:	3b30      	subs	r3, #48	; 0x30
 80187f2:	220a      	movs	r2, #10
 80187f4:	4630      	mov	r0, r6
 80187f6:	f7ff ff88 	bl	801870a <__multadd>
 80187fa:	e7eb      	b.n	80187d4 <__s2b+0x54>

080187fc <__hi0bits>:
 80187fc:	0c02      	lsrs	r2, r0, #16
 80187fe:	0412      	lsls	r2, r2, #16
 8018800:	4603      	mov	r3, r0
 8018802:	b9b2      	cbnz	r2, 8018832 <__hi0bits+0x36>
 8018804:	0403      	lsls	r3, r0, #16
 8018806:	2010      	movs	r0, #16
 8018808:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801880c:	bf04      	itt	eq
 801880e:	021b      	lsleq	r3, r3, #8
 8018810:	3008      	addeq	r0, #8
 8018812:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8018816:	bf04      	itt	eq
 8018818:	011b      	lsleq	r3, r3, #4
 801881a:	3004      	addeq	r0, #4
 801881c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8018820:	bf04      	itt	eq
 8018822:	009b      	lsleq	r3, r3, #2
 8018824:	3002      	addeq	r0, #2
 8018826:	2b00      	cmp	r3, #0
 8018828:	db06      	blt.n	8018838 <__hi0bits+0x3c>
 801882a:	005b      	lsls	r3, r3, #1
 801882c:	d503      	bpl.n	8018836 <__hi0bits+0x3a>
 801882e:	3001      	adds	r0, #1
 8018830:	4770      	bx	lr
 8018832:	2000      	movs	r0, #0
 8018834:	e7e8      	b.n	8018808 <__hi0bits+0xc>
 8018836:	2020      	movs	r0, #32
 8018838:	4770      	bx	lr

0801883a <__lo0bits>:
 801883a:	6803      	ldr	r3, [r0, #0]
 801883c:	f013 0207 	ands.w	r2, r3, #7
 8018840:	4601      	mov	r1, r0
 8018842:	d00b      	beq.n	801885c <__lo0bits+0x22>
 8018844:	07da      	lsls	r2, r3, #31
 8018846:	d423      	bmi.n	8018890 <__lo0bits+0x56>
 8018848:	0798      	lsls	r0, r3, #30
 801884a:	bf49      	itett	mi
 801884c:	085b      	lsrmi	r3, r3, #1
 801884e:	089b      	lsrpl	r3, r3, #2
 8018850:	2001      	movmi	r0, #1
 8018852:	600b      	strmi	r3, [r1, #0]
 8018854:	bf5c      	itt	pl
 8018856:	600b      	strpl	r3, [r1, #0]
 8018858:	2002      	movpl	r0, #2
 801885a:	4770      	bx	lr
 801885c:	b298      	uxth	r0, r3
 801885e:	b9a8      	cbnz	r0, 801888c <__lo0bits+0x52>
 8018860:	0c1b      	lsrs	r3, r3, #16
 8018862:	2010      	movs	r0, #16
 8018864:	f013 0fff 	tst.w	r3, #255	; 0xff
 8018868:	bf04      	itt	eq
 801886a:	0a1b      	lsreq	r3, r3, #8
 801886c:	3008      	addeq	r0, #8
 801886e:	071a      	lsls	r2, r3, #28
 8018870:	bf04      	itt	eq
 8018872:	091b      	lsreq	r3, r3, #4
 8018874:	3004      	addeq	r0, #4
 8018876:	079a      	lsls	r2, r3, #30
 8018878:	bf04      	itt	eq
 801887a:	089b      	lsreq	r3, r3, #2
 801887c:	3002      	addeq	r0, #2
 801887e:	07da      	lsls	r2, r3, #31
 8018880:	d402      	bmi.n	8018888 <__lo0bits+0x4e>
 8018882:	085b      	lsrs	r3, r3, #1
 8018884:	d006      	beq.n	8018894 <__lo0bits+0x5a>
 8018886:	3001      	adds	r0, #1
 8018888:	600b      	str	r3, [r1, #0]
 801888a:	4770      	bx	lr
 801888c:	4610      	mov	r0, r2
 801888e:	e7e9      	b.n	8018864 <__lo0bits+0x2a>
 8018890:	2000      	movs	r0, #0
 8018892:	4770      	bx	lr
 8018894:	2020      	movs	r0, #32
 8018896:	4770      	bx	lr

08018898 <__i2b>:
 8018898:	b510      	push	{r4, lr}
 801889a:	460c      	mov	r4, r1
 801889c:	2101      	movs	r1, #1
 801889e:	f7ff fee9 	bl	8018674 <_Balloc>
 80188a2:	2201      	movs	r2, #1
 80188a4:	6144      	str	r4, [r0, #20]
 80188a6:	6102      	str	r2, [r0, #16]
 80188a8:	bd10      	pop	{r4, pc}

080188aa <__multiply>:
 80188aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80188ae:	4614      	mov	r4, r2
 80188b0:	690a      	ldr	r2, [r1, #16]
 80188b2:	6923      	ldr	r3, [r4, #16]
 80188b4:	429a      	cmp	r2, r3
 80188b6:	bfb8      	it	lt
 80188b8:	460b      	movlt	r3, r1
 80188ba:	4688      	mov	r8, r1
 80188bc:	bfbc      	itt	lt
 80188be:	46a0      	movlt	r8, r4
 80188c0:	461c      	movlt	r4, r3
 80188c2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80188c6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80188ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80188ce:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80188d2:	eb07 0609 	add.w	r6, r7, r9
 80188d6:	42b3      	cmp	r3, r6
 80188d8:	bfb8      	it	lt
 80188da:	3101      	addlt	r1, #1
 80188dc:	f7ff feca 	bl	8018674 <_Balloc>
 80188e0:	f100 0514 	add.w	r5, r0, #20
 80188e4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80188e8:	462b      	mov	r3, r5
 80188ea:	2200      	movs	r2, #0
 80188ec:	4573      	cmp	r3, lr
 80188ee:	d316      	bcc.n	801891e <__multiply+0x74>
 80188f0:	f104 0214 	add.w	r2, r4, #20
 80188f4:	f108 0114 	add.w	r1, r8, #20
 80188f8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80188fc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8018900:	9300      	str	r3, [sp, #0]
 8018902:	9b00      	ldr	r3, [sp, #0]
 8018904:	9201      	str	r2, [sp, #4]
 8018906:	4293      	cmp	r3, r2
 8018908:	d80c      	bhi.n	8018924 <__multiply+0x7a>
 801890a:	2e00      	cmp	r6, #0
 801890c:	dd03      	ble.n	8018916 <__multiply+0x6c>
 801890e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8018912:	2b00      	cmp	r3, #0
 8018914:	d05d      	beq.n	80189d2 <__multiply+0x128>
 8018916:	6106      	str	r6, [r0, #16]
 8018918:	b003      	add	sp, #12
 801891a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801891e:	f843 2b04 	str.w	r2, [r3], #4
 8018922:	e7e3      	b.n	80188ec <__multiply+0x42>
 8018924:	f8b2 b000 	ldrh.w	fp, [r2]
 8018928:	f1bb 0f00 	cmp.w	fp, #0
 801892c:	d023      	beq.n	8018976 <__multiply+0xcc>
 801892e:	4689      	mov	r9, r1
 8018930:	46ac      	mov	ip, r5
 8018932:	f04f 0800 	mov.w	r8, #0
 8018936:	f859 4b04 	ldr.w	r4, [r9], #4
 801893a:	f8dc a000 	ldr.w	sl, [ip]
 801893e:	b2a3      	uxth	r3, r4
 8018940:	fa1f fa8a 	uxth.w	sl, sl
 8018944:	fb0b a303 	mla	r3, fp, r3, sl
 8018948:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801894c:	f8dc 4000 	ldr.w	r4, [ip]
 8018950:	4443      	add	r3, r8
 8018952:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8018956:	fb0b 840a 	mla	r4, fp, sl, r8
 801895a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801895e:	46e2      	mov	sl, ip
 8018960:	b29b      	uxth	r3, r3
 8018962:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8018966:	454f      	cmp	r7, r9
 8018968:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801896c:	f84a 3b04 	str.w	r3, [sl], #4
 8018970:	d82b      	bhi.n	80189ca <__multiply+0x120>
 8018972:	f8cc 8004 	str.w	r8, [ip, #4]
 8018976:	9b01      	ldr	r3, [sp, #4]
 8018978:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801897c:	3204      	adds	r2, #4
 801897e:	f1ba 0f00 	cmp.w	sl, #0
 8018982:	d020      	beq.n	80189c6 <__multiply+0x11c>
 8018984:	682b      	ldr	r3, [r5, #0]
 8018986:	4689      	mov	r9, r1
 8018988:	46a8      	mov	r8, r5
 801898a:	f04f 0b00 	mov.w	fp, #0
 801898e:	f8b9 c000 	ldrh.w	ip, [r9]
 8018992:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8018996:	fb0a 440c 	mla	r4, sl, ip, r4
 801899a:	445c      	add	r4, fp
 801899c:	46c4      	mov	ip, r8
 801899e:	b29b      	uxth	r3, r3
 80189a0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80189a4:	f84c 3b04 	str.w	r3, [ip], #4
 80189a8:	f859 3b04 	ldr.w	r3, [r9], #4
 80189ac:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80189b0:	0c1b      	lsrs	r3, r3, #16
 80189b2:	fb0a b303 	mla	r3, sl, r3, fp
 80189b6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80189ba:	454f      	cmp	r7, r9
 80189bc:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80189c0:	d805      	bhi.n	80189ce <__multiply+0x124>
 80189c2:	f8c8 3004 	str.w	r3, [r8, #4]
 80189c6:	3504      	adds	r5, #4
 80189c8:	e79b      	b.n	8018902 <__multiply+0x58>
 80189ca:	46d4      	mov	ip, sl
 80189cc:	e7b3      	b.n	8018936 <__multiply+0x8c>
 80189ce:	46e0      	mov	r8, ip
 80189d0:	e7dd      	b.n	801898e <__multiply+0xe4>
 80189d2:	3e01      	subs	r6, #1
 80189d4:	e799      	b.n	801890a <__multiply+0x60>
	...

080189d8 <__pow5mult>:
 80189d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80189dc:	4615      	mov	r5, r2
 80189de:	f012 0203 	ands.w	r2, r2, #3
 80189e2:	4606      	mov	r6, r0
 80189e4:	460f      	mov	r7, r1
 80189e6:	d007      	beq.n	80189f8 <__pow5mult+0x20>
 80189e8:	3a01      	subs	r2, #1
 80189ea:	4c21      	ldr	r4, [pc, #132]	; (8018a70 <__pow5mult+0x98>)
 80189ec:	2300      	movs	r3, #0
 80189ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80189f2:	f7ff fe8a 	bl	801870a <__multadd>
 80189f6:	4607      	mov	r7, r0
 80189f8:	10ad      	asrs	r5, r5, #2
 80189fa:	d035      	beq.n	8018a68 <__pow5mult+0x90>
 80189fc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80189fe:	b93c      	cbnz	r4, 8018a10 <__pow5mult+0x38>
 8018a00:	2010      	movs	r0, #16
 8018a02:	f7ff fe1d 	bl	8018640 <malloc>
 8018a06:	6270      	str	r0, [r6, #36]	; 0x24
 8018a08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018a0c:	6004      	str	r4, [r0, #0]
 8018a0e:	60c4      	str	r4, [r0, #12]
 8018a10:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8018a14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018a18:	b94c      	cbnz	r4, 8018a2e <__pow5mult+0x56>
 8018a1a:	f240 2171 	movw	r1, #625	; 0x271
 8018a1e:	4630      	mov	r0, r6
 8018a20:	f7ff ff3a 	bl	8018898 <__i2b>
 8018a24:	2300      	movs	r3, #0
 8018a26:	f8c8 0008 	str.w	r0, [r8, #8]
 8018a2a:	4604      	mov	r4, r0
 8018a2c:	6003      	str	r3, [r0, #0]
 8018a2e:	f04f 0800 	mov.w	r8, #0
 8018a32:	07eb      	lsls	r3, r5, #31
 8018a34:	d50a      	bpl.n	8018a4c <__pow5mult+0x74>
 8018a36:	4639      	mov	r1, r7
 8018a38:	4622      	mov	r2, r4
 8018a3a:	4630      	mov	r0, r6
 8018a3c:	f7ff ff35 	bl	80188aa <__multiply>
 8018a40:	4639      	mov	r1, r7
 8018a42:	4681      	mov	r9, r0
 8018a44:	4630      	mov	r0, r6
 8018a46:	f7ff fe49 	bl	80186dc <_Bfree>
 8018a4a:	464f      	mov	r7, r9
 8018a4c:	106d      	asrs	r5, r5, #1
 8018a4e:	d00b      	beq.n	8018a68 <__pow5mult+0x90>
 8018a50:	6820      	ldr	r0, [r4, #0]
 8018a52:	b938      	cbnz	r0, 8018a64 <__pow5mult+0x8c>
 8018a54:	4622      	mov	r2, r4
 8018a56:	4621      	mov	r1, r4
 8018a58:	4630      	mov	r0, r6
 8018a5a:	f7ff ff26 	bl	80188aa <__multiply>
 8018a5e:	6020      	str	r0, [r4, #0]
 8018a60:	f8c0 8000 	str.w	r8, [r0]
 8018a64:	4604      	mov	r4, r0
 8018a66:	e7e4      	b.n	8018a32 <__pow5mult+0x5a>
 8018a68:	4638      	mov	r0, r7
 8018a6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018a6e:	bf00      	nop
 8018a70:	0801a608 	.word	0x0801a608

08018a74 <__lshift>:
 8018a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018a78:	460c      	mov	r4, r1
 8018a7a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8018a7e:	6923      	ldr	r3, [r4, #16]
 8018a80:	6849      	ldr	r1, [r1, #4]
 8018a82:	eb0a 0903 	add.w	r9, sl, r3
 8018a86:	68a3      	ldr	r3, [r4, #8]
 8018a88:	4607      	mov	r7, r0
 8018a8a:	4616      	mov	r6, r2
 8018a8c:	f109 0501 	add.w	r5, r9, #1
 8018a90:	42ab      	cmp	r3, r5
 8018a92:	db32      	blt.n	8018afa <__lshift+0x86>
 8018a94:	4638      	mov	r0, r7
 8018a96:	f7ff fded 	bl	8018674 <_Balloc>
 8018a9a:	2300      	movs	r3, #0
 8018a9c:	4680      	mov	r8, r0
 8018a9e:	f100 0114 	add.w	r1, r0, #20
 8018aa2:	461a      	mov	r2, r3
 8018aa4:	4553      	cmp	r3, sl
 8018aa6:	db2b      	blt.n	8018b00 <__lshift+0x8c>
 8018aa8:	6920      	ldr	r0, [r4, #16]
 8018aaa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018aae:	f104 0314 	add.w	r3, r4, #20
 8018ab2:	f016 021f 	ands.w	r2, r6, #31
 8018ab6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8018aba:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8018abe:	d025      	beq.n	8018b0c <__lshift+0x98>
 8018ac0:	f1c2 0e20 	rsb	lr, r2, #32
 8018ac4:	2000      	movs	r0, #0
 8018ac6:	681e      	ldr	r6, [r3, #0]
 8018ac8:	468a      	mov	sl, r1
 8018aca:	4096      	lsls	r6, r2
 8018acc:	4330      	orrs	r0, r6
 8018ace:	f84a 0b04 	str.w	r0, [sl], #4
 8018ad2:	f853 0b04 	ldr.w	r0, [r3], #4
 8018ad6:	459c      	cmp	ip, r3
 8018ad8:	fa20 f00e 	lsr.w	r0, r0, lr
 8018adc:	d814      	bhi.n	8018b08 <__lshift+0x94>
 8018ade:	6048      	str	r0, [r1, #4]
 8018ae0:	b108      	cbz	r0, 8018ae6 <__lshift+0x72>
 8018ae2:	f109 0502 	add.w	r5, r9, #2
 8018ae6:	3d01      	subs	r5, #1
 8018ae8:	4638      	mov	r0, r7
 8018aea:	f8c8 5010 	str.w	r5, [r8, #16]
 8018aee:	4621      	mov	r1, r4
 8018af0:	f7ff fdf4 	bl	80186dc <_Bfree>
 8018af4:	4640      	mov	r0, r8
 8018af6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018afa:	3101      	adds	r1, #1
 8018afc:	005b      	lsls	r3, r3, #1
 8018afe:	e7c7      	b.n	8018a90 <__lshift+0x1c>
 8018b00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8018b04:	3301      	adds	r3, #1
 8018b06:	e7cd      	b.n	8018aa4 <__lshift+0x30>
 8018b08:	4651      	mov	r1, sl
 8018b0a:	e7dc      	b.n	8018ac6 <__lshift+0x52>
 8018b0c:	3904      	subs	r1, #4
 8018b0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8018b12:	f841 2f04 	str.w	r2, [r1, #4]!
 8018b16:	459c      	cmp	ip, r3
 8018b18:	d8f9      	bhi.n	8018b0e <__lshift+0x9a>
 8018b1a:	e7e4      	b.n	8018ae6 <__lshift+0x72>

08018b1c <__mcmp>:
 8018b1c:	6903      	ldr	r3, [r0, #16]
 8018b1e:	690a      	ldr	r2, [r1, #16]
 8018b20:	1a9b      	subs	r3, r3, r2
 8018b22:	b530      	push	{r4, r5, lr}
 8018b24:	d10c      	bne.n	8018b40 <__mcmp+0x24>
 8018b26:	0092      	lsls	r2, r2, #2
 8018b28:	3014      	adds	r0, #20
 8018b2a:	3114      	adds	r1, #20
 8018b2c:	1884      	adds	r4, r0, r2
 8018b2e:	4411      	add	r1, r2
 8018b30:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8018b34:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8018b38:	4295      	cmp	r5, r2
 8018b3a:	d003      	beq.n	8018b44 <__mcmp+0x28>
 8018b3c:	d305      	bcc.n	8018b4a <__mcmp+0x2e>
 8018b3e:	2301      	movs	r3, #1
 8018b40:	4618      	mov	r0, r3
 8018b42:	bd30      	pop	{r4, r5, pc}
 8018b44:	42a0      	cmp	r0, r4
 8018b46:	d3f3      	bcc.n	8018b30 <__mcmp+0x14>
 8018b48:	e7fa      	b.n	8018b40 <__mcmp+0x24>
 8018b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8018b4e:	e7f7      	b.n	8018b40 <__mcmp+0x24>

08018b50 <__mdiff>:
 8018b50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018b54:	460d      	mov	r5, r1
 8018b56:	4607      	mov	r7, r0
 8018b58:	4611      	mov	r1, r2
 8018b5a:	4628      	mov	r0, r5
 8018b5c:	4614      	mov	r4, r2
 8018b5e:	f7ff ffdd 	bl	8018b1c <__mcmp>
 8018b62:	1e06      	subs	r6, r0, #0
 8018b64:	d108      	bne.n	8018b78 <__mdiff+0x28>
 8018b66:	4631      	mov	r1, r6
 8018b68:	4638      	mov	r0, r7
 8018b6a:	f7ff fd83 	bl	8018674 <_Balloc>
 8018b6e:	2301      	movs	r3, #1
 8018b70:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8018b74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018b78:	bfa4      	itt	ge
 8018b7a:	4623      	movge	r3, r4
 8018b7c:	462c      	movge	r4, r5
 8018b7e:	4638      	mov	r0, r7
 8018b80:	6861      	ldr	r1, [r4, #4]
 8018b82:	bfa6      	itte	ge
 8018b84:	461d      	movge	r5, r3
 8018b86:	2600      	movge	r6, #0
 8018b88:	2601      	movlt	r6, #1
 8018b8a:	f7ff fd73 	bl	8018674 <_Balloc>
 8018b8e:	692b      	ldr	r3, [r5, #16]
 8018b90:	60c6      	str	r6, [r0, #12]
 8018b92:	6926      	ldr	r6, [r4, #16]
 8018b94:	f105 0914 	add.w	r9, r5, #20
 8018b98:	f104 0214 	add.w	r2, r4, #20
 8018b9c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8018ba0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8018ba4:	f100 0514 	add.w	r5, r0, #20
 8018ba8:	f04f 0e00 	mov.w	lr, #0
 8018bac:	f852 ab04 	ldr.w	sl, [r2], #4
 8018bb0:	f859 4b04 	ldr.w	r4, [r9], #4
 8018bb4:	fa1e f18a 	uxtah	r1, lr, sl
 8018bb8:	b2a3      	uxth	r3, r4
 8018bba:	1ac9      	subs	r1, r1, r3
 8018bbc:	0c23      	lsrs	r3, r4, #16
 8018bbe:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8018bc2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8018bc6:	b289      	uxth	r1, r1
 8018bc8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8018bcc:	45c8      	cmp	r8, r9
 8018bce:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8018bd2:	4694      	mov	ip, r2
 8018bd4:	f845 3b04 	str.w	r3, [r5], #4
 8018bd8:	d8e8      	bhi.n	8018bac <__mdiff+0x5c>
 8018bda:	45bc      	cmp	ip, r7
 8018bdc:	d304      	bcc.n	8018be8 <__mdiff+0x98>
 8018bde:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8018be2:	b183      	cbz	r3, 8018c06 <__mdiff+0xb6>
 8018be4:	6106      	str	r6, [r0, #16]
 8018be6:	e7c5      	b.n	8018b74 <__mdiff+0x24>
 8018be8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8018bec:	fa1e f381 	uxtah	r3, lr, r1
 8018bf0:	141a      	asrs	r2, r3, #16
 8018bf2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8018bf6:	b29b      	uxth	r3, r3
 8018bf8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018bfc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8018c00:	f845 3b04 	str.w	r3, [r5], #4
 8018c04:	e7e9      	b.n	8018bda <__mdiff+0x8a>
 8018c06:	3e01      	subs	r6, #1
 8018c08:	e7e9      	b.n	8018bde <__mdiff+0x8e>
	...

08018c0c <__ulp>:
 8018c0c:	4b12      	ldr	r3, [pc, #72]	; (8018c58 <__ulp+0x4c>)
 8018c0e:	ee10 2a90 	vmov	r2, s1
 8018c12:	401a      	ands	r2, r3
 8018c14:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8018c18:	2b00      	cmp	r3, #0
 8018c1a:	dd04      	ble.n	8018c26 <__ulp+0x1a>
 8018c1c:	2000      	movs	r0, #0
 8018c1e:	4619      	mov	r1, r3
 8018c20:	ec41 0b10 	vmov	d0, r0, r1
 8018c24:	4770      	bx	lr
 8018c26:	425b      	negs	r3, r3
 8018c28:	151b      	asrs	r3, r3, #20
 8018c2a:	2b13      	cmp	r3, #19
 8018c2c:	f04f 0000 	mov.w	r0, #0
 8018c30:	f04f 0100 	mov.w	r1, #0
 8018c34:	dc04      	bgt.n	8018c40 <__ulp+0x34>
 8018c36:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8018c3a:	fa42 f103 	asr.w	r1, r2, r3
 8018c3e:	e7ef      	b.n	8018c20 <__ulp+0x14>
 8018c40:	3b14      	subs	r3, #20
 8018c42:	2b1e      	cmp	r3, #30
 8018c44:	f04f 0201 	mov.w	r2, #1
 8018c48:	bfda      	itte	le
 8018c4a:	f1c3 031f 	rsble	r3, r3, #31
 8018c4e:	fa02 f303 	lslle.w	r3, r2, r3
 8018c52:	4613      	movgt	r3, r2
 8018c54:	4618      	mov	r0, r3
 8018c56:	e7e3      	b.n	8018c20 <__ulp+0x14>
 8018c58:	7ff00000 	.word	0x7ff00000

08018c5c <__b2d>:
 8018c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018c5e:	6905      	ldr	r5, [r0, #16]
 8018c60:	f100 0714 	add.w	r7, r0, #20
 8018c64:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8018c68:	1f2e      	subs	r6, r5, #4
 8018c6a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8018c6e:	4620      	mov	r0, r4
 8018c70:	f7ff fdc4 	bl	80187fc <__hi0bits>
 8018c74:	f1c0 0320 	rsb	r3, r0, #32
 8018c78:	280a      	cmp	r0, #10
 8018c7a:	600b      	str	r3, [r1, #0]
 8018c7c:	f8df c074 	ldr.w	ip, [pc, #116]	; 8018cf4 <__b2d+0x98>
 8018c80:	dc14      	bgt.n	8018cac <__b2d+0x50>
 8018c82:	f1c0 0e0b 	rsb	lr, r0, #11
 8018c86:	fa24 f10e 	lsr.w	r1, r4, lr
 8018c8a:	42b7      	cmp	r7, r6
 8018c8c:	ea41 030c 	orr.w	r3, r1, ip
 8018c90:	bf34      	ite	cc
 8018c92:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8018c96:	2100      	movcs	r1, #0
 8018c98:	3015      	adds	r0, #21
 8018c9a:	fa04 f000 	lsl.w	r0, r4, r0
 8018c9e:	fa21 f10e 	lsr.w	r1, r1, lr
 8018ca2:	ea40 0201 	orr.w	r2, r0, r1
 8018ca6:	ec43 2b10 	vmov	d0, r2, r3
 8018caa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018cac:	42b7      	cmp	r7, r6
 8018cae:	bf3a      	itte	cc
 8018cb0:	f1a5 0608 	subcc.w	r6, r5, #8
 8018cb4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8018cb8:	2100      	movcs	r1, #0
 8018cba:	380b      	subs	r0, #11
 8018cbc:	d015      	beq.n	8018cea <__b2d+0x8e>
 8018cbe:	4084      	lsls	r4, r0
 8018cc0:	f1c0 0520 	rsb	r5, r0, #32
 8018cc4:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8018cc8:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8018ccc:	42be      	cmp	r6, r7
 8018cce:	fa21 fc05 	lsr.w	ip, r1, r5
 8018cd2:	ea44 030c 	orr.w	r3, r4, ip
 8018cd6:	bf8c      	ite	hi
 8018cd8:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8018cdc:	2400      	movls	r4, #0
 8018cde:	fa01 f000 	lsl.w	r0, r1, r0
 8018ce2:	40ec      	lsrs	r4, r5
 8018ce4:	ea40 0204 	orr.w	r2, r0, r4
 8018ce8:	e7dd      	b.n	8018ca6 <__b2d+0x4a>
 8018cea:	ea44 030c 	orr.w	r3, r4, ip
 8018cee:	460a      	mov	r2, r1
 8018cf0:	e7d9      	b.n	8018ca6 <__b2d+0x4a>
 8018cf2:	bf00      	nop
 8018cf4:	3ff00000 	.word	0x3ff00000

08018cf8 <__d2b>:
 8018cf8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8018cfc:	460e      	mov	r6, r1
 8018cfe:	2101      	movs	r1, #1
 8018d00:	ec59 8b10 	vmov	r8, r9, d0
 8018d04:	4615      	mov	r5, r2
 8018d06:	f7ff fcb5 	bl	8018674 <_Balloc>
 8018d0a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8018d0e:	4607      	mov	r7, r0
 8018d10:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8018d14:	bb34      	cbnz	r4, 8018d64 <__d2b+0x6c>
 8018d16:	9301      	str	r3, [sp, #4]
 8018d18:	f1b8 0300 	subs.w	r3, r8, #0
 8018d1c:	d027      	beq.n	8018d6e <__d2b+0x76>
 8018d1e:	a802      	add	r0, sp, #8
 8018d20:	f840 3d08 	str.w	r3, [r0, #-8]!
 8018d24:	f7ff fd89 	bl	801883a <__lo0bits>
 8018d28:	9900      	ldr	r1, [sp, #0]
 8018d2a:	b1f0      	cbz	r0, 8018d6a <__d2b+0x72>
 8018d2c:	9a01      	ldr	r2, [sp, #4]
 8018d2e:	f1c0 0320 	rsb	r3, r0, #32
 8018d32:	fa02 f303 	lsl.w	r3, r2, r3
 8018d36:	430b      	orrs	r3, r1
 8018d38:	40c2      	lsrs	r2, r0
 8018d3a:	617b      	str	r3, [r7, #20]
 8018d3c:	9201      	str	r2, [sp, #4]
 8018d3e:	9b01      	ldr	r3, [sp, #4]
 8018d40:	61bb      	str	r3, [r7, #24]
 8018d42:	2b00      	cmp	r3, #0
 8018d44:	bf14      	ite	ne
 8018d46:	2102      	movne	r1, #2
 8018d48:	2101      	moveq	r1, #1
 8018d4a:	6139      	str	r1, [r7, #16]
 8018d4c:	b1c4      	cbz	r4, 8018d80 <__d2b+0x88>
 8018d4e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8018d52:	4404      	add	r4, r0
 8018d54:	6034      	str	r4, [r6, #0]
 8018d56:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8018d5a:	6028      	str	r0, [r5, #0]
 8018d5c:	4638      	mov	r0, r7
 8018d5e:	b003      	add	sp, #12
 8018d60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018d64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8018d68:	e7d5      	b.n	8018d16 <__d2b+0x1e>
 8018d6a:	6179      	str	r1, [r7, #20]
 8018d6c:	e7e7      	b.n	8018d3e <__d2b+0x46>
 8018d6e:	a801      	add	r0, sp, #4
 8018d70:	f7ff fd63 	bl	801883a <__lo0bits>
 8018d74:	9b01      	ldr	r3, [sp, #4]
 8018d76:	617b      	str	r3, [r7, #20]
 8018d78:	2101      	movs	r1, #1
 8018d7a:	6139      	str	r1, [r7, #16]
 8018d7c:	3020      	adds	r0, #32
 8018d7e:	e7e5      	b.n	8018d4c <__d2b+0x54>
 8018d80:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8018d84:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8018d88:	6030      	str	r0, [r6, #0]
 8018d8a:	6918      	ldr	r0, [r3, #16]
 8018d8c:	f7ff fd36 	bl	80187fc <__hi0bits>
 8018d90:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8018d94:	e7e1      	b.n	8018d5a <__d2b+0x62>

08018d96 <__ratio>:
 8018d96:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018d9a:	4688      	mov	r8, r1
 8018d9c:	4669      	mov	r1, sp
 8018d9e:	4681      	mov	r9, r0
 8018da0:	f7ff ff5c 	bl	8018c5c <__b2d>
 8018da4:	a901      	add	r1, sp, #4
 8018da6:	4640      	mov	r0, r8
 8018da8:	ec57 6b10 	vmov	r6, r7, d0
 8018dac:	f7ff ff56 	bl	8018c5c <__b2d>
 8018db0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8018db4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8018db8:	eba3 0c02 	sub.w	ip, r3, r2
 8018dbc:	e9dd 3200 	ldrd	r3, r2, [sp]
 8018dc0:	1a9b      	subs	r3, r3, r2
 8018dc2:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8018dc6:	ec5b ab10 	vmov	sl, fp, d0
 8018dca:	2b00      	cmp	r3, #0
 8018dcc:	bfce      	itee	gt
 8018dce:	463a      	movgt	r2, r7
 8018dd0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8018dd4:	465a      	movle	r2, fp
 8018dd6:	4659      	mov	r1, fp
 8018dd8:	463d      	mov	r5, r7
 8018dda:	bfd4      	ite	le
 8018ddc:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8018de0:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8018de4:	4630      	mov	r0, r6
 8018de6:	ee10 2a10 	vmov	r2, s0
 8018dea:	460b      	mov	r3, r1
 8018dec:	4629      	mov	r1, r5
 8018dee:	f7ef fc65 	bl	80086bc <__aeabi_ddiv>
 8018df2:	ec41 0b10 	vmov	d0, r0, r1
 8018df6:	b003      	add	sp, #12
 8018df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018dfc <__copybits>:
 8018dfc:	3901      	subs	r1, #1
 8018dfe:	b510      	push	{r4, lr}
 8018e00:	1149      	asrs	r1, r1, #5
 8018e02:	6914      	ldr	r4, [r2, #16]
 8018e04:	3101      	adds	r1, #1
 8018e06:	f102 0314 	add.w	r3, r2, #20
 8018e0a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8018e0e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8018e12:	42a3      	cmp	r3, r4
 8018e14:	4602      	mov	r2, r0
 8018e16:	d303      	bcc.n	8018e20 <__copybits+0x24>
 8018e18:	2300      	movs	r3, #0
 8018e1a:	428a      	cmp	r2, r1
 8018e1c:	d305      	bcc.n	8018e2a <__copybits+0x2e>
 8018e1e:	bd10      	pop	{r4, pc}
 8018e20:	f853 2b04 	ldr.w	r2, [r3], #4
 8018e24:	f840 2b04 	str.w	r2, [r0], #4
 8018e28:	e7f3      	b.n	8018e12 <__copybits+0x16>
 8018e2a:	f842 3b04 	str.w	r3, [r2], #4
 8018e2e:	e7f4      	b.n	8018e1a <__copybits+0x1e>

08018e30 <__any_on>:
 8018e30:	f100 0214 	add.w	r2, r0, #20
 8018e34:	6900      	ldr	r0, [r0, #16]
 8018e36:	114b      	asrs	r3, r1, #5
 8018e38:	4298      	cmp	r0, r3
 8018e3a:	b510      	push	{r4, lr}
 8018e3c:	db11      	blt.n	8018e62 <__any_on+0x32>
 8018e3e:	dd0a      	ble.n	8018e56 <__any_on+0x26>
 8018e40:	f011 011f 	ands.w	r1, r1, #31
 8018e44:	d007      	beq.n	8018e56 <__any_on+0x26>
 8018e46:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8018e4a:	fa24 f001 	lsr.w	r0, r4, r1
 8018e4e:	fa00 f101 	lsl.w	r1, r0, r1
 8018e52:	428c      	cmp	r4, r1
 8018e54:	d10b      	bne.n	8018e6e <__any_on+0x3e>
 8018e56:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8018e5a:	4293      	cmp	r3, r2
 8018e5c:	d803      	bhi.n	8018e66 <__any_on+0x36>
 8018e5e:	2000      	movs	r0, #0
 8018e60:	bd10      	pop	{r4, pc}
 8018e62:	4603      	mov	r3, r0
 8018e64:	e7f7      	b.n	8018e56 <__any_on+0x26>
 8018e66:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8018e6a:	2900      	cmp	r1, #0
 8018e6c:	d0f5      	beq.n	8018e5a <__any_on+0x2a>
 8018e6e:	2001      	movs	r0, #1
 8018e70:	e7f6      	b.n	8018e60 <__any_on+0x30>

08018e72 <_calloc_r>:
 8018e72:	b538      	push	{r3, r4, r5, lr}
 8018e74:	fb02 f401 	mul.w	r4, r2, r1
 8018e78:	4621      	mov	r1, r4
 8018e7a:	f000 f857 	bl	8018f2c <_malloc_r>
 8018e7e:	4605      	mov	r5, r0
 8018e80:	b118      	cbz	r0, 8018e8a <_calloc_r+0x18>
 8018e82:	4622      	mov	r2, r4
 8018e84:	2100      	movs	r1, #0
 8018e86:	f7fc f91c 	bl	80150c2 <memset>
 8018e8a:	4628      	mov	r0, r5
 8018e8c:	bd38      	pop	{r3, r4, r5, pc}
	...

08018e90 <_free_r>:
 8018e90:	b538      	push	{r3, r4, r5, lr}
 8018e92:	4605      	mov	r5, r0
 8018e94:	2900      	cmp	r1, #0
 8018e96:	d045      	beq.n	8018f24 <_free_r+0x94>
 8018e98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018e9c:	1f0c      	subs	r4, r1, #4
 8018e9e:	2b00      	cmp	r3, #0
 8018ea0:	bfb8      	it	lt
 8018ea2:	18e4      	addlt	r4, r4, r3
 8018ea4:	f001 f8e1 	bl	801a06a <__malloc_lock>
 8018ea8:	4a1f      	ldr	r2, [pc, #124]	; (8018f28 <_free_r+0x98>)
 8018eaa:	6813      	ldr	r3, [r2, #0]
 8018eac:	4610      	mov	r0, r2
 8018eae:	b933      	cbnz	r3, 8018ebe <_free_r+0x2e>
 8018eb0:	6063      	str	r3, [r4, #4]
 8018eb2:	6014      	str	r4, [r2, #0]
 8018eb4:	4628      	mov	r0, r5
 8018eb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018eba:	f001 b8d7 	b.w	801a06c <__malloc_unlock>
 8018ebe:	42a3      	cmp	r3, r4
 8018ec0:	d90c      	bls.n	8018edc <_free_r+0x4c>
 8018ec2:	6821      	ldr	r1, [r4, #0]
 8018ec4:	1862      	adds	r2, r4, r1
 8018ec6:	4293      	cmp	r3, r2
 8018ec8:	bf04      	itt	eq
 8018eca:	681a      	ldreq	r2, [r3, #0]
 8018ecc:	685b      	ldreq	r3, [r3, #4]
 8018ece:	6063      	str	r3, [r4, #4]
 8018ed0:	bf04      	itt	eq
 8018ed2:	1852      	addeq	r2, r2, r1
 8018ed4:	6022      	streq	r2, [r4, #0]
 8018ed6:	6004      	str	r4, [r0, #0]
 8018ed8:	e7ec      	b.n	8018eb4 <_free_r+0x24>
 8018eda:	4613      	mov	r3, r2
 8018edc:	685a      	ldr	r2, [r3, #4]
 8018ede:	b10a      	cbz	r2, 8018ee4 <_free_r+0x54>
 8018ee0:	42a2      	cmp	r2, r4
 8018ee2:	d9fa      	bls.n	8018eda <_free_r+0x4a>
 8018ee4:	6819      	ldr	r1, [r3, #0]
 8018ee6:	1858      	adds	r0, r3, r1
 8018ee8:	42a0      	cmp	r0, r4
 8018eea:	d10b      	bne.n	8018f04 <_free_r+0x74>
 8018eec:	6820      	ldr	r0, [r4, #0]
 8018eee:	4401      	add	r1, r0
 8018ef0:	1858      	adds	r0, r3, r1
 8018ef2:	4282      	cmp	r2, r0
 8018ef4:	6019      	str	r1, [r3, #0]
 8018ef6:	d1dd      	bne.n	8018eb4 <_free_r+0x24>
 8018ef8:	6810      	ldr	r0, [r2, #0]
 8018efa:	6852      	ldr	r2, [r2, #4]
 8018efc:	605a      	str	r2, [r3, #4]
 8018efe:	4401      	add	r1, r0
 8018f00:	6019      	str	r1, [r3, #0]
 8018f02:	e7d7      	b.n	8018eb4 <_free_r+0x24>
 8018f04:	d902      	bls.n	8018f0c <_free_r+0x7c>
 8018f06:	230c      	movs	r3, #12
 8018f08:	602b      	str	r3, [r5, #0]
 8018f0a:	e7d3      	b.n	8018eb4 <_free_r+0x24>
 8018f0c:	6820      	ldr	r0, [r4, #0]
 8018f0e:	1821      	adds	r1, r4, r0
 8018f10:	428a      	cmp	r2, r1
 8018f12:	bf04      	itt	eq
 8018f14:	6811      	ldreq	r1, [r2, #0]
 8018f16:	6852      	ldreq	r2, [r2, #4]
 8018f18:	6062      	str	r2, [r4, #4]
 8018f1a:	bf04      	itt	eq
 8018f1c:	1809      	addeq	r1, r1, r0
 8018f1e:	6021      	streq	r1, [r4, #0]
 8018f20:	605c      	str	r4, [r3, #4]
 8018f22:	e7c7      	b.n	8018eb4 <_free_r+0x24>
 8018f24:	bd38      	pop	{r3, r4, r5, pc}
 8018f26:	bf00      	nop
 8018f28:	200004cc 	.word	0x200004cc

08018f2c <_malloc_r>:
 8018f2c:	b570      	push	{r4, r5, r6, lr}
 8018f2e:	1ccd      	adds	r5, r1, #3
 8018f30:	f025 0503 	bic.w	r5, r5, #3
 8018f34:	3508      	adds	r5, #8
 8018f36:	2d0c      	cmp	r5, #12
 8018f38:	bf38      	it	cc
 8018f3a:	250c      	movcc	r5, #12
 8018f3c:	2d00      	cmp	r5, #0
 8018f3e:	4606      	mov	r6, r0
 8018f40:	db01      	blt.n	8018f46 <_malloc_r+0x1a>
 8018f42:	42a9      	cmp	r1, r5
 8018f44:	d903      	bls.n	8018f4e <_malloc_r+0x22>
 8018f46:	230c      	movs	r3, #12
 8018f48:	6033      	str	r3, [r6, #0]
 8018f4a:	2000      	movs	r0, #0
 8018f4c:	bd70      	pop	{r4, r5, r6, pc}
 8018f4e:	f001 f88c 	bl	801a06a <__malloc_lock>
 8018f52:	4a21      	ldr	r2, [pc, #132]	; (8018fd8 <_malloc_r+0xac>)
 8018f54:	6814      	ldr	r4, [r2, #0]
 8018f56:	4621      	mov	r1, r4
 8018f58:	b991      	cbnz	r1, 8018f80 <_malloc_r+0x54>
 8018f5a:	4c20      	ldr	r4, [pc, #128]	; (8018fdc <_malloc_r+0xb0>)
 8018f5c:	6823      	ldr	r3, [r4, #0]
 8018f5e:	b91b      	cbnz	r3, 8018f68 <_malloc_r+0x3c>
 8018f60:	4630      	mov	r0, r6
 8018f62:	f000 fe35 	bl	8019bd0 <_sbrk_r>
 8018f66:	6020      	str	r0, [r4, #0]
 8018f68:	4629      	mov	r1, r5
 8018f6a:	4630      	mov	r0, r6
 8018f6c:	f000 fe30 	bl	8019bd0 <_sbrk_r>
 8018f70:	1c43      	adds	r3, r0, #1
 8018f72:	d124      	bne.n	8018fbe <_malloc_r+0x92>
 8018f74:	230c      	movs	r3, #12
 8018f76:	6033      	str	r3, [r6, #0]
 8018f78:	4630      	mov	r0, r6
 8018f7a:	f001 f877 	bl	801a06c <__malloc_unlock>
 8018f7e:	e7e4      	b.n	8018f4a <_malloc_r+0x1e>
 8018f80:	680b      	ldr	r3, [r1, #0]
 8018f82:	1b5b      	subs	r3, r3, r5
 8018f84:	d418      	bmi.n	8018fb8 <_malloc_r+0x8c>
 8018f86:	2b0b      	cmp	r3, #11
 8018f88:	d90f      	bls.n	8018faa <_malloc_r+0x7e>
 8018f8a:	600b      	str	r3, [r1, #0]
 8018f8c:	50cd      	str	r5, [r1, r3]
 8018f8e:	18cc      	adds	r4, r1, r3
 8018f90:	4630      	mov	r0, r6
 8018f92:	f001 f86b 	bl	801a06c <__malloc_unlock>
 8018f96:	f104 000b 	add.w	r0, r4, #11
 8018f9a:	1d23      	adds	r3, r4, #4
 8018f9c:	f020 0007 	bic.w	r0, r0, #7
 8018fa0:	1ac3      	subs	r3, r0, r3
 8018fa2:	d0d3      	beq.n	8018f4c <_malloc_r+0x20>
 8018fa4:	425a      	negs	r2, r3
 8018fa6:	50e2      	str	r2, [r4, r3]
 8018fa8:	e7d0      	b.n	8018f4c <_malloc_r+0x20>
 8018faa:	428c      	cmp	r4, r1
 8018fac:	684b      	ldr	r3, [r1, #4]
 8018fae:	bf16      	itet	ne
 8018fb0:	6063      	strne	r3, [r4, #4]
 8018fb2:	6013      	streq	r3, [r2, #0]
 8018fb4:	460c      	movne	r4, r1
 8018fb6:	e7eb      	b.n	8018f90 <_malloc_r+0x64>
 8018fb8:	460c      	mov	r4, r1
 8018fba:	6849      	ldr	r1, [r1, #4]
 8018fbc:	e7cc      	b.n	8018f58 <_malloc_r+0x2c>
 8018fbe:	1cc4      	adds	r4, r0, #3
 8018fc0:	f024 0403 	bic.w	r4, r4, #3
 8018fc4:	42a0      	cmp	r0, r4
 8018fc6:	d005      	beq.n	8018fd4 <_malloc_r+0xa8>
 8018fc8:	1a21      	subs	r1, r4, r0
 8018fca:	4630      	mov	r0, r6
 8018fcc:	f000 fe00 	bl	8019bd0 <_sbrk_r>
 8018fd0:	3001      	adds	r0, #1
 8018fd2:	d0cf      	beq.n	8018f74 <_malloc_r+0x48>
 8018fd4:	6025      	str	r5, [r4, #0]
 8018fd6:	e7db      	b.n	8018f90 <_malloc_r+0x64>
 8018fd8:	200004cc 	.word	0x200004cc
 8018fdc:	200004d0 	.word	0x200004d0

08018fe0 <__ssputs_r>:
 8018fe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018fe4:	688e      	ldr	r6, [r1, #8]
 8018fe6:	429e      	cmp	r6, r3
 8018fe8:	4682      	mov	sl, r0
 8018fea:	460c      	mov	r4, r1
 8018fec:	4690      	mov	r8, r2
 8018fee:	4699      	mov	r9, r3
 8018ff0:	d837      	bhi.n	8019062 <__ssputs_r+0x82>
 8018ff2:	898a      	ldrh	r2, [r1, #12]
 8018ff4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8018ff8:	d031      	beq.n	801905e <__ssputs_r+0x7e>
 8018ffa:	6825      	ldr	r5, [r4, #0]
 8018ffc:	6909      	ldr	r1, [r1, #16]
 8018ffe:	1a6f      	subs	r7, r5, r1
 8019000:	6965      	ldr	r5, [r4, #20]
 8019002:	2302      	movs	r3, #2
 8019004:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019008:	fb95 f5f3 	sdiv	r5, r5, r3
 801900c:	f109 0301 	add.w	r3, r9, #1
 8019010:	443b      	add	r3, r7
 8019012:	429d      	cmp	r5, r3
 8019014:	bf38      	it	cc
 8019016:	461d      	movcc	r5, r3
 8019018:	0553      	lsls	r3, r2, #21
 801901a:	d530      	bpl.n	801907e <__ssputs_r+0x9e>
 801901c:	4629      	mov	r1, r5
 801901e:	f7ff ff85 	bl	8018f2c <_malloc_r>
 8019022:	4606      	mov	r6, r0
 8019024:	b950      	cbnz	r0, 801903c <__ssputs_r+0x5c>
 8019026:	230c      	movs	r3, #12
 8019028:	f8ca 3000 	str.w	r3, [sl]
 801902c:	89a3      	ldrh	r3, [r4, #12]
 801902e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019032:	81a3      	strh	r3, [r4, #12]
 8019034:	f04f 30ff 	mov.w	r0, #4294967295
 8019038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801903c:	463a      	mov	r2, r7
 801903e:	6921      	ldr	r1, [r4, #16]
 8019040:	f7fc f834 	bl	80150ac <memcpy>
 8019044:	89a3      	ldrh	r3, [r4, #12]
 8019046:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801904a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801904e:	81a3      	strh	r3, [r4, #12]
 8019050:	6126      	str	r6, [r4, #16]
 8019052:	6165      	str	r5, [r4, #20]
 8019054:	443e      	add	r6, r7
 8019056:	1bed      	subs	r5, r5, r7
 8019058:	6026      	str	r6, [r4, #0]
 801905a:	60a5      	str	r5, [r4, #8]
 801905c:	464e      	mov	r6, r9
 801905e:	454e      	cmp	r6, r9
 8019060:	d900      	bls.n	8019064 <__ssputs_r+0x84>
 8019062:	464e      	mov	r6, r9
 8019064:	4632      	mov	r2, r6
 8019066:	4641      	mov	r1, r8
 8019068:	6820      	ldr	r0, [r4, #0]
 801906a:	f000 ffe5 	bl	801a038 <memmove>
 801906e:	68a3      	ldr	r3, [r4, #8]
 8019070:	1b9b      	subs	r3, r3, r6
 8019072:	60a3      	str	r3, [r4, #8]
 8019074:	6823      	ldr	r3, [r4, #0]
 8019076:	441e      	add	r6, r3
 8019078:	6026      	str	r6, [r4, #0]
 801907a:	2000      	movs	r0, #0
 801907c:	e7dc      	b.n	8019038 <__ssputs_r+0x58>
 801907e:	462a      	mov	r2, r5
 8019080:	f000 fff5 	bl	801a06e <_realloc_r>
 8019084:	4606      	mov	r6, r0
 8019086:	2800      	cmp	r0, #0
 8019088:	d1e2      	bne.n	8019050 <__ssputs_r+0x70>
 801908a:	6921      	ldr	r1, [r4, #16]
 801908c:	4650      	mov	r0, sl
 801908e:	f7ff feff 	bl	8018e90 <_free_r>
 8019092:	e7c8      	b.n	8019026 <__ssputs_r+0x46>

08019094 <_svfiprintf_r>:
 8019094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019098:	461d      	mov	r5, r3
 801909a:	898b      	ldrh	r3, [r1, #12]
 801909c:	061f      	lsls	r7, r3, #24
 801909e:	b09d      	sub	sp, #116	; 0x74
 80190a0:	4680      	mov	r8, r0
 80190a2:	460c      	mov	r4, r1
 80190a4:	4616      	mov	r6, r2
 80190a6:	d50f      	bpl.n	80190c8 <_svfiprintf_r+0x34>
 80190a8:	690b      	ldr	r3, [r1, #16]
 80190aa:	b96b      	cbnz	r3, 80190c8 <_svfiprintf_r+0x34>
 80190ac:	2140      	movs	r1, #64	; 0x40
 80190ae:	f7ff ff3d 	bl	8018f2c <_malloc_r>
 80190b2:	6020      	str	r0, [r4, #0]
 80190b4:	6120      	str	r0, [r4, #16]
 80190b6:	b928      	cbnz	r0, 80190c4 <_svfiprintf_r+0x30>
 80190b8:	230c      	movs	r3, #12
 80190ba:	f8c8 3000 	str.w	r3, [r8]
 80190be:	f04f 30ff 	mov.w	r0, #4294967295
 80190c2:	e0c8      	b.n	8019256 <_svfiprintf_r+0x1c2>
 80190c4:	2340      	movs	r3, #64	; 0x40
 80190c6:	6163      	str	r3, [r4, #20]
 80190c8:	2300      	movs	r3, #0
 80190ca:	9309      	str	r3, [sp, #36]	; 0x24
 80190cc:	2320      	movs	r3, #32
 80190ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80190d2:	2330      	movs	r3, #48	; 0x30
 80190d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80190d8:	9503      	str	r5, [sp, #12]
 80190da:	f04f 0b01 	mov.w	fp, #1
 80190de:	4637      	mov	r7, r6
 80190e0:	463d      	mov	r5, r7
 80190e2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80190e6:	b10b      	cbz	r3, 80190ec <_svfiprintf_r+0x58>
 80190e8:	2b25      	cmp	r3, #37	; 0x25
 80190ea:	d13e      	bne.n	801916a <_svfiprintf_r+0xd6>
 80190ec:	ebb7 0a06 	subs.w	sl, r7, r6
 80190f0:	d00b      	beq.n	801910a <_svfiprintf_r+0x76>
 80190f2:	4653      	mov	r3, sl
 80190f4:	4632      	mov	r2, r6
 80190f6:	4621      	mov	r1, r4
 80190f8:	4640      	mov	r0, r8
 80190fa:	f7ff ff71 	bl	8018fe0 <__ssputs_r>
 80190fe:	3001      	adds	r0, #1
 8019100:	f000 80a4 	beq.w	801924c <_svfiprintf_r+0x1b8>
 8019104:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019106:	4453      	add	r3, sl
 8019108:	9309      	str	r3, [sp, #36]	; 0x24
 801910a:	783b      	ldrb	r3, [r7, #0]
 801910c:	2b00      	cmp	r3, #0
 801910e:	f000 809d 	beq.w	801924c <_svfiprintf_r+0x1b8>
 8019112:	2300      	movs	r3, #0
 8019114:	f04f 32ff 	mov.w	r2, #4294967295
 8019118:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801911c:	9304      	str	r3, [sp, #16]
 801911e:	9307      	str	r3, [sp, #28]
 8019120:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019124:	931a      	str	r3, [sp, #104]	; 0x68
 8019126:	462f      	mov	r7, r5
 8019128:	2205      	movs	r2, #5
 801912a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801912e:	4850      	ldr	r0, [pc, #320]	; (8019270 <_svfiprintf_r+0x1dc>)
 8019130:	f7ee ff8e 	bl	8008050 <memchr>
 8019134:	9b04      	ldr	r3, [sp, #16]
 8019136:	b9d0      	cbnz	r0, 801916e <_svfiprintf_r+0xda>
 8019138:	06d9      	lsls	r1, r3, #27
 801913a:	bf44      	itt	mi
 801913c:	2220      	movmi	r2, #32
 801913e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019142:	071a      	lsls	r2, r3, #28
 8019144:	bf44      	itt	mi
 8019146:	222b      	movmi	r2, #43	; 0x2b
 8019148:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801914c:	782a      	ldrb	r2, [r5, #0]
 801914e:	2a2a      	cmp	r2, #42	; 0x2a
 8019150:	d015      	beq.n	801917e <_svfiprintf_r+0xea>
 8019152:	9a07      	ldr	r2, [sp, #28]
 8019154:	462f      	mov	r7, r5
 8019156:	2000      	movs	r0, #0
 8019158:	250a      	movs	r5, #10
 801915a:	4639      	mov	r1, r7
 801915c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019160:	3b30      	subs	r3, #48	; 0x30
 8019162:	2b09      	cmp	r3, #9
 8019164:	d94d      	bls.n	8019202 <_svfiprintf_r+0x16e>
 8019166:	b1b8      	cbz	r0, 8019198 <_svfiprintf_r+0x104>
 8019168:	e00f      	b.n	801918a <_svfiprintf_r+0xf6>
 801916a:	462f      	mov	r7, r5
 801916c:	e7b8      	b.n	80190e0 <_svfiprintf_r+0x4c>
 801916e:	4a40      	ldr	r2, [pc, #256]	; (8019270 <_svfiprintf_r+0x1dc>)
 8019170:	1a80      	subs	r0, r0, r2
 8019172:	fa0b f000 	lsl.w	r0, fp, r0
 8019176:	4318      	orrs	r0, r3
 8019178:	9004      	str	r0, [sp, #16]
 801917a:	463d      	mov	r5, r7
 801917c:	e7d3      	b.n	8019126 <_svfiprintf_r+0x92>
 801917e:	9a03      	ldr	r2, [sp, #12]
 8019180:	1d11      	adds	r1, r2, #4
 8019182:	6812      	ldr	r2, [r2, #0]
 8019184:	9103      	str	r1, [sp, #12]
 8019186:	2a00      	cmp	r2, #0
 8019188:	db01      	blt.n	801918e <_svfiprintf_r+0xfa>
 801918a:	9207      	str	r2, [sp, #28]
 801918c:	e004      	b.n	8019198 <_svfiprintf_r+0x104>
 801918e:	4252      	negs	r2, r2
 8019190:	f043 0302 	orr.w	r3, r3, #2
 8019194:	9207      	str	r2, [sp, #28]
 8019196:	9304      	str	r3, [sp, #16]
 8019198:	783b      	ldrb	r3, [r7, #0]
 801919a:	2b2e      	cmp	r3, #46	; 0x2e
 801919c:	d10c      	bne.n	80191b8 <_svfiprintf_r+0x124>
 801919e:	787b      	ldrb	r3, [r7, #1]
 80191a0:	2b2a      	cmp	r3, #42	; 0x2a
 80191a2:	d133      	bne.n	801920c <_svfiprintf_r+0x178>
 80191a4:	9b03      	ldr	r3, [sp, #12]
 80191a6:	1d1a      	adds	r2, r3, #4
 80191a8:	681b      	ldr	r3, [r3, #0]
 80191aa:	9203      	str	r2, [sp, #12]
 80191ac:	2b00      	cmp	r3, #0
 80191ae:	bfb8      	it	lt
 80191b0:	f04f 33ff 	movlt.w	r3, #4294967295
 80191b4:	3702      	adds	r7, #2
 80191b6:	9305      	str	r3, [sp, #20]
 80191b8:	4d2e      	ldr	r5, [pc, #184]	; (8019274 <_svfiprintf_r+0x1e0>)
 80191ba:	7839      	ldrb	r1, [r7, #0]
 80191bc:	2203      	movs	r2, #3
 80191be:	4628      	mov	r0, r5
 80191c0:	f7ee ff46 	bl	8008050 <memchr>
 80191c4:	b138      	cbz	r0, 80191d6 <_svfiprintf_r+0x142>
 80191c6:	2340      	movs	r3, #64	; 0x40
 80191c8:	1b40      	subs	r0, r0, r5
 80191ca:	fa03 f000 	lsl.w	r0, r3, r0
 80191ce:	9b04      	ldr	r3, [sp, #16]
 80191d0:	4303      	orrs	r3, r0
 80191d2:	3701      	adds	r7, #1
 80191d4:	9304      	str	r3, [sp, #16]
 80191d6:	7839      	ldrb	r1, [r7, #0]
 80191d8:	4827      	ldr	r0, [pc, #156]	; (8019278 <_svfiprintf_r+0x1e4>)
 80191da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80191de:	2206      	movs	r2, #6
 80191e0:	1c7e      	adds	r6, r7, #1
 80191e2:	f7ee ff35 	bl	8008050 <memchr>
 80191e6:	2800      	cmp	r0, #0
 80191e8:	d038      	beq.n	801925c <_svfiprintf_r+0x1c8>
 80191ea:	4b24      	ldr	r3, [pc, #144]	; (801927c <_svfiprintf_r+0x1e8>)
 80191ec:	bb13      	cbnz	r3, 8019234 <_svfiprintf_r+0x1a0>
 80191ee:	9b03      	ldr	r3, [sp, #12]
 80191f0:	3307      	adds	r3, #7
 80191f2:	f023 0307 	bic.w	r3, r3, #7
 80191f6:	3308      	adds	r3, #8
 80191f8:	9303      	str	r3, [sp, #12]
 80191fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80191fc:	444b      	add	r3, r9
 80191fe:	9309      	str	r3, [sp, #36]	; 0x24
 8019200:	e76d      	b.n	80190de <_svfiprintf_r+0x4a>
 8019202:	fb05 3202 	mla	r2, r5, r2, r3
 8019206:	2001      	movs	r0, #1
 8019208:	460f      	mov	r7, r1
 801920a:	e7a6      	b.n	801915a <_svfiprintf_r+0xc6>
 801920c:	2300      	movs	r3, #0
 801920e:	3701      	adds	r7, #1
 8019210:	9305      	str	r3, [sp, #20]
 8019212:	4619      	mov	r1, r3
 8019214:	250a      	movs	r5, #10
 8019216:	4638      	mov	r0, r7
 8019218:	f810 2b01 	ldrb.w	r2, [r0], #1
 801921c:	3a30      	subs	r2, #48	; 0x30
 801921e:	2a09      	cmp	r2, #9
 8019220:	d903      	bls.n	801922a <_svfiprintf_r+0x196>
 8019222:	2b00      	cmp	r3, #0
 8019224:	d0c8      	beq.n	80191b8 <_svfiprintf_r+0x124>
 8019226:	9105      	str	r1, [sp, #20]
 8019228:	e7c6      	b.n	80191b8 <_svfiprintf_r+0x124>
 801922a:	fb05 2101 	mla	r1, r5, r1, r2
 801922e:	2301      	movs	r3, #1
 8019230:	4607      	mov	r7, r0
 8019232:	e7f0      	b.n	8019216 <_svfiprintf_r+0x182>
 8019234:	ab03      	add	r3, sp, #12
 8019236:	9300      	str	r3, [sp, #0]
 8019238:	4622      	mov	r2, r4
 801923a:	4b11      	ldr	r3, [pc, #68]	; (8019280 <_svfiprintf_r+0x1ec>)
 801923c:	a904      	add	r1, sp, #16
 801923e:	4640      	mov	r0, r8
 8019240:	f7fb ffdc 	bl	80151fc <_printf_float>
 8019244:	f1b0 3fff 	cmp.w	r0, #4294967295
 8019248:	4681      	mov	r9, r0
 801924a:	d1d6      	bne.n	80191fa <_svfiprintf_r+0x166>
 801924c:	89a3      	ldrh	r3, [r4, #12]
 801924e:	065b      	lsls	r3, r3, #25
 8019250:	f53f af35 	bmi.w	80190be <_svfiprintf_r+0x2a>
 8019254:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019256:	b01d      	add	sp, #116	; 0x74
 8019258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801925c:	ab03      	add	r3, sp, #12
 801925e:	9300      	str	r3, [sp, #0]
 8019260:	4622      	mov	r2, r4
 8019262:	4b07      	ldr	r3, [pc, #28]	; (8019280 <_svfiprintf_r+0x1ec>)
 8019264:	a904      	add	r1, sp, #16
 8019266:	4640      	mov	r0, r8
 8019268:	f7fc fa7e 	bl	8015768 <_printf_i>
 801926c:	e7ea      	b.n	8019244 <_svfiprintf_r+0x1b0>
 801926e:	bf00      	nop
 8019270:	0801a614 	.word	0x0801a614
 8019274:	0801a61a 	.word	0x0801a61a
 8019278:	0801a61e 	.word	0x0801a61e
 801927c:	080151fd 	.word	0x080151fd
 8019280:	08018fe1 	.word	0x08018fe1

08019284 <__sfputc_r>:
 8019284:	6893      	ldr	r3, [r2, #8]
 8019286:	3b01      	subs	r3, #1
 8019288:	2b00      	cmp	r3, #0
 801928a:	b410      	push	{r4}
 801928c:	6093      	str	r3, [r2, #8]
 801928e:	da08      	bge.n	80192a2 <__sfputc_r+0x1e>
 8019290:	6994      	ldr	r4, [r2, #24]
 8019292:	42a3      	cmp	r3, r4
 8019294:	db01      	blt.n	801929a <__sfputc_r+0x16>
 8019296:	290a      	cmp	r1, #10
 8019298:	d103      	bne.n	80192a2 <__sfputc_r+0x1e>
 801929a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801929e:	f7fd bd75 	b.w	8016d8c <__swbuf_r>
 80192a2:	6813      	ldr	r3, [r2, #0]
 80192a4:	1c58      	adds	r0, r3, #1
 80192a6:	6010      	str	r0, [r2, #0]
 80192a8:	7019      	strb	r1, [r3, #0]
 80192aa:	4608      	mov	r0, r1
 80192ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80192b0:	4770      	bx	lr

080192b2 <__sfputs_r>:
 80192b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80192b4:	4606      	mov	r6, r0
 80192b6:	460f      	mov	r7, r1
 80192b8:	4614      	mov	r4, r2
 80192ba:	18d5      	adds	r5, r2, r3
 80192bc:	42ac      	cmp	r4, r5
 80192be:	d101      	bne.n	80192c4 <__sfputs_r+0x12>
 80192c0:	2000      	movs	r0, #0
 80192c2:	e007      	b.n	80192d4 <__sfputs_r+0x22>
 80192c4:	463a      	mov	r2, r7
 80192c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80192ca:	4630      	mov	r0, r6
 80192cc:	f7ff ffda 	bl	8019284 <__sfputc_r>
 80192d0:	1c43      	adds	r3, r0, #1
 80192d2:	d1f3      	bne.n	80192bc <__sfputs_r+0xa>
 80192d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080192d8 <_vfiprintf_r>:
 80192d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80192dc:	460c      	mov	r4, r1
 80192de:	b09d      	sub	sp, #116	; 0x74
 80192e0:	4617      	mov	r7, r2
 80192e2:	461d      	mov	r5, r3
 80192e4:	4606      	mov	r6, r0
 80192e6:	b118      	cbz	r0, 80192f0 <_vfiprintf_r+0x18>
 80192e8:	6983      	ldr	r3, [r0, #24]
 80192ea:	b90b      	cbnz	r3, 80192f0 <_vfiprintf_r+0x18>
 80192ec:	f7fe fd56 	bl	8017d9c <__sinit>
 80192f0:	4b7c      	ldr	r3, [pc, #496]	; (80194e4 <_vfiprintf_r+0x20c>)
 80192f2:	429c      	cmp	r4, r3
 80192f4:	d158      	bne.n	80193a8 <_vfiprintf_r+0xd0>
 80192f6:	6874      	ldr	r4, [r6, #4]
 80192f8:	89a3      	ldrh	r3, [r4, #12]
 80192fa:	0718      	lsls	r0, r3, #28
 80192fc:	d55e      	bpl.n	80193bc <_vfiprintf_r+0xe4>
 80192fe:	6923      	ldr	r3, [r4, #16]
 8019300:	2b00      	cmp	r3, #0
 8019302:	d05b      	beq.n	80193bc <_vfiprintf_r+0xe4>
 8019304:	2300      	movs	r3, #0
 8019306:	9309      	str	r3, [sp, #36]	; 0x24
 8019308:	2320      	movs	r3, #32
 801930a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801930e:	2330      	movs	r3, #48	; 0x30
 8019310:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8019314:	9503      	str	r5, [sp, #12]
 8019316:	f04f 0b01 	mov.w	fp, #1
 801931a:	46b8      	mov	r8, r7
 801931c:	4645      	mov	r5, r8
 801931e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8019322:	b10b      	cbz	r3, 8019328 <_vfiprintf_r+0x50>
 8019324:	2b25      	cmp	r3, #37	; 0x25
 8019326:	d154      	bne.n	80193d2 <_vfiprintf_r+0xfa>
 8019328:	ebb8 0a07 	subs.w	sl, r8, r7
 801932c:	d00b      	beq.n	8019346 <_vfiprintf_r+0x6e>
 801932e:	4653      	mov	r3, sl
 8019330:	463a      	mov	r2, r7
 8019332:	4621      	mov	r1, r4
 8019334:	4630      	mov	r0, r6
 8019336:	f7ff ffbc 	bl	80192b2 <__sfputs_r>
 801933a:	3001      	adds	r0, #1
 801933c:	f000 80c2 	beq.w	80194c4 <_vfiprintf_r+0x1ec>
 8019340:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019342:	4453      	add	r3, sl
 8019344:	9309      	str	r3, [sp, #36]	; 0x24
 8019346:	f898 3000 	ldrb.w	r3, [r8]
 801934a:	2b00      	cmp	r3, #0
 801934c:	f000 80ba 	beq.w	80194c4 <_vfiprintf_r+0x1ec>
 8019350:	2300      	movs	r3, #0
 8019352:	f04f 32ff 	mov.w	r2, #4294967295
 8019356:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801935a:	9304      	str	r3, [sp, #16]
 801935c:	9307      	str	r3, [sp, #28]
 801935e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019362:	931a      	str	r3, [sp, #104]	; 0x68
 8019364:	46a8      	mov	r8, r5
 8019366:	2205      	movs	r2, #5
 8019368:	f818 1b01 	ldrb.w	r1, [r8], #1
 801936c:	485e      	ldr	r0, [pc, #376]	; (80194e8 <_vfiprintf_r+0x210>)
 801936e:	f7ee fe6f 	bl	8008050 <memchr>
 8019372:	9b04      	ldr	r3, [sp, #16]
 8019374:	bb78      	cbnz	r0, 80193d6 <_vfiprintf_r+0xfe>
 8019376:	06d9      	lsls	r1, r3, #27
 8019378:	bf44      	itt	mi
 801937a:	2220      	movmi	r2, #32
 801937c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8019380:	071a      	lsls	r2, r3, #28
 8019382:	bf44      	itt	mi
 8019384:	222b      	movmi	r2, #43	; 0x2b
 8019386:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801938a:	782a      	ldrb	r2, [r5, #0]
 801938c:	2a2a      	cmp	r2, #42	; 0x2a
 801938e:	d02a      	beq.n	80193e6 <_vfiprintf_r+0x10e>
 8019390:	9a07      	ldr	r2, [sp, #28]
 8019392:	46a8      	mov	r8, r5
 8019394:	2000      	movs	r0, #0
 8019396:	250a      	movs	r5, #10
 8019398:	4641      	mov	r1, r8
 801939a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801939e:	3b30      	subs	r3, #48	; 0x30
 80193a0:	2b09      	cmp	r3, #9
 80193a2:	d969      	bls.n	8019478 <_vfiprintf_r+0x1a0>
 80193a4:	b360      	cbz	r0, 8019400 <_vfiprintf_r+0x128>
 80193a6:	e024      	b.n	80193f2 <_vfiprintf_r+0x11a>
 80193a8:	4b50      	ldr	r3, [pc, #320]	; (80194ec <_vfiprintf_r+0x214>)
 80193aa:	429c      	cmp	r4, r3
 80193ac:	d101      	bne.n	80193b2 <_vfiprintf_r+0xda>
 80193ae:	68b4      	ldr	r4, [r6, #8]
 80193b0:	e7a2      	b.n	80192f8 <_vfiprintf_r+0x20>
 80193b2:	4b4f      	ldr	r3, [pc, #316]	; (80194f0 <_vfiprintf_r+0x218>)
 80193b4:	429c      	cmp	r4, r3
 80193b6:	bf08      	it	eq
 80193b8:	68f4      	ldreq	r4, [r6, #12]
 80193ba:	e79d      	b.n	80192f8 <_vfiprintf_r+0x20>
 80193bc:	4621      	mov	r1, r4
 80193be:	4630      	mov	r0, r6
 80193c0:	f7fd fd36 	bl	8016e30 <__swsetup_r>
 80193c4:	2800      	cmp	r0, #0
 80193c6:	d09d      	beq.n	8019304 <_vfiprintf_r+0x2c>
 80193c8:	f04f 30ff 	mov.w	r0, #4294967295
 80193cc:	b01d      	add	sp, #116	; 0x74
 80193ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80193d2:	46a8      	mov	r8, r5
 80193d4:	e7a2      	b.n	801931c <_vfiprintf_r+0x44>
 80193d6:	4a44      	ldr	r2, [pc, #272]	; (80194e8 <_vfiprintf_r+0x210>)
 80193d8:	1a80      	subs	r0, r0, r2
 80193da:	fa0b f000 	lsl.w	r0, fp, r0
 80193de:	4318      	orrs	r0, r3
 80193e0:	9004      	str	r0, [sp, #16]
 80193e2:	4645      	mov	r5, r8
 80193e4:	e7be      	b.n	8019364 <_vfiprintf_r+0x8c>
 80193e6:	9a03      	ldr	r2, [sp, #12]
 80193e8:	1d11      	adds	r1, r2, #4
 80193ea:	6812      	ldr	r2, [r2, #0]
 80193ec:	9103      	str	r1, [sp, #12]
 80193ee:	2a00      	cmp	r2, #0
 80193f0:	db01      	blt.n	80193f6 <_vfiprintf_r+0x11e>
 80193f2:	9207      	str	r2, [sp, #28]
 80193f4:	e004      	b.n	8019400 <_vfiprintf_r+0x128>
 80193f6:	4252      	negs	r2, r2
 80193f8:	f043 0302 	orr.w	r3, r3, #2
 80193fc:	9207      	str	r2, [sp, #28]
 80193fe:	9304      	str	r3, [sp, #16]
 8019400:	f898 3000 	ldrb.w	r3, [r8]
 8019404:	2b2e      	cmp	r3, #46	; 0x2e
 8019406:	d10e      	bne.n	8019426 <_vfiprintf_r+0x14e>
 8019408:	f898 3001 	ldrb.w	r3, [r8, #1]
 801940c:	2b2a      	cmp	r3, #42	; 0x2a
 801940e:	d138      	bne.n	8019482 <_vfiprintf_r+0x1aa>
 8019410:	9b03      	ldr	r3, [sp, #12]
 8019412:	1d1a      	adds	r2, r3, #4
 8019414:	681b      	ldr	r3, [r3, #0]
 8019416:	9203      	str	r2, [sp, #12]
 8019418:	2b00      	cmp	r3, #0
 801941a:	bfb8      	it	lt
 801941c:	f04f 33ff 	movlt.w	r3, #4294967295
 8019420:	f108 0802 	add.w	r8, r8, #2
 8019424:	9305      	str	r3, [sp, #20]
 8019426:	4d33      	ldr	r5, [pc, #204]	; (80194f4 <_vfiprintf_r+0x21c>)
 8019428:	f898 1000 	ldrb.w	r1, [r8]
 801942c:	2203      	movs	r2, #3
 801942e:	4628      	mov	r0, r5
 8019430:	f7ee fe0e 	bl	8008050 <memchr>
 8019434:	b140      	cbz	r0, 8019448 <_vfiprintf_r+0x170>
 8019436:	2340      	movs	r3, #64	; 0x40
 8019438:	1b40      	subs	r0, r0, r5
 801943a:	fa03 f000 	lsl.w	r0, r3, r0
 801943e:	9b04      	ldr	r3, [sp, #16]
 8019440:	4303      	orrs	r3, r0
 8019442:	f108 0801 	add.w	r8, r8, #1
 8019446:	9304      	str	r3, [sp, #16]
 8019448:	f898 1000 	ldrb.w	r1, [r8]
 801944c:	482a      	ldr	r0, [pc, #168]	; (80194f8 <_vfiprintf_r+0x220>)
 801944e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8019452:	2206      	movs	r2, #6
 8019454:	f108 0701 	add.w	r7, r8, #1
 8019458:	f7ee fdfa 	bl	8008050 <memchr>
 801945c:	2800      	cmp	r0, #0
 801945e:	d037      	beq.n	80194d0 <_vfiprintf_r+0x1f8>
 8019460:	4b26      	ldr	r3, [pc, #152]	; (80194fc <_vfiprintf_r+0x224>)
 8019462:	bb1b      	cbnz	r3, 80194ac <_vfiprintf_r+0x1d4>
 8019464:	9b03      	ldr	r3, [sp, #12]
 8019466:	3307      	adds	r3, #7
 8019468:	f023 0307 	bic.w	r3, r3, #7
 801946c:	3308      	adds	r3, #8
 801946e:	9303      	str	r3, [sp, #12]
 8019470:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019472:	444b      	add	r3, r9
 8019474:	9309      	str	r3, [sp, #36]	; 0x24
 8019476:	e750      	b.n	801931a <_vfiprintf_r+0x42>
 8019478:	fb05 3202 	mla	r2, r5, r2, r3
 801947c:	2001      	movs	r0, #1
 801947e:	4688      	mov	r8, r1
 8019480:	e78a      	b.n	8019398 <_vfiprintf_r+0xc0>
 8019482:	2300      	movs	r3, #0
 8019484:	f108 0801 	add.w	r8, r8, #1
 8019488:	9305      	str	r3, [sp, #20]
 801948a:	4619      	mov	r1, r3
 801948c:	250a      	movs	r5, #10
 801948e:	4640      	mov	r0, r8
 8019490:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019494:	3a30      	subs	r2, #48	; 0x30
 8019496:	2a09      	cmp	r2, #9
 8019498:	d903      	bls.n	80194a2 <_vfiprintf_r+0x1ca>
 801949a:	2b00      	cmp	r3, #0
 801949c:	d0c3      	beq.n	8019426 <_vfiprintf_r+0x14e>
 801949e:	9105      	str	r1, [sp, #20]
 80194a0:	e7c1      	b.n	8019426 <_vfiprintf_r+0x14e>
 80194a2:	fb05 2101 	mla	r1, r5, r1, r2
 80194a6:	2301      	movs	r3, #1
 80194a8:	4680      	mov	r8, r0
 80194aa:	e7f0      	b.n	801948e <_vfiprintf_r+0x1b6>
 80194ac:	ab03      	add	r3, sp, #12
 80194ae:	9300      	str	r3, [sp, #0]
 80194b0:	4622      	mov	r2, r4
 80194b2:	4b13      	ldr	r3, [pc, #76]	; (8019500 <_vfiprintf_r+0x228>)
 80194b4:	a904      	add	r1, sp, #16
 80194b6:	4630      	mov	r0, r6
 80194b8:	f7fb fea0 	bl	80151fc <_printf_float>
 80194bc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80194c0:	4681      	mov	r9, r0
 80194c2:	d1d5      	bne.n	8019470 <_vfiprintf_r+0x198>
 80194c4:	89a3      	ldrh	r3, [r4, #12]
 80194c6:	065b      	lsls	r3, r3, #25
 80194c8:	f53f af7e 	bmi.w	80193c8 <_vfiprintf_r+0xf0>
 80194cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80194ce:	e77d      	b.n	80193cc <_vfiprintf_r+0xf4>
 80194d0:	ab03      	add	r3, sp, #12
 80194d2:	9300      	str	r3, [sp, #0]
 80194d4:	4622      	mov	r2, r4
 80194d6:	4b0a      	ldr	r3, [pc, #40]	; (8019500 <_vfiprintf_r+0x228>)
 80194d8:	a904      	add	r1, sp, #16
 80194da:	4630      	mov	r0, r6
 80194dc:	f7fc f944 	bl	8015768 <_printf_i>
 80194e0:	e7ec      	b.n	80194bc <_vfiprintf_r+0x1e4>
 80194e2:	bf00      	nop
 80194e4:	0801a4c8 	.word	0x0801a4c8
 80194e8:	0801a614 	.word	0x0801a614
 80194ec:	0801a4e8 	.word	0x0801a4e8
 80194f0:	0801a4a8 	.word	0x0801a4a8
 80194f4:	0801a61a 	.word	0x0801a61a
 80194f8:	0801a61e 	.word	0x0801a61e
 80194fc:	080151fd 	.word	0x080151fd
 8019500:	080192b3 	.word	0x080192b3

08019504 <__svfiscanf_r>:
 8019504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019508:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801950c:	460c      	mov	r4, r1
 801950e:	2100      	movs	r1, #0
 8019510:	9144      	str	r1, [sp, #272]	; 0x110
 8019512:	9145      	str	r1, [sp, #276]	; 0x114
 8019514:	499f      	ldr	r1, [pc, #636]	; (8019794 <__svfiscanf_r+0x290>)
 8019516:	91a0      	str	r1, [sp, #640]	; 0x280
 8019518:	f10d 0804 	add.w	r8, sp, #4
 801951c:	499e      	ldr	r1, [pc, #632]	; (8019798 <__svfiscanf_r+0x294>)
 801951e:	f8df 927c 	ldr.w	r9, [pc, #636]	; 801979c <__svfiscanf_r+0x298>
 8019522:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8019526:	4606      	mov	r6, r0
 8019528:	4692      	mov	sl, r2
 801952a:	91a1      	str	r1, [sp, #644]	; 0x284
 801952c:	9300      	str	r3, [sp, #0]
 801952e:	270a      	movs	r7, #10
 8019530:	f89a 3000 	ldrb.w	r3, [sl]
 8019534:	2b00      	cmp	r3, #0
 8019536:	f000 812a 	beq.w	801978e <__svfiscanf_r+0x28a>
 801953a:	4655      	mov	r5, sl
 801953c:	f7fe fffe 	bl	801853c <__locale_ctype_ptr>
 8019540:	f815 bb01 	ldrb.w	fp, [r5], #1
 8019544:	4458      	add	r0, fp
 8019546:	7843      	ldrb	r3, [r0, #1]
 8019548:	f013 0308 	ands.w	r3, r3, #8
 801954c:	d01c      	beq.n	8019588 <__svfiscanf_r+0x84>
 801954e:	6863      	ldr	r3, [r4, #4]
 8019550:	2b00      	cmp	r3, #0
 8019552:	dd12      	ble.n	801957a <__svfiscanf_r+0x76>
 8019554:	f7fe fff2 	bl	801853c <__locale_ctype_ptr>
 8019558:	6823      	ldr	r3, [r4, #0]
 801955a:	781a      	ldrb	r2, [r3, #0]
 801955c:	4410      	add	r0, r2
 801955e:	7842      	ldrb	r2, [r0, #1]
 8019560:	0712      	lsls	r2, r2, #28
 8019562:	d401      	bmi.n	8019568 <__svfiscanf_r+0x64>
 8019564:	46aa      	mov	sl, r5
 8019566:	e7e3      	b.n	8019530 <__svfiscanf_r+0x2c>
 8019568:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801956a:	3201      	adds	r2, #1
 801956c:	9245      	str	r2, [sp, #276]	; 0x114
 801956e:	6862      	ldr	r2, [r4, #4]
 8019570:	3301      	adds	r3, #1
 8019572:	3a01      	subs	r2, #1
 8019574:	6062      	str	r2, [r4, #4]
 8019576:	6023      	str	r3, [r4, #0]
 8019578:	e7e9      	b.n	801954e <__svfiscanf_r+0x4a>
 801957a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801957c:	4621      	mov	r1, r4
 801957e:	4630      	mov	r0, r6
 8019580:	4798      	blx	r3
 8019582:	2800      	cmp	r0, #0
 8019584:	d0e6      	beq.n	8019554 <__svfiscanf_r+0x50>
 8019586:	e7ed      	b.n	8019564 <__svfiscanf_r+0x60>
 8019588:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 801958c:	f040 8082 	bne.w	8019694 <__svfiscanf_r+0x190>
 8019590:	9343      	str	r3, [sp, #268]	; 0x10c
 8019592:	9341      	str	r3, [sp, #260]	; 0x104
 8019594:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8019598:	2b2a      	cmp	r3, #42	; 0x2a
 801959a:	d103      	bne.n	80195a4 <__svfiscanf_r+0xa0>
 801959c:	2310      	movs	r3, #16
 801959e:	9341      	str	r3, [sp, #260]	; 0x104
 80195a0:	f10a 0502 	add.w	r5, sl, #2
 80195a4:	46aa      	mov	sl, r5
 80195a6:	f815 1b01 	ldrb.w	r1, [r5], #1
 80195aa:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80195ae:	2a09      	cmp	r2, #9
 80195b0:	d922      	bls.n	80195f8 <__svfiscanf_r+0xf4>
 80195b2:	2203      	movs	r2, #3
 80195b4:	4879      	ldr	r0, [pc, #484]	; (801979c <__svfiscanf_r+0x298>)
 80195b6:	f7ee fd4b 	bl	8008050 <memchr>
 80195ba:	b138      	cbz	r0, 80195cc <__svfiscanf_r+0xc8>
 80195bc:	eba0 0309 	sub.w	r3, r0, r9
 80195c0:	2001      	movs	r0, #1
 80195c2:	4098      	lsls	r0, r3
 80195c4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80195c6:	4318      	orrs	r0, r3
 80195c8:	9041      	str	r0, [sp, #260]	; 0x104
 80195ca:	46aa      	mov	sl, r5
 80195cc:	f89a 3000 	ldrb.w	r3, [sl]
 80195d0:	2b67      	cmp	r3, #103	; 0x67
 80195d2:	f10a 0501 	add.w	r5, sl, #1
 80195d6:	d82b      	bhi.n	8019630 <__svfiscanf_r+0x12c>
 80195d8:	2b65      	cmp	r3, #101	; 0x65
 80195da:	f080 809f 	bcs.w	801971c <__svfiscanf_r+0x218>
 80195de:	2b47      	cmp	r3, #71	; 0x47
 80195e0:	d810      	bhi.n	8019604 <__svfiscanf_r+0x100>
 80195e2:	2b45      	cmp	r3, #69	; 0x45
 80195e4:	f080 809a 	bcs.w	801971c <__svfiscanf_r+0x218>
 80195e8:	2b00      	cmp	r3, #0
 80195ea:	d06c      	beq.n	80196c6 <__svfiscanf_r+0x1c2>
 80195ec:	2b25      	cmp	r3, #37	; 0x25
 80195ee:	d051      	beq.n	8019694 <__svfiscanf_r+0x190>
 80195f0:	2303      	movs	r3, #3
 80195f2:	9347      	str	r3, [sp, #284]	; 0x11c
 80195f4:	9742      	str	r7, [sp, #264]	; 0x108
 80195f6:	e027      	b.n	8019648 <__svfiscanf_r+0x144>
 80195f8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80195fa:	fb07 1303 	mla	r3, r7, r3, r1
 80195fe:	3b30      	subs	r3, #48	; 0x30
 8019600:	9343      	str	r3, [sp, #268]	; 0x10c
 8019602:	e7cf      	b.n	80195a4 <__svfiscanf_r+0xa0>
 8019604:	2b5b      	cmp	r3, #91	; 0x5b
 8019606:	d06a      	beq.n	80196de <__svfiscanf_r+0x1da>
 8019608:	d80c      	bhi.n	8019624 <__svfiscanf_r+0x120>
 801960a:	2b58      	cmp	r3, #88	; 0x58
 801960c:	d1f0      	bne.n	80195f0 <__svfiscanf_r+0xec>
 801960e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8019610:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8019614:	9241      	str	r2, [sp, #260]	; 0x104
 8019616:	2210      	movs	r2, #16
 8019618:	9242      	str	r2, [sp, #264]	; 0x108
 801961a:	2b6e      	cmp	r3, #110	; 0x6e
 801961c:	bf8c      	ite	hi
 801961e:	2304      	movhi	r3, #4
 8019620:	2303      	movls	r3, #3
 8019622:	e010      	b.n	8019646 <__svfiscanf_r+0x142>
 8019624:	2b63      	cmp	r3, #99	; 0x63
 8019626:	d065      	beq.n	80196f4 <__svfiscanf_r+0x1f0>
 8019628:	2b64      	cmp	r3, #100	; 0x64
 801962a:	d1e1      	bne.n	80195f0 <__svfiscanf_r+0xec>
 801962c:	9742      	str	r7, [sp, #264]	; 0x108
 801962e:	e7f4      	b.n	801961a <__svfiscanf_r+0x116>
 8019630:	2b70      	cmp	r3, #112	; 0x70
 8019632:	d04b      	beq.n	80196cc <__svfiscanf_r+0x1c8>
 8019634:	d826      	bhi.n	8019684 <__svfiscanf_r+0x180>
 8019636:	2b6e      	cmp	r3, #110	; 0x6e
 8019638:	d062      	beq.n	8019700 <__svfiscanf_r+0x1fc>
 801963a:	d84c      	bhi.n	80196d6 <__svfiscanf_r+0x1d2>
 801963c:	2b69      	cmp	r3, #105	; 0x69
 801963e:	d1d7      	bne.n	80195f0 <__svfiscanf_r+0xec>
 8019640:	2300      	movs	r3, #0
 8019642:	9342      	str	r3, [sp, #264]	; 0x108
 8019644:	2303      	movs	r3, #3
 8019646:	9347      	str	r3, [sp, #284]	; 0x11c
 8019648:	6863      	ldr	r3, [r4, #4]
 801964a:	2b00      	cmp	r3, #0
 801964c:	dd68      	ble.n	8019720 <__svfiscanf_r+0x21c>
 801964e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019650:	0659      	lsls	r1, r3, #25
 8019652:	d407      	bmi.n	8019664 <__svfiscanf_r+0x160>
 8019654:	f7fe ff72 	bl	801853c <__locale_ctype_ptr>
 8019658:	6823      	ldr	r3, [r4, #0]
 801965a:	781a      	ldrb	r2, [r3, #0]
 801965c:	4410      	add	r0, r2
 801965e:	7842      	ldrb	r2, [r0, #1]
 8019660:	0712      	lsls	r2, r2, #28
 8019662:	d464      	bmi.n	801972e <__svfiscanf_r+0x22a>
 8019664:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8019666:	2b02      	cmp	r3, #2
 8019668:	dc73      	bgt.n	8019752 <__svfiscanf_r+0x24e>
 801966a:	466b      	mov	r3, sp
 801966c:	4622      	mov	r2, r4
 801966e:	a941      	add	r1, sp, #260	; 0x104
 8019670:	4630      	mov	r0, r6
 8019672:	f000 f8bf 	bl	80197f4 <_scanf_chars>
 8019676:	2801      	cmp	r0, #1
 8019678:	f000 8089 	beq.w	801978e <__svfiscanf_r+0x28a>
 801967c:	2802      	cmp	r0, #2
 801967e:	f47f af71 	bne.w	8019564 <__svfiscanf_r+0x60>
 8019682:	e01d      	b.n	80196c0 <__svfiscanf_r+0x1bc>
 8019684:	2b75      	cmp	r3, #117	; 0x75
 8019686:	d0d1      	beq.n	801962c <__svfiscanf_r+0x128>
 8019688:	2b78      	cmp	r3, #120	; 0x78
 801968a:	d0c0      	beq.n	801960e <__svfiscanf_r+0x10a>
 801968c:	2b73      	cmp	r3, #115	; 0x73
 801968e:	d1af      	bne.n	80195f0 <__svfiscanf_r+0xec>
 8019690:	2302      	movs	r3, #2
 8019692:	e7d8      	b.n	8019646 <__svfiscanf_r+0x142>
 8019694:	6863      	ldr	r3, [r4, #4]
 8019696:	2b00      	cmp	r3, #0
 8019698:	dd0c      	ble.n	80196b4 <__svfiscanf_r+0x1b0>
 801969a:	6823      	ldr	r3, [r4, #0]
 801969c:	781a      	ldrb	r2, [r3, #0]
 801969e:	455a      	cmp	r2, fp
 80196a0:	d175      	bne.n	801978e <__svfiscanf_r+0x28a>
 80196a2:	3301      	adds	r3, #1
 80196a4:	6862      	ldr	r2, [r4, #4]
 80196a6:	6023      	str	r3, [r4, #0]
 80196a8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80196aa:	3a01      	subs	r2, #1
 80196ac:	3301      	adds	r3, #1
 80196ae:	6062      	str	r2, [r4, #4]
 80196b0:	9345      	str	r3, [sp, #276]	; 0x114
 80196b2:	e757      	b.n	8019564 <__svfiscanf_r+0x60>
 80196b4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80196b6:	4621      	mov	r1, r4
 80196b8:	4630      	mov	r0, r6
 80196ba:	4798      	blx	r3
 80196bc:	2800      	cmp	r0, #0
 80196be:	d0ec      	beq.n	801969a <__svfiscanf_r+0x196>
 80196c0:	9844      	ldr	r0, [sp, #272]	; 0x110
 80196c2:	2800      	cmp	r0, #0
 80196c4:	d159      	bne.n	801977a <__svfiscanf_r+0x276>
 80196c6:	f04f 30ff 	mov.w	r0, #4294967295
 80196ca:	e05c      	b.n	8019786 <__svfiscanf_r+0x282>
 80196cc:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80196ce:	f042 0220 	orr.w	r2, r2, #32
 80196d2:	9241      	str	r2, [sp, #260]	; 0x104
 80196d4:	e79b      	b.n	801960e <__svfiscanf_r+0x10a>
 80196d6:	2308      	movs	r3, #8
 80196d8:	9342      	str	r3, [sp, #264]	; 0x108
 80196da:	2304      	movs	r3, #4
 80196dc:	e7b3      	b.n	8019646 <__svfiscanf_r+0x142>
 80196de:	4629      	mov	r1, r5
 80196e0:	4640      	mov	r0, r8
 80196e2:	f000 fa85 	bl	8019bf0 <__sccl>
 80196e6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80196e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80196ec:	9341      	str	r3, [sp, #260]	; 0x104
 80196ee:	4605      	mov	r5, r0
 80196f0:	2301      	movs	r3, #1
 80196f2:	e7a8      	b.n	8019646 <__svfiscanf_r+0x142>
 80196f4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80196f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80196fa:	9341      	str	r3, [sp, #260]	; 0x104
 80196fc:	2300      	movs	r3, #0
 80196fe:	e7a2      	b.n	8019646 <__svfiscanf_r+0x142>
 8019700:	9841      	ldr	r0, [sp, #260]	; 0x104
 8019702:	06c3      	lsls	r3, r0, #27
 8019704:	f53f af2e 	bmi.w	8019564 <__svfiscanf_r+0x60>
 8019708:	9b00      	ldr	r3, [sp, #0]
 801970a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801970c:	1d19      	adds	r1, r3, #4
 801970e:	9100      	str	r1, [sp, #0]
 8019710:	681b      	ldr	r3, [r3, #0]
 8019712:	07c0      	lsls	r0, r0, #31
 8019714:	bf4c      	ite	mi
 8019716:	801a      	strhmi	r2, [r3, #0]
 8019718:	601a      	strpl	r2, [r3, #0]
 801971a:	e723      	b.n	8019564 <__svfiscanf_r+0x60>
 801971c:	2305      	movs	r3, #5
 801971e:	e792      	b.n	8019646 <__svfiscanf_r+0x142>
 8019720:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8019722:	4621      	mov	r1, r4
 8019724:	4630      	mov	r0, r6
 8019726:	4798      	blx	r3
 8019728:	2800      	cmp	r0, #0
 801972a:	d090      	beq.n	801964e <__svfiscanf_r+0x14a>
 801972c:	e7c8      	b.n	80196c0 <__svfiscanf_r+0x1bc>
 801972e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8019730:	3201      	adds	r2, #1
 8019732:	9245      	str	r2, [sp, #276]	; 0x114
 8019734:	6862      	ldr	r2, [r4, #4]
 8019736:	3a01      	subs	r2, #1
 8019738:	2a00      	cmp	r2, #0
 801973a:	6062      	str	r2, [r4, #4]
 801973c:	dd02      	ble.n	8019744 <__svfiscanf_r+0x240>
 801973e:	3301      	adds	r3, #1
 8019740:	6023      	str	r3, [r4, #0]
 8019742:	e787      	b.n	8019654 <__svfiscanf_r+0x150>
 8019744:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8019746:	4621      	mov	r1, r4
 8019748:	4630      	mov	r0, r6
 801974a:	4798      	blx	r3
 801974c:	2800      	cmp	r0, #0
 801974e:	d081      	beq.n	8019654 <__svfiscanf_r+0x150>
 8019750:	e7b6      	b.n	80196c0 <__svfiscanf_r+0x1bc>
 8019752:	2b04      	cmp	r3, #4
 8019754:	dc06      	bgt.n	8019764 <__svfiscanf_r+0x260>
 8019756:	466b      	mov	r3, sp
 8019758:	4622      	mov	r2, r4
 801975a:	a941      	add	r1, sp, #260	; 0x104
 801975c:	4630      	mov	r0, r6
 801975e:	f000 f8ad 	bl	80198bc <_scanf_i>
 8019762:	e788      	b.n	8019676 <__svfiscanf_r+0x172>
 8019764:	4b0e      	ldr	r3, [pc, #56]	; (80197a0 <__svfiscanf_r+0x29c>)
 8019766:	2b00      	cmp	r3, #0
 8019768:	f43f aefc 	beq.w	8019564 <__svfiscanf_r+0x60>
 801976c:	466b      	mov	r3, sp
 801976e:	4622      	mov	r2, r4
 8019770:	a941      	add	r1, sp, #260	; 0x104
 8019772:	4630      	mov	r0, r6
 8019774:	f7fc f90a 	bl	801598c <_scanf_float>
 8019778:	e77d      	b.n	8019676 <__svfiscanf_r+0x172>
 801977a:	89a3      	ldrh	r3, [r4, #12]
 801977c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8019780:	bf18      	it	ne
 8019782:	f04f 30ff 	movne.w	r0, #4294967295
 8019786:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801978a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801978e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8019790:	e7f9      	b.n	8019786 <__svfiscanf_r+0x282>
 8019792:	bf00      	nop
 8019794:	08019e8d 	.word	0x08019e8d
 8019798:	08019ab9 	.word	0x08019ab9
 801979c:	0801a61a 	.word	0x0801a61a
 80197a0:	0801598d 	.word	0x0801598d

080197a4 <_vfiscanf_r>:
 80197a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80197a8:	460c      	mov	r4, r1
 80197aa:	4616      	mov	r6, r2
 80197ac:	461f      	mov	r7, r3
 80197ae:	4605      	mov	r5, r0
 80197b0:	b118      	cbz	r0, 80197ba <_vfiscanf_r+0x16>
 80197b2:	6983      	ldr	r3, [r0, #24]
 80197b4:	b90b      	cbnz	r3, 80197ba <_vfiscanf_r+0x16>
 80197b6:	f7fe faf1 	bl	8017d9c <__sinit>
 80197ba:	4b0b      	ldr	r3, [pc, #44]	; (80197e8 <_vfiscanf_r+0x44>)
 80197bc:	429c      	cmp	r4, r3
 80197be:	d108      	bne.n	80197d2 <_vfiscanf_r+0x2e>
 80197c0:	686c      	ldr	r4, [r5, #4]
 80197c2:	463b      	mov	r3, r7
 80197c4:	4632      	mov	r2, r6
 80197c6:	4621      	mov	r1, r4
 80197c8:	4628      	mov	r0, r5
 80197ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80197ce:	f7ff be99 	b.w	8019504 <__svfiscanf_r>
 80197d2:	4b06      	ldr	r3, [pc, #24]	; (80197ec <_vfiscanf_r+0x48>)
 80197d4:	429c      	cmp	r4, r3
 80197d6:	d101      	bne.n	80197dc <_vfiscanf_r+0x38>
 80197d8:	68ac      	ldr	r4, [r5, #8]
 80197da:	e7f2      	b.n	80197c2 <_vfiscanf_r+0x1e>
 80197dc:	4b04      	ldr	r3, [pc, #16]	; (80197f0 <_vfiscanf_r+0x4c>)
 80197de:	429c      	cmp	r4, r3
 80197e0:	bf08      	it	eq
 80197e2:	68ec      	ldreq	r4, [r5, #12]
 80197e4:	e7ed      	b.n	80197c2 <_vfiscanf_r+0x1e>
 80197e6:	bf00      	nop
 80197e8:	0801a4c8 	.word	0x0801a4c8
 80197ec:	0801a4e8 	.word	0x0801a4e8
 80197f0:	0801a4a8 	.word	0x0801a4a8

080197f4 <_scanf_chars>:
 80197f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80197f8:	4615      	mov	r5, r2
 80197fa:	688a      	ldr	r2, [r1, #8]
 80197fc:	4680      	mov	r8, r0
 80197fe:	460c      	mov	r4, r1
 8019800:	b932      	cbnz	r2, 8019810 <_scanf_chars+0x1c>
 8019802:	698a      	ldr	r2, [r1, #24]
 8019804:	2a00      	cmp	r2, #0
 8019806:	bf14      	ite	ne
 8019808:	f04f 32ff 	movne.w	r2, #4294967295
 801980c:	2201      	moveq	r2, #1
 801980e:	608a      	str	r2, [r1, #8]
 8019810:	6822      	ldr	r2, [r4, #0]
 8019812:	06d1      	lsls	r1, r2, #27
 8019814:	bf5f      	itttt	pl
 8019816:	681a      	ldrpl	r2, [r3, #0]
 8019818:	1d11      	addpl	r1, r2, #4
 801981a:	6019      	strpl	r1, [r3, #0]
 801981c:	6817      	ldrpl	r7, [r2, #0]
 801981e:	2600      	movs	r6, #0
 8019820:	69a3      	ldr	r3, [r4, #24]
 8019822:	b1db      	cbz	r3, 801985c <_scanf_chars+0x68>
 8019824:	2b01      	cmp	r3, #1
 8019826:	d107      	bne.n	8019838 <_scanf_chars+0x44>
 8019828:	682b      	ldr	r3, [r5, #0]
 801982a:	6962      	ldr	r2, [r4, #20]
 801982c:	781b      	ldrb	r3, [r3, #0]
 801982e:	5cd3      	ldrb	r3, [r2, r3]
 8019830:	b9a3      	cbnz	r3, 801985c <_scanf_chars+0x68>
 8019832:	2e00      	cmp	r6, #0
 8019834:	d132      	bne.n	801989c <_scanf_chars+0xa8>
 8019836:	e006      	b.n	8019846 <_scanf_chars+0x52>
 8019838:	2b02      	cmp	r3, #2
 801983a:	d007      	beq.n	801984c <_scanf_chars+0x58>
 801983c:	2e00      	cmp	r6, #0
 801983e:	d12d      	bne.n	801989c <_scanf_chars+0xa8>
 8019840:	69a3      	ldr	r3, [r4, #24]
 8019842:	2b01      	cmp	r3, #1
 8019844:	d12a      	bne.n	801989c <_scanf_chars+0xa8>
 8019846:	2001      	movs	r0, #1
 8019848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801984c:	f7fe fe76 	bl	801853c <__locale_ctype_ptr>
 8019850:	682b      	ldr	r3, [r5, #0]
 8019852:	781b      	ldrb	r3, [r3, #0]
 8019854:	4418      	add	r0, r3
 8019856:	7843      	ldrb	r3, [r0, #1]
 8019858:	071b      	lsls	r3, r3, #28
 801985a:	d4ef      	bmi.n	801983c <_scanf_chars+0x48>
 801985c:	6823      	ldr	r3, [r4, #0]
 801985e:	06da      	lsls	r2, r3, #27
 8019860:	bf5e      	ittt	pl
 8019862:	682b      	ldrpl	r3, [r5, #0]
 8019864:	781b      	ldrbpl	r3, [r3, #0]
 8019866:	703b      	strbpl	r3, [r7, #0]
 8019868:	682a      	ldr	r2, [r5, #0]
 801986a:	686b      	ldr	r3, [r5, #4]
 801986c:	f102 0201 	add.w	r2, r2, #1
 8019870:	602a      	str	r2, [r5, #0]
 8019872:	68a2      	ldr	r2, [r4, #8]
 8019874:	f103 33ff 	add.w	r3, r3, #4294967295
 8019878:	f102 32ff 	add.w	r2, r2, #4294967295
 801987c:	606b      	str	r3, [r5, #4]
 801987e:	f106 0601 	add.w	r6, r6, #1
 8019882:	bf58      	it	pl
 8019884:	3701      	addpl	r7, #1
 8019886:	60a2      	str	r2, [r4, #8]
 8019888:	b142      	cbz	r2, 801989c <_scanf_chars+0xa8>
 801988a:	2b00      	cmp	r3, #0
 801988c:	dcc8      	bgt.n	8019820 <_scanf_chars+0x2c>
 801988e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019892:	4629      	mov	r1, r5
 8019894:	4640      	mov	r0, r8
 8019896:	4798      	blx	r3
 8019898:	2800      	cmp	r0, #0
 801989a:	d0c1      	beq.n	8019820 <_scanf_chars+0x2c>
 801989c:	6823      	ldr	r3, [r4, #0]
 801989e:	f013 0310 	ands.w	r3, r3, #16
 80198a2:	d105      	bne.n	80198b0 <_scanf_chars+0xbc>
 80198a4:	68e2      	ldr	r2, [r4, #12]
 80198a6:	3201      	adds	r2, #1
 80198a8:	60e2      	str	r2, [r4, #12]
 80198aa:	69a2      	ldr	r2, [r4, #24]
 80198ac:	b102      	cbz	r2, 80198b0 <_scanf_chars+0xbc>
 80198ae:	703b      	strb	r3, [r7, #0]
 80198b0:	6923      	ldr	r3, [r4, #16]
 80198b2:	441e      	add	r6, r3
 80198b4:	6126      	str	r6, [r4, #16]
 80198b6:	2000      	movs	r0, #0
 80198b8:	e7c6      	b.n	8019848 <_scanf_chars+0x54>
	...

080198bc <_scanf_i>:
 80198bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80198c0:	469a      	mov	sl, r3
 80198c2:	4b74      	ldr	r3, [pc, #464]	; (8019a94 <_scanf_i+0x1d8>)
 80198c4:	460c      	mov	r4, r1
 80198c6:	4683      	mov	fp, r0
 80198c8:	4616      	mov	r6, r2
 80198ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80198ce:	b087      	sub	sp, #28
 80198d0:	ab03      	add	r3, sp, #12
 80198d2:	68a7      	ldr	r7, [r4, #8]
 80198d4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80198d8:	4b6f      	ldr	r3, [pc, #444]	; (8019a98 <_scanf_i+0x1dc>)
 80198da:	69a1      	ldr	r1, [r4, #24]
 80198dc:	4a6f      	ldr	r2, [pc, #444]	; (8019a9c <_scanf_i+0x1e0>)
 80198de:	2903      	cmp	r1, #3
 80198e0:	bf08      	it	eq
 80198e2:	461a      	moveq	r2, r3
 80198e4:	1e7b      	subs	r3, r7, #1
 80198e6:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80198ea:	bf84      	itt	hi
 80198ec:	f240 135d 	movwhi	r3, #349	; 0x15d
 80198f0:	60a3      	strhi	r3, [r4, #8]
 80198f2:	6823      	ldr	r3, [r4, #0]
 80198f4:	9200      	str	r2, [sp, #0]
 80198f6:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80198fa:	bf88      	it	hi
 80198fc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8019900:	f104 091c 	add.w	r9, r4, #28
 8019904:	6023      	str	r3, [r4, #0]
 8019906:	bf8c      	ite	hi
 8019908:	197f      	addhi	r7, r7, r5
 801990a:	2700      	movls	r7, #0
 801990c:	464b      	mov	r3, r9
 801990e:	f04f 0800 	mov.w	r8, #0
 8019912:	9301      	str	r3, [sp, #4]
 8019914:	6831      	ldr	r1, [r6, #0]
 8019916:	ab03      	add	r3, sp, #12
 8019918:	2202      	movs	r2, #2
 801991a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801991e:	7809      	ldrb	r1, [r1, #0]
 8019920:	f7ee fb96 	bl	8008050 <memchr>
 8019924:	9b01      	ldr	r3, [sp, #4]
 8019926:	b330      	cbz	r0, 8019976 <_scanf_i+0xba>
 8019928:	f1b8 0f01 	cmp.w	r8, #1
 801992c:	d15a      	bne.n	80199e4 <_scanf_i+0x128>
 801992e:	6862      	ldr	r2, [r4, #4]
 8019930:	b92a      	cbnz	r2, 801993e <_scanf_i+0x82>
 8019932:	6822      	ldr	r2, [r4, #0]
 8019934:	2108      	movs	r1, #8
 8019936:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801993a:	6061      	str	r1, [r4, #4]
 801993c:	6022      	str	r2, [r4, #0]
 801993e:	6822      	ldr	r2, [r4, #0]
 8019940:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8019944:	6022      	str	r2, [r4, #0]
 8019946:	68a2      	ldr	r2, [r4, #8]
 8019948:	1e51      	subs	r1, r2, #1
 801994a:	60a1      	str	r1, [r4, #8]
 801994c:	b19a      	cbz	r2, 8019976 <_scanf_i+0xba>
 801994e:	6832      	ldr	r2, [r6, #0]
 8019950:	1c51      	adds	r1, r2, #1
 8019952:	6031      	str	r1, [r6, #0]
 8019954:	7812      	ldrb	r2, [r2, #0]
 8019956:	701a      	strb	r2, [r3, #0]
 8019958:	1c5d      	adds	r5, r3, #1
 801995a:	6873      	ldr	r3, [r6, #4]
 801995c:	3b01      	subs	r3, #1
 801995e:	2b00      	cmp	r3, #0
 8019960:	6073      	str	r3, [r6, #4]
 8019962:	dc07      	bgt.n	8019974 <_scanf_i+0xb8>
 8019964:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019968:	4631      	mov	r1, r6
 801996a:	4658      	mov	r0, fp
 801996c:	4798      	blx	r3
 801996e:	2800      	cmp	r0, #0
 8019970:	f040 8086 	bne.w	8019a80 <_scanf_i+0x1c4>
 8019974:	462b      	mov	r3, r5
 8019976:	f108 0801 	add.w	r8, r8, #1
 801997a:	f1b8 0f03 	cmp.w	r8, #3
 801997e:	d1c8      	bne.n	8019912 <_scanf_i+0x56>
 8019980:	6862      	ldr	r2, [r4, #4]
 8019982:	b90a      	cbnz	r2, 8019988 <_scanf_i+0xcc>
 8019984:	220a      	movs	r2, #10
 8019986:	6062      	str	r2, [r4, #4]
 8019988:	6862      	ldr	r2, [r4, #4]
 801998a:	4945      	ldr	r1, [pc, #276]	; (8019aa0 <_scanf_i+0x1e4>)
 801998c:	6960      	ldr	r0, [r4, #20]
 801998e:	9301      	str	r3, [sp, #4]
 8019990:	1a89      	subs	r1, r1, r2
 8019992:	f000 f92d 	bl	8019bf0 <__sccl>
 8019996:	9b01      	ldr	r3, [sp, #4]
 8019998:	f04f 0800 	mov.w	r8, #0
 801999c:	461d      	mov	r5, r3
 801999e:	68a3      	ldr	r3, [r4, #8]
 80199a0:	6822      	ldr	r2, [r4, #0]
 80199a2:	2b00      	cmp	r3, #0
 80199a4:	d03a      	beq.n	8019a1c <_scanf_i+0x160>
 80199a6:	6831      	ldr	r1, [r6, #0]
 80199a8:	6960      	ldr	r0, [r4, #20]
 80199aa:	f891 c000 	ldrb.w	ip, [r1]
 80199ae:	f810 000c 	ldrb.w	r0, [r0, ip]
 80199b2:	2800      	cmp	r0, #0
 80199b4:	d032      	beq.n	8019a1c <_scanf_i+0x160>
 80199b6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80199ba:	d121      	bne.n	8019a00 <_scanf_i+0x144>
 80199bc:	0510      	lsls	r0, r2, #20
 80199be:	d51f      	bpl.n	8019a00 <_scanf_i+0x144>
 80199c0:	f108 0801 	add.w	r8, r8, #1
 80199c4:	b117      	cbz	r7, 80199cc <_scanf_i+0x110>
 80199c6:	3301      	adds	r3, #1
 80199c8:	3f01      	subs	r7, #1
 80199ca:	60a3      	str	r3, [r4, #8]
 80199cc:	6873      	ldr	r3, [r6, #4]
 80199ce:	3b01      	subs	r3, #1
 80199d0:	2b00      	cmp	r3, #0
 80199d2:	6073      	str	r3, [r6, #4]
 80199d4:	dd1b      	ble.n	8019a0e <_scanf_i+0x152>
 80199d6:	6833      	ldr	r3, [r6, #0]
 80199d8:	3301      	adds	r3, #1
 80199da:	6033      	str	r3, [r6, #0]
 80199dc:	68a3      	ldr	r3, [r4, #8]
 80199de:	3b01      	subs	r3, #1
 80199e0:	60a3      	str	r3, [r4, #8]
 80199e2:	e7dc      	b.n	801999e <_scanf_i+0xe2>
 80199e4:	f1b8 0f02 	cmp.w	r8, #2
 80199e8:	d1ad      	bne.n	8019946 <_scanf_i+0x8a>
 80199ea:	6822      	ldr	r2, [r4, #0]
 80199ec:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80199f0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80199f4:	d1bf      	bne.n	8019976 <_scanf_i+0xba>
 80199f6:	2110      	movs	r1, #16
 80199f8:	6061      	str	r1, [r4, #4]
 80199fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80199fe:	e7a1      	b.n	8019944 <_scanf_i+0x88>
 8019a00:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8019a04:	6022      	str	r2, [r4, #0]
 8019a06:	780b      	ldrb	r3, [r1, #0]
 8019a08:	702b      	strb	r3, [r5, #0]
 8019a0a:	3501      	adds	r5, #1
 8019a0c:	e7de      	b.n	80199cc <_scanf_i+0x110>
 8019a0e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019a12:	4631      	mov	r1, r6
 8019a14:	4658      	mov	r0, fp
 8019a16:	4798      	blx	r3
 8019a18:	2800      	cmp	r0, #0
 8019a1a:	d0df      	beq.n	80199dc <_scanf_i+0x120>
 8019a1c:	6823      	ldr	r3, [r4, #0]
 8019a1e:	05d9      	lsls	r1, r3, #23
 8019a20:	d50c      	bpl.n	8019a3c <_scanf_i+0x180>
 8019a22:	454d      	cmp	r5, r9
 8019a24:	d908      	bls.n	8019a38 <_scanf_i+0x17c>
 8019a26:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8019a2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019a2e:	4632      	mov	r2, r6
 8019a30:	4658      	mov	r0, fp
 8019a32:	4798      	blx	r3
 8019a34:	1e6f      	subs	r7, r5, #1
 8019a36:	463d      	mov	r5, r7
 8019a38:	454d      	cmp	r5, r9
 8019a3a:	d029      	beq.n	8019a90 <_scanf_i+0x1d4>
 8019a3c:	6822      	ldr	r2, [r4, #0]
 8019a3e:	f012 0210 	ands.w	r2, r2, #16
 8019a42:	d113      	bne.n	8019a6c <_scanf_i+0x1b0>
 8019a44:	702a      	strb	r2, [r5, #0]
 8019a46:	6863      	ldr	r3, [r4, #4]
 8019a48:	9e00      	ldr	r6, [sp, #0]
 8019a4a:	4649      	mov	r1, r9
 8019a4c:	4658      	mov	r0, fp
 8019a4e:	47b0      	blx	r6
 8019a50:	f8da 3000 	ldr.w	r3, [sl]
 8019a54:	6821      	ldr	r1, [r4, #0]
 8019a56:	1d1a      	adds	r2, r3, #4
 8019a58:	f8ca 2000 	str.w	r2, [sl]
 8019a5c:	f011 0f20 	tst.w	r1, #32
 8019a60:	681b      	ldr	r3, [r3, #0]
 8019a62:	d010      	beq.n	8019a86 <_scanf_i+0x1ca>
 8019a64:	6018      	str	r0, [r3, #0]
 8019a66:	68e3      	ldr	r3, [r4, #12]
 8019a68:	3301      	adds	r3, #1
 8019a6a:	60e3      	str	r3, [r4, #12]
 8019a6c:	eba5 0509 	sub.w	r5, r5, r9
 8019a70:	44a8      	add	r8, r5
 8019a72:	6925      	ldr	r5, [r4, #16]
 8019a74:	4445      	add	r5, r8
 8019a76:	6125      	str	r5, [r4, #16]
 8019a78:	2000      	movs	r0, #0
 8019a7a:	b007      	add	sp, #28
 8019a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019a80:	f04f 0800 	mov.w	r8, #0
 8019a84:	e7ca      	b.n	8019a1c <_scanf_i+0x160>
 8019a86:	07ca      	lsls	r2, r1, #31
 8019a88:	bf4c      	ite	mi
 8019a8a:	8018      	strhmi	r0, [r3, #0]
 8019a8c:	6018      	strpl	r0, [r3, #0]
 8019a8e:	e7ea      	b.n	8019a66 <_scanf_i+0x1aa>
 8019a90:	2001      	movs	r0, #1
 8019a92:	e7f2      	b.n	8019a7a <_scanf_i+0x1be>
 8019a94:	0801a3d8 	.word	0x0801a3d8
 8019a98:	08016d69 	.word	0x08016d69
 8019a9c:	08019df5 	.word	0x08019df5
 8019aa0:	0801a635 	.word	0x0801a635

08019aa4 <lflush>:
 8019aa4:	8983      	ldrh	r3, [r0, #12]
 8019aa6:	f003 0309 	and.w	r3, r3, #9
 8019aaa:	2b09      	cmp	r3, #9
 8019aac:	d101      	bne.n	8019ab2 <lflush+0xe>
 8019aae:	f7fe b923 	b.w	8017cf8 <fflush>
 8019ab2:	2000      	movs	r0, #0
 8019ab4:	4770      	bx	lr
	...

08019ab8 <__srefill_r>:
 8019ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019aba:	460c      	mov	r4, r1
 8019abc:	4605      	mov	r5, r0
 8019abe:	b118      	cbz	r0, 8019ac8 <__srefill_r+0x10>
 8019ac0:	6983      	ldr	r3, [r0, #24]
 8019ac2:	b90b      	cbnz	r3, 8019ac8 <__srefill_r+0x10>
 8019ac4:	f7fe f96a 	bl	8017d9c <__sinit>
 8019ac8:	4b3c      	ldr	r3, [pc, #240]	; (8019bbc <__srefill_r+0x104>)
 8019aca:	429c      	cmp	r4, r3
 8019acc:	d10a      	bne.n	8019ae4 <__srefill_r+0x2c>
 8019ace:	686c      	ldr	r4, [r5, #4]
 8019ad0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019ad4:	2300      	movs	r3, #0
 8019ad6:	6063      	str	r3, [r4, #4]
 8019ad8:	b293      	uxth	r3, r2
 8019ada:	069e      	lsls	r6, r3, #26
 8019adc:	d50c      	bpl.n	8019af8 <__srefill_r+0x40>
 8019ade:	f04f 30ff 	mov.w	r0, #4294967295
 8019ae2:	e067      	b.n	8019bb4 <__srefill_r+0xfc>
 8019ae4:	4b36      	ldr	r3, [pc, #216]	; (8019bc0 <__srefill_r+0x108>)
 8019ae6:	429c      	cmp	r4, r3
 8019ae8:	d101      	bne.n	8019aee <__srefill_r+0x36>
 8019aea:	68ac      	ldr	r4, [r5, #8]
 8019aec:	e7f0      	b.n	8019ad0 <__srefill_r+0x18>
 8019aee:	4b35      	ldr	r3, [pc, #212]	; (8019bc4 <__srefill_r+0x10c>)
 8019af0:	429c      	cmp	r4, r3
 8019af2:	bf08      	it	eq
 8019af4:	68ec      	ldreq	r4, [r5, #12]
 8019af6:	e7eb      	b.n	8019ad0 <__srefill_r+0x18>
 8019af8:	0758      	lsls	r0, r3, #29
 8019afa:	d449      	bmi.n	8019b90 <__srefill_r+0xd8>
 8019afc:	06d9      	lsls	r1, r3, #27
 8019afe:	d405      	bmi.n	8019b0c <__srefill_r+0x54>
 8019b00:	2309      	movs	r3, #9
 8019b02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8019b06:	602b      	str	r3, [r5, #0]
 8019b08:	81a2      	strh	r2, [r4, #12]
 8019b0a:	e7e8      	b.n	8019ade <__srefill_r+0x26>
 8019b0c:	071a      	lsls	r2, r3, #28
 8019b0e:	d50b      	bpl.n	8019b28 <__srefill_r+0x70>
 8019b10:	4621      	mov	r1, r4
 8019b12:	4628      	mov	r0, r5
 8019b14:	f7fe f8c6 	bl	8017ca4 <_fflush_r>
 8019b18:	2800      	cmp	r0, #0
 8019b1a:	d1e0      	bne.n	8019ade <__srefill_r+0x26>
 8019b1c:	89a3      	ldrh	r3, [r4, #12]
 8019b1e:	60a0      	str	r0, [r4, #8]
 8019b20:	f023 0308 	bic.w	r3, r3, #8
 8019b24:	81a3      	strh	r3, [r4, #12]
 8019b26:	61a0      	str	r0, [r4, #24]
 8019b28:	89a3      	ldrh	r3, [r4, #12]
 8019b2a:	f043 0304 	orr.w	r3, r3, #4
 8019b2e:	81a3      	strh	r3, [r4, #12]
 8019b30:	6923      	ldr	r3, [r4, #16]
 8019b32:	b91b      	cbnz	r3, 8019b3c <__srefill_r+0x84>
 8019b34:	4621      	mov	r1, r4
 8019b36:	4628      	mov	r0, r5
 8019b38:	f7fe fd42 	bl	80185c0 <__smakebuf_r>
 8019b3c:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8019b40:	b2be      	uxth	r6, r7
 8019b42:	07b3      	lsls	r3, r6, #30
 8019b44:	d00f      	beq.n	8019b66 <__srefill_r+0xae>
 8019b46:	2301      	movs	r3, #1
 8019b48:	81a3      	strh	r3, [r4, #12]
 8019b4a:	4b1f      	ldr	r3, [pc, #124]	; (8019bc8 <__srefill_r+0x110>)
 8019b4c:	491f      	ldr	r1, [pc, #124]	; (8019bcc <__srefill_r+0x114>)
 8019b4e:	6818      	ldr	r0, [r3, #0]
 8019b50:	f006 0609 	and.w	r6, r6, #9
 8019b54:	f7fe f98e 	bl	8017e74 <_fwalk>
 8019b58:	2e09      	cmp	r6, #9
 8019b5a:	81a7      	strh	r7, [r4, #12]
 8019b5c:	d103      	bne.n	8019b66 <__srefill_r+0xae>
 8019b5e:	4621      	mov	r1, r4
 8019b60:	4628      	mov	r0, r5
 8019b62:	f7fe f819 	bl	8017b98 <__sflush_r>
 8019b66:	6922      	ldr	r2, [r4, #16]
 8019b68:	6022      	str	r2, [r4, #0]
 8019b6a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8019b6c:	6963      	ldr	r3, [r4, #20]
 8019b6e:	6a21      	ldr	r1, [r4, #32]
 8019b70:	4628      	mov	r0, r5
 8019b72:	47b0      	blx	r6
 8019b74:	2800      	cmp	r0, #0
 8019b76:	6060      	str	r0, [r4, #4]
 8019b78:	dc1d      	bgt.n	8019bb6 <__srefill_r+0xfe>
 8019b7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019b7e:	bf17      	itett	ne
 8019b80:	2200      	movne	r2, #0
 8019b82:	f043 0320 	orreq.w	r3, r3, #32
 8019b86:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8019b8a:	6062      	strne	r2, [r4, #4]
 8019b8c:	81a3      	strh	r3, [r4, #12]
 8019b8e:	e7a6      	b.n	8019ade <__srefill_r+0x26>
 8019b90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019b92:	2900      	cmp	r1, #0
 8019b94:	d0cc      	beq.n	8019b30 <__srefill_r+0x78>
 8019b96:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019b9a:	4299      	cmp	r1, r3
 8019b9c:	d002      	beq.n	8019ba4 <__srefill_r+0xec>
 8019b9e:	4628      	mov	r0, r5
 8019ba0:	f7ff f976 	bl	8018e90 <_free_r>
 8019ba4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8019ba6:	6063      	str	r3, [r4, #4]
 8019ba8:	2000      	movs	r0, #0
 8019baa:	6360      	str	r0, [r4, #52]	; 0x34
 8019bac:	2b00      	cmp	r3, #0
 8019bae:	d0bf      	beq.n	8019b30 <__srefill_r+0x78>
 8019bb0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8019bb2:	6023      	str	r3, [r4, #0]
 8019bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019bb6:	2000      	movs	r0, #0
 8019bb8:	e7fc      	b.n	8019bb4 <__srefill_r+0xfc>
 8019bba:	bf00      	nop
 8019bbc:	0801a4c8 	.word	0x0801a4c8
 8019bc0:	0801a4e8 	.word	0x0801a4e8
 8019bc4:	0801a4a8 	.word	0x0801a4a8
 8019bc8:	0801a40c 	.word	0x0801a40c
 8019bcc:	08019aa5 	.word	0x08019aa5

08019bd0 <_sbrk_r>:
 8019bd0:	b538      	push	{r3, r4, r5, lr}
 8019bd2:	4c06      	ldr	r4, [pc, #24]	; (8019bec <_sbrk_r+0x1c>)
 8019bd4:	2300      	movs	r3, #0
 8019bd6:	4605      	mov	r5, r0
 8019bd8:	4608      	mov	r0, r1
 8019bda:	6023      	str	r3, [r4, #0]
 8019bdc:	f7f4 fe3e 	bl	800e85c <_sbrk>
 8019be0:	1c43      	adds	r3, r0, #1
 8019be2:	d102      	bne.n	8019bea <_sbrk_r+0x1a>
 8019be4:	6823      	ldr	r3, [r4, #0]
 8019be6:	b103      	cbz	r3, 8019bea <_sbrk_r+0x1a>
 8019be8:	602b      	str	r3, [r5, #0]
 8019bea:	bd38      	pop	{r3, r4, r5, pc}
 8019bec:	20000ea8 	.word	0x20000ea8

08019bf0 <__sccl>:
 8019bf0:	b570      	push	{r4, r5, r6, lr}
 8019bf2:	780b      	ldrb	r3, [r1, #0]
 8019bf4:	2b5e      	cmp	r3, #94	; 0x5e
 8019bf6:	bf13      	iteet	ne
 8019bf8:	1c4a      	addne	r2, r1, #1
 8019bfa:	1c8a      	addeq	r2, r1, #2
 8019bfc:	784b      	ldrbeq	r3, [r1, #1]
 8019bfe:	2100      	movne	r1, #0
 8019c00:	bf08      	it	eq
 8019c02:	2101      	moveq	r1, #1
 8019c04:	1e44      	subs	r4, r0, #1
 8019c06:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8019c0a:	f804 1f01 	strb.w	r1, [r4, #1]!
 8019c0e:	42ac      	cmp	r4, r5
 8019c10:	d1fb      	bne.n	8019c0a <__sccl+0x1a>
 8019c12:	b913      	cbnz	r3, 8019c1a <__sccl+0x2a>
 8019c14:	3a01      	subs	r2, #1
 8019c16:	4610      	mov	r0, r2
 8019c18:	bd70      	pop	{r4, r5, r6, pc}
 8019c1a:	f081 0401 	eor.w	r4, r1, #1
 8019c1e:	54c4      	strb	r4, [r0, r3]
 8019c20:	1c51      	adds	r1, r2, #1
 8019c22:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8019c26:	2d2d      	cmp	r5, #45	; 0x2d
 8019c28:	f101 36ff 	add.w	r6, r1, #4294967295
 8019c2c:	460a      	mov	r2, r1
 8019c2e:	d006      	beq.n	8019c3e <__sccl+0x4e>
 8019c30:	2d5d      	cmp	r5, #93	; 0x5d
 8019c32:	d0f0      	beq.n	8019c16 <__sccl+0x26>
 8019c34:	b90d      	cbnz	r5, 8019c3a <__sccl+0x4a>
 8019c36:	4632      	mov	r2, r6
 8019c38:	e7ed      	b.n	8019c16 <__sccl+0x26>
 8019c3a:	462b      	mov	r3, r5
 8019c3c:	e7ef      	b.n	8019c1e <__sccl+0x2e>
 8019c3e:	780e      	ldrb	r6, [r1, #0]
 8019c40:	2e5d      	cmp	r6, #93	; 0x5d
 8019c42:	d0fa      	beq.n	8019c3a <__sccl+0x4a>
 8019c44:	42b3      	cmp	r3, r6
 8019c46:	dcf8      	bgt.n	8019c3a <__sccl+0x4a>
 8019c48:	3301      	adds	r3, #1
 8019c4a:	429e      	cmp	r6, r3
 8019c4c:	54c4      	strb	r4, [r0, r3]
 8019c4e:	dcfb      	bgt.n	8019c48 <__sccl+0x58>
 8019c50:	3102      	adds	r1, #2
 8019c52:	e7e6      	b.n	8019c22 <__sccl+0x32>

08019c54 <__sread>:
 8019c54:	b510      	push	{r4, lr}
 8019c56:	460c      	mov	r4, r1
 8019c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019c5c:	f000 fa2e 	bl	801a0bc <_read_r>
 8019c60:	2800      	cmp	r0, #0
 8019c62:	bfab      	itete	ge
 8019c64:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8019c66:	89a3      	ldrhlt	r3, [r4, #12]
 8019c68:	181b      	addge	r3, r3, r0
 8019c6a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8019c6e:	bfac      	ite	ge
 8019c70:	6563      	strge	r3, [r4, #84]	; 0x54
 8019c72:	81a3      	strhlt	r3, [r4, #12]
 8019c74:	bd10      	pop	{r4, pc}

08019c76 <__swrite>:
 8019c76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019c7a:	461f      	mov	r7, r3
 8019c7c:	898b      	ldrh	r3, [r1, #12]
 8019c7e:	05db      	lsls	r3, r3, #23
 8019c80:	4605      	mov	r5, r0
 8019c82:	460c      	mov	r4, r1
 8019c84:	4616      	mov	r6, r2
 8019c86:	d505      	bpl.n	8019c94 <__swrite+0x1e>
 8019c88:	2302      	movs	r3, #2
 8019c8a:	2200      	movs	r2, #0
 8019c8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019c90:	f000 f9c0 	bl	801a014 <_lseek_r>
 8019c94:	89a3      	ldrh	r3, [r4, #12]
 8019c96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019c9a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8019c9e:	81a3      	strh	r3, [r4, #12]
 8019ca0:	4632      	mov	r2, r6
 8019ca2:	463b      	mov	r3, r7
 8019ca4:	4628      	mov	r0, r5
 8019ca6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019caa:	f000 b96f 	b.w	8019f8c <_write_r>

08019cae <__sseek>:
 8019cae:	b510      	push	{r4, lr}
 8019cb0:	460c      	mov	r4, r1
 8019cb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019cb6:	f000 f9ad 	bl	801a014 <_lseek_r>
 8019cba:	1c43      	adds	r3, r0, #1
 8019cbc:	89a3      	ldrh	r3, [r4, #12]
 8019cbe:	bf15      	itete	ne
 8019cc0:	6560      	strne	r0, [r4, #84]	; 0x54
 8019cc2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8019cc6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8019cca:	81a3      	strheq	r3, [r4, #12]
 8019ccc:	bf18      	it	ne
 8019cce:	81a3      	strhne	r3, [r4, #12]
 8019cd0:	bd10      	pop	{r4, pc}

08019cd2 <__sclose>:
 8019cd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019cd6:	f000 b96b 	b.w	8019fb0 <_close_r>

08019cda <strncmp>:
 8019cda:	b510      	push	{r4, lr}
 8019cdc:	b16a      	cbz	r2, 8019cfa <strncmp+0x20>
 8019cde:	3901      	subs	r1, #1
 8019ce0:	1884      	adds	r4, r0, r2
 8019ce2:	f810 3b01 	ldrb.w	r3, [r0], #1
 8019ce6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8019cea:	4293      	cmp	r3, r2
 8019cec:	d103      	bne.n	8019cf6 <strncmp+0x1c>
 8019cee:	42a0      	cmp	r0, r4
 8019cf0:	d001      	beq.n	8019cf6 <strncmp+0x1c>
 8019cf2:	2b00      	cmp	r3, #0
 8019cf4:	d1f5      	bne.n	8019ce2 <strncmp+0x8>
 8019cf6:	1a98      	subs	r0, r3, r2
 8019cf8:	bd10      	pop	{r4, pc}
 8019cfa:	4610      	mov	r0, r2
 8019cfc:	e7fc      	b.n	8019cf8 <strncmp+0x1e>

08019cfe <_strtoul_l.isra.0>:
 8019cfe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019d02:	4680      	mov	r8, r0
 8019d04:	4689      	mov	r9, r1
 8019d06:	4692      	mov	sl, r2
 8019d08:	461e      	mov	r6, r3
 8019d0a:	460f      	mov	r7, r1
 8019d0c:	463d      	mov	r5, r7
 8019d0e:	9808      	ldr	r0, [sp, #32]
 8019d10:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019d14:	f7fe fc0e 	bl	8018534 <__locale_ctype_ptr_l>
 8019d18:	4420      	add	r0, r4
 8019d1a:	7843      	ldrb	r3, [r0, #1]
 8019d1c:	f013 0308 	ands.w	r3, r3, #8
 8019d20:	d130      	bne.n	8019d84 <_strtoul_l.isra.0+0x86>
 8019d22:	2c2d      	cmp	r4, #45	; 0x2d
 8019d24:	d130      	bne.n	8019d88 <_strtoul_l.isra.0+0x8a>
 8019d26:	787c      	ldrb	r4, [r7, #1]
 8019d28:	1cbd      	adds	r5, r7, #2
 8019d2a:	2101      	movs	r1, #1
 8019d2c:	2e00      	cmp	r6, #0
 8019d2e:	d05c      	beq.n	8019dea <_strtoul_l.isra.0+0xec>
 8019d30:	2e10      	cmp	r6, #16
 8019d32:	d109      	bne.n	8019d48 <_strtoul_l.isra.0+0x4a>
 8019d34:	2c30      	cmp	r4, #48	; 0x30
 8019d36:	d107      	bne.n	8019d48 <_strtoul_l.isra.0+0x4a>
 8019d38:	782b      	ldrb	r3, [r5, #0]
 8019d3a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8019d3e:	2b58      	cmp	r3, #88	; 0x58
 8019d40:	d14e      	bne.n	8019de0 <_strtoul_l.isra.0+0xe2>
 8019d42:	786c      	ldrb	r4, [r5, #1]
 8019d44:	2610      	movs	r6, #16
 8019d46:	3502      	adds	r5, #2
 8019d48:	f04f 32ff 	mov.w	r2, #4294967295
 8019d4c:	2300      	movs	r3, #0
 8019d4e:	fbb2 f2f6 	udiv	r2, r2, r6
 8019d52:	fb06 fc02 	mul.w	ip, r6, r2
 8019d56:	ea6f 0c0c 	mvn.w	ip, ip
 8019d5a:	4618      	mov	r0, r3
 8019d5c:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8019d60:	2f09      	cmp	r7, #9
 8019d62:	d817      	bhi.n	8019d94 <_strtoul_l.isra.0+0x96>
 8019d64:	463c      	mov	r4, r7
 8019d66:	42a6      	cmp	r6, r4
 8019d68:	dd23      	ble.n	8019db2 <_strtoul_l.isra.0+0xb4>
 8019d6a:	2b00      	cmp	r3, #0
 8019d6c:	db1e      	blt.n	8019dac <_strtoul_l.isra.0+0xae>
 8019d6e:	4282      	cmp	r2, r0
 8019d70:	d31c      	bcc.n	8019dac <_strtoul_l.isra.0+0xae>
 8019d72:	d101      	bne.n	8019d78 <_strtoul_l.isra.0+0x7a>
 8019d74:	45a4      	cmp	ip, r4
 8019d76:	db19      	blt.n	8019dac <_strtoul_l.isra.0+0xae>
 8019d78:	fb00 4006 	mla	r0, r0, r6, r4
 8019d7c:	2301      	movs	r3, #1
 8019d7e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019d82:	e7eb      	b.n	8019d5c <_strtoul_l.isra.0+0x5e>
 8019d84:	462f      	mov	r7, r5
 8019d86:	e7c1      	b.n	8019d0c <_strtoul_l.isra.0+0xe>
 8019d88:	2c2b      	cmp	r4, #43	; 0x2b
 8019d8a:	bf04      	itt	eq
 8019d8c:	1cbd      	addeq	r5, r7, #2
 8019d8e:	787c      	ldrbeq	r4, [r7, #1]
 8019d90:	4619      	mov	r1, r3
 8019d92:	e7cb      	b.n	8019d2c <_strtoul_l.isra.0+0x2e>
 8019d94:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8019d98:	2f19      	cmp	r7, #25
 8019d9a:	d801      	bhi.n	8019da0 <_strtoul_l.isra.0+0xa2>
 8019d9c:	3c37      	subs	r4, #55	; 0x37
 8019d9e:	e7e2      	b.n	8019d66 <_strtoul_l.isra.0+0x68>
 8019da0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8019da4:	2f19      	cmp	r7, #25
 8019da6:	d804      	bhi.n	8019db2 <_strtoul_l.isra.0+0xb4>
 8019da8:	3c57      	subs	r4, #87	; 0x57
 8019daa:	e7dc      	b.n	8019d66 <_strtoul_l.isra.0+0x68>
 8019dac:	f04f 33ff 	mov.w	r3, #4294967295
 8019db0:	e7e5      	b.n	8019d7e <_strtoul_l.isra.0+0x80>
 8019db2:	2b00      	cmp	r3, #0
 8019db4:	da09      	bge.n	8019dca <_strtoul_l.isra.0+0xcc>
 8019db6:	2322      	movs	r3, #34	; 0x22
 8019db8:	f8c8 3000 	str.w	r3, [r8]
 8019dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8019dc0:	f1ba 0f00 	cmp.w	sl, #0
 8019dc4:	d107      	bne.n	8019dd6 <_strtoul_l.isra.0+0xd8>
 8019dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019dca:	b101      	cbz	r1, 8019dce <_strtoul_l.isra.0+0xd0>
 8019dcc:	4240      	negs	r0, r0
 8019dce:	f1ba 0f00 	cmp.w	sl, #0
 8019dd2:	d0f8      	beq.n	8019dc6 <_strtoul_l.isra.0+0xc8>
 8019dd4:	b10b      	cbz	r3, 8019dda <_strtoul_l.isra.0+0xdc>
 8019dd6:	f105 39ff 	add.w	r9, r5, #4294967295
 8019dda:	f8ca 9000 	str.w	r9, [sl]
 8019dde:	e7f2      	b.n	8019dc6 <_strtoul_l.isra.0+0xc8>
 8019de0:	2430      	movs	r4, #48	; 0x30
 8019de2:	2e00      	cmp	r6, #0
 8019de4:	d1b0      	bne.n	8019d48 <_strtoul_l.isra.0+0x4a>
 8019de6:	2608      	movs	r6, #8
 8019de8:	e7ae      	b.n	8019d48 <_strtoul_l.isra.0+0x4a>
 8019dea:	2c30      	cmp	r4, #48	; 0x30
 8019dec:	d0a4      	beq.n	8019d38 <_strtoul_l.isra.0+0x3a>
 8019dee:	260a      	movs	r6, #10
 8019df0:	e7aa      	b.n	8019d48 <_strtoul_l.isra.0+0x4a>
	...

08019df4 <_strtoul_r>:
 8019df4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8019df6:	4c06      	ldr	r4, [pc, #24]	; (8019e10 <_strtoul_r+0x1c>)
 8019df8:	4d06      	ldr	r5, [pc, #24]	; (8019e14 <_strtoul_r+0x20>)
 8019dfa:	6824      	ldr	r4, [r4, #0]
 8019dfc:	6a24      	ldr	r4, [r4, #32]
 8019dfe:	2c00      	cmp	r4, #0
 8019e00:	bf08      	it	eq
 8019e02:	462c      	moveq	r4, r5
 8019e04:	9400      	str	r4, [sp, #0]
 8019e06:	f7ff ff7a 	bl	8019cfe <_strtoul_l.isra.0>
 8019e0a:	b003      	add	sp, #12
 8019e0c:	bd30      	pop	{r4, r5, pc}
 8019e0e:	bf00      	nop
 8019e10:	20000028 	.word	0x20000028
 8019e14:	2000008c 	.word	0x2000008c

08019e18 <__submore>:
 8019e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019e1c:	460c      	mov	r4, r1
 8019e1e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8019e20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019e24:	4299      	cmp	r1, r3
 8019e26:	d11d      	bne.n	8019e64 <__submore+0x4c>
 8019e28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8019e2c:	f7ff f87e 	bl	8018f2c <_malloc_r>
 8019e30:	b918      	cbnz	r0, 8019e3a <__submore+0x22>
 8019e32:	f04f 30ff 	mov.w	r0, #4294967295
 8019e36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019e3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019e3e:	63a3      	str	r3, [r4, #56]	; 0x38
 8019e40:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8019e44:	6360      	str	r0, [r4, #52]	; 0x34
 8019e46:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8019e4a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8019e4e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8019e52:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8019e56:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8019e5a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8019e5e:	6020      	str	r0, [r4, #0]
 8019e60:	2000      	movs	r0, #0
 8019e62:	e7e8      	b.n	8019e36 <__submore+0x1e>
 8019e64:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8019e66:	0077      	lsls	r7, r6, #1
 8019e68:	463a      	mov	r2, r7
 8019e6a:	f000 f900 	bl	801a06e <_realloc_r>
 8019e6e:	4605      	mov	r5, r0
 8019e70:	2800      	cmp	r0, #0
 8019e72:	d0de      	beq.n	8019e32 <__submore+0x1a>
 8019e74:	eb00 0806 	add.w	r8, r0, r6
 8019e78:	4601      	mov	r1, r0
 8019e7a:	4632      	mov	r2, r6
 8019e7c:	4640      	mov	r0, r8
 8019e7e:	f7fb f915 	bl	80150ac <memcpy>
 8019e82:	f8c4 8000 	str.w	r8, [r4]
 8019e86:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8019e8a:	e7e9      	b.n	8019e60 <__submore+0x48>

08019e8c <_ungetc_r>:
 8019e8c:	1c4b      	adds	r3, r1, #1
 8019e8e:	b570      	push	{r4, r5, r6, lr}
 8019e90:	4606      	mov	r6, r0
 8019e92:	460d      	mov	r5, r1
 8019e94:	4614      	mov	r4, r2
 8019e96:	d103      	bne.n	8019ea0 <_ungetc_r+0x14>
 8019e98:	f04f 35ff 	mov.w	r5, #4294967295
 8019e9c:	4628      	mov	r0, r5
 8019e9e:	bd70      	pop	{r4, r5, r6, pc}
 8019ea0:	b118      	cbz	r0, 8019eaa <_ungetc_r+0x1e>
 8019ea2:	6983      	ldr	r3, [r0, #24]
 8019ea4:	b90b      	cbnz	r3, 8019eaa <_ungetc_r+0x1e>
 8019ea6:	f7fd ff79 	bl	8017d9c <__sinit>
 8019eaa:	4b2e      	ldr	r3, [pc, #184]	; (8019f64 <_ungetc_r+0xd8>)
 8019eac:	429c      	cmp	r4, r3
 8019eae:	d12c      	bne.n	8019f0a <_ungetc_r+0x7e>
 8019eb0:	6874      	ldr	r4, [r6, #4]
 8019eb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019eb6:	f023 0320 	bic.w	r3, r3, #32
 8019eba:	81a3      	strh	r3, [r4, #12]
 8019ebc:	b29b      	uxth	r3, r3
 8019ebe:	0759      	lsls	r1, r3, #29
 8019ec0:	d413      	bmi.n	8019eea <_ungetc_r+0x5e>
 8019ec2:	06da      	lsls	r2, r3, #27
 8019ec4:	d5e8      	bpl.n	8019e98 <_ungetc_r+0xc>
 8019ec6:	071b      	lsls	r3, r3, #28
 8019ec8:	d50b      	bpl.n	8019ee2 <_ungetc_r+0x56>
 8019eca:	4621      	mov	r1, r4
 8019ecc:	4630      	mov	r0, r6
 8019ece:	f7fd fee9 	bl	8017ca4 <_fflush_r>
 8019ed2:	2800      	cmp	r0, #0
 8019ed4:	d1e0      	bne.n	8019e98 <_ungetc_r+0xc>
 8019ed6:	89a3      	ldrh	r3, [r4, #12]
 8019ed8:	60a0      	str	r0, [r4, #8]
 8019eda:	f023 0308 	bic.w	r3, r3, #8
 8019ede:	81a3      	strh	r3, [r4, #12]
 8019ee0:	61a0      	str	r0, [r4, #24]
 8019ee2:	89a3      	ldrh	r3, [r4, #12]
 8019ee4:	f043 0304 	orr.w	r3, r3, #4
 8019ee8:	81a3      	strh	r3, [r4, #12]
 8019eea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8019eec:	6862      	ldr	r2, [r4, #4]
 8019eee:	b2ed      	uxtb	r5, r5
 8019ef0:	b1e3      	cbz	r3, 8019f2c <_ungetc_r+0xa0>
 8019ef2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8019ef4:	4293      	cmp	r3, r2
 8019ef6:	dd12      	ble.n	8019f1e <_ungetc_r+0x92>
 8019ef8:	6823      	ldr	r3, [r4, #0]
 8019efa:	1e5a      	subs	r2, r3, #1
 8019efc:	6022      	str	r2, [r4, #0]
 8019efe:	f803 5c01 	strb.w	r5, [r3, #-1]
 8019f02:	6863      	ldr	r3, [r4, #4]
 8019f04:	3301      	adds	r3, #1
 8019f06:	6063      	str	r3, [r4, #4]
 8019f08:	e7c8      	b.n	8019e9c <_ungetc_r+0x10>
 8019f0a:	4b17      	ldr	r3, [pc, #92]	; (8019f68 <_ungetc_r+0xdc>)
 8019f0c:	429c      	cmp	r4, r3
 8019f0e:	d101      	bne.n	8019f14 <_ungetc_r+0x88>
 8019f10:	68b4      	ldr	r4, [r6, #8]
 8019f12:	e7ce      	b.n	8019eb2 <_ungetc_r+0x26>
 8019f14:	4b15      	ldr	r3, [pc, #84]	; (8019f6c <_ungetc_r+0xe0>)
 8019f16:	429c      	cmp	r4, r3
 8019f18:	bf08      	it	eq
 8019f1a:	68f4      	ldreq	r4, [r6, #12]
 8019f1c:	e7c9      	b.n	8019eb2 <_ungetc_r+0x26>
 8019f1e:	4621      	mov	r1, r4
 8019f20:	4630      	mov	r0, r6
 8019f22:	f7ff ff79 	bl	8019e18 <__submore>
 8019f26:	2800      	cmp	r0, #0
 8019f28:	d0e6      	beq.n	8019ef8 <_ungetc_r+0x6c>
 8019f2a:	e7b5      	b.n	8019e98 <_ungetc_r+0xc>
 8019f2c:	6921      	ldr	r1, [r4, #16]
 8019f2e:	6823      	ldr	r3, [r4, #0]
 8019f30:	b151      	cbz	r1, 8019f48 <_ungetc_r+0xbc>
 8019f32:	4299      	cmp	r1, r3
 8019f34:	d208      	bcs.n	8019f48 <_ungetc_r+0xbc>
 8019f36:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8019f3a:	42a9      	cmp	r1, r5
 8019f3c:	d104      	bne.n	8019f48 <_ungetc_r+0xbc>
 8019f3e:	3b01      	subs	r3, #1
 8019f40:	3201      	adds	r2, #1
 8019f42:	6023      	str	r3, [r4, #0]
 8019f44:	6062      	str	r2, [r4, #4]
 8019f46:	e7a9      	b.n	8019e9c <_ungetc_r+0x10>
 8019f48:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8019f4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019f50:	6363      	str	r3, [r4, #52]	; 0x34
 8019f52:	2303      	movs	r3, #3
 8019f54:	63a3      	str	r3, [r4, #56]	; 0x38
 8019f56:	4623      	mov	r3, r4
 8019f58:	f803 5f46 	strb.w	r5, [r3, #70]!
 8019f5c:	6023      	str	r3, [r4, #0]
 8019f5e:	2301      	movs	r3, #1
 8019f60:	e7d1      	b.n	8019f06 <_ungetc_r+0x7a>
 8019f62:	bf00      	nop
 8019f64:	0801a4c8 	.word	0x0801a4c8
 8019f68:	0801a4e8 	.word	0x0801a4e8
 8019f6c:	0801a4a8 	.word	0x0801a4a8

08019f70 <__ascii_wctomb>:
 8019f70:	b149      	cbz	r1, 8019f86 <__ascii_wctomb+0x16>
 8019f72:	2aff      	cmp	r2, #255	; 0xff
 8019f74:	bf85      	ittet	hi
 8019f76:	238a      	movhi	r3, #138	; 0x8a
 8019f78:	6003      	strhi	r3, [r0, #0]
 8019f7a:	700a      	strbls	r2, [r1, #0]
 8019f7c:	f04f 30ff 	movhi.w	r0, #4294967295
 8019f80:	bf98      	it	ls
 8019f82:	2001      	movls	r0, #1
 8019f84:	4770      	bx	lr
 8019f86:	4608      	mov	r0, r1
 8019f88:	4770      	bx	lr
	...

08019f8c <_write_r>:
 8019f8c:	b538      	push	{r3, r4, r5, lr}
 8019f8e:	4c07      	ldr	r4, [pc, #28]	; (8019fac <_write_r+0x20>)
 8019f90:	4605      	mov	r5, r0
 8019f92:	4608      	mov	r0, r1
 8019f94:	4611      	mov	r1, r2
 8019f96:	2200      	movs	r2, #0
 8019f98:	6022      	str	r2, [r4, #0]
 8019f9a:	461a      	mov	r2, r3
 8019f9c:	f7f4 fc0d 	bl	800e7ba <_write>
 8019fa0:	1c43      	adds	r3, r0, #1
 8019fa2:	d102      	bne.n	8019faa <_write_r+0x1e>
 8019fa4:	6823      	ldr	r3, [r4, #0]
 8019fa6:	b103      	cbz	r3, 8019faa <_write_r+0x1e>
 8019fa8:	602b      	str	r3, [r5, #0]
 8019faa:	bd38      	pop	{r3, r4, r5, pc}
 8019fac:	20000ea8 	.word	0x20000ea8

08019fb0 <_close_r>:
 8019fb0:	b538      	push	{r3, r4, r5, lr}
 8019fb2:	4c06      	ldr	r4, [pc, #24]	; (8019fcc <_close_r+0x1c>)
 8019fb4:	2300      	movs	r3, #0
 8019fb6:	4605      	mov	r5, r0
 8019fb8:	4608      	mov	r0, r1
 8019fba:	6023      	str	r3, [r4, #0]
 8019fbc:	f7f4 fc19 	bl	800e7f2 <_close>
 8019fc0:	1c43      	adds	r3, r0, #1
 8019fc2:	d102      	bne.n	8019fca <_close_r+0x1a>
 8019fc4:	6823      	ldr	r3, [r4, #0]
 8019fc6:	b103      	cbz	r3, 8019fca <_close_r+0x1a>
 8019fc8:	602b      	str	r3, [r5, #0]
 8019fca:	bd38      	pop	{r3, r4, r5, pc}
 8019fcc:	20000ea8 	.word	0x20000ea8

08019fd0 <_fstat_r>:
 8019fd0:	b538      	push	{r3, r4, r5, lr}
 8019fd2:	4c07      	ldr	r4, [pc, #28]	; (8019ff0 <_fstat_r+0x20>)
 8019fd4:	2300      	movs	r3, #0
 8019fd6:	4605      	mov	r5, r0
 8019fd8:	4608      	mov	r0, r1
 8019fda:	4611      	mov	r1, r2
 8019fdc:	6023      	str	r3, [r4, #0]
 8019fde:	f7f4 fc14 	bl	800e80a <_fstat>
 8019fe2:	1c43      	adds	r3, r0, #1
 8019fe4:	d102      	bne.n	8019fec <_fstat_r+0x1c>
 8019fe6:	6823      	ldr	r3, [r4, #0]
 8019fe8:	b103      	cbz	r3, 8019fec <_fstat_r+0x1c>
 8019fea:	602b      	str	r3, [r5, #0]
 8019fec:	bd38      	pop	{r3, r4, r5, pc}
 8019fee:	bf00      	nop
 8019ff0:	20000ea8 	.word	0x20000ea8

08019ff4 <_isatty_r>:
 8019ff4:	b538      	push	{r3, r4, r5, lr}
 8019ff6:	4c06      	ldr	r4, [pc, #24]	; (801a010 <_isatty_r+0x1c>)
 8019ff8:	2300      	movs	r3, #0
 8019ffa:	4605      	mov	r5, r0
 8019ffc:	4608      	mov	r0, r1
 8019ffe:	6023      	str	r3, [r4, #0]
 801a000:	f7f4 fc13 	bl	800e82a <_isatty>
 801a004:	1c43      	adds	r3, r0, #1
 801a006:	d102      	bne.n	801a00e <_isatty_r+0x1a>
 801a008:	6823      	ldr	r3, [r4, #0]
 801a00a:	b103      	cbz	r3, 801a00e <_isatty_r+0x1a>
 801a00c:	602b      	str	r3, [r5, #0]
 801a00e:	bd38      	pop	{r3, r4, r5, pc}
 801a010:	20000ea8 	.word	0x20000ea8

0801a014 <_lseek_r>:
 801a014:	b538      	push	{r3, r4, r5, lr}
 801a016:	4c07      	ldr	r4, [pc, #28]	; (801a034 <_lseek_r+0x20>)
 801a018:	4605      	mov	r5, r0
 801a01a:	4608      	mov	r0, r1
 801a01c:	4611      	mov	r1, r2
 801a01e:	2200      	movs	r2, #0
 801a020:	6022      	str	r2, [r4, #0]
 801a022:	461a      	mov	r2, r3
 801a024:	f7f4 fc0c 	bl	800e840 <_lseek>
 801a028:	1c43      	adds	r3, r0, #1
 801a02a:	d102      	bne.n	801a032 <_lseek_r+0x1e>
 801a02c:	6823      	ldr	r3, [r4, #0]
 801a02e:	b103      	cbz	r3, 801a032 <_lseek_r+0x1e>
 801a030:	602b      	str	r3, [r5, #0]
 801a032:	bd38      	pop	{r3, r4, r5, pc}
 801a034:	20000ea8 	.word	0x20000ea8

0801a038 <memmove>:
 801a038:	4288      	cmp	r0, r1
 801a03a:	b510      	push	{r4, lr}
 801a03c:	eb01 0302 	add.w	r3, r1, r2
 801a040:	d807      	bhi.n	801a052 <memmove+0x1a>
 801a042:	1e42      	subs	r2, r0, #1
 801a044:	4299      	cmp	r1, r3
 801a046:	d00a      	beq.n	801a05e <memmove+0x26>
 801a048:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a04c:	f802 4f01 	strb.w	r4, [r2, #1]!
 801a050:	e7f8      	b.n	801a044 <memmove+0xc>
 801a052:	4283      	cmp	r3, r0
 801a054:	d9f5      	bls.n	801a042 <memmove+0xa>
 801a056:	1881      	adds	r1, r0, r2
 801a058:	1ad2      	subs	r2, r2, r3
 801a05a:	42d3      	cmn	r3, r2
 801a05c:	d100      	bne.n	801a060 <memmove+0x28>
 801a05e:	bd10      	pop	{r4, pc}
 801a060:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a064:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801a068:	e7f7      	b.n	801a05a <memmove+0x22>

0801a06a <__malloc_lock>:
 801a06a:	4770      	bx	lr

0801a06c <__malloc_unlock>:
 801a06c:	4770      	bx	lr

0801a06e <_realloc_r>:
 801a06e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a070:	4607      	mov	r7, r0
 801a072:	4614      	mov	r4, r2
 801a074:	460e      	mov	r6, r1
 801a076:	b921      	cbnz	r1, 801a082 <_realloc_r+0x14>
 801a078:	4611      	mov	r1, r2
 801a07a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801a07e:	f7fe bf55 	b.w	8018f2c <_malloc_r>
 801a082:	b922      	cbnz	r2, 801a08e <_realloc_r+0x20>
 801a084:	f7fe ff04 	bl	8018e90 <_free_r>
 801a088:	4625      	mov	r5, r4
 801a08a:	4628      	mov	r0, r5
 801a08c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a08e:	f000 f827 	bl	801a0e0 <_malloc_usable_size_r>
 801a092:	42a0      	cmp	r0, r4
 801a094:	d20f      	bcs.n	801a0b6 <_realloc_r+0x48>
 801a096:	4621      	mov	r1, r4
 801a098:	4638      	mov	r0, r7
 801a09a:	f7fe ff47 	bl	8018f2c <_malloc_r>
 801a09e:	4605      	mov	r5, r0
 801a0a0:	2800      	cmp	r0, #0
 801a0a2:	d0f2      	beq.n	801a08a <_realloc_r+0x1c>
 801a0a4:	4631      	mov	r1, r6
 801a0a6:	4622      	mov	r2, r4
 801a0a8:	f7fb f800 	bl	80150ac <memcpy>
 801a0ac:	4631      	mov	r1, r6
 801a0ae:	4638      	mov	r0, r7
 801a0b0:	f7fe feee 	bl	8018e90 <_free_r>
 801a0b4:	e7e9      	b.n	801a08a <_realloc_r+0x1c>
 801a0b6:	4635      	mov	r5, r6
 801a0b8:	e7e7      	b.n	801a08a <_realloc_r+0x1c>
	...

0801a0bc <_read_r>:
 801a0bc:	b538      	push	{r3, r4, r5, lr}
 801a0be:	4c07      	ldr	r4, [pc, #28]	; (801a0dc <_read_r+0x20>)
 801a0c0:	4605      	mov	r5, r0
 801a0c2:	4608      	mov	r0, r1
 801a0c4:	4611      	mov	r1, r2
 801a0c6:	2200      	movs	r2, #0
 801a0c8:	6022      	str	r2, [r4, #0]
 801a0ca:	461a      	mov	r2, r3
 801a0cc:	f7f4 fb58 	bl	800e780 <_read>
 801a0d0:	1c43      	adds	r3, r0, #1
 801a0d2:	d102      	bne.n	801a0da <_read_r+0x1e>
 801a0d4:	6823      	ldr	r3, [r4, #0]
 801a0d6:	b103      	cbz	r3, 801a0da <_read_r+0x1e>
 801a0d8:	602b      	str	r3, [r5, #0]
 801a0da:	bd38      	pop	{r3, r4, r5, pc}
 801a0dc:	20000ea8 	.word	0x20000ea8

0801a0e0 <_malloc_usable_size_r>:
 801a0e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a0e4:	1f18      	subs	r0, r3, #4
 801a0e6:	2b00      	cmp	r3, #0
 801a0e8:	bfbc      	itt	lt
 801a0ea:	580b      	ldrlt	r3, [r1, r0]
 801a0ec:	18c0      	addlt	r0, r0, r3
 801a0ee:	4770      	bx	lr

0801a0f0 <_init>:
 801a0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a0f2:	bf00      	nop
 801a0f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a0f6:	bc08      	pop	{r3}
 801a0f8:	469e      	mov	lr, r3
 801a0fa:	4770      	bx	lr

0801a0fc <_fini>:
 801a0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a0fe:	bf00      	nop
 801a100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a102:	bc08      	pop	{r3}
 801a104:	469e      	mov	lr, r3
 801a106:	4770      	bx	lr
