#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf7fd70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf8d190 .scope module, "tb" "tb" 3 64;
 .timescale -12 -12;
L_0xf803f0 .functor NOT 1, L_0xfc03e0, C4<0>, C4<0>, C4<0>;
L_0xf96180 .functor XOR 8, L_0xfc0050, L_0xfc0180, C4<00000000>, C4<00000000>;
L_0xf88280 .functor XOR 8, L_0xf96180, L_0xfc0270, C4<00000000>, C4<00000000>;
v0xfbeb20_0 .net *"_ivl_10", 7 0, L_0xfc0270;  1 drivers
v0xfbec20_0 .net *"_ivl_12", 7 0, L_0xf88280;  1 drivers
v0xfbed00_0 .net *"_ivl_2", 7 0, L_0xfbffb0;  1 drivers
v0xfbedc0_0 .net *"_ivl_4", 7 0, L_0xfc0050;  1 drivers
v0xfbeea0_0 .net *"_ivl_6", 7 0, L_0xfc0180;  1 drivers
v0xfbefd0_0 .net *"_ivl_8", 7 0, L_0xf96180;  1 drivers
v0xfbf0b0_0 .net "a", 7 0, v0xf813d0_0;  1 drivers
v0xfbf170_0 .net "b", 7 0, v0xf814a0_0;  1 drivers
v0xfbf230_0 .var "clk", 0 0;
v0xfbf360_0 .net "out_dut", 7 0, L_0xf812c0;  1 drivers
v0xfbf400_0 .net "out_ref", 7 0, L_0xfbfa10;  1 drivers
v0xfbf4a0_0 .net "sel", 0 0, v0xfbd7f0_0;  1 drivers
v0xfbf540_0 .var/2u "stats1", 159 0;
v0xfbf600_0 .var/2u "strobe", 0 0;
v0xfbf6c0_0 .net "tb_match", 0 0, L_0xfc03e0;  1 drivers
v0xfbf780_0 .net "tb_mismatch", 0 0, L_0xf803f0;  1 drivers
v0xfbf840_0 .net "wavedrom_enable", 0 0, v0xfbd8c0_0;  1 drivers
v0xfbf8e0_0 .net "wavedrom_title", 511 0, v0xfbd9b0_0;  1 drivers
L_0xfbffb0 .concat [ 8 0 0 0], L_0xfbfa10;
L_0xfc0050 .concat [ 8 0 0 0], L_0xfbfa10;
L_0xfc0180 .concat [ 8 0 0 0], L_0xf812c0;
L_0xfc0270 .concat [ 8 0 0 0], L_0xfbfa10;
L_0xfc03e0 .cmp/eeq 8, L_0xfbffb0, L_0xf88280;
S_0xf956e0 .scope module, "good1" "reference_module" 3 107, 3 4 0, S_0xf8d190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v0xf80960_0 .net "a", 7 0, v0xf813d0_0;  alias, 1 drivers
v0xf80c50_0 .net "b", 7 0, v0xf814a0_0;  alias, 1 drivers
v0xf80d20_0 .net "out", 7 0, L_0xfbfa10;  alias, 1 drivers
v0xf81010_0 .net "sel", 0 0, v0xfbd7f0_0;  alias, 1 drivers
L_0xfbfa10 .functor MUXZ 8, v0xf814a0_0, v0xf813d0_0, v0xfbd7f0_0, C4<>;
S_0xfbcfc0 .scope module, "stim1" "stimulus_gen" 3 101, 3 17 0, S_0xf8d190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "sel";
    .port_info 2 /OUTPUT 8 "a";
    .port_info 3 /OUTPUT 8 "b";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xf813d0_0 .var "a", 7 0;
v0xf814a0_0 .var "b", 7 0;
v0xfbd750_0 .net "clk", 0 0, v0xfbf230_0;  1 drivers
v0xfbd7f0_0 .var "sel", 0 0;
v0xfbd8c0_0 .var "wavedrom_enable", 0 0;
v0xfbd9b0_0 .var "wavedrom_title", 511 0;
E_0xf8cd30/0 .event negedge, v0xfbd750_0;
E_0xf8cd30/1 .event posedge, v0xfbd750_0;
E_0xf8cd30 .event/or E_0xf8cd30/0, E_0xf8cd30/1;
E_0xf8c010 .event negedge, v0xfbd750_0;
S_0xfbd2d0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0xfbcfc0;
 .timescale -12 -12;
v0xf810e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xfbd530 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0xfbcfc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xfbdb30 .scope module, "top_module1" "top_module" 3 113, 4 1 0, S_0xf8d190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
L_0xf80780 .functor NOT 8, L_0xfbfbf0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xf80b40 .functor AND 8, L_0xf80780, v0xf813d0_0, C4<11111111>, C4<11111111>;
L_0xf80f00 .functor AND 8, L_0xfbfd20, v0xf814a0_0, C4<11111111>, C4<11111111>;
L_0xf812c0 .functor OR 8, L_0xf80b40, L_0xf80f00, C4<00000000>, C4<00000000>;
v0xfbddd0_0 .net *"_ivl_0", 7 0, L_0xfbfbf0;  1 drivers
L_0x7f04a2ffe060 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0xfbdeb0_0 .net *"_ivl_11", 6 0, L_0x7f04a2ffe060;  1 drivers
v0xfbdf90_0 .net *"_ivl_12", 7 0, L_0xf80f00;  1 drivers
L_0x7f04a2ffe018 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0xfbe080_0 .net *"_ivl_3", 6 0, L_0x7f04a2ffe018;  1 drivers
v0xfbe160_0 .net *"_ivl_4", 7 0, L_0xf80780;  1 drivers
v0xfbe290_0 .net *"_ivl_6", 7 0, L_0xf80b40;  1 drivers
v0xfbe370_0 .net *"_ivl_8", 7 0, L_0xfbfd20;  1 drivers
v0xfbe450_0 .net "a", 7 0, v0xf813d0_0;  alias, 1 drivers
v0xfbe560_0 .net "b", 7 0, v0xf814a0_0;  alias, 1 drivers
v0xfbe6b0_0 .net "out", 7 0, L_0xf812c0;  alias, 1 drivers
v0xfbe790_0 .net "sel", 0 0, v0xfbd7f0_0;  alias, 1 drivers
L_0xfbfbf0 .concat [ 1 7 0 0], v0xfbd7f0_0, L_0x7f04a2ffe018;
L_0xfbfd20 .concat [ 1 7 0 0], v0xfbd7f0_0, L_0x7f04a2ffe060;
S_0xfbe900 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 121, 3 121 0, S_0xf8d190;
 .timescale -12 -12;
E_0xf8c8b0 .event anyedge, v0xfbf600_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfbf600_0;
    %nor/r;
    %assign/vec4 v0xfbf600_0, 0;
    %wait E_0xf8c8b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfbcfc0;
T_3 ;
    %pushi/vec4 0, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0xfbd7f0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0xf814a0_0, 0;
    %assign/vec4 v0xf813d0_0, 0;
    %wait E_0xf8c010;
    %wait E_0xf8cd30;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0xfbd7f0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0xf814a0_0, 0;
    %assign/vec4 v0xf813d0_0, 0;
    %wait E_0xf8cd30;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0xfbd7f0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0xf814a0_0, 0;
    %assign/vec4 v0xf813d0_0, 0;
    %wait E_0xf8cd30;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0xfbd7f0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0xf814a0_0, 0;
    %assign/vec4 v0xf813d0_0, 0;
    %wait E_0xf8cd30;
    %pushi/vec4 87414, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0xfbd7f0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0xf814a0_0, 0;
    %assign/vec4 v0xf813d0_0, 0;
    %wait E_0xf8cd30;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0xfbd7f0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0xf814a0_0, 0;
    %assign/vec4 v0xf813d0_0, 0;
    %wait E_0xf8cd30;
    %pushi/vec4 87415, 0, 17;
    %split/vec4 1;
    %assign/vec4 v0xfbd7f0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0xf814a0_0, 0;
    %assign/vec4 v0xf813d0_0, 0;
    %wait E_0xf8cd30;
    %pushi/vec4 65280, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0xf814a0_0, 0;
    %assign/vec4 v0xf813d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfbd7f0_0, 0;
    %wait E_0xf8cd30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfbd7f0_0, 0;
    %wait E_0xf8cd30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfbd7f0_0, 0;
    %wait E_0xf8cd30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfbd7f0_0, 0;
    %wait E_0xf8cd30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfbd7f0_0, 0;
    %wait E_0xf8cd30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfbd7f0_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xfbd530;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf8cd30;
    %vpi_func 3 58 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xfbd7f0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0xf814a0_0, 0;
    %assign/vec4 v0xf813d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xf8d190;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfbf230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfbf600_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xf8d190;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xfbf230_0;
    %inv;
    %store/vec4 v0xfbf230_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xf8d190;
T_6 ;
    %vpi_call/w 3 93 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 94 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfbd750_0, v0xfbf780_0, v0xfbf4a0_0, v0xfbf0b0_0, v0xfbf170_0, v0xfbf400_0, v0xfbf360_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xf8d190;
T_7 ;
    %load/vec4 v0xfbf540_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xfbf540_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfbf540_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xfbf540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfbf540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfbf540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfbf540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xf8d190;
T_8 ;
    %wait E_0xf8cd30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfbf540_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbf540_0, 4, 32;
    %load/vec4 v0xfbf6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xfbf540_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbf540_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfbf540_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbf540_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xfbf400_0;
    %load/vec4 v0xfbf400_0;
    %load/vec4 v0xfbf360_0;
    %xor;
    %load/vec4 v0xfbf400_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xfbf540_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbf540_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xfbf540_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbf540_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/bugs_mux2/bugs_mux2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/bugs_mux2/iter4/response2/top_module.sv";
