<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>top</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_kernel0_x1_fu_114</InstName>
<ModuleName>kernel0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>114</ID>
<InstancesList>
<Instance>
<InstName>A_IO_L2_in_1_x1_U0</InstName>
<ModuleName>A_IO_L2_in_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1612</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_2_x1_U0</InstName>
<ModuleName>A_IO_L2_in_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1619</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_0_x1_U0</InstName>
<ModuleName>A_IO_L2_in_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1626</ID>
</Instance>
<Instance>
<InstName>C_IO_L2_in_1_x1_U0</InstName>
<ModuleName>C_IO_L2_in_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1633</ID>
</Instance>
<Instance>
<InstName>C_IO_L2_in_2_x1_U0</InstName>
<ModuleName>C_IO_L2_in_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1640</ID>
</Instance>
<Instance>
<InstName>C_IO_L2_in_3_x1_U0</InstName>
<ModuleName>C_IO_L2_in_3_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1647</ID>
</Instance>
<Instance>
<InstName>C_IO_L2_in_4_x1_U0</InstName>
<ModuleName>C_IO_L2_in_4_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1654</ID>
</Instance>
<Instance>
<InstName>C_IO_L2_in_5_x1_U0</InstName>
<ModuleName>C_IO_L2_in_5_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1661</ID>
</Instance>
<Instance>
<InstName>C_IO_L2_in_6_x1_U0</InstName>
<ModuleName>C_IO_L2_in_6_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1668</ID>
</Instance>
<Instance>
<InstName>C_IO_L2_in_0_x1_U0</InstName>
<ModuleName>C_IO_L2_in_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1675</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_boundary_x1_U0</InstName>
<ModuleName>A_IO_L2_in_boundary_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1682</ID>
</Instance>
<Instance>
<InstName>C_IO_L2_in_boundary_x1_U0</InstName>
<ModuleName>C_IO_L2_in_boundary_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1688</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_2_x1_U0</InstName>
<ModuleName>PE_wrapper_0_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1694</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_3_x1_U0</InstName>
<ModuleName>PE_wrapper_0_3_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1705</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_2_x1_U0</InstName>
<ModuleName>PE_wrapper_1_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1716</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_4_x1_U0</InstName>
<ModuleName>PE_wrapper_0_4_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1727</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_3_x1_U0</InstName>
<ModuleName>PE_wrapper_1_3_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1738</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_2_x1_U0</InstName>
<ModuleName>PE_wrapper_2_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1749</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_5_x1_U0</InstName>
<ModuleName>PE_wrapper_0_5_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1760</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_4_x1_U0</InstName>
<ModuleName>PE_wrapper_1_4_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1771</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_3_x1_U0</InstName>
<ModuleName>PE_wrapper_2_3_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1782</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_2_x1_U0</InstName>
<ModuleName>PE_wrapper_3_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1793</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_6_x1_U0</InstName>
<ModuleName>PE_wrapper_0_6_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1804</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_5_x1_U0</InstName>
<ModuleName>PE_wrapper_1_5_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1815</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_4_x1_U0</InstName>
<ModuleName>PE_wrapper_2_4_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1826</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_3_x1_U0</InstName>
<ModuleName>PE_wrapper_3_3_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1837</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_7_x1_U0</InstName>
<ModuleName>PE_wrapper_0_7_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1848</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_6_x1_U0</InstName>
<ModuleName>PE_wrapper_1_6_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1859</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_5_x1_U0</InstName>
<ModuleName>PE_wrapper_2_5_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1870</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_4_x1_U0</InstName>
<ModuleName>PE_wrapper_3_4_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1881</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_7_x1_U0</InstName>
<ModuleName>PE_wrapper_1_7_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1892</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_6_x1_U0</InstName>
<ModuleName>PE_wrapper_2_6_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1903</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_5_x1_U0</InstName>
<ModuleName>PE_wrapper_3_5_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1914</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_7_x1_U0</InstName>
<ModuleName>PE_wrapper_2_7_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1925</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_6_x1_U0</InstName>
<ModuleName>PE_wrapper_3_6_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1936</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_7_x1_U0</InstName>
<ModuleName>PE_wrapper_3_7_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1947</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_0_x1_U0</InstName>
<ModuleName>PE_wrapper_0_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1958</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_1_x1_U0</InstName>
<ModuleName>PE_wrapper_0_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1969</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_0_x1_U0</InstName>
<ModuleName>PE_wrapper_1_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1980</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_1_x1_U0</InstName>
<ModuleName>PE_wrapper_1_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1991</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_0_x1_U0</InstName>
<ModuleName>PE_wrapper_2_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2002</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_1_x1_U0</InstName>
<ModuleName>PE_wrapper_2_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2013</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_0_x1_U0</InstName>
<ModuleName>PE_wrapper_3_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2024</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_1_x1_U0</InstName>
<ModuleName>PE_wrapper_3_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2035</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_1_x1_U0</InstName>
<ModuleName>B_IO_L2_in_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2046</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_2_x1_U0</InstName>
<ModuleName>B_IO_L2_in_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2053</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_3_x1_U0</InstName>
<ModuleName>B_IO_L2_in_3_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2060</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_4_x1_U0</InstName>
<ModuleName>B_IO_L2_in_4_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2067</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_5_x1_U0</InstName>
<ModuleName>B_IO_L2_in_5_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2074</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_6_x1_U0</InstName>
<ModuleName>B_IO_L2_in_6_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2081</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_0_x1_U0</InstName>
<ModuleName>B_IO_L2_in_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2088</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_boundary_x1_U0</InstName>
<ModuleName>B_IO_L2_in_boundary_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2095</ID>
</Instance>
<Instance>
<InstName>B_IO_L3_in_serialize_x1_U0</InstName>
<ModuleName>B_IO_L3_in_serialize_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2101</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L3_out_serialize_x1_U0</InstName>
<ModuleName>D_drain_IO_L3_out_serialize_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2108</ID>
</Instance>
<Instance>
<InstName>C_IO_L3_in_serialize_x1_U0</InstName>
<ModuleName>C_IO_L3_in_serialize_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2116</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_2_2_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_2_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2124</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_2_1_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_2_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2131</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_3_2_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_3_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2138</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_3_1_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_3_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2145</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_4_2_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_4_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2152</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_4_1_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_4_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2159</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_5_2_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_5_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2166</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_5_1_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_5_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2173</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_6_2_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_6_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2180</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_6_1_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_6_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2187</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_7_2_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_7_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2194</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_7_1_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_7_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2201</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_2_0_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_2_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2208</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_3_0_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_3_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2215</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_4_0_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_4_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2222</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_5_0_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_5_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2229</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_6_0_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_6_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2236</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_7_0_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_7_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2243</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_0_2_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_0_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2250</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_0_1_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_0_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2257</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_1_2_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_1_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2264</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_1_1_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_1_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2271</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_0_0_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_0_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2278</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_1_0_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_1_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2285</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_boundary_wrapper_2_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_boundary_wrapper_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2292</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_boundary_wrapper_3_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_boundary_wrapper_3_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2298</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_boundary_wrapper_4_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_boundary_wrapper_4_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2304</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_boundary_wrapper_5_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_boundary_wrapper_5_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2310</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_boundary_wrapper_6_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_boundary_wrapper_6_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2316</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_boundary_wrapper_7_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_boundary_wrapper_7_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2322</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_boundary_wrapper_0_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_boundary_wrapper_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2328</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_boundary_wrapper_1_x1_U0</InstName>
<ModuleName>D_drain_IO_L1_out_boundary_wrapper_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2334</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L2_out_6_x1_U0</InstName>
<ModuleName>D_drain_IO_L2_out_6_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2340</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L2_out_5_x1_U0</InstName>
<ModuleName>D_drain_IO_L2_out_5_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2347</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L2_out_4_x1_U0</InstName>
<ModuleName>D_drain_IO_L2_out_4_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2354</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L2_out_3_x1_U0</InstName>
<ModuleName>D_drain_IO_L2_out_3_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2361</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L2_out_2_x1_U0</InstName>
<ModuleName>D_drain_IO_L2_out_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2368</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L2_out_1_x1_U0</InstName>
<ModuleName>D_drain_IO_L2_out_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2375</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L2_out_0_x1_U0</InstName>
<ModuleName>D_drain_IO_L2_out_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2382</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_2_x1_U0</InstName>
<ModuleName>B_PE_dummy_in_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2389</ID>
</Instance>
<Instance>
<InstName>C_PE_dummy_in_2_x1_U0</InstName>
<ModuleName>C_PE_dummy_in_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2394</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_3_x1_U0</InstName>
<ModuleName>B_PE_dummy_in_3_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2399</ID>
</Instance>
<Instance>
<InstName>C_PE_dummy_in_3_x1_U0</InstName>
<ModuleName>C_PE_dummy_in_3_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2404</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_in_0_x1_U0</InstName>
<ModuleName>A_PE_dummy_in_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2409</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_4_x1_U0</InstName>
<ModuleName>B_PE_dummy_in_4_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2414</ID>
</Instance>
<Instance>
<InstName>C_PE_dummy_in_4_x1_U0</InstName>
<ModuleName>C_PE_dummy_in_4_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2419</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_in_1_x1_U0</InstName>
<ModuleName>A_PE_dummy_in_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2424</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_5_x1_U0</InstName>
<ModuleName>B_PE_dummy_in_5_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2429</ID>
</Instance>
<Instance>
<InstName>C_PE_dummy_in_5_x1_U0</InstName>
<ModuleName>C_PE_dummy_in_5_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2434</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_in_2_x1_U0</InstName>
<ModuleName>A_PE_dummy_in_2_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2439</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_6_x1_U0</InstName>
<ModuleName>B_PE_dummy_in_6_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2444</ID>
</Instance>
<Instance>
<InstName>C_PE_dummy_in_6_x1_U0</InstName>
<ModuleName>C_PE_dummy_in_6_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2449</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_in_3_x1_U0</InstName>
<ModuleName>A_PE_dummy_in_3_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2454</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_7_x1_U0</InstName>
<ModuleName>B_PE_dummy_in_7_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2459</ID>
</Instance>
<Instance>
<InstName>C_PE_dummy_in_7_x1_U0</InstName>
<ModuleName>C_PE_dummy_in_7_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2464</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_0_x1_U0</InstName>
<ModuleName>B_PE_dummy_in_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2469</ID>
</Instance>
<Instance>
<InstName>C_PE_dummy_in_0_x1_U0</InstName>
<ModuleName>C_PE_dummy_in_0_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2474</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_1_x1_U0</InstName>
<ModuleName>B_PE_dummy_in_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2479</ID>
</Instance>
<Instance>
<InstName>C_PE_dummy_in_1_x1_U0</InstName>
<ModuleName>C_PE_dummy_in_1_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2484</ID>
</Instance>
<Instance>
<InstName>A_IO_L3_in_x1_U0</InstName>
<ModuleName>A_IO_L3_in_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2489</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L3_out_x1_U0</InstName>
<ModuleName>D_drain_IO_L3_out_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2495</ID>
</Instance>
<Instance>
<InstName>B_IO_L3_in_x1_U0</InstName>
<ModuleName>B_IO_L3_in_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2501</ID>
</Instance>
<Instance>
<InstName>C_IO_L3_in_x1_U0</InstName>
<ModuleName>C_IO_L3_in_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2507</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L2_out_boundary_x1_U0</InstName>
<ModuleName>D_drain_IO_L2_out_boundary_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2513</ID>
</Instance>
<Instance>
<InstName>A_IO_L3_in_serialize_x1_U0</InstName>
<ModuleName>A_IO_L3_in_serialize_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2519</ID>
</Instance>
<Instance>
<InstName>kernel0_x1_entry6_U0</InstName>
<ModuleName>kernel0_x1_entry6</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2526</ID>
</Instance>
<Instance>
<InstName>kernel0_x1_entry15_U0</InstName>
<ModuleName>kernel0_x1_entry15</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2536</ID>
</Instance>
</InstancesList>
</Instance>
<Instance>
<InstName>grp_kernel0_x0_fu_126</InstName>
<ModuleName>kernel0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>126</ID>
<InstancesList>
<Instance>
<InstName>A_IO_L2_in_1_x0_U0</InstName>
<ModuleName>A_IO_L2_in_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1610</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_2_x0_U0</InstName>
<ModuleName>A_IO_L2_in_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1617</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_0_x0_U0</InstName>
<ModuleName>A_IO_L2_in_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1624</ID>
</Instance>
<Instance>
<InstName>C_IO_L2_in_1_x0_U0</InstName>
<ModuleName>C_IO_L2_in_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1631</ID>
</Instance>
<Instance>
<InstName>C_IO_L2_in_2_x0_U0</InstName>
<ModuleName>C_IO_L2_in_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1638</ID>
</Instance>
<Instance>
<InstName>C_IO_L2_in_3_x0_U0</InstName>
<ModuleName>C_IO_L2_in_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1645</ID>
</Instance>
<Instance>
<InstName>C_IO_L2_in_4_x0_U0</InstName>
<ModuleName>C_IO_L2_in_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1652</ID>
</Instance>
<Instance>
<InstName>C_IO_L2_in_5_x0_U0</InstName>
<ModuleName>C_IO_L2_in_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1659</ID>
</Instance>
<Instance>
<InstName>C_IO_L2_in_6_x0_U0</InstName>
<ModuleName>C_IO_L2_in_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1666</ID>
</Instance>
<Instance>
<InstName>C_IO_L2_in_0_x0_U0</InstName>
<ModuleName>C_IO_L2_in_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1673</ID>
</Instance>
<Instance>
<InstName>A_IO_L2_in_boundary_x0_U0</InstName>
<ModuleName>A_IO_L2_in_boundary_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1680</ID>
</Instance>
<Instance>
<InstName>C_IO_L2_in_boundary_x0_U0</InstName>
<ModuleName>C_IO_L2_in_boundary_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1686</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_2_x0_U0</InstName>
<ModuleName>PE_wrapper_0_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1692</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_3_x0_U0</InstName>
<ModuleName>PE_wrapper_0_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1703</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_2_x0_U0</InstName>
<ModuleName>PE_wrapper_1_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1714</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_4_x0_U0</InstName>
<ModuleName>PE_wrapper_0_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1725</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_3_x0_U0</InstName>
<ModuleName>PE_wrapper_1_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1736</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_2_x0_U0</InstName>
<ModuleName>PE_wrapper_2_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1747</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_5_x0_U0</InstName>
<ModuleName>PE_wrapper_0_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1758</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_4_x0_U0</InstName>
<ModuleName>PE_wrapper_1_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1769</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_3_x0_U0</InstName>
<ModuleName>PE_wrapper_2_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1780</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_2_x0_U0</InstName>
<ModuleName>PE_wrapper_3_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1791</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_6_x0_U0</InstName>
<ModuleName>PE_wrapper_0_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1802</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_5_x0_U0</InstName>
<ModuleName>PE_wrapper_1_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1813</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_4_x0_U0</InstName>
<ModuleName>PE_wrapper_2_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1824</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_3_x0_U0</InstName>
<ModuleName>PE_wrapper_3_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1835</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_7_x0_U0</InstName>
<ModuleName>PE_wrapper_0_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1846</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_6_x0_U0</InstName>
<ModuleName>PE_wrapper_1_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1857</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_5_x0_U0</InstName>
<ModuleName>PE_wrapper_2_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1868</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_4_x0_U0</InstName>
<ModuleName>PE_wrapper_3_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1879</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_7_x0_U0</InstName>
<ModuleName>PE_wrapper_1_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1890</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_6_x0_U0</InstName>
<ModuleName>PE_wrapper_2_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1901</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_5_x0_U0</InstName>
<ModuleName>PE_wrapper_3_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1912</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_7_x0_U0</InstName>
<ModuleName>PE_wrapper_2_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1923</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_6_x0_U0</InstName>
<ModuleName>PE_wrapper_3_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1934</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_7_x0_U0</InstName>
<ModuleName>PE_wrapper_3_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1945</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_0_x0_U0</InstName>
<ModuleName>PE_wrapper_0_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1956</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_0_1_x0_U0</InstName>
<ModuleName>PE_wrapper_0_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1967</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_0_x0_U0</InstName>
<ModuleName>PE_wrapper_1_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1978</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_1_1_x0_U0</InstName>
<ModuleName>PE_wrapper_1_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1989</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_0_x0_U0</InstName>
<ModuleName>PE_wrapper_2_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2000</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_2_1_x0_U0</InstName>
<ModuleName>PE_wrapper_2_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2011</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_0_x0_U0</InstName>
<ModuleName>PE_wrapper_3_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2022</ID>
</Instance>
<Instance>
<InstName>PE_wrapper_3_1_x0_U0</InstName>
<ModuleName>PE_wrapper_3_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2033</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_1_x0_U0</InstName>
<ModuleName>B_IO_L2_in_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2044</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_2_x0_U0</InstName>
<ModuleName>B_IO_L2_in_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2051</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_3_x0_U0</InstName>
<ModuleName>B_IO_L2_in_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2058</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_4_x0_U0</InstName>
<ModuleName>B_IO_L2_in_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2065</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_5_x0_U0</InstName>
<ModuleName>B_IO_L2_in_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2072</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_6_x0_U0</InstName>
<ModuleName>B_IO_L2_in_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2079</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_0_x0_U0</InstName>
<ModuleName>B_IO_L2_in_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2086</ID>
</Instance>
<Instance>
<InstName>B_IO_L2_in_boundary_x0_U0</InstName>
<ModuleName>B_IO_L2_in_boundary_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2093</ID>
</Instance>
<Instance>
<InstName>B_IO_L3_in_serialize_x0_U0</InstName>
<ModuleName>B_IO_L3_in_serialize_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2099</ID>
</Instance>
<Instance>
<InstName>A_IO_L3_in_serialize_x0_U0</InstName>
<ModuleName>A_IO_L3_in_serialize_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2107</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_2_2_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_2_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2115</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_2_1_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_2_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2122</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_3_2_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_3_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2129</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_3_1_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_3_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2136</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_4_2_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_4_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2143</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_4_1_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_4_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2150</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_5_2_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_5_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2157</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_5_1_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_5_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2164</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_6_2_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_6_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2171</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_6_1_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_6_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2178</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_7_2_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_7_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2185</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_7_1_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_7_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2192</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_2_0_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_2_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2199</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_3_0_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_3_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2206</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_4_0_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_4_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2213</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_5_0_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_5_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2220</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_6_0_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_6_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2227</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_7_0_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_7_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2234</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_0_2_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_0_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2241</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_0_1_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_0_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2248</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_1_2_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_1_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2255</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_1_1_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_1_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2262</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_0_0_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_0_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2269</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_wrapper_1_0_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_wrapper_1_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2276</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_boundary_wrapper_2_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_boundary_wrapper_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2283</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_boundary_wrapper_3_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_boundary_wrapper_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2289</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_boundary_wrapper_4_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_boundary_wrapper_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2295</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_boundary_wrapper_5_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_boundary_wrapper_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2301</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_boundary_wrapper_6_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_boundary_wrapper_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2307</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_boundary_wrapper_7_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_boundary_wrapper_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2313</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_boundary_wrapper_0_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_boundary_wrapper_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2319</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L1_out_boundary_wrapper_1_x0_U0</InstName>
<ModuleName>D_drain_IO_L1_out_boundary_wrapper_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2325</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L3_out_serialize_x0_U0</InstName>
<ModuleName>D_drain_IO_L3_out_serialize_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2331</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L2_out_6_x0_U0</InstName>
<ModuleName>D_drain_IO_L2_out_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2338</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L2_out_5_x0_U0</InstName>
<ModuleName>D_drain_IO_L2_out_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2345</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L2_out_4_x0_U0</InstName>
<ModuleName>D_drain_IO_L2_out_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2352</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L2_out_3_x0_U0</InstName>
<ModuleName>D_drain_IO_L2_out_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2359</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L2_out_2_x0_U0</InstName>
<ModuleName>D_drain_IO_L2_out_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2366</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L2_out_1_x0_U0</InstName>
<ModuleName>D_drain_IO_L2_out_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2373</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L2_out_0_x0_U0</InstName>
<ModuleName>D_drain_IO_L2_out_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2380</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_2_x0_U0</InstName>
<ModuleName>B_PE_dummy_in_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2387</ID>
</Instance>
<Instance>
<InstName>C_PE_dummy_in_2_x0_U0</InstName>
<ModuleName>C_PE_dummy_in_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2392</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_3_x0_U0</InstName>
<ModuleName>B_PE_dummy_in_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2397</ID>
</Instance>
<Instance>
<InstName>C_PE_dummy_in_3_x0_U0</InstName>
<ModuleName>C_PE_dummy_in_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2402</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_in_0_x0_U0</InstName>
<ModuleName>A_PE_dummy_in_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2407</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_4_x0_U0</InstName>
<ModuleName>B_PE_dummy_in_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2412</ID>
</Instance>
<Instance>
<InstName>C_PE_dummy_in_4_x0_U0</InstName>
<ModuleName>C_PE_dummy_in_4_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2417</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_in_1_x0_U0</InstName>
<ModuleName>A_PE_dummy_in_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2422</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_5_x0_U0</InstName>
<ModuleName>B_PE_dummy_in_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2427</ID>
</Instance>
<Instance>
<InstName>C_PE_dummy_in_5_x0_U0</InstName>
<ModuleName>C_PE_dummy_in_5_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2432</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_in_2_x0_U0</InstName>
<ModuleName>A_PE_dummy_in_2_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2437</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_6_x0_U0</InstName>
<ModuleName>B_PE_dummy_in_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2442</ID>
</Instance>
<Instance>
<InstName>C_PE_dummy_in_6_x0_U0</InstName>
<ModuleName>C_PE_dummy_in_6_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2447</ID>
</Instance>
<Instance>
<InstName>A_PE_dummy_in_3_x0_U0</InstName>
<ModuleName>A_PE_dummy_in_3_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2452</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_7_x0_U0</InstName>
<ModuleName>B_PE_dummy_in_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2457</ID>
</Instance>
<Instance>
<InstName>C_PE_dummy_in_7_x0_U0</InstName>
<ModuleName>C_PE_dummy_in_7_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2462</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_0_x0_U0</InstName>
<ModuleName>B_PE_dummy_in_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2467</ID>
</Instance>
<Instance>
<InstName>C_PE_dummy_in_0_x0_U0</InstName>
<ModuleName>C_PE_dummy_in_0_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2472</ID>
</Instance>
<Instance>
<InstName>B_PE_dummy_in_1_x0_U0</InstName>
<ModuleName>B_PE_dummy_in_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2477</ID>
</Instance>
<Instance>
<InstName>C_PE_dummy_in_1_x0_U0</InstName>
<ModuleName>C_PE_dummy_in_1_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2482</ID>
</Instance>
<Instance>
<InstName>A_IO_L3_in_x0_U0</InstName>
<ModuleName>A_IO_L3_in_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2487</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L3_out_x0_U0</InstName>
<ModuleName>D_drain_IO_L3_out_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2493</ID>
</Instance>
<Instance>
<InstName>B_IO_L3_in_x0_U0</InstName>
<ModuleName>B_IO_L3_in_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2499</ID>
</Instance>
<Instance>
<InstName>C_IO_L3_in_x0_U0</InstName>
<ModuleName>C_IO_L3_in_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2505</ID>
</Instance>
<Instance>
<InstName>D_drain_IO_L2_out_boundary_x0_U0</InstName>
<ModuleName>D_drain_IO_L2_out_boundary_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2511</ID>
</Instance>
<Instance>
<InstName>C_IO_L3_in_serialize_x0_U0</InstName>
<ModuleName>C_IO_L3_in_serialize_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2517</ID>
</Instance>
<Instance>
<InstName>kernel0_x0_entry3_U0</InstName>
<ModuleName>kernel0_x0_entry3</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2524</ID>
</Instance>
<Instance>
<InstName>kernel0_x0_entry11_U0</InstName>
<ModuleName>kernel0_x0_entry11</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>2534</ID>
</Instance>
</InstancesList>
</Instance>
<Instance>
<InstName>grp_nondf_kernel_heat_x0_fu_142</InstName>
<ModuleName>nondf_kernel_heat_x0</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>142</ID>
</Instance>
<Instance>
<InstName>grp_nondf_kernel_heat_x1_fu_148</InstName>
<ModuleName>nondf_kernel_heat_x1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>148</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>kernel0_x0_entry3</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>0</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>2</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>29</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel0_x0.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel0_x0.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel0_x0.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel0_x0.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>kernel0_x0.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel0_x0.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel0_x0.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A</name>
<Object>A</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B</name>
<Object>B</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_out_din</name>
<Object>A_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_out_full_n</name>
<Object>A_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_out_write</name>
<Object>A_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_out_din</name>
<Object>B_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_out_full_n</name>
<Object>B_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_out_write</name>
<Object>B_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>kernel0_x0_entry11</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>0</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>2</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>47</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel0_x0.entry11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel0_x0.entry11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel0_x0.entry11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel0_x0.entry11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>kernel0_x0.entry11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel0_x0.entry11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel0_x0.entry11</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_dout</name>
<Object>A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_empty_n</name>
<Object>A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_read</name>
<Object>A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_dout</name>
<Object>B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_empty_n</name>
<Object>B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_read</name>
<Object>B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_out_din</name>
<Object>A_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_out_full_n</name>
<Object>A_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_out_write</name>
<Object>A_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_out_din</name>
<Object>B_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_out_full_n</name>
<Object>B_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_out_write</name>
<Object>B_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L3_in_serialize_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>3143</Best-caseLatency>
<Average-caseLatency>3143</Average-caseLatency>
<Worst-caseLatency>3143</Worst-caseLatency>
<Best-caseRealTimeLatency>10.476 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>10.476 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>10.476 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>3143</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L3_in_serialize_x0_loop_1>
<Name>A_IO_L3_in_serialize_x0_loop_1</Name>
<TripCount>1024</TripCount>
<Latency>3072</Latency>
<AbsoluteTimeLatency>10.239 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</A_IO_L3_in_serialize_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>667</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>430</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWADDR</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWLEN</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWSIZE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWBURST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWLOCK</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWCACHE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWPROT</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWQOS</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWREGION</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WDATA</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WSTRB</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WLAST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARADDR</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARLEN</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARSIZE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARBURST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARLOCK</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARCACHE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARPROT</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARQOS</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARREGION</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RDATA</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RLAST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RRESP</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BRESP</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_local_out_din</name>
<Object>fifo_A_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_local_out_full_n</name>
<Object>fifo_A_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_local_out_write</name>
<Object>fifo_A_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_dout</name>
<Object>A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_empty_n</name>
<Object>A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_read</name>
<Object>A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L3_in_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>13793337</Best-caseLatency>
<Average-caseLatency>13793337</Average-caseLatency>
<Worst-caseLatency>13793337</Worst-caseLatency>
<Best-caseRealTimeLatency>45.973 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>45.973 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>45.973 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>13793337</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L3_in_x0_loop_1>
<Name>A_IO_L3_in_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>13793336</Latency>
<AbsoluteTimeLatency>45.973 ms</AbsoluteTimeLatency>
<IterationLatency>3448334</IterationLatency>
<PipelineDepth>3448334</PipelineDepth>
<A_IO_L3_in_x0_loop_2>
<Name>A_IO_L3_in_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>3448332</Latency>
<AbsoluteTimeLatency>11.493 ms</AbsoluteTimeLatency>
<IterationLatency>574722</IterationLatency>
<PipelineDepth>574722</PipelineDepth>
<A_IO_L3_in_x0_loop_3>
<Name>A_IO_L3_in_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>574720</Latency>
<AbsoluteTimeLatency>1.916 ms</AbsoluteTimeLatency>
<IterationLatency>4490</IterationLatency>
<PipelineDepth>4490</PipelineDepth>
<A_IO_L3_in_x0_loop_4>
<Name>A_IO_L3_in_x0_loop_4</Name>
<TripCount>4</TripCount>
<Latency>4488</Latency>
<AbsoluteTimeLatency>14.959 us</AbsoluteTimeLatency>
<IterationLatency>1122</IterationLatency>
<PipelineDepth>1122</PipelineDepth>
<A_IO_L3_in_x0_loop_5>
<Name>A_IO_L3_in_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L3_in_x0_loop_6>
<Name>A_IO_L3_in_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L3_in_x0_loop_7>
<Name>A_IO_L3_in_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L3_in_x0_loop_7>
</A_IO_L3_in_x0_loop_6>
</A_IO_L3_in_x0_loop_5>
</A_IO_L3_in_x0_loop_4>
</A_IO_L3_in_x0_loop_3>
</A_IO_L3_in_x0_loop_2>
</A_IO_L3_in_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>68</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>291</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_in_dout</name>
<Object>fifo_A_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_in_empty_n</name>
<Object>fifo_A_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_in_read</name>
<Object>fifo_A_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_local_out_din</name>
<Object>fifo_A_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_local_out_full_n</name>
<Object>fifo_A_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_local_out_write</name>
<Object>fifo_A_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>13846718</Best-caseLatency>
<Average-caseLatency>91119806</Average-caseLatency>
<Worst-caseLatency>168392894</Worst-caseLatency>
<Best-caseRealTimeLatency>46.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.304 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.561 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>13846718 ~ 168392894</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_0_x0_loop_1>
<Name>A_IO_L2_in_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>13796408 ~ 168342584</Latency>
<AbsoluteTimeLatency>45.983 ms ~ 0.561 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>3449102</min>
<max>42085646</max>
</range>
</IterationLatency>
<PipelineDepth>3449102 ~ 42085646</PipelineDepth>
<A_IO_L2_in_0_x0_loop_2>
<Name>A_IO_L2_in_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>3449100 ~ 42085644</Latency>
<AbsoluteTimeLatency>11.496 ms ~ 0.140 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>574850</min>
<max>7014274</max>
</range>
</IterationLatency>
<PipelineDepth>574850 ~ 7014274</PipelineDepth>
<A_IO_L2_in_0_x0_loop_3>
<Name>A_IO_L2_in_0_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>574848 ~ 7014272</Latency>
<AbsoluteTimeLatency>1.916 ms ~ 23.379 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4491</min>
<max>54799</max>
</range>
</IterationLatency>
<PipelineDepth>4491 ~ 54799</PipelineDepth>
<A_IO_L2_in_0_x0_loop_4>
<Name>A_IO_L2_in_0_x0_loop_4</Name>
<TripCount>4</TripCount>
<Latency>4488</Latency>
<AbsoluteTimeLatency>14.959 us</AbsoluteTimeLatency>
<IterationLatency>1122</IterationLatency>
<PipelineDepth>1122</PipelineDepth>
<A_IO_L2_in_0_x0_loop_5>
<Name>A_IO_L2_in_0_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_0_x0_loop_6>
<Name>A_IO_L2_in_0_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_0_x0_loop_7>
<Name>A_IO_L2_in_0_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x0_loop_7>
</A_IO_L2_in_0_x0_loop_6>
</A_IO_L2_in_0_x0_loop_5>
<A_IO_L2_in_0_x0_loop_8>
<Name>A_IO_L2_in_0_x0_loop_8</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_0_x0_loop_9>
<Name>A_IO_L2_in_0_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_0_x0_loop_10>
<Name>A_IO_L2_in_0_x0_loop_10</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x0_loop_10>
</A_IO_L2_in_0_x0_loop_9>
</A_IO_L2_in_0_x0_loop_8>
</A_IO_L2_in_0_x0_loop_4>
<A_IO_L2_in_0_x0_loop_11>
<Name>A_IO_L2_in_0_x0_loop_11</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_0_x0_loop_12>
<Name>A_IO_L2_in_0_x0_loop_12</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_0_x0_loop_13>
<Name>A_IO_L2_in_0_x0_loop_13</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_0_x0_loop_14>
<Name>A_IO_L2_in_0_x0_loop_14</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_0_x0_loop_15>
<Name>A_IO_L2_in_0_x0_loop_15</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_0_x0_loop_15>
</A_IO_L2_in_0_x0_loop_14>
</A_IO_L2_in_0_x0_loop_13>
</A_IO_L2_in_0_x0_loop_12>
</A_IO_L2_in_0_x0_loop_11>
<A_IO_L2_in_0_x0_loop_16>
<Name>A_IO_L2_in_0_x0_loop_16</Name>
<TripCount>4</TripCount>
<Latency>4488</Latency>
<AbsoluteTimeLatency>14.959 us</AbsoluteTimeLatency>
<IterationLatency>1122</IterationLatency>
<PipelineDepth>1122</PipelineDepth>
<A_IO_L2_in_0_x0_loop_17>
<Name>A_IO_L2_in_0_x0_loop_17</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_0_x0_loop_18>
<Name>A_IO_L2_in_0_x0_loop_18</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_0_x0_loop_19>
<Name>A_IO_L2_in_0_x0_loop_19</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x0_loop_19>
</A_IO_L2_in_0_x0_loop_18>
</A_IO_L2_in_0_x0_loop_17>
<A_IO_L2_in_0_x0_loop_20>
<Name>A_IO_L2_in_0_x0_loop_20</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_0_x0_loop_21>
<Name>A_IO_L2_in_0_x0_loop_21</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_0_x0_loop_22>
<Name>A_IO_L2_in_0_x0_loop_22</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x0_loop_22>
</A_IO_L2_in_0_x0_loop_21>
</A_IO_L2_in_0_x0_loop_20>
</A_IO_L2_in_0_x0_loop_16>
<A_IO_L2_in_0_x0_loop_23>
<Name>A_IO_L2_in_0_x0_loop_23</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_0_x0_loop_24>
<Name>A_IO_L2_in_0_x0_loop_24</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_0_x0_loop_25>
<Name>A_IO_L2_in_0_x0_loop_25</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_0_x0_loop_26>
<Name>A_IO_L2_in_0_x0_loop_26</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_0_x0_loop_27>
<Name>A_IO_L2_in_0_x0_loop_27</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_0_x0_loop_27>
</A_IO_L2_in_0_x0_loop_26>
</A_IO_L2_in_0_x0_loop_25>
</A_IO_L2_in_0_x0_loop_24>
</A_IO_L2_in_0_x0_loop_23>
</A_IO_L2_in_0_x0_loop_3>
</A_IO_L2_in_0_x0_loop_2>
</A_IO_L2_in_0_x0_loop_1>
<A_IO_L2_in_0_x0_loop_28>
<Name>A_IO_L2_in_0_x0_loop_28</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_0_x0_loop_29>
<Name>A_IO_L2_in_0_x0_loop_29</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_0_x0_loop_30>
<Name>A_IO_L2_in_0_x0_loop_30</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_0_x0_loop_31>
<Name>A_IO_L2_in_0_x0_loop_31</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_0_x0_loop_32>
<Name>A_IO_L2_in_0_x0_loop_32</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_0_x0_loop_32>
</A_IO_L2_in_0_x0_loop_31>
</A_IO_L2_in_0_x0_loop_30>
</A_IO_L2_in_0_x0_loop_29>
</A_IO_L2_in_0_x0_loop_28>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2652</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2191</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x05_dout</name>
<Object>fifo_A_A_IO_L2_in_0_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x05_empty_n</name>
<Object>fifo_A_A_IO_L2_in_0_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x05_read</name>
<Object>fifo_A_A_IO_L2_in_0_x05</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x06_din</name>
<Object>fifo_A_A_IO_L2_in_1_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x06_full_n</name>
<Object>fifo_A_A_IO_L2_in_1_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x06_write</name>
<Object>fifo_A_A_IO_L2_in_1_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x025_din</name>
<Object>fifo_A_PE_0_0_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x025_full_n</name>
<Object>fifo_A_PE_0_0_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x025_write</name>
<Object>fifo_A_PE_0_0_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>10399934</Best-caseLatency>
<Average-caseLatency>87673022</Average-caseLatency>
<Worst-caseLatency>164946110</Worst-caseLatency>
<Best-caseRealTimeLatency>34.663 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.292 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.550 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>10399934 ~ 164946110</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_1_x0_loop_1>
<Name>A_IO_L2_in_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>10349624 ~ 164895800</Latency>
<AbsoluteTimeLatency>34.495 ms ~ 0.550 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2587406</min>
<max>41223950</max>
</range>
</IterationLatency>
<PipelineDepth>2587406 ~ 41223950</PipelineDepth>
<A_IO_L2_in_1_x0_loop_2>
<Name>A_IO_L2_in_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>2587404 ~ 41223948</Latency>
<AbsoluteTimeLatency>8.624 ms ~ 0.137 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>431234</min>
<max>6870658</max>
</range>
</IterationLatency>
<PipelineDepth>431234 ~ 6870658</PipelineDepth>
<A_IO_L2_in_1_x0_loop_3>
<Name>A_IO_L2_in_1_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>431232 ~ 6870656</Latency>
<AbsoluteTimeLatency>1.437 ms ~ 22.900 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>3369</min>
<max>53677</max>
</range>
</IterationLatency>
<PipelineDepth>3369 ~ 53677</PipelineDepth>
<A_IO_L2_in_1_x0_loop_4>
<Name>A_IO_L2_in_1_x0_loop_4</Name>
<TripCount>3</TripCount>
<Latency>3366</Latency>
<AbsoluteTimeLatency>11.219 us</AbsoluteTimeLatency>
<IterationLatency>1122</IterationLatency>
<PipelineDepth>1122</PipelineDepth>
<A_IO_L2_in_1_x0_loop_5>
<Name>A_IO_L2_in_1_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_1_x0_loop_6>
<Name>A_IO_L2_in_1_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_1_x0_loop_7>
<Name>A_IO_L2_in_1_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_1_x0_loop_7>
</A_IO_L2_in_1_x0_loop_6>
</A_IO_L2_in_1_x0_loop_5>
<A_IO_L2_in_1_x0_loop_8>
<Name>A_IO_L2_in_1_x0_loop_8</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_1_x0_loop_9>
<Name>A_IO_L2_in_1_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_1_x0_loop_10>
<Name>A_IO_L2_in_1_x0_loop_10</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_1_x0_loop_10>
</A_IO_L2_in_1_x0_loop_9>
</A_IO_L2_in_1_x0_loop_8>
</A_IO_L2_in_1_x0_loop_4>
<A_IO_L2_in_1_x0_loop_11>
<Name>A_IO_L2_in_1_x0_loop_11</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_1_x0_loop_12>
<Name>A_IO_L2_in_1_x0_loop_12</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_1_x0_loop_13>
<Name>A_IO_L2_in_1_x0_loop_13</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_1_x0_loop_14>
<Name>A_IO_L2_in_1_x0_loop_14</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_1_x0_loop_15>
<Name>A_IO_L2_in_1_x0_loop_15</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_1_x0_loop_15>
</A_IO_L2_in_1_x0_loop_14>
</A_IO_L2_in_1_x0_loop_13>
</A_IO_L2_in_1_x0_loop_12>
</A_IO_L2_in_1_x0_loop_11>
<A_IO_L2_in_1_x0_loop_16>
<Name>A_IO_L2_in_1_x0_loop_16</Name>
<TripCount>3</TripCount>
<Latency>3366</Latency>
<AbsoluteTimeLatency>11.219 us</AbsoluteTimeLatency>
<IterationLatency>1122</IterationLatency>
<PipelineDepth>1122</PipelineDepth>
<A_IO_L2_in_1_x0_loop_17>
<Name>A_IO_L2_in_1_x0_loop_17</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_1_x0_loop_18>
<Name>A_IO_L2_in_1_x0_loop_18</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_1_x0_loop_19>
<Name>A_IO_L2_in_1_x0_loop_19</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_1_x0_loop_19>
</A_IO_L2_in_1_x0_loop_18>
</A_IO_L2_in_1_x0_loop_17>
<A_IO_L2_in_1_x0_loop_20>
<Name>A_IO_L2_in_1_x0_loop_20</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_1_x0_loop_21>
<Name>A_IO_L2_in_1_x0_loop_21</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_1_x0_loop_22>
<Name>A_IO_L2_in_1_x0_loop_22</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_1_x0_loop_22>
</A_IO_L2_in_1_x0_loop_21>
</A_IO_L2_in_1_x0_loop_20>
</A_IO_L2_in_1_x0_loop_16>
<A_IO_L2_in_1_x0_loop_23>
<Name>A_IO_L2_in_1_x0_loop_23</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_1_x0_loop_24>
<Name>A_IO_L2_in_1_x0_loop_24</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_1_x0_loop_25>
<Name>A_IO_L2_in_1_x0_loop_25</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_1_x0_loop_26>
<Name>A_IO_L2_in_1_x0_loop_26</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_1_x0_loop_27>
<Name>A_IO_L2_in_1_x0_loop_27</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_1_x0_loop_27>
</A_IO_L2_in_1_x0_loop_26>
</A_IO_L2_in_1_x0_loop_25>
</A_IO_L2_in_1_x0_loop_24>
</A_IO_L2_in_1_x0_loop_23>
</A_IO_L2_in_1_x0_loop_3>
</A_IO_L2_in_1_x0_loop_2>
</A_IO_L2_in_1_x0_loop_1>
<A_IO_L2_in_1_x0_loop_28>
<Name>A_IO_L2_in_1_x0_loop_28</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_1_x0_loop_29>
<Name>A_IO_L2_in_1_x0_loop_29</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_1_x0_loop_30>
<Name>A_IO_L2_in_1_x0_loop_30</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_1_x0_loop_31>
<Name>A_IO_L2_in_1_x0_loop_31</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_1_x0_loop_32>
<Name>A_IO_L2_in_1_x0_loop_32</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_1_x0_loop_32>
</A_IO_L2_in_1_x0_loop_31>
</A_IO_L2_in_1_x0_loop_30>
</A_IO_L2_in_1_x0_loop_29>
</A_IO_L2_in_1_x0_loop_28>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2646</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2191</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x06_dout</name>
<Object>fifo_A_A_IO_L2_in_1_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x06_empty_n</name>
<Object>fifo_A_A_IO_L2_in_1_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x06_read</name>
<Object>fifo_A_A_IO_L2_in_1_x06</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x07_din</name>
<Object>fifo_A_A_IO_L2_in_2_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x07_full_n</name>
<Object>fifo_A_A_IO_L2_in_2_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x07_write</name>
<Object>fifo_A_A_IO_L2_in_2_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x034_din</name>
<Object>fifo_A_PE_1_0_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x034_full_n</name>
<Object>fifo_A_PE_1_0_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x034_write</name>
<Object>fifo_A_PE_1_0_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6953150</Best-caseLatency>
<Average-caseLatency>84226238</Average-caseLatency>
<Worst-caseLatency>161499326</Worst-caseLatency>
<Best-caseRealTimeLatency>23.175 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.281 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.538 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>6953150 ~ 161499326</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_2_x0_loop_1>
<Name>A_IO_L2_in_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6902840 ~ 161449016</Latency>
<AbsoluteTimeLatency>23.007 ms ~ 0.538 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1725710</min>
<max>40362254</max>
</range>
</IterationLatency>
<PipelineDepth>1725710 ~ 40362254</PipelineDepth>
<A_IO_L2_in_2_x0_loop_2>
<Name>A_IO_L2_in_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1725708 ~ 40362252</Latency>
<AbsoluteTimeLatency>5.752 ms ~ 0.135 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>287618</min>
<max>6727042</max>
</range>
</IterationLatency>
<PipelineDepth>287618 ~ 6727042</PipelineDepth>
<A_IO_L2_in_2_x0_loop_3>
<Name>A_IO_L2_in_2_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>287616 ~ 6727040</Latency>
<AbsoluteTimeLatency>0.959 ms ~ 22.421 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2247</min>
<max>52555</max>
</range>
</IterationLatency>
<PipelineDepth>2247 ~ 52555</PipelineDepth>
<A_IO_L2_in_2_x0_loop_4>
<Name>A_IO_L2_in_2_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>2244</Latency>
<AbsoluteTimeLatency>7.479 us</AbsoluteTimeLatency>
<IterationLatency>1122</IterationLatency>
<PipelineDepth>1122</PipelineDepth>
<A_IO_L2_in_2_x0_loop_5>
<Name>A_IO_L2_in_2_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_2_x0_loop_6>
<Name>A_IO_L2_in_2_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_2_x0_loop_7>
<Name>A_IO_L2_in_2_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_2_x0_loop_7>
</A_IO_L2_in_2_x0_loop_6>
</A_IO_L2_in_2_x0_loop_5>
<A_IO_L2_in_2_x0_loop_8>
<Name>A_IO_L2_in_2_x0_loop_8</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_2_x0_loop_9>
<Name>A_IO_L2_in_2_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_2_x0_loop_10>
<Name>A_IO_L2_in_2_x0_loop_10</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_2_x0_loop_10>
</A_IO_L2_in_2_x0_loop_9>
</A_IO_L2_in_2_x0_loop_8>
</A_IO_L2_in_2_x0_loop_4>
<A_IO_L2_in_2_x0_loop_11>
<Name>A_IO_L2_in_2_x0_loop_11</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_2_x0_loop_12>
<Name>A_IO_L2_in_2_x0_loop_12</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_2_x0_loop_13>
<Name>A_IO_L2_in_2_x0_loop_13</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_2_x0_loop_14>
<Name>A_IO_L2_in_2_x0_loop_14</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_2_x0_loop_15>
<Name>A_IO_L2_in_2_x0_loop_15</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_2_x0_loop_15>
</A_IO_L2_in_2_x0_loop_14>
</A_IO_L2_in_2_x0_loop_13>
</A_IO_L2_in_2_x0_loop_12>
</A_IO_L2_in_2_x0_loop_11>
<A_IO_L2_in_2_x0_loop_16>
<Name>A_IO_L2_in_2_x0_loop_16</Name>
<TripCount>2</TripCount>
<Latency>2244</Latency>
<AbsoluteTimeLatency>7.479 us</AbsoluteTimeLatency>
<IterationLatency>1122</IterationLatency>
<PipelineDepth>1122</PipelineDepth>
<A_IO_L2_in_2_x0_loop_17>
<Name>A_IO_L2_in_2_x0_loop_17</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_2_x0_loop_18>
<Name>A_IO_L2_in_2_x0_loop_18</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_2_x0_loop_19>
<Name>A_IO_L2_in_2_x0_loop_19</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_2_x0_loop_19>
</A_IO_L2_in_2_x0_loop_18>
</A_IO_L2_in_2_x0_loop_17>
<A_IO_L2_in_2_x0_loop_20>
<Name>A_IO_L2_in_2_x0_loop_20</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_2_x0_loop_21>
<Name>A_IO_L2_in_2_x0_loop_21</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_2_x0_loop_22>
<Name>A_IO_L2_in_2_x0_loop_22</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_2_x0_loop_22>
</A_IO_L2_in_2_x0_loop_21>
</A_IO_L2_in_2_x0_loop_20>
</A_IO_L2_in_2_x0_loop_16>
<A_IO_L2_in_2_x0_loop_23>
<Name>A_IO_L2_in_2_x0_loop_23</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_2_x0_loop_24>
<Name>A_IO_L2_in_2_x0_loop_24</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_2_x0_loop_25>
<Name>A_IO_L2_in_2_x0_loop_25</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_2_x0_loop_26>
<Name>A_IO_L2_in_2_x0_loop_26</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_2_x0_loop_27>
<Name>A_IO_L2_in_2_x0_loop_27</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_2_x0_loop_27>
</A_IO_L2_in_2_x0_loop_26>
</A_IO_L2_in_2_x0_loop_25>
</A_IO_L2_in_2_x0_loop_24>
</A_IO_L2_in_2_x0_loop_23>
</A_IO_L2_in_2_x0_loop_3>
</A_IO_L2_in_2_x0_loop_2>
</A_IO_L2_in_2_x0_loop_1>
<A_IO_L2_in_2_x0_loop_28>
<Name>A_IO_L2_in_2_x0_loop_28</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_2_x0_loop_29>
<Name>A_IO_L2_in_2_x0_loop_29</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_2_x0_loop_30>
<Name>A_IO_L2_in_2_x0_loop_30</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_2_x0_loop_31>
<Name>A_IO_L2_in_2_x0_loop_31</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_2_x0_loop_32>
<Name>A_IO_L2_in_2_x0_loop_32</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_2_x0_loop_32>
</A_IO_L2_in_2_x0_loop_31>
</A_IO_L2_in_2_x0_loop_30>
</A_IO_L2_in_2_x0_loop_29>
</A_IO_L2_in_2_x0_loop_28>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2646</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2191</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x07_dout</name>
<Object>fifo_A_A_IO_L2_in_2_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x07_empty_n</name>
<Object>fifo_A_A_IO_L2_in_2_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x07_read</name>
<Object>fifo_A_A_IO_L2_in_2_x07</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x08_din</name>
<Object>fifo_A_A_IO_L2_in_3_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x08_full_n</name>
<Object>fifo_A_A_IO_L2_in_3_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x08_write</name>
<Object>fifo_A_A_IO_L2_in_3_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x043_din</name>
<Object>fifo_A_PE_2_0_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x043_full_n</name>
<Object>fifo_A_PE_2_0_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x043_write</name>
<Object>fifo_A_PE_2_0_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_boundary_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.417</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>3500222</Best-caseLatency>
<Average-caseLatency>80773310</Average-caseLatency>
<Worst-caseLatency>158046398</Worst-caseLatency>
<Best-caseRealTimeLatency>11.666 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.269 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.527 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>3500222 ~ 158046398</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_boundary_x0_loop_1>
<Name>A_IO_L2_in_boundary_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>3449912 ~ 157996088</Latency>
<AbsoluteTimeLatency>11.499 ms ~ 0.527 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>862478</min>
<max>39499022</max>
</range>
</IterationLatency>
<PipelineDepth>862478 ~ 39499022</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_2>
<Name>A_IO_L2_in_boundary_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>862476 ~ 39499020</Latency>
<AbsoluteTimeLatency>2.875 ms ~ 0.132 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>143746</min>
<max>6583170</max>
</range>
</IterationLatency>
<PipelineDepth>143746 ~ 6583170</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_3>
<Name>A_IO_L2_in_boundary_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>143744 ~ 6583168</Latency>
<AbsoluteTimeLatency>0.479 ms ~ 21.942 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1123</min>
<max>51431</max>
</range>
</IterationLatency>
<PipelineDepth>1123 ~ 51431</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_5>
<Name>A_IO_L2_in_boundary_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_6>
<Name>A_IO_L2_in_boundary_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_7>
<Name>A_IO_L2_in_boundary_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_boundary_x0_loop_7>
</A_IO_L2_in_boundary_x0_loop_6>
</A_IO_L2_in_boundary_x0_loop_5>
<A_IO_L2_in_boundary_x0_loop_8>
<Name>A_IO_L2_in_boundary_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_9>
<Name>A_IO_L2_in_boundary_x0_loop_9</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_10>
<Name>A_IO_L2_in_boundary_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_11>
<Name>A_IO_L2_in_boundary_x0_loop_11</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_12>
<Name>A_IO_L2_in_boundary_x0_loop_12</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_boundary_x0_loop_12>
</A_IO_L2_in_boundary_x0_loop_11>
</A_IO_L2_in_boundary_x0_loop_10>
</A_IO_L2_in_boundary_x0_loop_9>
</A_IO_L2_in_boundary_x0_loop_8>
<A_IO_L2_in_boundary_x0_loop_14>
<Name>A_IO_L2_in_boundary_x0_loop_14</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_15>
<Name>A_IO_L2_in_boundary_x0_loop_15</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_16>
<Name>A_IO_L2_in_boundary_x0_loop_16</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_boundary_x0_loop_16>
</A_IO_L2_in_boundary_x0_loop_15>
</A_IO_L2_in_boundary_x0_loop_14>
<A_IO_L2_in_boundary_x0_loop_17>
<Name>A_IO_L2_in_boundary_x0_loop_17</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_18>
<Name>A_IO_L2_in_boundary_x0_loop_18</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_19>
<Name>A_IO_L2_in_boundary_x0_loop_19</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_20>
<Name>A_IO_L2_in_boundary_x0_loop_20</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_21>
<Name>A_IO_L2_in_boundary_x0_loop_21</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_boundary_x0_loop_21>
</A_IO_L2_in_boundary_x0_loop_20>
</A_IO_L2_in_boundary_x0_loop_19>
</A_IO_L2_in_boundary_x0_loop_18>
</A_IO_L2_in_boundary_x0_loop_17>
</A_IO_L2_in_boundary_x0_loop_3>
</A_IO_L2_in_boundary_x0_loop_2>
</A_IO_L2_in_boundary_x0_loop_1>
<A_IO_L2_in_boundary_x0_loop_22>
<Name>A_IO_L2_in_boundary_x0_loop_22</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_23>
<Name>A_IO_L2_in_boundary_x0_loop_23</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_24>
<Name>A_IO_L2_in_boundary_x0_loop_24</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_25>
<Name>A_IO_L2_in_boundary_x0_loop_25</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_boundary_x0_loop_26>
<Name>A_IO_L2_in_boundary_x0_loop_26</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_boundary_x0_loop_26>
</A_IO_L2_in_boundary_x0_loop_25>
</A_IO_L2_in_boundary_x0_loop_24>
</A_IO_L2_in_boundary_x0_loop_23>
</A_IO_L2_in_boundary_x0_loop_22>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2582</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1903</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x08_dout</name>
<Object>fifo_A_A_IO_L2_in_3_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x08_empty_n</name>
<Object>fifo_A_A_IO_L2_in_3_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x08_read</name>
<Object>fifo_A_A_IO_L2_in_3_x08</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x052_din</name>
<Object>fifo_A_PE_3_0_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x052_full_n</name>
<Object>fifo_A_PE_3_0_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x052_write</name>
<Object>fifo_A_PE_3_0_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L3_in_serialize_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6215</Best-caseLatency>
<Average-caseLatency>6215</Average-caseLatency>
<Worst-caseLatency>6215</Worst-caseLatency>
<Best-caseRealTimeLatency>20.715 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>20.715 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>20.715 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>6215</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L3_in_serialize_x0_loop_1>
<Name>B_IO_L3_in_serialize_x0_loop_1</Name>
<TripCount>1024</TripCount>
<Latency>6144</Latency>
<AbsoluteTimeLatency>20.478 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<B_IO_L3_in_serialize_x0_loop_2>
<Name>B_IO_L3_in_serialize_x0_loop_2</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L3_in_serialize_x0_loop_2>
</B_IO_L3_in_serialize_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>1182</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>474</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWADDR</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWLEN</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWSIZE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWBURST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWLOCK</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWCACHE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWPROT</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWQOS</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWREGION</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WDATA</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WSTRB</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WLAST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARADDR</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARLEN</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARSIZE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARBURST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARLOCK</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARCACHE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARPROT</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARQOS</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARREGION</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RDATA</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RLAST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RRESP</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BRESP</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_local_out_din</name>
<Object>fifo_B_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_local_out_full_n</name>
<Object>fifo_B_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_local_out_write</name>
<Object>fifo_B_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_dout</name>
<Object>B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_empty_n</name>
<Object>B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_read</name>
<Object>B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L3_in_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>24633</Best-caseLatency>
<Average-caseLatency>79929</Average-caseLatency>
<Worst-caseLatency>153657</Worst-caseLatency>
<Best-caseRealTimeLatency>82.102 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.266 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.512 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>24633 ~ 153657</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L3_in_x0_loop_1>
<Name>B_IO_L3_in_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>24632 ~ 153656</Latency>
<AbsoluteTimeLatency>82.098 us ~ 0.512 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>6158</min>
<max>38414</max>
</range>
</IterationLatency>
<PipelineDepth>6158 ~ 38414</PipelineDepth>
<B_IO_L3_in_x0_loop_2>
<Name>B_IO_L3_in_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>6156 ~ 38412</Latency>
<AbsoluteTimeLatency>20.518 us ~ 0.128 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1026</min>
<max>6402</max>
</range>
</IterationLatency>
<PipelineDepth>1026 ~ 6402</PipelineDepth>
<B_IO_L3_in_x0_loop_3>
<Name>B_IO_L3_in_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1024 ~ 6400</Latency>
<AbsoluteTimeLatency>3.413 us ~ 21.331 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8</min>
<max>50</max>
</range>
</IterationLatency>
<PipelineDepth>8 ~ 50</PipelineDepth>
<B_IO_L3_in_x0_loop_4>
<Name>B_IO_L3_in_x0_loop_4</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>6 ~ 48</Latency>
<AbsoluteTimeLatency>19.998 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<B_IO_L3_in_x0_loop_5>
<Name>B_IO_L3_in_x0_loop_5</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L3_in_x0_loop_5>
</B_IO_L3_in_x0_loop_4>
</B_IO_L3_in_x0_loop_3>
</B_IO_L3_in_x0_loop_2>
</B_IO_L3_in_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>243</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_in_dout</name>
<Object>fifo_B_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_in_empty_n</name>
<Object>fifo_B_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_in_read</name>
<Object>fifo_B_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_local_out_din</name>
<Object>fifo_B_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_local_out_full_n</name>
<Object>fifo_B_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_local_out_write</name>
<Object>fifo_B_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>125120</Best-caseLatency>
<Average-caseLatency>140368064</Average-caseLatency>
<Worst-caseLatency>280629440</Worst-caseLatency>
<Best-caseRealTimeLatency>0.417 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.468 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.935 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>125120 ~ 280629440</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_0_x0_loop_1>
<Name>B_IO_L2_in_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33848 ~ 280538168</Latency>
<AbsoluteTimeLatency>0.113 ms ~ 0.935 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8462</min>
<max>70134542</max>
</range>
</IterationLatency>
<PipelineDepth>8462 ~ 70134542</PipelineDepth>
<B_IO_L2_in_0_x0_loop_2>
<Name>B_IO_L2_in_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8460 ~ 70134540</Latency>
<AbsoluteTimeLatency>28.197 us ~ 0.234 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1410</min>
<max>11689090</max>
</range>
</IterationLatency>
<PipelineDepth>1410 ~ 11689090</PipelineDepth>
<B_IO_L2_in_0_x0_loop_3>
<Name>B_IO_L2_in_0_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1408 ~ 11689088</Latency>
<AbsoluteTimeLatency>4.693 us ~ 38.960 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>11</min>
<max>91321</max>
</range>
</IterationLatency>
<PipelineDepth>11 ~ 91321</PipelineDepth>
<B_IO_L2_in_0_x0_loop_4>
<Name>B_IO_L2_in_0_x0_loop_4</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_0_x0_loop_5>
<Name>B_IO_L2_in_0_x0_loop_5</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_0_x0_loop_5>
<B_IO_L2_in_0_x0_loop_6>
<Name>B_IO_L2_in_0_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_0_x0_loop_6>
</B_IO_L2_in_0_x0_loop_4>
<B_IO_L2_in_0_x0_loop_7>
<Name>B_IO_L2_in_0_x0_loop_7</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_0_x0_loop_8>
<Name>B_IO_L2_in_0_x0_loop_8</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_0_x0_loop_9>
<Name>B_IO_L2_in_0_x0_loop_9</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_0_x0_loop_10>
<Name>B_IO_L2_in_0_x0_loop_10</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_0_x0_loop_11>
<Name>B_IO_L2_in_0_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_0_x0_loop_11>
</B_IO_L2_in_0_x0_loop_10>
</B_IO_L2_in_0_x0_loop_9>
</B_IO_L2_in_0_x0_loop_8>
</B_IO_L2_in_0_x0_loop_7>
<B_IO_L2_in_0_x0_loop_12>
<Name>B_IO_L2_in_0_x0_loop_12</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_0_x0_loop_13>
<Name>B_IO_L2_in_0_x0_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_0_x0_loop_13>
<B_IO_L2_in_0_x0_loop_14>
<Name>B_IO_L2_in_0_x0_loop_14</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_0_x0_loop_14>
</B_IO_L2_in_0_x0_loop_12>
<B_IO_L2_in_0_x0_loop_15>
<Name>B_IO_L2_in_0_x0_loop_15</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_0_x0_loop_16>
<Name>B_IO_L2_in_0_x0_loop_16</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_0_x0_loop_17>
<Name>B_IO_L2_in_0_x0_loop_17</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_0_x0_loop_18>
<Name>B_IO_L2_in_0_x0_loop_18</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_0_x0_loop_19>
<Name>B_IO_L2_in_0_x0_loop_19</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_0_x0_loop_19>
</B_IO_L2_in_0_x0_loop_18>
</B_IO_L2_in_0_x0_loop_17>
</B_IO_L2_in_0_x0_loop_16>
</B_IO_L2_in_0_x0_loop_15>
</B_IO_L2_in_0_x0_loop_3>
</B_IO_L2_in_0_x0_loop_2>
</B_IO_L2_in_0_x0_loop_1>
<B_IO_L2_in_0_x0_loop_20>
<Name>B_IO_L2_in_0_x0_loop_20</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_0_x0_loop_21>
<Name>B_IO_L2_in_0_x0_loop_21</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_0_x0_loop_22>
<Name>B_IO_L2_in_0_x0_loop_22</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_0_x0_loop_23>
<Name>B_IO_L2_in_0_x0_loop_23</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_0_x0_loop_24>
<Name>B_IO_L2_in_0_x0_loop_24</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_0_x0_loop_24>
</B_IO_L2_in_0_x0_loop_23>
</B_IO_L2_in_0_x0_loop_22>
</B_IO_L2_in_0_x0_loop_21>
</B_IO_L2_in_0_x0_loop_20>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>2107</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1710</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x09_dout</name>
<Object>fifo_B_B_IO_L2_in_0_x09</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x09_empty_n</name>
<Object>fifo_B_B_IO_L2_in_0_x09</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x09_read</name>
<Object>fifo_B_B_IO_L2_in_0_x09</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x010_din</name>
<Object>fifo_B_B_IO_L2_in_1_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x010_full_n</name>
<Object>fifo_B_B_IO_L2_in_1_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x010_write</name>
<Object>fifo_B_B_IO_L2_in_1_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x061_din</name>
<Object>fifo_B_PE_0_0_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x061_full_n</name>
<Object>fifo_B_PE_0_0_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x061_write</name>
<Object>fifo_B_PE_0_0_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>125120</Best-caseLatency>
<Average-caseLatency>140368064</Average-caseLatency>
<Worst-caseLatency>280629440</Worst-caseLatency>
<Best-caseRealTimeLatency>0.417 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.468 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.935 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>125120 ~ 280629440</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_1_x0_loop_1>
<Name>B_IO_L2_in_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33848 ~ 280538168</Latency>
<AbsoluteTimeLatency>0.113 ms ~ 0.935 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8462</min>
<max>70134542</max>
</range>
</IterationLatency>
<PipelineDepth>8462 ~ 70134542</PipelineDepth>
<B_IO_L2_in_1_x0_loop_2>
<Name>B_IO_L2_in_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8460 ~ 70134540</Latency>
<AbsoluteTimeLatency>28.197 us ~ 0.234 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1410</min>
<max>11689090</max>
</range>
</IterationLatency>
<PipelineDepth>1410 ~ 11689090</PipelineDepth>
<B_IO_L2_in_1_x0_loop_3>
<Name>B_IO_L2_in_1_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1408 ~ 11689088</Latency>
<AbsoluteTimeLatency>4.693 us ~ 38.960 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>11</min>
<max>91321</max>
</range>
</IterationLatency>
<PipelineDepth>11 ~ 91321</PipelineDepth>
<B_IO_L2_in_1_x0_loop_4>
<Name>B_IO_L2_in_1_x0_loop_4</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_1_x0_loop_5>
<Name>B_IO_L2_in_1_x0_loop_5</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_1_x0_loop_5>
<B_IO_L2_in_1_x0_loop_6>
<Name>B_IO_L2_in_1_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_1_x0_loop_6>
</B_IO_L2_in_1_x0_loop_4>
<B_IO_L2_in_1_x0_loop_7>
<Name>B_IO_L2_in_1_x0_loop_7</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_1_x0_loop_8>
<Name>B_IO_L2_in_1_x0_loop_8</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_1_x0_loop_9>
<Name>B_IO_L2_in_1_x0_loop_9</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_1_x0_loop_10>
<Name>B_IO_L2_in_1_x0_loop_10</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_1_x0_loop_11>
<Name>B_IO_L2_in_1_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_1_x0_loop_11>
</B_IO_L2_in_1_x0_loop_10>
</B_IO_L2_in_1_x0_loop_9>
</B_IO_L2_in_1_x0_loop_8>
</B_IO_L2_in_1_x0_loop_7>
<B_IO_L2_in_1_x0_loop_12>
<Name>B_IO_L2_in_1_x0_loop_12</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_1_x0_loop_13>
<Name>B_IO_L2_in_1_x0_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_1_x0_loop_13>
<B_IO_L2_in_1_x0_loop_14>
<Name>B_IO_L2_in_1_x0_loop_14</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_1_x0_loop_14>
</B_IO_L2_in_1_x0_loop_12>
<B_IO_L2_in_1_x0_loop_15>
<Name>B_IO_L2_in_1_x0_loop_15</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_1_x0_loop_16>
<Name>B_IO_L2_in_1_x0_loop_16</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_1_x0_loop_17>
<Name>B_IO_L2_in_1_x0_loop_17</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_1_x0_loop_18>
<Name>B_IO_L2_in_1_x0_loop_18</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_1_x0_loop_19>
<Name>B_IO_L2_in_1_x0_loop_19</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_1_x0_loop_19>
</B_IO_L2_in_1_x0_loop_18>
</B_IO_L2_in_1_x0_loop_17>
</B_IO_L2_in_1_x0_loop_16>
</B_IO_L2_in_1_x0_loop_15>
</B_IO_L2_in_1_x0_loop_3>
</B_IO_L2_in_1_x0_loop_2>
</B_IO_L2_in_1_x0_loop_1>
<B_IO_L2_in_1_x0_loop_20>
<Name>B_IO_L2_in_1_x0_loop_20</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_1_x0_loop_21>
<Name>B_IO_L2_in_1_x0_loop_21</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_1_x0_loop_22>
<Name>B_IO_L2_in_1_x0_loop_22</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_1_x0_loop_23>
<Name>B_IO_L2_in_1_x0_loop_23</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_1_x0_loop_24>
<Name>B_IO_L2_in_1_x0_loop_24</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_1_x0_loop_24>
</B_IO_L2_in_1_x0_loop_23>
</B_IO_L2_in_1_x0_loop_22>
</B_IO_L2_in_1_x0_loop_21>
</B_IO_L2_in_1_x0_loop_20>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>2099</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1692</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x010_dout</name>
<Object>fifo_B_B_IO_L2_in_1_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x010_empty_n</name>
<Object>fifo_B_B_IO_L2_in_1_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x010_read</name>
<Object>fifo_B_B_IO_L2_in_1_x010</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x011_din</name>
<Object>fifo_B_B_IO_L2_in_2_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x011_full_n</name>
<Object>fifo_B_B_IO_L2_in_2_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x011_write</name>
<Object>fifo_B_B_IO_L2_in_2_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x066_din</name>
<Object>fifo_B_PE_0_1_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x066_full_n</name>
<Object>fifo_B_PE_0_1_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x066_write</name>
<Object>fifo_B_PE_0_1_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>125120</Best-caseLatency>
<Average-caseLatency>140368064</Average-caseLatency>
<Worst-caseLatency>280629440</Worst-caseLatency>
<Best-caseRealTimeLatency>0.417 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.468 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.935 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>125120 ~ 280629440</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_2_x0_loop_1>
<Name>B_IO_L2_in_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33848 ~ 280538168</Latency>
<AbsoluteTimeLatency>0.113 ms ~ 0.935 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8462</min>
<max>70134542</max>
</range>
</IterationLatency>
<PipelineDepth>8462 ~ 70134542</PipelineDepth>
<B_IO_L2_in_2_x0_loop_2>
<Name>B_IO_L2_in_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8460 ~ 70134540</Latency>
<AbsoluteTimeLatency>28.197 us ~ 0.234 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1410</min>
<max>11689090</max>
</range>
</IterationLatency>
<PipelineDepth>1410 ~ 11689090</PipelineDepth>
<B_IO_L2_in_2_x0_loop_3>
<Name>B_IO_L2_in_2_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1408 ~ 11689088</Latency>
<AbsoluteTimeLatency>4.693 us ~ 38.960 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>11</min>
<max>91321</max>
</range>
</IterationLatency>
<PipelineDepth>11 ~ 91321</PipelineDepth>
<B_IO_L2_in_2_x0_loop_4>
<Name>B_IO_L2_in_2_x0_loop_4</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_2_x0_loop_5>
<Name>B_IO_L2_in_2_x0_loop_5</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_2_x0_loop_5>
<B_IO_L2_in_2_x0_loop_6>
<Name>B_IO_L2_in_2_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_2_x0_loop_6>
</B_IO_L2_in_2_x0_loop_4>
<B_IO_L2_in_2_x0_loop_7>
<Name>B_IO_L2_in_2_x0_loop_7</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_2_x0_loop_8>
<Name>B_IO_L2_in_2_x0_loop_8</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_2_x0_loop_9>
<Name>B_IO_L2_in_2_x0_loop_9</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_2_x0_loop_10>
<Name>B_IO_L2_in_2_x0_loop_10</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_2_x0_loop_11>
<Name>B_IO_L2_in_2_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_2_x0_loop_11>
</B_IO_L2_in_2_x0_loop_10>
</B_IO_L2_in_2_x0_loop_9>
</B_IO_L2_in_2_x0_loop_8>
</B_IO_L2_in_2_x0_loop_7>
<B_IO_L2_in_2_x0_loop_12>
<Name>B_IO_L2_in_2_x0_loop_12</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_2_x0_loop_13>
<Name>B_IO_L2_in_2_x0_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_2_x0_loop_13>
<B_IO_L2_in_2_x0_loop_14>
<Name>B_IO_L2_in_2_x0_loop_14</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_2_x0_loop_14>
</B_IO_L2_in_2_x0_loop_12>
<B_IO_L2_in_2_x0_loop_15>
<Name>B_IO_L2_in_2_x0_loop_15</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_2_x0_loop_16>
<Name>B_IO_L2_in_2_x0_loop_16</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_2_x0_loop_17>
<Name>B_IO_L2_in_2_x0_loop_17</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_2_x0_loop_18>
<Name>B_IO_L2_in_2_x0_loop_18</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_2_x0_loop_19>
<Name>B_IO_L2_in_2_x0_loop_19</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_2_x0_loop_19>
</B_IO_L2_in_2_x0_loop_18>
</B_IO_L2_in_2_x0_loop_17>
</B_IO_L2_in_2_x0_loop_16>
</B_IO_L2_in_2_x0_loop_15>
</B_IO_L2_in_2_x0_loop_3>
</B_IO_L2_in_2_x0_loop_2>
</B_IO_L2_in_2_x0_loop_1>
<B_IO_L2_in_2_x0_loop_20>
<Name>B_IO_L2_in_2_x0_loop_20</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_2_x0_loop_21>
<Name>B_IO_L2_in_2_x0_loop_21</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_2_x0_loop_22>
<Name>B_IO_L2_in_2_x0_loop_22</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_2_x0_loop_23>
<Name>B_IO_L2_in_2_x0_loop_23</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_2_x0_loop_24>
<Name>B_IO_L2_in_2_x0_loop_24</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_2_x0_loop_24>
</B_IO_L2_in_2_x0_loop_23>
</B_IO_L2_in_2_x0_loop_22>
</B_IO_L2_in_2_x0_loop_21>
</B_IO_L2_in_2_x0_loop_20>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>2099</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1692</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x011_dout</name>
<Object>fifo_B_B_IO_L2_in_2_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x011_empty_n</name>
<Object>fifo_B_B_IO_L2_in_2_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x011_read</name>
<Object>fifo_B_B_IO_L2_in_2_x011</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x012_din</name>
<Object>fifo_B_B_IO_L2_in_3_x012</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x012_full_n</name>
<Object>fifo_B_B_IO_L2_in_3_x012</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x012_write</name>
<Object>fifo_B_B_IO_L2_in_3_x012</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x071_din</name>
<Object>fifo_B_PE_0_2_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x071_full_n</name>
<Object>fifo_B_PE_0_2_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x071_write</name>
<Object>fifo_B_PE_0_2_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>125120</Best-caseLatency>
<Average-caseLatency>140368064</Average-caseLatency>
<Worst-caseLatency>280629440</Worst-caseLatency>
<Best-caseRealTimeLatency>0.417 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.468 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.935 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>125120 ~ 280629440</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_3_x0_loop_1>
<Name>B_IO_L2_in_3_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33848 ~ 280538168</Latency>
<AbsoluteTimeLatency>0.113 ms ~ 0.935 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8462</min>
<max>70134542</max>
</range>
</IterationLatency>
<PipelineDepth>8462 ~ 70134542</PipelineDepth>
<B_IO_L2_in_3_x0_loop_2>
<Name>B_IO_L2_in_3_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8460 ~ 70134540</Latency>
<AbsoluteTimeLatency>28.197 us ~ 0.234 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1410</min>
<max>11689090</max>
</range>
</IterationLatency>
<PipelineDepth>1410 ~ 11689090</PipelineDepth>
<B_IO_L2_in_3_x0_loop_3>
<Name>B_IO_L2_in_3_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1408 ~ 11689088</Latency>
<AbsoluteTimeLatency>4.693 us ~ 38.960 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>11</min>
<max>91321</max>
</range>
</IterationLatency>
<PipelineDepth>11 ~ 91321</PipelineDepth>
<B_IO_L2_in_3_x0_loop_4>
<Name>B_IO_L2_in_3_x0_loop_4</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_3_x0_loop_5>
<Name>B_IO_L2_in_3_x0_loop_5</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_3_x0_loop_5>
<B_IO_L2_in_3_x0_loop_6>
<Name>B_IO_L2_in_3_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_3_x0_loop_6>
</B_IO_L2_in_3_x0_loop_4>
<B_IO_L2_in_3_x0_loop_7>
<Name>B_IO_L2_in_3_x0_loop_7</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_3_x0_loop_8>
<Name>B_IO_L2_in_3_x0_loop_8</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_3_x0_loop_9>
<Name>B_IO_L2_in_3_x0_loop_9</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_3_x0_loop_10>
<Name>B_IO_L2_in_3_x0_loop_10</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_3_x0_loop_11>
<Name>B_IO_L2_in_3_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_3_x0_loop_11>
</B_IO_L2_in_3_x0_loop_10>
</B_IO_L2_in_3_x0_loop_9>
</B_IO_L2_in_3_x0_loop_8>
</B_IO_L2_in_3_x0_loop_7>
<B_IO_L2_in_3_x0_loop_12>
<Name>B_IO_L2_in_3_x0_loop_12</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_3_x0_loop_13>
<Name>B_IO_L2_in_3_x0_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_3_x0_loop_13>
<B_IO_L2_in_3_x0_loop_14>
<Name>B_IO_L2_in_3_x0_loop_14</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_3_x0_loop_14>
</B_IO_L2_in_3_x0_loop_12>
<B_IO_L2_in_3_x0_loop_15>
<Name>B_IO_L2_in_3_x0_loop_15</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_3_x0_loop_16>
<Name>B_IO_L2_in_3_x0_loop_16</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_3_x0_loop_17>
<Name>B_IO_L2_in_3_x0_loop_17</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_3_x0_loop_18>
<Name>B_IO_L2_in_3_x0_loop_18</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_3_x0_loop_19>
<Name>B_IO_L2_in_3_x0_loop_19</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_3_x0_loop_19>
</B_IO_L2_in_3_x0_loop_18>
</B_IO_L2_in_3_x0_loop_17>
</B_IO_L2_in_3_x0_loop_16>
</B_IO_L2_in_3_x0_loop_15>
</B_IO_L2_in_3_x0_loop_3>
</B_IO_L2_in_3_x0_loop_2>
</B_IO_L2_in_3_x0_loop_1>
<B_IO_L2_in_3_x0_loop_20>
<Name>B_IO_L2_in_3_x0_loop_20</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_3_x0_loop_21>
<Name>B_IO_L2_in_3_x0_loop_21</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_3_x0_loop_22>
<Name>B_IO_L2_in_3_x0_loop_22</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_3_x0_loop_23>
<Name>B_IO_L2_in_3_x0_loop_23</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_3_x0_loop_24>
<Name>B_IO_L2_in_3_x0_loop_24</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_3_x0_loop_24>
</B_IO_L2_in_3_x0_loop_23>
</B_IO_L2_in_3_x0_loop_22>
</B_IO_L2_in_3_x0_loop_21>
</B_IO_L2_in_3_x0_loop_20>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>2099</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1692</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x012_dout</name>
<Object>fifo_B_B_IO_L2_in_3_x012</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x012_empty_n</name>
<Object>fifo_B_B_IO_L2_in_3_x012</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x012_read</name>
<Object>fifo_B_B_IO_L2_in_3_x012</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x013_din</name>
<Object>fifo_B_B_IO_L2_in_4_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x013_full_n</name>
<Object>fifo_B_B_IO_L2_in_4_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x013_write</name>
<Object>fifo_B_B_IO_L2_in_4_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x076_din</name>
<Object>fifo_B_PE_0_3_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x076_full_n</name>
<Object>fifo_B_PE_0_3_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x076_write</name>
<Object>fifo_B_PE_0_3_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>125120</Best-caseLatency>
<Average-caseLatency>140368064</Average-caseLatency>
<Worst-caseLatency>280629440</Worst-caseLatency>
<Best-caseRealTimeLatency>0.417 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.468 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.935 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>125120 ~ 280629440</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_4_x0_loop_1>
<Name>B_IO_L2_in_4_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33848 ~ 280538168</Latency>
<AbsoluteTimeLatency>0.113 ms ~ 0.935 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8462</min>
<max>70134542</max>
</range>
</IterationLatency>
<PipelineDepth>8462 ~ 70134542</PipelineDepth>
<B_IO_L2_in_4_x0_loop_2>
<Name>B_IO_L2_in_4_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8460 ~ 70134540</Latency>
<AbsoluteTimeLatency>28.197 us ~ 0.234 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1410</min>
<max>11689090</max>
</range>
</IterationLatency>
<PipelineDepth>1410 ~ 11689090</PipelineDepth>
<B_IO_L2_in_4_x0_loop_3>
<Name>B_IO_L2_in_4_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1408 ~ 11689088</Latency>
<AbsoluteTimeLatency>4.693 us ~ 38.960 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>11</min>
<max>91321</max>
</range>
</IterationLatency>
<PipelineDepth>11 ~ 91321</PipelineDepth>
<B_IO_L2_in_4_x0_loop_4>
<Name>B_IO_L2_in_4_x0_loop_4</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_4_x0_loop_5>
<Name>B_IO_L2_in_4_x0_loop_5</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_4_x0_loop_5>
<B_IO_L2_in_4_x0_loop_6>
<Name>B_IO_L2_in_4_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_4_x0_loop_6>
</B_IO_L2_in_4_x0_loop_4>
<B_IO_L2_in_4_x0_loop_7>
<Name>B_IO_L2_in_4_x0_loop_7</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_4_x0_loop_8>
<Name>B_IO_L2_in_4_x0_loop_8</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_4_x0_loop_9>
<Name>B_IO_L2_in_4_x0_loop_9</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_4_x0_loop_10>
<Name>B_IO_L2_in_4_x0_loop_10</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_4_x0_loop_11>
<Name>B_IO_L2_in_4_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_4_x0_loop_11>
</B_IO_L2_in_4_x0_loop_10>
</B_IO_L2_in_4_x0_loop_9>
</B_IO_L2_in_4_x0_loop_8>
</B_IO_L2_in_4_x0_loop_7>
<B_IO_L2_in_4_x0_loop_12>
<Name>B_IO_L2_in_4_x0_loop_12</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_4_x0_loop_13>
<Name>B_IO_L2_in_4_x0_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_4_x0_loop_13>
<B_IO_L2_in_4_x0_loop_14>
<Name>B_IO_L2_in_4_x0_loop_14</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_4_x0_loop_14>
</B_IO_L2_in_4_x0_loop_12>
<B_IO_L2_in_4_x0_loop_15>
<Name>B_IO_L2_in_4_x0_loop_15</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_4_x0_loop_16>
<Name>B_IO_L2_in_4_x0_loop_16</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_4_x0_loop_17>
<Name>B_IO_L2_in_4_x0_loop_17</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_4_x0_loop_18>
<Name>B_IO_L2_in_4_x0_loop_18</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_4_x0_loop_19>
<Name>B_IO_L2_in_4_x0_loop_19</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_4_x0_loop_19>
</B_IO_L2_in_4_x0_loop_18>
</B_IO_L2_in_4_x0_loop_17>
</B_IO_L2_in_4_x0_loop_16>
</B_IO_L2_in_4_x0_loop_15>
</B_IO_L2_in_4_x0_loop_3>
</B_IO_L2_in_4_x0_loop_2>
</B_IO_L2_in_4_x0_loop_1>
<B_IO_L2_in_4_x0_loop_20>
<Name>B_IO_L2_in_4_x0_loop_20</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_4_x0_loop_21>
<Name>B_IO_L2_in_4_x0_loop_21</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_4_x0_loop_22>
<Name>B_IO_L2_in_4_x0_loop_22</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_4_x0_loop_23>
<Name>B_IO_L2_in_4_x0_loop_23</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_4_x0_loop_24>
<Name>B_IO_L2_in_4_x0_loop_24</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_4_x0_loop_24>
</B_IO_L2_in_4_x0_loop_23>
</B_IO_L2_in_4_x0_loop_22>
</B_IO_L2_in_4_x0_loop_21>
</B_IO_L2_in_4_x0_loop_20>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>2099</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1692</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x013_dout</name>
<Object>fifo_B_B_IO_L2_in_4_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x013_empty_n</name>
<Object>fifo_B_B_IO_L2_in_4_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x013_read</name>
<Object>fifo_B_B_IO_L2_in_4_x013</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x014_din</name>
<Object>fifo_B_B_IO_L2_in_5_x014</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x014_full_n</name>
<Object>fifo_B_B_IO_L2_in_5_x014</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x014_write</name>
<Object>fifo_B_B_IO_L2_in_5_x014</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x081_din</name>
<Object>fifo_B_PE_0_4_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x081_full_n</name>
<Object>fifo_B_PE_0_4_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x081_write</name>
<Object>fifo_B_PE_0_4_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>125120</Best-caseLatency>
<Average-caseLatency>140368064</Average-caseLatency>
<Worst-caseLatency>280629440</Worst-caseLatency>
<Best-caseRealTimeLatency>0.417 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.468 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.935 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>125120 ~ 280629440</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_5_x0_loop_1>
<Name>B_IO_L2_in_5_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33848 ~ 280538168</Latency>
<AbsoluteTimeLatency>0.113 ms ~ 0.935 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8462</min>
<max>70134542</max>
</range>
</IterationLatency>
<PipelineDepth>8462 ~ 70134542</PipelineDepth>
<B_IO_L2_in_5_x0_loop_2>
<Name>B_IO_L2_in_5_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8460 ~ 70134540</Latency>
<AbsoluteTimeLatency>28.197 us ~ 0.234 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1410</min>
<max>11689090</max>
</range>
</IterationLatency>
<PipelineDepth>1410 ~ 11689090</PipelineDepth>
<B_IO_L2_in_5_x0_loop_3>
<Name>B_IO_L2_in_5_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1408 ~ 11689088</Latency>
<AbsoluteTimeLatency>4.693 us ~ 38.960 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>11</min>
<max>91321</max>
</range>
</IterationLatency>
<PipelineDepth>11 ~ 91321</PipelineDepth>
<B_IO_L2_in_5_x0_loop_4>
<Name>B_IO_L2_in_5_x0_loop_4</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_5_x0_loop_5>
<Name>B_IO_L2_in_5_x0_loop_5</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_5_x0_loop_5>
<B_IO_L2_in_5_x0_loop_6>
<Name>B_IO_L2_in_5_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_5_x0_loop_6>
</B_IO_L2_in_5_x0_loop_4>
<B_IO_L2_in_5_x0_loop_7>
<Name>B_IO_L2_in_5_x0_loop_7</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_5_x0_loop_8>
<Name>B_IO_L2_in_5_x0_loop_8</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_5_x0_loop_9>
<Name>B_IO_L2_in_5_x0_loop_9</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_5_x0_loop_10>
<Name>B_IO_L2_in_5_x0_loop_10</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_5_x0_loop_11>
<Name>B_IO_L2_in_5_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_5_x0_loop_11>
</B_IO_L2_in_5_x0_loop_10>
</B_IO_L2_in_5_x0_loop_9>
</B_IO_L2_in_5_x0_loop_8>
</B_IO_L2_in_5_x0_loop_7>
<B_IO_L2_in_5_x0_loop_12>
<Name>B_IO_L2_in_5_x0_loop_12</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_5_x0_loop_13>
<Name>B_IO_L2_in_5_x0_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_5_x0_loop_13>
<B_IO_L2_in_5_x0_loop_14>
<Name>B_IO_L2_in_5_x0_loop_14</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_5_x0_loop_14>
</B_IO_L2_in_5_x0_loop_12>
<B_IO_L2_in_5_x0_loop_15>
<Name>B_IO_L2_in_5_x0_loop_15</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_5_x0_loop_16>
<Name>B_IO_L2_in_5_x0_loop_16</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_5_x0_loop_17>
<Name>B_IO_L2_in_5_x0_loop_17</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_5_x0_loop_18>
<Name>B_IO_L2_in_5_x0_loop_18</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_5_x0_loop_19>
<Name>B_IO_L2_in_5_x0_loop_19</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_5_x0_loop_19>
</B_IO_L2_in_5_x0_loop_18>
</B_IO_L2_in_5_x0_loop_17>
</B_IO_L2_in_5_x0_loop_16>
</B_IO_L2_in_5_x0_loop_15>
</B_IO_L2_in_5_x0_loop_3>
</B_IO_L2_in_5_x0_loop_2>
</B_IO_L2_in_5_x0_loop_1>
<B_IO_L2_in_5_x0_loop_20>
<Name>B_IO_L2_in_5_x0_loop_20</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_5_x0_loop_21>
<Name>B_IO_L2_in_5_x0_loop_21</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_5_x0_loop_22>
<Name>B_IO_L2_in_5_x0_loop_22</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_5_x0_loop_23>
<Name>B_IO_L2_in_5_x0_loop_23</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_5_x0_loop_24>
<Name>B_IO_L2_in_5_x0_loop_24</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_5_x0_loop_24>
</B_IO_L2_in_5_x0_loop_23>
</B_IO_L2_in_5_x0_loop_22>
</B_IO_L2_in_5_x0_loop_21>
</B_IO_L2_in_5_x0_loop_20>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>2099</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1692</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x014_dout</name>
<Object>fifo_B_B_IO_L2_in_5_x014</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x014_empty_n</name>
<Object>fifo_B_B_IO_L2_in_5_x014</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x014_read</name>
<Object>fifo_B_B_IO_L2_in_5_x014</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x015_din</name>
<Object>fifo_B_B_IO_L2_in_6_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x015_full_n</name>
<Object>fifo_B_B_IO_L2_in_6_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x015_write</name>
<Object>fifo_B_B_IO_L2_in_6_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x086_din</name>
<Object>fifo_B_PE_0_5_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x086_full_n</name>
<Object>fifo_B_PE_0_5_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x086_write</name>
<Object>fifo_B_PE_0_5_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>125120</Best-caseLatency>
<Average-caseLatency>140368064</Average-caseLatency>
<Worst-caseLatency>280629440</Worst-caseLatency>
<Best-caseRealTimeLatency>0.417 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.468 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.935 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>125120 ~ 280629440</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_6_x0_loop_1>
<Name>B_IO_L2_in_6_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33848 ~ 280538168</Latency>
<AbsoluteTimeLatency>0.113 ms ~ 0.935 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8462</min>
<max>70134542</max>
</range>
</IterationLatency>
<PipelineDepth>8462 ~ 70134542</PipelineDepth>
<B_IO_L2_in_6_x0_loop_2>
<Name>B_IO_L2_in_6_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8460 ~ 70134540</Latency>
<AbsoluteTimeLatency>28.197 us ~ 0.234 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1410</min>
<max>11689090</max>
</range>
</IterationLatency>
<PipelineDepth>1410 ~ 11689090</PipelineDepth>
<B_IO_L2_in_6_x0_loop_3>
<Name>B_IO_L2_in_6_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1408 ~ 11689088</Latency>
<AbsoluteTimeLatency>4.693 us ~ 38.960 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>11</min>
<max>91321</max>
</range>
</IterationLatency>
<PipelineDepth>11 ~ 91321</PipelineDepth>
<B_IO_L2_in_6_x0_loop_4>
<Name>B_IO_L2_in_6_x0_loop_4</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_6_x0_loop_5>
<Name>B_IO_L2_in_6_x0_loop_5</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_6_x0_loop_5>
<B_IO_L2_in_6_x0_loop_6>
<Name>B_IO_L2_in_6_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_6_x0_loop_6>
</B_IO_L2_in_6_x0_loop_4>
<B_IO_L2_in_6_x0_loop_7>
<Name>B_IO_L2_in_6_x0_loop_7</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_6_x0_loop_8>
<Name>B_IO_L2_in_6_x0_loop_8</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_6_x0_loop_9>
<Name>B_IO_L2_in_6_x0_loop_9</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_6_x0_loop_10>
<Name>B_IO_L2_in_6_x0_loop_10</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_6_x0_loop_11>
<Name>B_IO_L2_in_6_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_6_x0_loop_11>
</B_IO_L2_in_6_x0_loop_10>
</B_IO_L2_in_6_x0_loop_9>
</B_IO_L2_in_6_x0_loop_8>
</B_IO_L2_in_6_x0_loop_7>
<B_IO_L2_in_6_x0_loop_12>
<Name>B_IO_L2_in_6_x0_loop_12</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_6_x0_loop_13>
<Name>B_IO_L2_in_6_x0_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_6_x0_loop_13>
<B_IO_L2_in_6_x0_loop_14>
<Name>B_IO_L2_in_6_x0_loop_14</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_6_x0_loop_14>
</B_IO_L2_in_6_x0_loop_12>
<B_IO_L2_in_6_x0_loop_15>
<Name>B_IO_L2_in_6_x0_loop_15</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_6_x0_loop_16>
<Name>B_IO_L2_in_6_x0_loop_16</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_6_x0_loop_17>
<Name>B_IO_L2_in_6_x0_loop_17</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_6_x0_loop_18>
<Name>B_IO_L2_in_6_x0_loop_18</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_6_x0_loop_19>
<Name>B_IO_L2_in_6_x0_loop_19</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_6_x0_loop_19>
</B_IO_L2_in_6_x0_loop_18>
</B_IO_L2_in_6_x0_loop_17>
</B_IO_L2_in_6_x0_loop_16>
</B_IO_L2_in_6_x0_loop_15>
</B_IO_L2_in_6_x0_loop_3>
</B_IO_L2_in_6_x0_loop_2>
</B_IO_L2_in_6_x0_loop_1>
<B_IO_L2_in_6_x0_loop_20>
<Name>B_IO_L2_in_6_x0_loop_20</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_6_x0_loop_21>
<Name>B_IO_L2_in_6_x0_loop_21</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_6_x0_loop_22>
<Name>B_IO_L2_in_6_x0_loop_22</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_6_x0_loop_23>
<Name>B_IO_L2_in_6_x0_loop_23</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_6_x0_loop_24>
<Name>B_IO_L2_in_6_x0_loop_24</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_6_x0_loop_24>
</B_IO_L2_in_6_x0_loop_23>
</B_IO_L2_in_6_x0_loop_22>
</B_IO_L2_in_6_x0_loop_21>
</B_IO_L2_in_6_x0_loop_20>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>2099</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1692</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x015_dout</name>
<Object>fifo_B_B_IO_L2_in_6_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x015_empty_n</name>
<Object>fifo_B_B_IO_L2_in_6_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x015_read</name>
<Object>fifo_B_B_IO_L2_in_6_x015</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x016_din</name>
<Object>fifo_B_B_IO_L2_in_7_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x016_full_n</name>
<Object>fifo_B_B_IO_L2_in_7_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x016_write</name>
<Object>fifo_B_B_IO_L2_in_7_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x091_din</name>
<Object>fifo_B_PE_0_6_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x091_full_n</name>
<Object>fifo_B_PE_0_6_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x091_write</name>
<Object>fifo_B_PE_0_6_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_boundary_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.963</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>100544</Best-caseLatency>
<Average-caseLatency>140294336</Average-caseLatency>
<Worst-caseLatency>280488128</Worst-caseLatency>
<Best-caseRealTimeLatency>0.335 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.468 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.935 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>100544 ~ 280488128</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_boundary_x0_loop_1>
<Name>B_IO_L2_in_boundary_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>9272 ~ 280396856</Latency>
<AbsoluteTimeLatency>30.904 us ~ 0.935 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2318</min>
<max>70099214</max>
</range>
</IterationLatency>
<PipelineDepth>2318 ~ 70099214</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_2>
<Name>B_IO_L2_in_boundary_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>2316 ~ 70099212</Latency>
<AbsoluteTimeLatency>7.719 us ~ 0.234 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>386</min>
<max>11683202</max>
</range>
</IterationLatency>
<PipelineDepth>386 ~ 11683202</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_3>
<Name>B_IO_L2_in_boundary_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>384 ~ 11683200</Latency>
<AbsoluteTimeLatency>1.280 us ~ 38.940 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>3</min>
<max>91275</max>
</range>
</IterationLatency>
<PipelineDepth>3 ~ 91275</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_5>
<Name>B_IO_L2_in_boundary_x0_loop_5</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_boundary_x0_loop_5>
<B_IO_L2_in_boundary_x0_loop_6>
<Name>B_IO_L2_in_boundary_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_7>
<Name>B_IO_L2_in_boundary_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_8>
<Name>B_IO_L2_in_boundary_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_9>
<Name>B_IO_L2_in_boundary_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_10>
<Name>B_IO_L2_in_boundary_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_boundary_x0_loop_10>
</B_IO_L2_in_boundary_x0_loop_9>
</B_IO_L2_in_boundary_x0_loop_8>
</B_IO_L2_in_boundary_x0_loop_7>
</B_IO_L2_in_boundary_x0_loop_6>
<B_IO_L2_in_boundary_x0_loop_12>
<Name>B_IO_L2_in_boundary_x0_loop_12</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_boundary_x0_loop_12>
<B_IO_L2_in_boundary_x0_loop_13>
<Name>B_IO_L2_in_boundary_x0_loop_13</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_14>
<Name>B_IO_L2_in_boundary_x0_loop_14</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_15>
<Name>B_IO_L2_in_boundary_x0_loop_15</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_16>
<Name>B_IO_L2_in_boundary_x0_loop_16</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_17>
<Name>B_IO_L2_in_boundary_x0_loop_17</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_boundary_x0_loop_17>
</B_IO_L2_in_boundary_x0_loop_16>
</B_IO_L2_in_boundary_x0_loop_15>
</B_IO_L2_in_boundary_x0_loop_14>
</B_IO_L2_in_boundary_x0_loop_13>
</B_IO_L2_in_boundary_x0_loop_3>
</B_IO_L2_in_boundary_x0_loop_2>
</B_IO_L2_in_boundary_x0_loop_1>
<B_IO_L2_in_boundary_x0_loop_18>
<Name>B_IO_L2_in_boundary_x0_loop_18</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_19>
<Name>B_IO_L2_in_boundary_x0_loop_19</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_20>
<Name>B_IO_L2_in_boundary_x0_loop_20</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_21>
<Name>B_IO_L2_in_boundary_x0_loop_21</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_boundary_x0_loop_22>
<Name>B_IO_L2_in_boundary_x0_loop_22</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_boundary_x0_loop_22>
</B_IO_L2_in_boundary_x0_loop_21>
</B_IO_L2_in_boundary_x0_loop_20>
</B_IO_L2_in_boundary_x0_loop_19>
</B_IO_L2_in_boundary_x0_loop_18>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>2075</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1556</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x016_dout</name>
<Object>fifo_B_B_IO_L2_in_7_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x016_empty_n</name>
<Object>fifo_B_B_IO_L2_in_7_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x016_read</name>
<Object>fifo_B_B_IO_L2_in_7_x016</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x096_din</name>
<Object>fifo_B_PE_0_7_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x096_full_n</name>
<Object>fifo_B_PE_0_7_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x096_write</name>
<Object>fifo_B_PE_0_7_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L3_in_serialize_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.417</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2049</Best-caseLatency>
<Average-caseLatency>2049</Average-caseLatency>
<Worst-caseLatency>2049</Worst-caseLatency>
<Best-caseRealTimeLatency>6.829 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.829 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>6.829 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2049</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L3_in_serialize_x0_loop_1>
<Name>C_IO_L3_in_serialize_x0_loop_1</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L3_in_serialize_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>26</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>79</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L3_in_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L3_in_serialize_x03_din</name>
<Object>fifo_C_C_IO_L3_in_serialize_x03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L3_in_serialize_x03_full_n</name>
<Object>fifo_C_C_IO_L3_in_serialize_x03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L3_in_serialize_x03_write</name>
<Object>fifo_C_C_IO_L3_in_serialize_x03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_address0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_ce0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_q0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L3_in_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6633</Best-caseLatency>
<Average-caseLatency>26361</Average-caseLatency>
<Worst-caseLatency>52665</Worst-caseLatency>
<Best-caseRealTimeLatency>22.108 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>87.861 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.176 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>6633 ~ 52665</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L3_in_x0_loop_1>
<Name>C_IO_L3_in_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6632 ~ 52664</Latency>
<AbsoluteTimeLatency>22.104 us ~ 0.176 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1658</min>
<max>13166</max>
</range>
</IterationLatency>
<PipelineDepth>1658 ~ 13166</PipelineDepth>
<C_IO_L3_in_x0_loop_2>
<Name>C_IO_L3_in_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1656 ~ 13164</Latency>
<AbsoluteTimeLatency>5.519 us ~ 43.876 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>276</min>
<max>2194</max>
</range>
</IterationLatency>
<PipelineDepth>276 ~ 2194</PipelineDepth>
<C_IO_L3_in_x0_loop_3>
<Name>C_IO_L3_in_x0_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L3_in_x0_loop_4>
<Name>C_IO_L3_in_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L3_in_x0_loop_5>
<Name>C_IO_L3_in_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L3_in_x0_loop_5>
</C_IO_L3_in_x0_loop_4>
</C_IO_L3_in_x0_loop_3>
</C_IO_L3_in_x0_loop_2>
</C_IO_L3_in_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>49</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>243</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L3_in_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_in_dout</name>
<Object>fifo_C_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_in_empty_n</name>
<Object>fifo_C_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_in_read</name>
<Object>fifo_C_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_local_out_din</name>
<Object>fifo_C_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_local_out_full_n</name>
<Object>fifo_C_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_local_out_write</name>
<Object>fifo_C_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L2_in_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5463298</Best-caseLatency>
<Average-caseLatency>70962706</Average-caseLatency>
<Worst-caseLatency>136468690</Worst-caseLatency>
<Best-caseRealTimeLatency>18.209 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.237 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5463298 ~ 136468690</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_0_x0_loop_1>
<Name>C_IO_L2_in_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6656 ~ 131012048</Latency>
<AbsoluteTimeLatency>22.184 us ~ 0.437 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1664</min>
<max>32753012</max>
</range>
</IterationLatency>
<PipelineDepth>1664 ~ 32753012</PipelineDepth>
<C_IO_L2_in_0_x0_loop_2>
<Name>C_IO_L2_in_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1662 ~ 32753010</Latency>
<AbsoluteTimeLatency>5.539 us ~ 0.109 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>277</min>
<max>5458835</max>
</range>
</IterationLatency>
<PipelineDepth>277 ~ 5458835</PipelineDepth>
<C_IO_L2_in_0_x0_loop_3>
<Name>C_IO_L2_in_0_x0_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_0_x0_loop_4>
<Name>C_IO_L2_in_0_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_0_x0_loop_5>
<Name>C_IO_L2_in_0_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_0_x0_loop_5>
</C_IO_L2_in_0_x0_loop_4>
<C_IO_L2_in_0_x0_loop_6>
<Name>C_IO_L2_in_0_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_0_x0_loop_7>
<Name>C_IO_L2_in_0_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_0_x0_loop_7>
</C_IO_L2_in_0_x0_loop_6>
</C_IO_L2_in_0_x0_loop_3>
<C_IO_L2_in_0_x0_loop_8>
<Name>C_IO_L2_in_0_x0_loop_8</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_0_x0_loop_9>
<Name>C_IO_L2_in_0_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_0_x0_loop_10>
<Name>C_IO_L2_in_0_x0_loop_10</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_0_x0_loop_11>
<Name>C_IO_L2_in_0_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_0_x0_loop_12>
<Name>C_IO_L2_in_0_x0_loop_12</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_0_x0_loop_13>
<Name>C_IO_L2_in_0_x0_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_0_x0_loop_13>
</C_IO_L2_in_0_x0_loop_12>
</C_IO_L2_in_0_x0_loop_11>
</C_IO_L2_in_0_x0_loop_10>
</C_IO_L2_in_0_x0_loop_9>
</C_IO_L2_in_0_x0_loop_8>
<C_IO_L2_in_0_x0_loop_14>
<Name>C_IO_L2_in_0_x0_loop_14</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_0_x0_loop_15>
<Name>C_IO_L2_in_0_x0_loop_15</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_0_x0_loop_16>
<Name>C_IO_L2_in_0_x0_loop_16</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_0_x0_loop_16>
</C_IO_L2_in_0_x0_loop_15>
<C_IO_L2_in_0_x0_loop_17>
<Name>C_IO_L2_in_0_x0_loop_17</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_0_x0_loop_18>
<Name>C_IO_L2_in_0_x0_loop_18</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_0_x0_loop_18>
</C_IO_L2_in_0_x0_loop_17>
</C_IO_L2_in_0_x0_loop_14>
<C_IO_L2_in_0_x0_loop_19>
<Name>C_IO_L2_in_0_x0_loop_19</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_0_x0_loop_20>
<Name>C_IO_L2_in_0_x0_loop_20</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_0_x0_loop_21>
<Name>C_IO_L2_in_0_x0_loop_21</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_0_x0_loop_22>
<Name>C_IO_L2_in_0_x0_loop_22</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_0_x0_loop_23>
<Name>C_IO_L2_in_0_x0_loop_23</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_0_x0_loop_24>
<Name>C_IO_L2_in_0_x0_loop_24</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_0_x0_loop_24>
</C_IO_L2_in_0_x0_loop_23>
</C_IO_L2_in_0_x0_loop_22>
</C_IO_L2_in_0_x0_loop_21>
</C_IO_L2_in_0_x0_loop_20>
</C_IO_L2_in_0_x0_loop_19>
</C_IO_L2_in_0_x0_loop_2>
</C_IO_L2_in_0_x0_loop_1>
<C_IO_L2_in_0_x0_loop_25>
<Name>C_IO_L2_in_0_x0_loop_25</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_0_x0_loop_26>
<Name>C_IO_L2_in_0_x0_loop_26</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_0_x0_loop_27>
<Name>C_IO_L2_in_0_x0_loop_27</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_0_x0_loop_28>
<Name>C_IO_L2_in_0_x0_loop_28</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_0_x0_loop_29>
<Name>C_IO_L2_in_0_x0_loop_29</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_0_x0_loop_30>
<Name>C_IO_L2_in_0_x0_loop_30</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_0_x0_loop_30>
</C_IO_L2_in_0_x0_loop_29>
</C_IO_L2_in_0_x0_loop_28>
</C_IO_L2_in_0_x0_loop_27>
</C_IO_L2_in_0_x0_loop_26>
</C_IO_L2_in_0_x0_loop_25>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>3666</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2105</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_0_x017_dout</name>
<Object>fifo_C_C_IO_L2_in_0_x017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_0_x017_empty_n</name>
<Object>fifo_C_C_IO_L2_in_0_x017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_0_x017_read</name>
<Object>fifo_C_C_IO_L2_in_0_x017</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_1_x018_din</name>
<Object>fifo_C_C_IO_L2_in_1_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_1_x018_full_n</name>
<Object>fifo_C_C_IO_L2_in_1_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_1_x018_write</name>
<Object>fifo_C_C_IO_L2_in_1_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_0_x0101_din</name>
<Object>fifo_C_PE_0_0_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_0_x0101_full_n</name>
<Object>fifo_C_PE_0_0_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_0_x0101_write</name>
<Object>fifo_C_PE_0_0_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L2_in_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5463298</Best-caseLatency>
<Average-caseLatency>70962706</Average-caseLatency>
<Worst-caseLatency>136468690</Worst-caseLatency>
<Best-caseRealTimeLatency>18.209 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.237 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5463298 ~ 136468690</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_1_x0_loop_1>
<Name>C_IO_L2_in_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6656 ~ 131012048</Latency>
<AbsoluteTimeLatency>22.184 us ~ 0.437 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1664</min>
<max>32753012</max>
</range>
</IterationLatency>
<PipelineDepth>1664 ~ 32753012</PipelineDepth>
<C_IO_L2_in_1_x0_loop_2>
<Name>C_IO_L2_in_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1662 ~ 32753010</Latency>
<AbsoluteTimeLatency>5.539 us ~ 0.109 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>277</min>
<max>5458835</max>
</range>
</IterationLatency>
<PipelineDepth>277 ~ 5458835</PipelineDepth>
<C_IO_L2_in_1_x0_loop_3>
<Name>C_IO_L2_in_1_x0_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_1_x0_loop_4>
<Name>C_IO_L2_in_1_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_1_x0_loop_5>
<Name>C_IO_L2_in_1_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_1_x0_loop_5>
</C_IO_L2_in_1_x0_loop_4>
<C_IO_L2_in_1_x0_loop_6>
<Name>C_IO_L2_in_1_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_1_x0_loop_7>
<Name>C_IO_L2_in_1_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_1_x0_loop_7>
</C_IO_L2_in_1_x0_loop_6>
</C_IO_L2_in_1_x0_loop_3>
<C_IO_L2_in_1_x0_loop_8>
<Name>C_IO_L2_in_1_x0_loop_8</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_1_x0_loop_9>
<Name>C_IO_L2_in_1_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_1_x0_loop_10>
<Name>C_IO_L2_in_1_x0_loop_10</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_1_x0_loop_11>
<Name>C_IO_L2_in_1_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_1_x0_loop_12>
<Name>C_IO_L2_in_1_x0_loop_12</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_1_x0_loop_13>
<Name>C_IO_L2_in_1_x0_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_1_x0_loop_13>
</C_IO_L2_in_1_x0_loop_12>
</C_IO_L2_in_1_x0_loop_11>
</C_IO_L2_in_1_x0_loop_10>
</C_IO_L2_in_1_x0_loop_9>
</C_IO_L2_in_1_x0_loop_8>
<C_IO_L2_in_1_x0_loop_14>
<Name>C_IO_L2_in_1_x0_loop_14</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_1_x0_loop_15>
<Name>C_IO_L2_in_1_x0_loop_15</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_1_x0_loop_16>
<Name>C_IO_L2_in_1_x0_loop_16</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_1_x0_loop_16>
</C_IO_L2_in_1_x0_loop_15>
<C_IO_L2_in_1_x0_loop_17>
<Name>C_IO_L2_in_1_x0_loop_17</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_1_x0_loop_18>
<Name>C_IO_L2_in_1_x0_loop_18</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_1_x0_loop_18>
</C_IO_L2_in_1_x0_loop_17>
</C_IO_L2_in_1_x0_loop_14>
<C_IO_L2_in_1_x0_loop_19>
<Name>C_IO_L2_in_1_x0_loop_19</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_1_x0_loop_20>
<Name>C_IO_L2_in_1_x0_loop_20</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_1_x0_loop_21>
<Name>C_IO_L2_in_1_x0_loop_21</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_1_x0_loop_22>
<Name>C_IO_L2_in_1_x0_loop_22</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_1_x0_loop_23>
<Name>C_IO_L2_in_1_x0_loop_23</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_1_x0_loop_24>
<Name>C_IO_L2_in_1_x0_loop_24</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_1_x0_loop_24>
</C_IO_L2_in_1_x0_loop_23>
</C_IO_L2_in_1_x0_loop_22>
</C_IO_L2_in_1_x0_loop_21>
</C_IO_L2_in_1_x0_loop_20>
</C_IO_L2_in_1_x0_loop_19>
</C_IO_L2_in_1_x0_loop_2>
</C_IO_L2_in_1_x0_loop_1>
<C_IO_L2_in_1_x0_loop_25>
<Name>C_IO_L2_in_1_x0_loop_25</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_1_x0_loop_26>
<Name>C_IO_L2_in_1_x0_loop_26</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_1_x0_loop_27>
<Name>C_IO_L2_in_1_x0_loop_27</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_1_x0_loop_28>
<Name>C_IO_L2_in_1_x0_loop_28</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_1_x0_loop_29>
<Name>C_IO_L2_in_1_x0_loop_29</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_1_x0_loop_30>
<Name>C_IO_L2_in_1_x0_loop_30</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_1_x0_loop_30>
</C_IO_L2_in_1_x0_loop_29>
</C_IO_L2_in_1_x0_loop_28>
</C_IO_L2_in_1_x0_loop_27>
</C_IO_L2_in_1_x0_loop_26>
</C_IO_L2_in_1_x0_loop_25>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>3658</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2087</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_1_x018_dout</name>
<Object>fifo_C_C_IO_L2_in_1_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_1_x018_empty_n</name>
<Object>fifo_C_C_IO_L2_in_1_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_1_x018_read</name>
<Object>fifo_C_C_IO_L2_in_1_x018</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_2_x019_din</name>
<Object>fifo_C_C_IO_L2_in_2_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_2_x019_full_n</name>
<Object>fifo_C_C_IO_L2_in_2_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_2_x019_write</name>
<Object>fifo_C_C_IO_L2_in_2_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_1_x0106_din</name>
<Object>fifo_C_PE_0_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_1_x0106_full_n</name>
<Object>fifo_C_PE_0_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_1_x0106_write</name>
<Object>fifo_C_PE_0_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L2_in_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5463298</Best-caseLatency>
<Average-caseLatency>70962706</Average-caseLatency>
<Worst-caseLatency>136468690</Worst-caseLatency>
<Best-caseRealTimeLatency>18.209 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.237 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5463298 ~ 136468690</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_2_x0_loop_1>
<Name>C_IO_L2_in_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6656 ~ 131012048</Latency>
<AbsoluteTimeLatency>22.184 us ~ 0.437 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1664</min>
<max>32753012</max>
</range>
</IterationLatency>
<PipelineDepth>1664 ~ 32753012</PipelineDepth>
<C_IO_L2_in_2_x0_loop_2>
<Name>C_IO_L2_in_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1662 ~ 32753010</Latency>
<AbsoluteTimeLatency>5.539 us ~ 0.109 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>277</min>
<max>5458835</max>
</range>
</IterationLatency>
<PipelineDepth>277 ~ 5458835</PipelineDepth>
<C_IO_L2_in_2_x0_loop_3>
<Name>C_IO_L2_in_2_x0_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_2_x0_loop_4>
<Name>C_IO_L2_in_2_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_2_x0_loop_5>
<Name>C_IO_L2_in_2_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_2_x0_loop_5>
</C_IO_L2_in_2_x0_loop_4>
<C_IO_L2_in_2_x0_loop_6>
<Name>C_IO_L2_in_2_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_2_x0_loop_7>
<Name>C_IO_L2_in_2_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_2_x0_loop_7>
</C_IO_L2_in_2_x0_loop_6>
</C_IO_L2_in_2_x0_loop_3>
<C_IO_L2_in_2_x0_loop_8>
<Name>C_IO_L2_in_2_x0_loop_8</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_2_x0_loop_9>
<Name>C_IO_L2_in_2_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_2_x0_loop_10>
<Name>C_IO_L2_in_2_x0_loop_10</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_2_x0_loop_11>
<Name>C_IO_L2_in_2_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_2_x0_loop_12>
<Name>C_IO_L2_in_2_x0_loop_12</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_2_x0_loop_13>
<Name>C_IO_L2_in_2_x0_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_2_x0_loop_13>
</C_IO_L2_in_2_x0_loop_12>
</C_IO_L2_in_2_x0_loop_11>
</C_IO_L2_in_2_x0_loop_10>
</C_IO_L2_in_2_x0_loop_9>
</C_IO_L2_in_2_x0_loop_8>
<C_IO_L2_in_2_x0_loop_14>
<Name>C_IO_L2_in_2_x0_loop_14</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_2_x0_loop_15>
<Name>C_IO_L2_in_2_x0_loop_15</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_2_x0_loop_16>
<Name>C_IO_L2_in_2_x0_loop_16</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_2_x0_loop_16>
</C_IO_L2_in_2_x0_loop_15>
<C_IO_L2_in_2_x0_loop_17>
<Name>C_IO_L2_in_2_x0_loop_17</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_2_x0_loop_18>
<Name>C_IO_L2_in_2_x0_loop_18</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_2_x0_loop_18>
</C_IO_L2_in_2_x0_loop_17>
</C_IO_L2_in_2_x0_loop_14>
<C_IO_L2_in_2_x0_loop_19>
<Name>C_IO_L2_in_2_x0_loop_19</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_2_x0_loop_20>
<Name>C_IO_L2_in_2_x0_loop_20</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_2_x0_loop_21>
<Name>C_IO_L2_in_2_x0_loop_21</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_2_x0_loop_22>
<Name>C_IO_L2_in_2_x0_loop_22</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_2_x0_loop_23>
<Name>C_IO_L2_in_2_x0_loop_23</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_2_x0_loop_24>
<Name>C_IO_L2_in_2_x0_loop_24</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_2_x0_loop_24>
</C_IO_L2_in_2_x0_loop_23>
</C_IO_L2_in_2_x0_loop_22>
</C_IO_L2_in_2_x0_loop_21>
</C_IO_L2_in_2_x0_loop_20>
</C_IO_L2_in_2_x0_loop_19>
</C_IO_L2_in_2_x0_loop_2>
</C_IO_L2_in_2_x0_loop_1>
<C_IO_L2_in_2_x0_loop_25>
<Name>C_IO_L2_in_2_x0_loop_25</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_2_x0_loop_26>
<Name>C_IO_L2_in_2_x0_loop_26</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_2_x0_loop_27>
<Name>C_IO_L2_in_2_x0_loop_27</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_2_x0_loop_28>
<Name>C_IO_L2_in_2_x0_loop_28</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_2_x0_loop_29>
<Name>C_IO_L2_in_2_x0_loop_29</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_2_x0_loop_30>
<Name>C_IO_L2_in_2_x0_loop_30</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_2_x0_loop_30>
</C_IO_L2_in_2_x0_loop_29>
</C_IO_L2_in_2_x0_loop_28>
</C_IO_L2_in_2_x0_loop_27>
</C_IO_L2_in_2_x0_loop_26>
</C_IO_L2_in_2_x0_loop_25>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>3658</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2087</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_2_x019_dout</name>
<Object>fifo_C_C_IO_L2_in_2_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_2_x019_empty_n</name>
<Object>fifo_C_C_IO_L2_in_2_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_2_x019_read</name>
<Object>fifo_C_C_IO_L2_in_2_x019</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_3_x020_din</name>
<Object>fifo_C_C_IO_L2_in_3_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_3_x020_full_n</name>
<Object>fifo_C_C_IO_L2_in_3_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_3_x020_write</name>
<Object>fifo_C_C_IO_L2_in_3_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_2_x0111_din</name>
<Object>fifo_C_PE_0_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_2_x0111_full_n</name>
<Object>fifo_C_PE_0_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_2_x0111_write</name>
<Object>fifo_C_PE_0_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L2_in_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5463298</Best-caseLatency>
<Average-caseLatency>70962706</Average-caseLatency>
<Worst-caseLatency>136468690</Worst-caseLatency>
<Best-caseRealTimeLatency>18.209 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.237 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5463298 ~ 136468690</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_3_x0_loop_1>
<Name>C_IO_L2_in_3_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6656 ~ 131012048</Latency>
<AbsoluteTimeLatency>22.184 us ~ 0.437 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1664</min>
<max>32753012</max>
</range>
</IterationLatency>
<PipelineDepth>1664 ~ 32753012</PipelineDepth>
<C_IO_L2_in_3_x0_loop_2>
<Name>C_IO_L2_in_3_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1662 ~ 32753010</Latency>
<AbsoluteTimeLatency>5.539 us ~ 0.109 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>277</min>
<max>5458835</max>
</range>
</IterationLatency>
<PipelineDepth>277 ~ 5458835</PipelineDepth>
<C_IO_L2_in_3_x0_loop_3>
<Name>C_IO_L2_in_3_x0_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_3_x0_loop_4>
<Name>C_IO_L2_in_3_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_3_x0_loop_5>
<Name>C_IO_L2_in_3_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_3_x0_loop_5>
</C_IO_L2_in_3_x0_loop_4>
<C_IO_L2_in_3_x0_loop_6>
<Name>C_IO_L2_in_3_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_3_x0_loop_7>
<Name>C_IO_L2_in_3_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_3_x0_loop_7>
</C_IO_L2_in_3_x0_loop_6>
</C_IO_L2_in_3_x0_loop_3>
<C_IO_L2_in_3_x0_loop_8>
<Name>C_IO_L2_in_3_x0_loop_8</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_3_x0_loop_9>
<Name>C_IO_L2_in_3_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_3_x0_loop_10>
<Name>C_IO_L2_in_3_x0_loop_10</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_3_x0_loop_11>
<Name>C_IO_L2_in_3_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_3_x0_loop_12>
<Name>C_IO_L2_in_3_x0_loop_12</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_3_x0_loop_13>
<Name>C_IO_L2_in_3_x0_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_3_x0_loop_13>
</C_IO_L2_in_3_x0_loop_12>
</C_IO_L2_in_3_x0_loop_11>
</C_IO_L2_in_3_x0_loop_10>
</C_IO_L2_in_3_x0_loop_9>
</C_IO_L2_in_3_x0_loop_8>
<C_IO_L2_in_3_x0_loop_14>
<Name>C_IO_L2_in_3_x0_loop_14</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_3_x0_loop_15>
<Name>C_IO_L2_in_3_x0_loop_15</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_3_x0_loop_16>
<Name>C_IO_L2_in_3_x0_loop_16</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_3_x0_loop_16>
</C_IO_L2_in_3_x0_loop_15>
<C_IO_L2_in_3_x0_loop_17>
<Name>C_IO_L2_in_3_x0_loop_17</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_3_x0_loop_18>
<Name>C_IO_L2_in_3_x0_loop_18</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_3_x0_loop_18>
</C_IO_L2_in_3_x0_loop_17>
</C_IO_L2_in_3_x0_loop_14>
<C_IO_L2_in_3_x0_loop_19>
<Name>C_IO_L2_in_3_x0_loop_19</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_3_x0_loop_20>
<Name>C_IO_L2_in_3_x0_loop_20</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_3_x0_loop_21>
<Name>C_IO_L2_in_3_x0_loop_21</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_3_x0_loop_22>
<Name>C_IO_L2_in_3_x0_loop_22</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_3_x0_loop_23>
<Name>C_IO_L2_in_3_x0_loop_23</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_3_x0_loop_24>
<Name>C_IO_L2_in_3_x0_loop_24</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_3_x0_loop_24>
</C_IO_L2_in_3_x0_loop_23>
</C_IO_L2_in_3_x0_loop_22>
</C_IO_L2_in_3_x0_loop_21>
</C_IO_L2_in_3_x0_loop_20>
</C_IO_L2_in_3_x0_loop_19>
</C_IO_L2_in_3_x0_loop_2>
</C_IO_L2_in_3_x0_loop_1>
<C_IO_L2_in_3_x0_loop_25>
<Name>C_IO_L2_in_3_x0_loop_25</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_3_x0_loop_26>
<Name>C_IO_L2_in_3_x0_loop_26</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_3_x0_loop_27>
<Name>C_IO_L2_in_3_x0_loop_27</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_3_x0_loop_28>
<Name>C_IO_L2_in_3_x0_loop_28</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_3_x0_loop_29>
<Name>C_IO_L2_in_3_x0_loop_29</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_3_x0_loop_30>
<Name>C_IO_L2_in_3_x0_loop_30</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_3_x0_loop_30>
</C_IO_L2_in_3_x0_loop_29>
</C_IO_L2_in_3_x0_loop_28>
</C_IO_L2_in_3_x0_loop_27>
</C_IO_L2_in_3_x0_loop_26>
</C_IO_L2_in_3_x0_loop_25>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>3658</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2087</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_3_x020_dout</name>
<Object>fifo_C_C_IO_L2_in_3_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_3_x020_empty_n</name>
<Object>fifo_C_C_IO_L2_in_3_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_3_x020_read</name>
<Object>fifo_C_C_IO_L2_in_3_x020</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_4_x021_din</name>
<Object>fifo_C_C_IO_L2_in_4_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_4_x021_full_n</name>
<Object>fifo_C_C_IO_L2_in_4_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_4_x021_write</name>
<Object>fifo_C_C_IO_L2_in_4_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_3_x0116_din</name>
<Object>fifo_C_PE_0_3_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_3_x0116_full_n</name>
<Object>fifo_C_PE_0_3_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_3_x0116_write</name>
<Object>fifo_C_PE_0_3_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L2_in_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5463298</Best-caseLatency>
<Average-caseLatency>70962706</Average-caseLatency>
<Worst-caseLatency>136468690</Worst-caseLatency>
<Best-caseRealTimeLatency>18.209 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.237 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5463298 ~ 136468690</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_4_x0_loop_1>
<Name>C_IO_L2_in_4_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6656 ~ 131012048</Latency>
<AbsoluteTimeLatency>22.184 us ~ 0.437 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1664</min>
<max>32753012</max>
</range>
</IterationLatency>
<PipelineDepth>1664 ~ 32753012</PipelineDepth>
<C_IO_L2_in_4_x0_loop_2>
<Name>C_IO_L2_in_4_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1662 ~ 32753010</Latency>
<AbsoluteTimeLatency>5.539 us ~ 0.109 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>277</min>
<max>5458835</max>
</range>
</IterationLatency>
<PipelineDepth>277 ~ 5458835</PipelineDepth>
<C_IO_L2_in_4_x0_loop_3>
<Name>C_IO_L2_in_4_x0_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_4_x0_loop_4>
<Name>C_IO_L2_in_4_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_4_x0_loop_5>
<Name>C_IO_L2_in_4_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_4_x0_loop_5>
</C_IO_L2_in_4_x0_loop_4>
<C_IO_L2_in_4_x0_loop_6>
<Name>C_IO_L2_in_4_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_4_x0_loop_7>
<Name>C_IO_L2_in_4_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_4_x0_loop_7>
</C_IO_L2_in_4_x0_loop_6>
</C_IO_L2_in_4_x0_loop_3>
<C_IO_L2_in_4_x0_loop_8>
<Name>C_IO_L2_in_4_x0_loop_8</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_4_x0_loop_9>
<Name>C_IO_L2_in_4_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_4_x0_loop_10>
<Name>C_IO_L2_in_4_x0_loop_10</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_4_x0_loop_11>
<Name>C_IO_L2_in_4_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_4_x0_loop_12>
<Name>C_IO_L2_in_4_x0_loop_12</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_4_x0_loop_13>
<Name>C_IO_L2_in_4_x0_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_4_x0_loop_13>
</C_IO_L2_in_4_x0_loop_12>
</C_IO_L2_in_4_x0_loop_11>
</C_IO_L2_in_4_x0_loop_10>
</C_IO_L2_in_4_x0_loop_9>
</C_IO_L2_in_4_x0_loop_8>
<C_IO_L2_in_4_x0_loop_14>
<Name>C_IO_L2_in_4_x0_loop_14</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_4_x0_loop_15>
<Name>C_IO_L2_in_4_x0_loop_15</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_4_x0_loop_16>
<Name>C_IO_L2_in_4_x0_loop_16</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_4_x0_loop_16>
</C_IO_L2_in_4_x0_loop_15>
<C_IO_L2_in_4_x0_loop_17>
<Name>C_IO_L2_in_4_x0_loop_17</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_4_x0_loop_18>
<Name>C_IO_L2_in_4_x0_loop_18</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_4_x0_loop_18>
</C_IO_L2_in_4_x0_loop_17>
</C_IO_L2_in_4_x0_loop_14>
<C_IO_L2_in_4_x0_loop_19>
<Name>C_IO_L2_in_4_x0_loop_19</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_4_x0_loop_20>
<Name>C_IO_L2_in_4_x0_loop_20</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_4_x0_loop_21>
<Name>C_IO_L2_in_4_x0_loop_21</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_4_x0_loop_22>
<Name>C_IO_L2_in_4_x0_loop_22</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_4_x0_loop_23>
<Name>C_IO_L2_in_4_x0_loop_23</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_4_x0_loop_24>
<Name>C_IO_L2_in_4_x0_loop_24</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_4_x0_loop_24>
</C_IO_L2_in_4_x0_loop_23>
</C_IO_L2_in_4_x0_loop_22>
</C_IO_L2_in_4_x0_loop_21>
</C_IO_L2_in_4_x0_loop_20>
</C_IO_L2_in_4_x0_loop_19>
</C_IO_L2_in_4_x0_loop_2>
</C_IO_L2_in_4_x0_loop_1>
<C_IO_L2_in_4_x0_loop_25>
<Name>C_IO_L2_in_4_x0_loop_25</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_4_x0_loop_26>
<Name>C_IO_L2_in_4_x0_loop_26</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_4_x0_loop_27>
<Name>C_IO_L2_in_4_x0_loop_27</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_4_x0_loop_28>
<Name>C_IO_L2_in_4_x0_loop_28</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_4_x0_loop_29>
<Name>C_IO_L2_in_4_x0_loop_29</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_4_x0_loop_30>
<Name>C_IO_L2_in_4_x0_loop_30</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_4_x0_loop_30>
</C_IO_L2_in_4_x0_loop_29>
</C_IO_L2_in_4_x0_loop_28>
</C_IO_L2_in_4_x0_loop_27>
</C_IO_L2_in_4_x0_loop_26>
</C_IO_L2_in_4_x0_loop_25>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>3658</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2087</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_4_x021_dout</name>
<Object>fifo_C_C_IO_L2_in_4_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_4_x021_empty_n</name>
<Object>fifo_C_C_IO_L2_in_4_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_4_x021_read</name>
<Object>fifo_C_C_IO_L2_in_4_x021</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_5_x022_din</name>
<Object>fifo_C_C_IO_L2_in_5_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_5_x022_full_n</name>
<Object>fifo_C_C_IO_L2_in_5_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_5_x022_write</name>
<Object>fifo_C_C_IO_L2_in_5_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_4_x0121_din</name>
<Object>fifo_C_PE_0_4_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_4_x0121_full_n</name>
<Object>fifo_C_PE_0_4_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_4_x0121_write</name>
<Object>fifo_C_PE_0_4_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L2_in_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5463298</Best-caseLatency>
<Average-caseLatency>70962706</Average-caseLatency>
<Worst-caseLatency>136468690</Worst-caseLatency>
<Best-caseRealTimeLatency>18.209 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.237 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5463298 ~ 136468690</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_5_x0_loop_1>
<Name>C_IO_L2_in_5_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6656 ~ 131012048</Latency>
<AbsoluteTimeLatency>22.184 us ~ 0.437 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1664</min>
<max>32753012</max>
</range>
</IterationLatency>
<PipelineDepth>1664 ~ 32753012</PipelineDepth>
<C_IO_L2_in_5_x0_loop_2>
<Name>C_IO_L2_in_5_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1662 ~ 32753010</Latency>
<AbsoluteTimeLatency>5.539 us ~ 0.109 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>277</min>
<max>5458835</max>
</range>
</IterationLatency>
<PipelineDepth>277 ~ 5458835</PipelineDepth>
<C_IO_L2_in_5_x0_loop_3>
<Name>C_IO_L2_in_5_x0_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_5_x0_loop_4>
<Name>C_IO_L2_in_5_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_5_x0_loop_5>
<Name>C_IO_L2_in_5_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_5_x0_loop_5>
</C_IO_L2_in_5_x0_loop_4>
<C_IO_L2_in_5_x0_loop_6>
<Name>C_IO_L2_in_5_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_5_x0_loop_7>
<Name>C_IO_L2_in_5_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_5_x0_loop_7>
</C_IO_L2_in_5_x0_loop_6>
</C_IO_L2_in_5_x0_loop_3>
<C_IO_L2_in_5_x0_loop_8>
<Name>C_IO_L2_in_5_x0_loop_8</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_5_x0_loop_9>
<Name>C_IO_L2_in_5_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_5_x0_loop_10>
<Name>C_IO_L2_in_5_x0_loop_10</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_5_x0_loop_11>
<Name>C_IO_L2_in_5_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_5_x0_loop_12>
<Name>C_IO_L2_in_5_x0_loop_12</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_5_x0_loop_13>
<Name>C_IO_L2_in_5_x0_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_5_x0_loop_13>
</C_IO_L2_in_5_x0_loop_12>
</C_IO_L2_in_5_x0_loop_11>
</C_IO_L2_in_5_x0_loop_10>
</C_IO_L2_in_5_x0_loop_9>
</C_IO_L2_in_5_x0_loop_8>
<C_IO_L2_in_5_x0_loop_14>
<Name>C_IO_L2_in_5_x0_loop_14</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_5_x0_loop_15>
<Name>C_IO_L2_in_5_x0_loop_15</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_5_x0_loop_16>
<Name>C_IO_L2_in_5_x0_loop_16</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_5_x0_loop_16>
</C_IO_L2_in_5_x0_loop_15>
<C_IO_L2_in_5_x0_loop_17>
<Name>C_IO_L2_in_5_x0_loop_17</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_5_x0_loop_18>
<Name>C_IO_L2_in_5_x0_loop_18</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_5_x0_loop_18>
</C_IO_L2_in_5_x0_loop_17>
</C_IO_L2_in_5_x0_loop_14>
<C_IO_L2_in_5_x0_loop_19>
<Name>C_IO_L2_in_5_x0_loop_19</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_5_x0_loop_20>
<Name>C_IO_L2_in_5_x0_loop_20</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_5_x0_loop_21>
<Name>C_IO_L2_in_5_x0_loop_21</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_5_x0_loop_22>
<Name>C_IO_L2_in_5_x0_loop_22</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_5_x0_loop_23>
<Name>C_IO_L2_in_5_x0_loop_23</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_5_x0_loop_24>
<Name>C_IO_L2_in_5_x0_loop_24</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_5_x0_loop_24>
</C_IO_L2_in_5_x0_loop_23>
</C_IO_L2_in_5_x0_loop_22>
</C_IO_L2_in_5_x0_loop_21>
</C_IO_L2_in_5_x0_loop_20>
</C_IO_L2_in_5_x0_loop_19>
</C_IO_L2_in_5_x0_loop_2>
</C_IO_L2_in_5_x0_loop_1>
<C_IO_L2_in_5_x0_loop_25>
<Name>C_IO_L2_in_5_x0_loop_25</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_5_x0_loop_26>
<Name>C_IO_L2_in_5_x0_loop_26</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_5_x0_loop_27>
<Name>C_IO_L2_in_5_x0_loop_27</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_5_x0_loop_28>
<Name>C_IO_L2_in_5_x0_loop_28</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_5_x0_loop_29>
<Name>C_IO_L2_in_5_x0_loop_29</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_5_x0_loop_30>
<Name>C_IO_L2_in_5_x0_loop_30</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_5_x0_loop_30>
</C_IO_L2_in_5_x0_loop_29>
</C_IO_L2_in_5_x0_loop_28>
</C_IO_L2_in_5_x0_loop_27>
</C_IO_L2_in_5_x0_loop_26>
</C_IO_L2_in_5_x0_loop_25>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>3658</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2087</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_5_x022_dout</name>
<Object>fifo_C_C_IO_L2_in_5_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_5_x022_empty_n</name>
<Object>fifo_C_C_IO_L2_in_5_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_5_x022_read</name>
<Object>fifo_C_C_IO_L2_in_5_x022</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_6_x023_din</name>
<Object>fifo_C_C_IO_L2_in_6_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_6_x023_full_n</name>
<Object>fifo_C_C_IO_L2_in_6_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_6_x023_write</name>
<Object>fifo_C_C_IO_L2_in_6_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_5_x0126_din</name>
<Object>fifo_C_PE_0_5_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_5_x0126_full_n</name>
<Object>fifo_C_PE_0_5_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_5_x0126_write</name>
<Object>fifo_C_PE_0_5_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L2_in_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5463298</Best-caseLatency>
<Average-caseLatency>70962706</Average-caseLatency>
<Worst-caseLatency>136468690</Worst-caseLatency>
<Best-caseRealTimeLatency>18.209 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.237 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5463298 ~ 136468690</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_6_x0_loop_1>
<Name>C_IO_L2_in_6_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6656 ~ 131012048</Latency>
<AbsoluteTimeLatency>22.184 us ~ 0.437 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1664</min>
<max>32753012</max>
</range>
</IterationLatency>
<PipelineDepth>1664 ~ 32753012</PipelineDepth>
<C_IO_L2_in_6_x0_loop_2>
<Name>C_IO_L2_in_6_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1662 ~ 32753010</Latency>
<AbsoluteTimeLatency>5.539 us ~ 0.109 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>277</min>
<max>5458835</max>
</range>
</IterationLatency>
<PipelineDepth>277 ~ 5458835</PipelineDepth>
<C_IO_L2_in_6_x0_loop_3>
<Name>C_IO_L2_in_6_x0_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_6_x0_loop_4>
<Name>C_IO_L2_in_6_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_6_x0_loop_5>
<Name>C_IO_L2_in_6_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_6_x0_loop_5>
</C_IO_L2_in_6_x0_loop_4>
<C_IO_L2_in_6_x0_loop_6>
<Name>C_IO_L2_in_6_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_6_x0_loop_7>
<Name>C_IO_L2_in_6_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_6_x0_loop_7>
</C_IO_L2_in_6_x0_loop_6>
</C_IO_L2_in_6_x0_loop_3>
<C_IO_L2_in_6_x0_loop_8>
<Name>C_IO_L2_in_6_x0_loop_8</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_6_x0_loop_9>
<Name>C_IO_L2_in_6_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_6_x0_loop_10>
<Name>C_IO_L2_in_6_x0_loop_10</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_6_x0_loop_11>
<Name>C_IO_L2_in_6_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_6_x0_loop_12>
<Name>C_IO_L2_in_6_x0_loop_12</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_6_x0_loop_13>
<Name>C_IO_L2_in_6_x0_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_6_x0_loop_13>
</C_IO_L2_in_6_x0_loop_12>
</C_IO_L2_in_6_x0_loop_11>
</C_IO_L2_in_6_x0_loop_10>
</C_IO_L2_in_6_x0_loop_9>
</C_IO_L2_in_6_x0_loop_8>
<C_IO_L2_in_6_x0_loop_14>
<Name>C_IO_L2_in_6_x0_loop_14</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_6_x0_loop_15>
<Name>C_IO_L2_in_6_x0_loop_15</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_6_x0_loop_16>
<Name>C_IO_L2_in_6_x0_loop_16</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_6_x0_loop_16>
</C_IO_L2_in_6_x0_loop_15>
<C_IO_L2_in_6_x0_loop_17>
<Name>C_IO_L2_in_6_x0_loop_17</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_6_x0_loop_18>
<Name>C_IO_L2_in_6_x0_loop_18</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_6_x0_loop_18>
</C_IO_L2_in_6_x0_loop_17>
</C_IO_L2_in_6_x0_loop_14>
<C_IO_L2_in_6_x0_loop_19>
<Name>C_IO_L2_in_6_x0_loop_19</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_6_x0_loop_20>
<Name>C_IO_L2_in_6_x0_loop_20</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_6_x0_loop_21>
<Name>C_IO_L2_in_6_x0_loop_21</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_6_x0_loop_22>
<Name>C_IO_L2_in_6_x0_loop_22</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_6_x0_loop_23>
<Name>C_IO_L2_in_6_x0_loop_23</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_6_x0_loop_24>
<Name>C_IO_L2_in_6_x0_loop_24</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_6_x0_loop_24>
</C_IO_L2_in_6_x0_loop_23>
</C_IO_L2_in_6_x0_loop_22>
</C_IO_L2_in_6_x0_loop_21>
</C_IO_L2_in_6_x0_loop_20>
</C_IO_L2_in_6_x0_loop_19>
</C_IO_L2_in_6_x0_loop_2>
</C_IO_L2_in_6_x0_loop_1>
<C_IO_L2_in_6_x0_loop_25>
<Name>C_IO_L2_in_6_x0_loop_25</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_6_x0_loop_26>
<Name>C_IO_L2_in_6_x0_loop_26</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_6_x0_loop_27>
<Name>C_IO_L2_in_6_x0_loop_27</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_6_x0_loop_28>
<Name>C_IO_L2_in_6_x0_loop_28</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_6_x0_loop_29>
<Name>C_IO_L2_in_6_x0_loop_29</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_6_x0_loop_30>
<Name>C_IO_L2_in_6_x0_loop_30</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_6_x0_loop_30>
</C_IO_L2_in_6_x0_loop_29>
</C_IO_L2_in_6_x0_loop_28>
</C_IO_L2_in_6_x0_loop_27>
</C_IO_L2_in_6_x0_loop_26>
</C_IO_L2_in_6_x0_loop_25>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>3658</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2087</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_6_x023_dout</name>
<Object>fifo_C_C_IO_L2_in_6_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_6_x023_empty_n</name>
<Object>fifo_C_C_IO_L2_in_6_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_6_x023_read</name>
<Object>fifo_C_C_IO_L2_in_6_x023</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_7_x024_din</name>
<Object>fifo_C_C_IO_L2_in_7_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_7_x024_full_n</name>
<Object>fifo_C_C_IO_L2_in_7_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_7_x024_write</name>
<Object>fifo_C_C_IO_L2_in_7_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_6_x0131_din</name>
<Object>fifo_C_PE_0_6_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_6_x0131_full_n</name>
<Object>fifo_C_PE_0_6_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_6_x0131_write</name>
<Object>fifo_C_PE_0_6_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L2_in_boundary_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.417</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5456722</Best-caseLatency>
<Average-caseLatency>70939666</Average-caseLatency>
<Worst-caseLatency>136422610</Worst-caseLatency>
<Best-caseRealTimeLatency>18.187 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.236 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5456722 ~ 136422610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_boundary_x0_loop_1>
<Name>C_IO_L2_in_boundary_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>80 ~ 130965968</Latency>
<AbsoluteTimeLatency>0.267 us ~ 0.437 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>20</min>
<max>32741492</max>
</range>
</IterationLatency>
<PipelineDepth>20 ~ 32741492</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_2>
<Name>C_IO_L2_in_boundary_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>18 ~ 32741490</Latency>
<AbsoluteTimeLatency>59.994 ns ~ 0.109 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>3</min>
<max>5456915</max>
</range>
</IterationLatency>
<PipelineDepth>3 ~ 5456915</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_4>
<Name>C_IO_L2_in_boundary_x0_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_5>
<Name>C_IO_L2_in_boundary_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_boundary_x0_loop_5>
</C_IO_L2_in_boundary_x0_loop_4>
<C_IO_L2_in_boundary_x0_loop_6>
<Name>C_IO_L2_in_boundary_x0_loop_6</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_7>
<Name>C_IO_L2_in_boundary_x0_loop_7</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_8>
<Name>C_IO_L2_in_boundary_x0_loop_8</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_9>
<Name>C_IO_L2_in_boundary_x0_loop_9</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_10>
<Name>C_IO_L2_in_boundary_x0_loop_10</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_11>
<Name>C_IO_L2_in_boundary_x0_loop_11</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_boundary_x0_loop_11>
</C_IO_L2_in_boundary_x0_loop_10>
</C_IO_L2_in_boundary_x0_loop_9>
</C_IO_L2_in_boundary_x0_loop_8>
</C_IO_L2_in_boundary_x0_loop_7>
</C_IO_L2_in_boundary_x0_loop_6>
<C_IO_L2_in_boundary_x0_loop_13>
<Name>C_IO_L2_in_boundary_x0_loop_13</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_14>
<Name>C_IO_L2_in_boundary_x0_loop_14</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_boundary_x0_loop_14>
</C_IO_L2_in_boundary_x0_loop_13>
<C_IO_L2_in_boundary_x0_loop_15>
<Name>C_IO_L2_in_boundary_x0_loop_15</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_16>
<Name>C_IO_L2_in_boundary_x0_loop_16</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_17>
<Name>C_IO_L2_in_boundary_x0_loop_17</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_18>
<Name>C_IO_L2_in_boundary_x0_loop_18</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_19>
<Name>C_IO_L2_in_boundary_x0_loop_19</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_20>
<Name>C_IO_L2_in_boundary_x0_loop_20</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_boundary_x0_loop_20>
</C_IO_L2_in_boundary_x0_loop_19>
</C_IO_L2_in_boundary_x0_loop_18>
</C_IO_L2_in_boundary_x0_loop_17>
</C_IO_L2_in_boundary_x0_loop_16>
</C_IO_L2_in_boundary_x0_loop_15>
</C_IO_L2_in_boundary_x0_loop_2>
</C_IO_L2_in_boundary_x0_loop_1>
<C_IO_L2_in_boundary_x0_loop_21>
<Name>C_IO_L2_in_boundary_x0_loop_21</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_22>
<Name>C_IO_L2_in_boundary_x0_loop_22</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_23>
<Name>C_IO_L2_in_boundary_x0_loop_23</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_24>
<Name>C_IO_L2_in_boundary_x0_loop_24</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_25>
<Name>C_IO_L2_in_boundary_x0_loop_25</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_boundary_x0_loop_26>
<Name>C_IO_L2_in_boundary_x0_loop_26</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_boundary_x0_loop_26>
</C_IO_L2_in_boundary_x0_loop_25>
</C_IO_L2_in_boundary_x0_loop_24>
</C_IO_L2_in_boundary_x0_loop_23>
</C_IO_L2_in_boundary_x0_loop_22>
</C_IO_L2_in_boundary_x0_loop_21>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>3604</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1863</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_7_x024_dout</name>
<Object>fifo_C_C_IO_L2_in_7_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_7_x024_empty_n</name>
<Object>fifo_C_C_IO_L2_in_7_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_7_x024_read</name>
<Object>fifo_C_C_IO_L2_in_7_x024</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_7_x0136_din</name>
<Object>fifo_C_PE_0_7_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_7_x0136_full_n</name>
<Object>fifo_C_PE_0_7_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_7_x0136_write</name>
<Object>fifo_C_PE_0_7_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4055258577</Best-caseLatency>
<Average-caseLatency>4055258577</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>13.516 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.516 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_0_x0_loop_1>
<Name>PE_wrapper_0_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4055258576</Latency>
<AbsoluteTimeLatency>13.516 sec</AbsoluteTimeLatency>
<IterationLatency>1013814644</IterationLatency>
<PipelineDepth>1013814644</PipelineDepth>
<PE_wrapper_0_0_x0_loop_2>
<Name>PE_wrapper_0_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1013814642</Latency>
<AbsoluteTimeLatency>3.379 sec</AbsoluteTimeLatency>
<IterationLatency>168969107</IterationLatency>
<PipelineDepth>168969107</PipelineDepth>
<PE_wrapper_0_0_x0_loop_3>
<Name>PE_wrapper_0_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_0_x0_loop_4>
<Name>PE_wrapper_0_0_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_0_x0_loop_4>
</PE_wrapper_0_0_x0_loop_3>
<PE_wrapper_0_0_x0_loop_5>
<Name>PE_wrapper_0_0_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_0_0_x0_loop_6>
<Name>PE_wrapper_0_0_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_0_0_x0_loop_7>
<Name>PE_wrapper_0_0_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_0_0_x0_loop_8>
<Name>PE_wrapper_0_0_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_0_0_x0_loop_9>
<Name>PE_wrapper_0_0_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_0_0_x0_loop_10>
<Name>PE_wrapper_0_0_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_0_x0_loop_10>
<PE_wrapper_0_0_x0_loop_11>
<Name>PE_wrapper_0_0_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_0_x0_loop_11>
<PE_wrapper_0_0_x0_loop_12>
<Name>PE_wrapper_0_0_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_0_0_x0_loop_12>
</PE_wrapper_0_0_x0_loop_9>
</PE_wrapper_0_0_x0_loop_8>
</PE_wrapper_0_0_x0_loop_7>
</PE_wrapper_0_0_x0_loop_6>
</PE_wrapper_0_0_x0_loop_5>
</PE_wrapper_0_0_x0_loop_2>
</PE_wrapper_0_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1725</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1298</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x025_dout</name>
<Object>fifo_A_PE_0_0_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x025_empty_n</name>
<Object>fifo_A_PE_0_0_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x025_read</name>
<Object>fifo_A_PE_0_0_x025</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x026_din</name>
<Object>fifo_A_PE_0_1_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x026_full_n</name>
<Object>fifo_A_PE_0_1_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x026_write</name>
<Object>fifo_A_PE_0_1_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x061_dout</name>
<Object>fifo_B_PE_0_0_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x061_empty_n</name>
<Object>fifo_B_PE_0_0_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x061_read</name>
<Object>fifo_B_PE_0_0_x061</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x062_din</name>
<Object>fifo_B_PE_1_0_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x062_full_n</name>
<Object>fifo_B_PE_1_0_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x062_write</name>
<Object>fifo_B_PE_1_0_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_0_x0101_dout</name>
<Object>fifo_C_PE_0_0_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_0_x0101_empty_n</name>
<Object>fifo_C_PE_0_0_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_0_x0101_read</name>
<Object>fifo_C_PE_0_0_x0101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_0_x0102_din</name>
<Object>fifo_C_PE_1_0_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_0_x0102_full_n</name>
<Object>fifo_C_PE_1_0_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_0_x0102_write</name>
<Object>fifo_C_PE_1_0_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_0_x0141_din</name>
<Object>fifo_D_drain_PE_0_0_x0141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_0_x0141_full_n</name>
<Object>fifo_D_drain_PE_0_0_x0141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_0_x0141_write</name>
<Object>fifo_D_drain_PE_0_0_x0141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4055258577</Best-caseLatency>
<Average-caseLatency>4055258577</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>13.516 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.516 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_1_x0_loop_1>
<Name>PE_wrapper_0_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4055258576</Latency>
<AbsoluteTimeLatency>13.516 sec</AbsoluteTimeLatency>
<IterationLatency>1013814644</IterationLatency>
<PipelineDepth>1013814644</PipelineDepth>
<PE_wrapper_0_1_x0_loop_2>
<Name>PE_wrapper_0_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1013814642</Latency>
<AbsoluteTimeLatency>3.379 sec</AbsoluteTimeLatency>
<IterationLatency>168969107</IterationLatency>
<PipelineDepth>168969107</PipelineDepth>
<PE_wrapper_0_1_x0_loop_3>
<Name>PE_wrapper_0_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_1_x0_loop_4>
<Name>PE_wrapper_0_1_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_1_x0_loop_4>
</PE_wrapper_0_1_x0_loop_3>
<PE_wrapper_0_1_x0_loop_5>
<Name>PE_wrapper_0_1_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_0_1_x0_loop_6>
<Name>PE_wrapper_0_1_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_0_1_x0_loop_7>
<Name>PE_wrapper_0_1_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_0_1_x0_loop_8>
<Name>PE_wrapper_0_1_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_0_1_x0_loop_9>
<Name>PE_wrapper_0_1_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_0_1_x0_loop_10>
<Name>PE_wrapper_0_1_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_1_x0_loop_10>
<PE_wrapper_0_1_x0_loop_11>
<Name>PE_wrapper_0_1_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_1_x0_loop_11>
<PE_wrapper_0_1_x0_loop_12>
<Name>PE_wrapper_0_1_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_0_1_x0_loop_12>
</PE_wrapper_0_1_x0_loop_9>
</PE_wrapper_0_1_x0_loop_8>
</PE_wrapper_0_1_x0_loop_7>
</PE_wrapper_0_1_x0_loop_6>
</PE_wrapper_0_1_x0_loop_5>
</PE_wrapper_0_1_x0_loop_2>
</PE_wrapper_0_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1725</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1298</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x026_dout</name>
<Object>fifo_A_PE_0_1_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x026_empty_n</name>
<Object>fifo_A_PE_0_1_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x026_read</name>
<Object>fifo_A_PE_0_1_x026</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x027_din</name>
<Object>fifo_A_PE_0_2_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x027_full_n</name>
<Object>fifo_A_PE_0_2_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x027_write</name>
<Object>fifo_A_PE_0_2_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x066_dout</name>
<Object>fifo_B_PE_0_1_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x066_empty_n</name>
<Object>fifo_B_PE_0_1_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x066_read</name>
<Object>fifo_B_PE_0_1_x066</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x067_din</name>
<Object>fifo_B_PE_1_1_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x067_full_n</name>
<Object>fifo_B_PE_1_1_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x067_write</name>
<Object>fifo_B_PE_1_1_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_1_x0106_dout</name>
<Object>fifo_C_PE_0_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_1_x0106_empty_n</name>
<Object>fifo_C_PE_0_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_1_x0106_read</name>
<Object>fifo_C_PE_0_1_x0106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_1_x0107_din</name>
<Object>fifo_C_PE_1_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_1_x0107_full_n</name>
<Object>fifo_C_PE_1_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_1_x0107_write</name>
<Object>fifo_C_PE_1_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_1_x0145_din</name>
<Object>fifo_D_drain_PE_0_1_x0145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_1_x0145_full_n</name>
<Object>fifo_D_drain_PE_0_1_x0145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_1_x0145_write</name>
<Object>fifo_D_drain_PE_0_1_x0145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_2_x0_loop_1>
<Name>PE_wrapper_0_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_0_2_x0_loop_2>
<Name>PE_wrapper_0_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_0_2_x0_loop_3>
<Name>PE_wrapper_0_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_2_x0_loop_4>
<Name>PE_wrapper_0_2_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_2_x0_loop_4>
</PE_wrapper_0_2_x0_loop_3>
<PE_wrapper_0_2_x0_loop_5>
<Name>PE_wrapper_0_2_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_0_2_x0_loop_6>
<Name>PE_wrapper_0_2_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_0_2_x0_loop_7>
<Name>PE_wrapper_0_2_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_0_2_x0_loop_8>
<Name>PE_wrapper_0_2_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_0_2_x0_loop_9>
<Name>PE_wrapper_0_2_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_0_2_x0_loop_10>
<Name>PE_wrapper_0_2_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_2_x0_loop_10>
<PE_wrapper_0_2_x0_loop_11>
<Name>PE_wrapper_0_2_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_2_x0_loop_11>
<PE_wrapper_0_2_x0_loop_12>
<Name>PE_wrapper_0_2_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_0_2_x0_loop_12>
</PE_wrapper_0_2_x0_loop_9>
</PE_wrapper_0_2_x0_loop_8>
</PE_wrapper_0_2_x0_loop_7>
</PE_wrapper_0_2_x0_loop_6>
</PE_wrapper_0_2_x0_loop_5>
</PE_wrapper_0_2_x0_loop_2>
</PE_wrapper_0_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x027_dout</name>
<Object>fifo_A_PE_0_2_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x027_empty_n</name>
<Object>fifo_A_PE_0_2_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x027_read</name>
<Object>fifo_A_PE_0_2_x027</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x028_din</name>
<Object>fifo_A_PE_0_3_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x028_full_n</name>
<Object>fifo_A_PE_0_3_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x028_write</name>
<Object>fifo_A_PE_0_3_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x071_dout</name>
<Object>fifo_B_PE_0_2_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x071_empty_n</name>
<Object>fifo_B_PE_0_2_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x071_read</name>
<Object>fifo_B_PE_0_2_x071</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x072_din</name>
<Object>fifo_B_PE_1_2_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x072_full_n</name>
<Object>fifo_B_PE_1_2_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x072_write</name>
<Object>fifo_B_PE_1_2_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_2_x0111_dout</name>
<Object>fifo_C_PE_0_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_2_x0111_empty_n</name>
<Object>fifo_C_PE_0_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_2_x0111_read</name>
<Object>fifo_C_PE_0_2_x0111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_2_x0112_din</name>
<Object>fifo_C_PE_1_2_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_2_x0112_full_n</name>
<Object>fifo_C_PE_1_2_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_2_x0112_write</name>
<Object>fifo_C_PE_1_2_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_2_x0149_din</name>
<Object>fifo_D_drain_PE_0_2_x0149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_2_x0149_full_n</name>
<Object>fifo_D_drain_PE_0_2_x0149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_2_x0149_write</name>
<Object>fifo_D_drain_PE_0_2_x0149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_3_x0_loop_1>
<Name>PE_wrapper_0_3_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_0_3_x0_loop_2>
<Name>PE_wrapper_0_3_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_0_3_x0_loop_3>
<Name>PE_wrapper_0_3_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_3_x0_loop_4>
<Name>PE_wrapper_0_3_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_3_x0_loop_4>
</PE_wrapper_0_3_x0_loop_3>
<PE_wrapper_0_3_x0_loop_5>
<Name>PE_wrapper_0_3_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_0_3_x0_loop_6>
<Name>PE_wrapper_0_3_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_0_3_x0_loop_7>
<Name>PE_wrapper_0_3_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_0_3_x0_loop_8>
<Name>PE_wrapper_0_3_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_0_3_x0_loop_9>
<Name>PE_wrapper_0_3_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_0_3_x0_loop_10>
<Name>PE_wrapper_0_3_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_3_x0_loop_10>
<PE_wrapper_0_3_x0_loop_11>
<Name>PE_wrapper_0_3_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_3_x0_loop_11>
<PE_wrapper_0_3_x0_loop_12>
<Name>PE_wrapper_0_3_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_0_3_x0_loop_12>
</PE_wrapper_0_3_x0_loop_9>
</PE_wrapper_0_3_x0_loop_8>
</PE_wrapper_0_3_x0_loop_7>
</PE_wrapper_0_3_x0_loop_6>
</PE_wrapper_0_3_x0_loop_5>
</PE_wrapper_0_3_x0_loop_2>
</PE_wrapper_0_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x028_dout</name>
<Object>fifo_A_PE_0_3_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x028_empty_n</name>
<Object>fifo_A_PE_0_3_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x028_read</name>
<Object>fifo_A_PE_0_3_x028</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x029_din</name>
<Object>fifo_A_PE_0_4_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x029_full_n</name>
<Object>fifo_A_PE_0_4_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x029_write</name>
<Object>fifo_A_PE_0_4_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x076_dout</name>
<Object>fifo_B_PE_0_3_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x076_empty_n</name>
<Object>fifo_B_PE_0_3_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x076_read</name>
<Object>fifo_B_PE_0_3_x076</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x077_din</name>
<Object>fifo_B_PE_1_3_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x077_full_n</name>
<Object>fifo_B_PE_1_3_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x077_write</name>
<Object>fifo_B_PE_1_3_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_3_x0116_dout</name>
<Object>fifo_C_PE_0_3_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_3_x0116_empty_n</name>
<Object>fifo_C_PE_0_3_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_3_x0116_read</name>
<Object>fifo_C_PE_0_3_x0116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_3_x0117_din</name>
<Object>fifo_C_PE_1_3_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_3_x0117_full_n</name>
<Object>fifo_C_PE_1_3_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_3_x0117_write</name>
<Object>fifo_C_PE_1_3_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_3_x0153_din</name>
<Object>fifo_D_drain_PE_0_3_x0153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_3_x0153_full_n</name>
<Object>fifo_D_drain_PE_0_3_x0153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_3_x0153_write</name>
<Object>fifo_D_drain_PE_0_3_x0153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_4_x0_loop_1>
<Name>PE_wrapper_0_4_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_0_4_x0_loop_2>
<Name>PE_wrapper_0_4_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_0_4_x0_loop_3>
<Name>PE_wrapper_0_4_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_4_x0_loop_4>
<Name>PE_wrapper_0_4_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_4_x0_loop_4>
</PE_wrapper_0_4_x0_loop_3>
<PE_wrapper_0_4_x0_loop_5>
<Name>PE_wrapper_0_4_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_0_4_x0_loop_6>
<Name>PE_wrapper_0_4_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_0_4_x0_loop_7>
<Name>PE_wrapper_0_4_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_0_4_x0_loop_8>
<Name>PE_wrapper_0_4_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_0_4_x0_loop_9>
<Name>PE_wrapper_0_4_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_0_4_x0_loop_10>
<Name>PE_wrapper_0_4_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_4_x0_loop_10>
<PE_wrapper_0_4_x0_loop_11>
<Name>PE_wrapper_0_4_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_4_x0_loop_11>
<PE_wrapper_0_4_x0_loop_12>
<Name>PE_wrapper_0_4_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_0_4_x0_loop_12>
</PE_wrapper_0_4_x0_loop_9>
</PE_wrapper_0_4_x0_loop_8>
</PE_wrapper_0_4_x0_loop_7>
</PE_wrapper_0_4_x0_loop_6>
</PE_wrapper_0_4_x0_loop_5>
</PE_wrapper_0_4_x0_loop_2>
</PE_wrapper_0_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x029_dout</name>
<Object>fifo_A_PE_0_4_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x029_empty_n</name>
<Object>fifo_A_PE_0_4_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x029_read</name>
<Object>fifo_A_PE_0_4_x029</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x030_din</name>
<Object>fifo_A_PE_0_5_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x030_full_n</name>
<Object>fifo_A_PE_0_5_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x030_write</name>
<Object>fifo_A_PE_0_5_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x081_dout</name>
<Object>fifo_B_PE_0_4_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x081_empty_n</name>
<Object>fifo_B_PE_0_4_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x081_read</name>
<Object>fifo_B_PE_0_4_x081</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x082_din</name>
<Object>fifo_B_PE_1_4_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x082_full_n</name>
<Object>fifo_B_PE_1_4_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x082_write</name>
<Object>fifo_B_PE_1_4_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_4_x0121_dout</name>
<Object>fifo_C_PE_0_4_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_4_x0121_empty_n</name>
<Object>fifo_C_PE_0_4_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_4_x0121_read</name>
<Object>fifo_C_PE_0_4_x0121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_4_x0122_din</name>
<Object>fifo_C_PE_1_4_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_4_x0122_full_n</name>
<Object>fifo_C_PE_1_4_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_4_x0122_write</name>
<Object>fifo_C_PE_1_4_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_4_x0157_din</name>
<Object>fifo_D_drain_PE_0_4_x0157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_4_x0157_full_n</name>
<Object>fifo_D_drain_PE_0_4_x0157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_4_x0157_write</name>
<Object>fifo_D_drain_PE_0_4_x0157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_5_x0_loop_1>
<Name>PE_wrapper_0_5_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_0_5_x0_loop_2>
<Name>PE_wrapper_0_5_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_0_5_x0_loop_3>
<Name>PE_wrapper_0_5_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_5_x0_loop_4>
<Name>PE_wrapper_0_5_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_5_x0_loop_4>
</PE_wrapper_0_5_x0_loop_3>
<PE_wrapper_0_5_x0_loop_5>
<Name>PE_wrapper_0_5_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_0_5_x0_loop_6>
<Name>PE_wrapper_0_5_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_0_5_x0_loop_7>
<Name>PE_wrapper_0_5_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_0_5_x0_loop_8>
<Name>PE_wrapper_0_5_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_0_5_x0_loop_9>
<Name>PE_wrapper_0_5_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_0_5_x0_loop_10>
<Name>PE_wrapper_0_5_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_5_x0_loop_10>
<PE_wrapper_0_5_x0_loop_11>
<Name>PE_wrapper_0_5_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_5_x0_loop_11>
<PE_wrapper_0_5_x0_loop_12>
<Name>PE_wrapper_0_5_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_0_5_x0_loop_12>
</PE_wrapper_0_5_x0_loop_9>
</PE_wrapper_0_5_x0_loop_8>
</PE_wrapper_0_5_x0_loop_7>
</PE_wrapper_0_5_x0_loop_6>
</PE_wrapper_0_5_x0_loop_5>
</PE_wrapper_0_5_x0_loop_2>
</PE_wrapper_0_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x030_dout</name>
<Object>fifo_A_PE_0_5_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x030_empty_n</name>
<Object>fifo_A_PE_0_5_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x030_read</name>
<Object>fifo_A_PE_0_5_x030</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x031_din</name>
<Object>fifo_A_PE_0_6_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x031_full_n</name>
<Object>fifo_A_PE_0_6_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x031_write</name>
<Object>fifo_A_PE_0_6_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x086_dout</name>
<Object>fifo_B_PE_0_5_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x086_empty_n</name>
<Object>fifo_B_PE_0_5_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x086_read</name>
<Object>fifo_B_PE_0_5_x086</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x087_din</name>
<Object>fifo_B_PE_1_5_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x087_full_n</name>
<Object>fifo_B_PE_1_5_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x087_write</name>
<Object>fifo_B_PE_1_5_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_5_x0126_dout</name>
<Object>fifo_C_PE_0_5_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_5_x0126_empty_n</name>
<Object>fifo_C_PE_0_5_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_5_x0126_read</name>
<Object>fifo_C_PE_0_5_x0126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_5_x0127_din</name>
<Object>fifo_C_PE_1_5_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_5_x0127_full_n</name>
<Object>fifo_C_PE_1_5_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_5_x0127_write</name>
<Object>fifo_C_PE_1_5_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_5_x0161_din</name>
<Object>fifo_D_drain_PE_0_5_x0161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_5_x0161_full_n</name>
<Object>fifo_D_drain_PE_0_5_x0161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_5_x0161_write</name>
<Object>fifo_D_drain_PE_0_5_x0161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_6_x0_loop_1>
<Name>PE_wrapper_0_6_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_0_6_x0_loop_2>
<Name>PE_wrapper_0_6_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_0_6_x0_loop_3>
<Name>PE_wrapper_0_6_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_6_x0_loop_4>
<Name>PE_wrapper_0_6_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_6_x0_loop_4>
</PE_wrapper_0_6_x0_loop_3>
<PE_wrapper_0_6_x0_loop_5>
<Name>PE_wrapper_0_6_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_0_6_x0_loop_6>
<Name>PE_wrapper_0_6_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_0_6_x0_loop_7>
<Name>PE_wrapper_0_6_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_0_6_x0_loop_8>
<Name>PE_wrapper_0_6_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_0_6_x0_loop_9>
<Name>PE_wrapper_0_6_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_0_6_x0_loop_10>
<Name>PE_wrapper_0_6_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_6_x0_loop_10>
<PE_wrapper_0_6_x0_loop_11>
<Name>PE_wrapper_0_6_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_6_x0_loop_11>
<PE_wrapper_0_6_x0_loop_12>
<Name>PE_wrapper_0_6_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_0_6_x0_loop_12>
</PE_wrapper_0_6_x0_loop_9>
</PE_wrapper_0_6_x0_loop_8>
</PE_wrapper_0_6_x0_loop_7>
</PE_wrapper_0_6_x0_loop_6>
</PE_wrapper_0_6_x0_loop_5>
</PE_wrapper_0_6_x0_loop_2>
</PE_wrapper_0_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x031_dout</name>
<Object>fifo_A_PE_0_6_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x031_empty_n</name>
<Object>fifo_A_PE_0_6_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x031_read</name>
<Object>fifo_A_PE_0_6_x031</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x032_din</name>
<Object>fifo_A_PE_0_7_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x032_full_n</name>
<Object>fifo_A_PE_0_7_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x032_write</name>
<Object>fifo_A_PE_0_7_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x091_dout</name>
<Object>fifo_B_PE_0_6_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x091_empty_n</name>
<Object>fifo_B_PE_0_6_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x091_read</name>
<Object>fifo_B_PE_0_6_x091</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x092_din</name>
<Object>fifo_B_PE_1_6_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x092_full_n</name>
<Object>fifo_B_PE_1_6_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x092_write</name>
<Object>fifo_B_PE_1_6_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_6_x0131_dout</name>
<Object>fifo_C_PE_0_6_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_6_x0131_empty_n</name>
<Object>fifo_C_PE_0_6_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_6_x0131_read</name>
<Object>fifo_C_PE_0_6_x0131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_6_x0132_din</name>
<Object>fifo_C_PE_1_6_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_6_x0132_full_n</name>
<Object>fifo_C_PE_1_6_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_6_x0132_write</name>
<Object>fifo_C_PE_1_6_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_6_x0165_din</name>
<Object>fifo_D_drain_PE_0_6_x0165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_6_x0165_full_n</name>
<Object>fifo_D_drain_PE_0_6_x0165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_6_x0165_write</name>
<Object>fifo_D_drain_PE_0_6_x0165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_7_x0_loop_1>
<Name>PE_wrapper_0_7_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_0_7_x0_loop_2>
<Name>PE_wrapper_0_7_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_0_7_x0_loop_3>
<Name>PE_wrapper_0_7_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_7_x0_loop_4>
<Name>PE_wrapper_0_7_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_7_x0_loop_4>
</PE_wrapper_0_7_x0_loop_3>
<PE_wrapper_0_7_x0_loop_5>
<Name>PE_wrapper_0_7_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_0_7_x0_loop_6>
<Name>PE_wrapper_0_7_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_0_7_x0_loop_7>
<Name>PE_wrapper_0_7_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_0_7_x0_loop_8>
<Name>PE_wrapper_0_7_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_0_7_x0_loop_9>
<Name>PE_wrapper_0_7_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_0_7_x0_loop_10>
<Name>PE_wrapper_0_7_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_7_x0_loop_10>
<PE_wrapper_0_7_x0_loop_11>
<Name>PE_wrapper_0_7_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_7_x0_loop_11>
<PE_wrapper_0_7_x0_loop_12>
<Name>PE_wrapper_0_7_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_0_7_x0_loop_12>
</PE_wrapper_0_7_x0_loop_9>
</PE_wrapper_0_7_x0_loop_8>
</PE_wrapper_0_7_x0_loop_7>
</PE_wrapper_0_7_x0_loop_6>
</PE_wrapper_0_7_x0_loop_5>
</PE_wrapper_0_7_x0_loop_2>
</PE_wrapper_0_7_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x032_dout</name>
<Object>fifo_A_PE_0_7_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x032_empty_n</name>
<Object>fifo_A_PE_0_7_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x032_read</name>
<Object>fifo_A_PE_0_7_x032</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x033_din</name>
<Object>fifo_A_PE_0_8_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x033_full_n</name>
<Object>fifo_A_PE_0_8_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x033_write</name>
<Object>fifo_A_PE_0_8_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x096_dout</name>
<Object>fifo_B_PE_0_7_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x096_empty_n</name>
<Object>fifo_B_PE_0_7_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x096_read</name>
<Object>fifo_B_PE_0_7_x096</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x097_din</name>
<Object>fifo_B_PE_1_7_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x097_full_n</name>
<Object>fifo_B_PE_1_7_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x097_write</name>
<Object>fifo_B_PE_1_7_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_7_x0136_dout</name>
<Object>fifo_C_PE_0_7_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_7_x0136_empty_n</name>
<Object>fifo_C_PE_0_7_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_7_x0136_read</name>
<Object>fifo_C_PE_0_7_x0136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_7_x0137_din</name>
<Object>fifo_C_PE_1_7_x0137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_7_x0137_full_n</name>
<Object>fifo_C_PE_1_7_x0137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_7_x0137_write</name>
<Object>fifo_C_PE_1_7_x0137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_7_x0169_din</name>
<Object>fifo_D_drain_PE_0_7_x0169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_7_x0169_full_n</name>
<Object>fifo_D_drain_PE_0_7_x0169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_7_x0169_write</name>
<Object>fifo_D_drain_PE_0_7_x0169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4055258577</Best-caseLatency>
<Average-caseLatency>4055258577</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>13.516 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.516 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_0_x0_loop_1>
<Name>PE_wrapper_1_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4055258576</Latency>
<AbsoluteTimeLatency>13.516 sec</AbsoluteTimeLatency>
<IterationLatency>1013814644</IterationLatency>
<PipelineDepth>1013814644</PipelineDepth>
<PE_wrapper_1_0_x0_loop_2>
<Name>PE_wrapper_1_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1013814642</Latency>
<AbsoluteTimeLatency>3.379 sec</AbsoluteTimeLatency>
<IterationLatency>168969107</IterationLatency>
<PipelineDepth>168969107</PipelineDepth>
<PE_wrapper_1_0_x0_loop_3>
<Name>PE_wrapper_1_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_0_x0_loop_4>
<Name>PE_wrapper_1_0_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_0_x0_loop_4>
</PE_wrapper_1_0_x0_loop_3>
<PE_wrapper_1_0_x0_loop_5>
<Name>PE_wrapper_1_0_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_1_0_x0_loop_6>
<Name>PE_wrapper_1_0_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_1_0_x0_loop_7>
<Name>PE_wrapper_1_0_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_1_0_x0_loop_8>
<Name>PE_wrapper_1_0_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_1_0_x0_loop_9>
<Name>PE_wrapper_1_0_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_1_0_x0_loop_10>
<Name>PE_wrapper_1_0_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_0_x0_loop_10>
<PE_wrapper_1_0_x0_loop_11>
<Name>PE_wrapper_1_0_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_0_x0_loop_11>
<PE_wrapper_1_0_x0_loop_12>
<Name>PE_wrapper_1_0_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_1_0_x0_loop_12>
</PE_wrapper_1_0_x0_loop_9>
</PE_wrapper_1_0_x0_loop_8>
</PE_wrapper_1_0_x0_loop_7>
</PE_wrapper_1_0_x0_loop_6>
</PE_wrapper_1_0_x0_loop_5>
</PE_wrapper_1_0_x0_loop_2>
</PE_wrapper_1_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1725</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1298</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x034_dout</name>
<Object>fifo_A_PE_1_0_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x034_empty_n</name>
<Object>fifo_A_PE_1_0_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x034_read</name>
<Object>fifo_A_PE_1_0_x034</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x035_din</name>
<Object>fifo_A_PE_1_1_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x035_full_n</name>
<Object>fifo_A_PE_1_1_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x035_write</name>
<Object>fifo_A_PE_1_1_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x062_dout</name>
<Object>fifo_B_PE_1_0_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x062_empty_n</name>
<Object>fifo_B_PE_1_0_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x062_read</name>
<Object>fifo_B_PE_1_0_x062</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x063_din</name>
<Object>fifo_B_PE_2_0_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x063_full_n</name>
<Object>fifo_B_PE_2_0_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x063_write</name>
<Object>fifo_B_PE_2_0_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_0_x0102_dout</name>
<Object>fifo_C_PE_1_0_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_0_x0102_empty_n</name>
<Object>fifo_C_PE_1_0_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_0_x0102_read</name>
<Object>fifo_C_PE_1_0_x0102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_0_x0103_din</name>
<Object>fifo_C_PE_2_0_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_0_x0103_full_n</name>
<Object>fifo_C_PE_2_0_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_0_x0103_write</name>
<Object>fifo_C_PE_2_0_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_0_x0142_din</name>
<Object>fifo_D_drain_PE_1_0_x0142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_0_x0142_full_n</name>
<Object>fifo_D_drain_PE_1_0_x0142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_0_x0142_write</name>
<Object>fifo_D_drain_PE_1_0_x0142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4055258577</Best-caseLatency>
<Average-caseLatency>4055258577</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>13.516 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.516 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_1_x0_loop_1>
<Name>PE_wrapper_1_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4055258576</Latency>
<AbsoluteTimeLatency>13.516 sec</AbsoluteTimeLatency>
<IterationLatency>1013814644</IterationLatency>
<PipelineDepth>1013814644</PipelineDepth>
<PE_wrapper_1_1_x0_loop_2>
<Name>PE_wrapper_1_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1013814642</Latency>
<AbsoluteTimeLatency>3.379 sec</AbsoluteTimeLatency>
<IterationLatency>168969107</IterationLatency>
<PipelineDepth>168969107</PipelineDepth>
<PE_wrapper_1_1_x0_loop_3>
<Name>PE_wrapper_1_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_1_x0_loop_4>
<Name>PE_wrapper_1_1_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_1_x0_loop_4>
</PE_wrapper_1_1_x0_loop_3>
<PE_wrapper_1_1_x0_loop_5>
<Name>PE_wrapper_1_1_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_1_1_x0_loop_6>
<Name>PE_wrapper_1_1_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_1_1_x0_loop_7>
<Name>PE_wrapper_1_1_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_1_1_x0_loop_8>
<Name>PE_wrapper_1_1_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_1_1_x0_loop_9>
<Name>PE_wrapper_1_1_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_1_1_x0_loop_10>
<Name>PE_wrapper_1_1_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_1_x0_loop_10>
<PE_wrapper_1_1_x0_loop_11>
<Name>PE_wrapper_1_1_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_1_x0_loop_11>
<PE_wrapper_1_1_x0_loop_12>
<Name>PE_wrapper_1_1_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_1_1_x0_loop_12>
</PE_wrapper_1_1_x0_loop_9>
</PE_wrapper_1_1_x0_loop_8>
</PE_wrapper_1_1_x0_loop_7>
</PE_wrapper_1_1_x0_loop_6>
</PE_wrapper_1_1_x0_loop_5>
</PE_wrapper_1_1_x0_loop_2>
</PE_wrapper_1_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1725</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1298</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x035_dout</name>
<Object>fifo_A_PE_1_1_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x035_empty_n</name>
<Object>fifo_A_PE_1_1_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x035_read</name>
<Object>fifo_A_PE_1_1_x035</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x036_din</name>
<Object>fifo_A_PE_1_2_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x036_full_n</name>
<Object>fifo_A_PE_1_2_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x036_write</name>
<Object>fifo_A_PE_1_2_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x067_dout</name>
<Object>fifo_B_PE_1_1_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x067_empty_n</name>
<Object>fifo_B_PE_1_1_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x067_read</name>
<Object>fifo_B_PE_1_1_x067</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x068_din</name>
<Object>fifo_B_PE_2_1_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x068_full_n</name>
<Object>fifo_B_PE_2_1_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x068_write</name>
<Object>fifo_B_PE_2_1_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_1_x0107_dout</name>
<Object>fifo_C_PE_1_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_1_x0107_empty_n</name>
<Object>fifo_C_PE_1_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_1_x0107_read</name>
<Object>fifo_C_PE_1_1_x0107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_1_x0108_din</name>
<Object>fifo_C_PE_2_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_1_x0108_full_n</name>
<Object>fifo_C_PE_2_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_1_x0108_write</name>
<Object>fifo_C_PE_2_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_1_x0146_din</name>
<Object>fifo_D_drain_PE_1_1_x0146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_1_x0146_full_n</name>
<Object>fifo_D_drain_PE_1_1_x0146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_1_x0146_write</name>
<Object>fifo_D_drain_PE_1_1_x0146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_2_x0_loop_1>
<Name>PE_wrapper_1_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_1_2_x0_loop_2>
<Name>PE_wrapper_1_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_1_2_x0_loop_3>
<Name>PE_wrapper_1_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_2_x0_loop_4>
<Name>PE_wrapper_1_2_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_2_x0_loop_4>
</PE_wrapper_1_2_x0_loop_3>
<PE_wrapper_1_2_x0_loop_5>
<Name>PE_wrapper_1_2_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_1_2_x0_loop_6>
<Name>PE_wrapper_1_2_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_1_2_x0_loop_7>
<Name>PE_wrapper_1_2_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_1_2_x0_loop_8>
<Name>PE_wrapper_1_2_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_1_2_x0_loop_9>
<Name>PE_wrapper_1_2_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_1_2_x0_loop_10>
<Name>PE_wrapper_1_2_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_2_x0_loop_10>
<PE_wrapper_1_2_x0_loop_11>
<Name>PE_wrapper_1_2_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_2_x0_loop_11>
<PE_wrapper_1_2_x0_loop_12>
<Name>PE_wrapper_1_2_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_1_2_x0_loop_12>
</PE_wrapper_1_2_x0_loop_9>
</PE_wrapper_1_2_x0_loop_8>
</PE_wrapper_1_2_x0_loop_7>
</PE_wrapper_1_2_x0_loop_6>
</PE_wrapper_1_2_x0_loop_5>
</PE_wrapper_1_2_x0_loop_2>
</PE_wrapper_1_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x036_dout</name>
<Object>fifo_A_PE_1_2_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x036_empty_n</name>
<Object>fifo_A_PE_1_2_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x036_read</name>
<Object>fifo_A_PE_1_2_x036</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x037_din</name>
<Object>fifo_A_PE_1_3_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x037_full_n</name>
<Object>fifo_A_PE_1_3_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x037_write</name>
<Object>fifo_A_PE_1_3_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x072_dout</name>
<Object>fifo_B_PE_1_2_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x072_empty_n</name>
<Object>fifo_B_PE_1_2_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x072_read</name>
<Object>fifo_B_PE_1_2_x072</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x073_din</name>
<Object>fifo_B_PE_2_2_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x073_full_n</name>
<Object>fifo_B_PE_2_2_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x073_write</name>
<Object>fifo_B_PE_2_2_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_2_x0112_dout</name>
<Object>fifo_C_PE_1_2_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_2_x0112_empty_n</name>
<Object>fifo_C_PE_1_2_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_2_x0112_read</name>
<Object>fifo_C_PE_1_2_x0112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_2_x0113_din</name>
<Object>fifo_C_PE_2_2_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_2_x0113_full_n</name>
<Object>fifo_C_PE_2_2_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_2_x0113_write</name>
<Object>fifo_C_PE_2_2_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_2_x0150_din</name>
<Object>fifo_D_drain_PE_1_2_x0150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_2_x0150_full_n</name>
<Object>fifo_D_drain_PE_1_2_x0150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_2_x0150_write</name>
<Object>fifo_D_drain_PE_1_2_x0150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_3_x0_loop_1>
<Name>PE_wrapper_1_3_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_1_3_x0_loop_2>
<Name>PE_wrapper_1_3_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_1_3_x0_loop_3>
<Name>PE_wrapper_1_3_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_3_x0_loop_4>
<Name>PE_wrapper_1_3_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_3_x0_loop_4>
</PE_wrapper_1_3_x0_loop_3>
<PE_wrapper_1_3_x0_loop_5>
<Name>PE_wrapper_1_3_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_1_3_x0_loop_6>
<Name>PE_wrapper_1_3_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_1_3_x0_loop_7>
<Name>PE_wrapper_1_3_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_1_3_x0_loop_8>
<Name>PE_wrapper_1_3_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_1_3_x0_loop_9>
<Name>PE_wrapper_1_3_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_1_3_x0_loop_10>
<Name>PE_wrapper_1_3_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_3_x0_loop_10>
<PE_wrapper_1_3_x0_loop_11>
<Name>PE_wrapper_1_3_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_3_x0_loop_11>
<PE_wrapper_1_3_x0_loop_12>
<Name>PE_wrapper_1_3_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_1_3_x0_loop_12>
</PE_wrapper_1_3_x0_loop_9>
</PE_wrapper_1_3_x0_loop_8>
</PE_wrapper_1_3_x0_loop_7>
</PE_wrapper_1_3_x0_loop_6>
</PE_wrapper_1_3_x0_loop_5>
</PE_wrapper_1_3_x0_loop_2>
</PE_wrapper_1_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x037_dout</name>
<Object>fifo_A_PE_1_3_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x037_empty_n</name>
<Object>fifo_A_PE_1_3_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x037_read</name>
<Object>fifo_A_PE_1_3_x037</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x038_din</name>
<Object>fifo_A_PE_1_4_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x038_full_n</name>
<Object>fifo_A_PE_1_4_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x038_write</name>
<Object>fifo_A_PE_1_4_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x077_dout</name>
<Object>fifo_B_PE_1_3_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x077_empty_n</name>
<Object>fifo_B_PE_1_3_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x077_read</name>
<Object>fifo_B_PE_1_3_x077</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x078_din</name>
<Object>fifo_B_PE_2_3_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x078_full_n</name>
<Object>fifo_B_PE_2_3_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x078_write</name>
<Object>fifo_B_PE_2_3_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_3_x0117_dout</name>
<Object>fifo_C_PE_1_3_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_3_x0117_empty_n</name>
<Object>fifo_C_PE_1_3_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_3_x0117_read</name>
<Object>fifo_C_PE_1_3_x0117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_3_x0118_din</name>
<Object>fifo_C_PE_2_3_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_3_x0118_full_n</name>
<Object>fifo_C_PE_2_3_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_3_x0118_write</name>
<Object>fifo_C_PE_2_3_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_3_x0154_din</name>
<Object>fifo_D_drain_PE_1_3_x0154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_3_x0154_full_n</name>
<Object>fifo_D_drain_PE_1_3_x0154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_3_x0154_write</name>
<Object>fifo_D_drain_PE_1_3_x0154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_4_x0_loop_1>
<Name>PE_wrapper_1_4_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_1_4_x0_loop_2>
<Name>PE_wrapper_1_4_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_1_4_x0_loop_3>
<Name>PE_wrapper_1_4_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_4_x0_loop_4>
<Name>PE_wrapper_1_4_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_4_x0_loop_4>
</PE_wrapper_1_4_x0_loop_3>
<PE_wrapper_1_4_x0_loop_5>
<Name>PE_wrapper_1_4_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_1_4_x0_loop_6>
<Name>PE_wrapper_1_4_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_1_4_x0_loop_7>
<Name>PE_wrapper_1_4_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_1_4_x0_loop_8>
<Name>PE_wrapper_1_4_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_1_4_x0_loop_9>
<Name>PE_wrapper_1_4_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_1_4_x0_loop_10>
<Name>PE_wrapper_1_4_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_4_x0_loop_10>
<PE_wrapper_1_4_x0_loop_11>
<Name>PE_wrapper_1_4_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_4_x0_loop_11>
<PE_wrapper_1_4_x0_loop_12>
<Name>PE_wrapper_1_4_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_1_4_x0_loop_12>
</PE_wrapper_1_4_x0_loop_9>
</PE_wrapper_1_4_x0_loop_8>
</PE_wrapper_1_4_x0_loop_7>
</PE_wrapper_1_4_x0_loop_6>
</PE_wrapper_1_4_x0_loop_5>
</PE_wrapper_1_4_x0_loop_2>
</PE_wrapper_1_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x038_dout</name>
<Object>fifo_A_PE_1_4_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x038_empty_n</name>
<Object>fifo_A_PE_1_4_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x038_read</name>
<Object>fifo_A_PE_1_4_x038</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x039_din</name>
<Object>fifo_A_PE_1_5_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x039_full_n</name>
<Object>fifo_A_PE_1_5_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x039_write</name>
<Object>fifo_A_PE_1_5_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x082_dout</name>
<Object>fifo_B_PE_1_4_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x082_empty_n</name>
<Object>fifo_B_PE_1_4_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x082_read</name>
<Object>fifo_B_PE_1_4_x082</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x083_din</name>
<Object>fifo_B_PE_2_4_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x083_full_n</name>
<Object>fifo_B_PE_2_4_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x083_write</name>
<Object>fifo_B_PE_2_4_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_4_x0122_dout</name>
<Object>fifo_C_PE_1_4_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_4_x0122_empty_n</name>
<Object>fifo_C_PE_1_4_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_4_x0122_read</name>
<Object>fifo_C_PE_1_4_x0122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_4_x0123_din</name>
<Object>fifo_C_PE_2_4_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_4_x0123_full_n</name>
<Object>fifo_C_PE_2_4_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_4_x0123_write</name>
<Object>fifo_C_PE_2_4_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_4_x0158_din</name>
<Object>fifo_D_drain_PE_1_4_x0158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_4_x0158_full_n</name>
<Object>fifo_D_drain_PE_1_4_x0158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_4_x0158_write</name>
<Object>fifo_D_drain_PE_1_4_x0158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_5_x0_loop_1>
<Name>PE_wrapper_1_5_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_1_5_x0_loop_2>
<Name>PE_wrapper_1_5_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_1_5_x0_loop_3>
<Name>PE_wrapper_1_5_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_5_x0_loop_4>
<Name>PE_wrapper_1_5_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_5_x0_loop_4>
</PE_wrapper_1_5_x0_loop_3>
<PE_wrapper_1_5_x0_loop_5>
<Name>PE_wrapper_1_5_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_1_5_x0_loop_6>
<Name>PE_wrapper_1_5_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_1_5_x0_loop_7>
<Name>PE_wrapper_1_5_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_1_5_x0_loop_8>
<Name>PE_wrapper_1_5_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_1_5_x0_loop_9>
<Name>PE_wrapper_1_5_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_1_5_x0_loop_10>
<Name>PE_wrapper_1_5_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_5_x0_loop_10>
<PE_wrapper_1_5_x0_loop_11>
<Name>PE_wrapper_1_5_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_5_x0_loop_11>
<PE_wrapper_1_5_x0_loop_12>
<Name>PE_wrapper_1_5_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_1_5_x0_loop_12>
</PE_wrapper_1_5_x0_loop_9>
</PE_wrapper_1_5_x0_loop_8>
</PE_wrapper_1_5_x0_loop_7>
</PE_wrapper_1_5_x0_loop_6>
</PE_wrapper_1_5_x0_loop_5>
</PE_wrapper_1_5_x0_loop_2>
</PE_wrapper_1_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x039_dout</name>
<Object>fifo_A_PE_1_5_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x039_empty_n</name>
<Object>fifo_A_PE_1_5_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x039_read</name>
<Object>fifo_A_PE_1_5_x039</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x040_din</name>
<Object>fifo_A_PE_1_6_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x040_full_n</name>
<Object>fifo_A_PE_1_6_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x040_write</name>
<Object>fifo_A_PE_1_6_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x087_dout</name>
<Object>fifo_B_PE_1_5_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x087_empty_n</name>
<Object>fifo_B_PE_1_5_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x087_read</name>
<Object>fifo_B_PE_1_5_x087</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x088_din</name>
<Object>fifo_B_PE_2_5_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x088_full_n</name>
<Object>fifo_B_PE_2_5_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x088_write</name>
<Object>fifo_B_PE_2_5_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_5_x0127_dout</name>
<Object>fifo_C_PE_1_5_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_5_x0127_empty_n</name>
<Object>fifo_C_PE_1_5_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_5_x0127_read</name>
<Object>fifo_C_PE_1_5_x0127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_5_x0128_din</name>
<Object>fifo_C_PE_2_5_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_5_x0128_full_n</name>
<Object>fifo_C_PE_2_5_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_5_x0128_write</name>
<Object>fifo_C_PE_2_5_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_5_x0162_din</name>
<Object>fifo_D_drain_PE_1_5_x0162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_5_x0162_full_n</name>
<Object>fifo_D_drain_PE_1_5_x0162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_5_x0162_write</name>
<Object>fifo_D_drain_PE_1_5_x0162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_6_x0_loop_1>
<Name>PE_wrapper_1_6_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_1_6_x0_loop_2>
<Name>PE_wrapper_1_6_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_1_6_x0_loop_3>
<Name>PE_wrapper_1_6_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_6_x0_loop_4>
<Name>PE_wrapper_1_6_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_6_x0_loop_4>
</PE_wrapper_1_6_x0_loop_3>
<PE_wrapper_1_6_x0_loop_5>
<Name>PE_wrapper_1_6_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_1_6_x0_loop_6>
<Name>PE_wrapper_1_6_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_1_6_x0_loop_7>
<Name>PE_wrapper_1_6_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_1_6_x0_loop_8>
<Name>PE_wrapper_1_6_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_1_6_x0_loop_9>
<Name>PE_wrapper_1_6_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_1_6_x0_loop_10>
<Name>PE_wrapper_1_6_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_6_x0_loop_10>
<PE_wrapper_1_6_x0_loop_11>
<Name>PE_wrapper_1_6_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_6_x0_loop_11>
<PE_wrapper_1_6_x0_loop_12>
<Name>PE_wrapper_1_6_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_1_6_x0_loop_12>
</PE_wrapper_1_6_x0_loop_9>
</PE_wrapper_1_6_x0_loop_8>
</PE_wrapper_1_6_x0_loop_7>
</PE_wrapper_1_6_x0_loop_6>
</PE_wrapper_1_6_x0_loop_5>
</PE_wrapper_1_6_x0_loop_2>
</PE_wrapper_1_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x040_dout</name>
<Object>fifo_A_PE_1_6_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x040_empty_n</name>
<Object>fifo_A_PE_1_6_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x040_read</name>
<Object>fifo_A_PE_1_6_x040</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x041_din</name>
<Object>fifo_A_PE_1_7_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x041_full_n</name>
<Object>fifo_A_PE_1_7_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x041_write</name>
<Object>fifo_A_PE_1_7_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x092_dout</name>
<Object>fifo_B_PE_1_6_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x092_empty_n</name>
<Object>fifo_B_PE_1_6_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x092_read</name>
<Object>fifo_B_PE_1_6_x092</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x093_din</name>
<Object>fifo_B_PE_2_6_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x093_full_n</name>
<Object>fifo_B_PE_2_6_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x093_write</name>
<Object>fifo_B_PE_2_6_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_6_x0132_dout</name>
<Object>fifo_C_PE_1_6_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_6_x0132_empty_n</name>
<Object>fifo_C_PE_1_6_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_6_x0132_read</name>
<Object>fifo_C_PE_1_6_x0132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_6_x0133_din</name>
<Object>fifo_C_PE_2_6_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_6_x0133_full_n</name>
<Object>fifo_C_PE_2_6_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_6_x0133_write</name>
<Object>fifo_C_PE_2_6_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_6_x0166_din</name>
<Object>fifo_D_drain_PE_1_6_x0166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_6_x0166_full_n</name>
<Object>fifo_D_drain_PE_1_6_x0166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_6_x0166_write</name>
<Object>fifo_D_drain_PE_1_6_x0166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_7_x0_loop_1>
<Name>PE_wrapper_1_7_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_1_7_x0_loop_2>
<Name>PE_wrapper_1_7_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_1_7_x0_loop_3>
<Name>PE_wrapper_1_7_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_7_x0_loop_4>
<Name>PE_wrapper_1_7_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_7_x0_loop_4>
</PE_wrapper_1_7_x0_loop_3>
<PE_wrapper_1_7_x0_loop_5>
<Name>PE_wrapper_1_7_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_1_7_x0_loop_6>
<Name>PE_wrapper_1_7_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_1_7_x0_loop_7>
<Name>PE_wrapper_1_7_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_1_7_x0_loop_8>
<Name>PE_wrapper_1_7_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_1_7_x0_loop_9>
<Name>PE_wrapper_1_7_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_1_7_x0_loop_10>
<Name>PE_wrapper_1_7_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_7_x0_loop_10>
<PE_wrapper_1_7_x0_loop_11>
<Name>PE_wrapper_1_7_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_7_x0_loop_11>
<PE_wrapper_1_7_x0_loop_12>
<Name>PE_wrapper_1_7_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_1_7_x0_loop_12>
</PE_wrapper_1_7_x0_loop_9>
</PE_wrapper_1_7_x0_loop_8>
</PE_wrapper_1_7_x0_loop_7>
</PE_wrapper_1_7_x0_loop_6>
</PE_wrapper_1_7_x0_loop_5>
</PE_wrapper_1_7_x0_loop_2>
</PE_wrapper_1_7_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x041_dout</name>
<Object>fifo_A_PE_1_7_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x041_empty_n</name>
<Object>fifo_A_PE_1_7_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x041_read</name>
<Object>fifo_A_PE_1_7_x041</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x042_din</name>
<Object>fifo_A_PE_1_8_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x042_full_n</name>
<Object>fifo_A_PE_1_8_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x042_write</name>
<Object>fifo_A_PE_1_8_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x097_dout</name>
<Object>fifo_B_PE_1_7_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x097_empty_n</name>
<Object>fifo_B_PE_1_7_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x097_read</name>
<Object>fifo_B_PE_1_7_x097</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x098_din</name>
<Object>fifo_B_PE_2_7_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x098_full_n</name>
<Object>fifo_B_PE_2_7_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x098_write</name>
<Object>fifo_B_PE_2_7_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_7_x0137_dout</name>
<Object>fifo_C_PE_1_7_x0137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_7_x0137_empty_n</name>
<Object>fifo_C_PE_1_7_x0137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_7_x0137_read</name>
<Object>fifo_C_PE_1_7_x0137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_7_x0138_din</name>
<Object>fifo_C_PE_2_7_x0138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_7_x0138_full_n</name>
<Object>fifo_C_PE_2_7_x0138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_7_x0138_write</name>
<Object>fifo_C_PE_2_7_x0138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_7_x0170_din</name>
<Object>fifo_D_drain_PE_1_7_x0170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_7_x0170_full_n</name>
<Object>fifo_D_drain_PE_1_7_x0170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_7_x0170_write</name>
<Object>fifo_D_drain_PE_1_7_x0170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4055258577</Best-caseLatency>
<Average-caseLatency>4055258577</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>13.516 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.516 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_0_x0_loop_1>
<Name>PE_wrapper_2_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4055258576</Latency>
<AbsoluteTimeLatency>13.516 sec</AbsoluteTimeLatency>
<IterationLatency>1013814644</IterationLatency>
<PipelineDepth>1013814644</PipelineDepth>
<PE_wrapper_2_0_x0_loop_2>
<Name>PE_wrapper_2_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1013814642</Latency>
<AbsoluteTimeLatency>3.379 sec</AbsoluteTimeLatency>
<IterationLatency>168969107</IterationLatency>
<PipelineDepth>168969107</PipelineDepth>
<PE_wrapper_2_0_x0_loop_3>
<Name>PE_wrapper_2_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_0_x0_loop_4>
<Name>PE_wrapper_2_0_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_0_x0_loop_4>
</PE_wrapper_2_0_x0_loop_3>
<PE_wrapper_2_0_x0_loop_5>
<Name>PE_wrapper_2_0_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_2_0_x0_loop_6>
<Name>PE_wrapper_2_0_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_2_0_x0_loop_7>
<Name>PE_wrapper_2_0_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_2_0_x0_loop_8>
<Name>PE_wrapper_2_0_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_2_0_x0_loop_9>
<Name>PE_wrapper_2_0_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_2_0_x0_loop_10>
<Name>PE_wrapper_2_0_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_0_x0_loop_10>
<PE_wrapper_2_0_x0_loop_11>
<Name>PE_wrapper_2_0_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_0_x0_loop_11>
<PE_wrapper_2_0_x0_loop_12>
<Name>PE_wrapper_2_0_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_2_0_x0_loop_12>
</PE_wrapper_2_0_x0_loop_9>
</PE_wrapper_2_0_x0_loop_8>
</PE_wrapper_2_0_x0_loop_7>
</PE_wrapper_2_0_x0_loop_6>
</PE_wrapper_2_0_x0_loop_5>
</PE_wrapper_2_0_x0_loop_2>
</PE_wrapper_2_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1725</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1298</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x043_dout</name>
<Object>fifo_A_PE_2_0_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x043_empty_n</name>
<Object>fifo_A_PE_2_0_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x043_read</name>
<Object>fifo_A_PE_2_0_x043</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x044_din</name>
<Object>fifo_A_PE_2_1_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x044_full_n</name>
<Object>fifo_A_PE_2_1_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x044_write</name>
<Object>fifo_A_PE_2_1_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x063_dout</name>
<Object>fifo_B_PE_2_0_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x063_empty_n</name>
<Object>fifo_B_PE_2_0_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x063_read</name>
<Object>fifo_B_PE_2_0_x063</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x064_din</name>
<Object>fifo_B_PE_3_0_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x064_full_n</name>
<Object>fifo_B_PE_3_0_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x064_write</name>
<Object>fifo_B_PE_3_0_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_0_x0103_dout</name>
<Object>fifo_C_PE_2_0_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_0_x0103_empty_n</name>
<Object>fifo_C_PE_2_0_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_0_x0103_read</name>
<Object>fifo_C_PE_2_0_x0103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_0_x0104_din</name>
<Object>fifo_C_PE_3_0_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_0_x0104_full_n</name>
<Object>fifo_C_PE_3_0_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_0_x0104_write</name>
<Object>fifo_C_PE_3_0_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_0_x0143_din</name>
<Object>fifo_D_drain_PE_2_0_x0143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_0_x0143_full_n</name>
<Object>fifo_D_drain_PE_2_0_x0143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_0_x0143_write</name>
<Object>fifo_D_drain_PE_2_0_x0143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4055258577</Best-caseLatency>
<Average-caseLatency>4055258577</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>13.516 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.516 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_1_x0_loop_1>
<Name>PE_wrapper_2_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4055258576</Latency>
<AbsoluteTimeLatency>13.516 sec</AbsoluteTimeLatency>
<IterationLatency>1013814644</IterationLatency>
<PipelineDepth>1013814644</PipelineDepth>
<PE_wrapper_2_1_x0_loop_2>
<Name>PE_wrapper_2_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1013814642</Latency>
<AbsoluteTimeLatency>3.379 sec</AbsoluteTimeLatency>
<IterationLatency>168969107</IterationLatency>
<PipelineDepth>168969107</PipelineDepth>
<PE_wrapper_2_1_x0_loop_3>
<Name>PE_wrapper_2_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_1_x0_loop_4>
<Name>PE_wrapper_2_1_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_1_x0_loop_4>
</PE_wrapper_2_1_x0_loop_3>
<PE_wrapper_2_1_x0_loop_5>
<Name>PE_wrapper_2_1_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_2_1_x0_loop_6>
<Name>PE_wrapper_2_1_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_2_1_x0_loop_7>
<Name>PE_wrapper_2_1_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_2_1_x0_loop_8>
<Name>PE_wrapper_2_1_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_2_1_x0_loop_9>
<Name>PE_wrapper_2_1_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_2_1_x0_loop_10>
<Name>PE_wrapper_2_1_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_1_x0_loop_10>
<PE_wrapper_2_1_x0_loop_11>
<Name>PE_wrapper_2_1_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_1_x0_loop_11>
<PE_wrapper_2_1_x0_loop_12>
<Name>PE_wrapper_2_1_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_2_1_x0_loop_12>
</PE_wrapper_2_1_x0_loop_9>
</PE_wrapper_2_1_x0_loop_8>
</PE_wrapper_2_1_x0_loop_7>
</PE_wrapper_2_1_x0_loop_6>
</PE_wrapper_2_1_x0_loop_5>
</PE_wrapper_2_1_x0_loop_2>
</PE_wrapper_2_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1725</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1298</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x044_dout</name>
<Object>fifo_A_PE_2_1_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x044_empty_n</name>
<Object>fifo_A_PE_2_1_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x044_read</name>
<Object>fifo_A_PE_2_1_x044</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x045_din</name>
<Object>fifo_A_PE_2_2_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x045_full_n</name>
<Object>fifo_A_PE_2_2_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x045_write</name>
<Object>fifo_A_PE_2_2_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x068_dout</name>
<Object>fifo_B_PE_2_1_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x068_empty_n</name>
<Object>fifo_B_PE_2_1_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x068_read</name>
<Object>fifo_B_PE_2_1_x068</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x069_din</name>
<Object>fifo_B_PE_3_1_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x069_full_n</name>
<Object>fifo_B_PE_3_1_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x069_write</name>
<Object>fifo_B_PE_3_1_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_1_x0108_dout</name>
<Object>fifo_C_PE_2_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_1_x0108_empty_n</name>
<Object>fifo_C_PE_2_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_1_x0108_read</name>
<Object>fifo_C_PE_2_1_x0108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_1_x0109_din</name>
<Object>fifo_C_PE_3_1_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_1_x0109_full_n</name>
<Object>fifo_C_PE_3_1_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_1_x0109_write</name>
<Object>fifo_C_PE_3_1_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_1_x0147_din</name>
<Object>fifo_D_drain_PE_2_1_x0147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_1_x0147_full_n</name>
<Object>fifo_D_drain_PE_2_1_x0147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_1_x0147_write</name>
<Object>fifo_D_drain_PE_2_1_x0147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_2_x0_loop_1>
<Name>PE_wrapper_2_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_2_2_x0_loop_2>
<Name>PE_wrapper_2_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_2_2_x0_loop_3>
<Name>PE_wrapper_2_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_2_x0_loop_4>
<Name>PE_wrapper_2_2_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_2_x0_loop_4>
</PE_wrapper_2_2_x0_loop_3>
<PE_wrapper_2_2_x0_loop_5>
<Name>PE_wrapper_2_2_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_2_2_x0_loop_6>
<Name>PE_wrapper_2_2_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_2_2_x0_loop_7>
<Name>PE_wrapper_2_2_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_2_2_x0_loop_8>
<Name>PE_wrapper_2_2_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_2_2_x0_loop_9>
<Name>PE_wrapper_2_2_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_2_2_x0_loop_10>
<Name>PE_wrapper_2_2_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_2_x0_loop_10>
<PE_wrapper_2_2_x0_loop_11>
<Name>PE_wrapper_2_2_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_2_x0_loop_11>
<PE_wrapper_2_2_x0_loop_12>
<Name>PE_wrapper_2_2_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_2_2_x0_loop_12>
</PE_wrapper_2_2_x0_loop_9>
</PE_wrapper_2_2_x0_loop_8>
</PE_wrapper_2_2_x0_loop_7>
</PE_wrapper_2_2_x0_loop_6>
</PE_wrapper_2_2_x0_loop_5>
</PE_wrapper_2_2_x0_loop_2>
</PE_wrapper_2_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x045_dout</name>
<Object>fifo_A_PE_2_2_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x045_empty_n</name>
<Object>fifo_A_PE_2_2_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x045_read</name>
<Object>fifo_A_PE_2_2_x045</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x046_din</name>
<Object>fifo_A_PE_2_3_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x046_full_n</name>
<Object>fifo_A_PE_2_3_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x046_write</name>
<Object>fifo_A_PE_2_3_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x073_dout</name>
<Object>fifo_B_PE_2_2_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x073_empty_n</name>
<Object>fifo_B_PE_2_2_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x073_read</name>
<Object>fifo_B_PE_2_2_x073</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x074_din</name>
<Object>fifo_B_PE_3_2_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x074_full_n</name>
<Object>fifo_B_PE_3_2_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x074_write</name>
<Object>fifo_B_PE_3_2_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_2_x0113_dout</name>
<Object>fifo_C_PE_2_2_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_2_x0113_empty_n</name>
<Object>fifo_C_PE_2_2_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_2_x0113_read</name>
<Object>fifo_C_PE_2_2_x0113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_2_x0114_din</name>
<Object>fifo_C_PE_3_2_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_2_x0114_full_n</name>
<Object>fifo_C_PE_3_2_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_2_x0114_write</name>
<Object>fifo_C_PE_3_2_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_2_x0151_din</name>
<Object>fifo_D_drain_PE_2_2_x0151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_2_x0151_full_n</name>
<Object>fifo_D_drain_PE_2_2_x0151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_2_x0151_write</name>
<Object>fifo_D_drain_PE_2_2_x0151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_3_x0_loop_1>
<Name>PE_wrapper_2_3_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_2_3_x0_loop_2>
<Name>PE_wrapper_2_3_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_2_3_x0_loop_3>
<Name>PE_wrapper_2_3_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_3_x0_loop_4>
<Name>PE_wrapper_2_3_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_3_x0_loop_4>
</PE_wrapper_2_3_x0_loop_3>
<PE_wrapper_2_3_x0_loop_5>
<Name>PE_wrapper_2_3_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_2_3_x0_loop_6>
<Name>PE_wrapper_2_3_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_2_3_x0_loop_7>
<Name>PE_wrapper_2_3_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_2_3_x0_loop_8>
<Name>PE_wrapper_2_3_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_2_3_x0_loop_9>
<Name>PE_wrapper_2_3_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_2_3_x0_loop_10>
<Name>PE_wrapper_2_3_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_3_x0_loop_10>
<PE_wrapper_2_3_x0_loop_11>
<Name>PE_wrapper_2_3_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_3_x0_loop_11>
<PE_wrapper_2_3_x0_loop_12>
<Name>PE_wrapper_2_3_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_2_3_x0_loop_12>
</PE_wrapper_2_3_x0_loop_9>
</PE_wrapper_2_3_x0_loop_8>
</PE_wrapper_2_3_x0_loop_7>
</PE_wrapper_2_3_x0_loop_6>
</PE_wrapper_2_3_x0_loop_5>
</PE_wrapper_2_3_x0_loop_2>
</PE_wrapper_2_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x046_dout</name>
<Object>fifo_A_PE_2_3_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x046_empty_n</name>
<Object>fifo_A_PE_2_3_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x046_read</name>
<Object>fifo_A_PE_2_3_x046</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x047_din</name>
<Object>fifo_A_PE_2_4_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x047_full_n</name>
<Object>fifo_A_PE_2_4_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x047_write</name>
<Object>fifo_A_PE_2_4_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x078_dout</name>
<Object>fifo_B_PE_2_3_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x078_empty_n</name>
<Object>fifo_B_PE_2_3_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x078_read</name>
<Object>fifo_B_PE_2_3_x078</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x079_din</name>
<Object>fifo_B_PE_3_3_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x079_full_n</name>
<Object>fifo_B_PE_3_3_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x079_write</name>
<Object>fifo_B_PE_3_3_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_3_x0118_dout</name>
<Object>fifo_C_PE_2_3_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_3_x0118_empty_n</name>
<Object>fifo_C_PE_2_3_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_3_x0118_read</name>
<Object>fifo_C_PE_2_3_x0118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_3_x0119_din</name>
<Object>fifo_C_PE_3_3_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_3_x0119_full_n</name>
<Object>fifo_C_PE_3_3_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_3_x0119_write</name>
<Object>fifo_C_PE_3_3_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_3_x0155_din</name>
<Object>fifo_D_drain_PE_2_3_x0155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_3_x0155_full_n</name>
<Object>fifo_D_drain_PE_2_3_x0155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_3_x0155_write</name>
<Object>fifo_D_drain_PE_2_3_x0155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_4_x0_loop_1>
<Name>PE_wrapper_2_4_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_2_4_x0_loop_2>
<Name>PE_wrapper_2_4_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_2_4_x0_loop_3>
<Name>PE_wrapper_2_4_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_4_x0_loop_4>
<Name>PE_wrapper_2_4_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_4_x0_loop_4>
</PE_wrapper_2_4_x0_loop_3>
<PE_wrapper_2_4_x0_loop_5>
<Name>PE_wrapper_2_4_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_2_4_x0_loop_6>
<Name>PE_wrapper_2_4_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_2_4_x0_loop_7>
<Name>PE_wrapper_2_4_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_2_4_x0_loop_8>
<Name>PE_wrapper_2_4_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_2_4_x0_loop_9>
<Name>PE_wrapper_2_4_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_2_4_x0_loop_10>
<Name>PE_wrapper_2_4_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_4_x0_loop_10>
<PE_wrapper_2_4_x0_loop_11>
<Name>PE_wrapper_2_4_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_4_x0_loop_11>
<PE_wrapper_2_4_x0_loop_12>
<Name>PE_wrapper_2_4_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_2_4_x0_loop_12>
</PE_wrapper_2_4_x0_loop_9>
</PE_wrapper_2_4_x0_loop_8>
</PE_wrapper_2_4_x0_loop_7>
</PE_wrapper_2_4_x0_loop_6>
</PE_wrapper_2_4_x0_loop_5>
</PE_wrapper_2_4_x0_loop_2>
</PE_wrapper_2_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x047_dout</name>
<Object>fifo_A_PE_2_4_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x047_empty_n</name>
<Object>fifo_A_PE_2_4_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x047_read</name>
<Object>fifo_A_PE_2_4_x047</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x048_din</name>
<Object>fifo_A_PE_2_5_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x048_full_n</name>
<Object>fifo_A_PE_2_5_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x048_write</name>
<Object>fifo_A_PE_2_5_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x083_dout</name>
<Object>fifo_B_PE_2_4_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x083_empty_n</name>
<Object>fifo_B_PE_2_4_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x083_read</name>
<Object>fifo_B_PE_2_4_x083</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x084_din</name>
<Object>fifo_B_PE_3_4_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x084_full_n</name>
<Object>fifo_B_PE_3_4_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x084_write</name>
<Object>fifo_B_PE_3_4_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_4_x0123_dout</name>
<Object>fifo_C_PE_2_4_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_4_x0123_empty_n</name>
<Object>fifo_C_PE_2_4_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_4_x0123_read</name>
<Object>fifo_C_PE_2_4_x0123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_4_x0124_din</name>
<Object>fifo_C_PE_3_4_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_4_x0124_full_n</name>
<Object>fifo_C_PE_3_4_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_4_x0124_write</name>
<Object>fifo_C_PE_3_4_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_4_x0159_din</name>
<Object>fifo_D_drain_PE_2_4_x0159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_4_x0159_full_n</name>
<Object>fifo_D_drain_PE_2_4_x0159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_4_x0159_write</name>
<Object>fifo_D_drain_PE_2_4_x0159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_5_x0_loop_1>
<Name>PE_wrapper_2_5_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_2_5_x0_loop_2>
<Name>PE_wrapper_2_5_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_2_5_x0_loop_3>
<Name>PE_wrapper_2_5_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_5_x0_loop_4>
<Name>PE_wrapper_2_5_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_5_x0_loop_4>
</PE_wrapper_2_5_x0_loop_3>
<PE_wrapper_2_5_x0_loop_5>
<Name>PE_wrapper_2_5_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_2_5_x0_loop_6>
<Name>PE_wrapper_2_5_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_2_5_x0_loop_7>
<Name>PE_wrapper_2_5_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_2_5_x0_loop_8>
<Name>PE_wrapper_2_5_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_2_5_x0_loop_9>
<Name>PE_wrapper_2_5_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_2_5_x0_loop_10>
<Name>PE_wrapper_2_5_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_5_x0_loop_10>
<PE_wrapper_2_5_x0_loop_11>
<Name>PE_wrapper_2_5_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_5_x0_loop_11>
<PE_wrapper_2_5_x0_loop_12>
<Name>PE_wrapper_2_5_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_2_5_x0_loop_12>
</PE_wrapper_2_5_x0_loop_9>
</PE_wrapper_2_5_x0_loop_8>
</PE_wrapper_2_5_x0_loop_7>
</PE_wrapper_2_5_x0_loop_6>
</PE_wrapper_2_5_x0_loop_5>
</PE_wrapper_2_5_x0_loop_2>
</PE_wrapper_2_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x048_dout</name>
<Object>fifo_A_PE_2_5_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x048_empty_n</name>
<Object>fifo_A_PE_2_5_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x048_read</name>
<Object>fifo_A_PE_2_5_x048</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x049_din</name>
<Object>fifo_A_PE_2_6_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x049_full_n</name>
<Object>fifo_A_PE_2_6_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x049_write</name>
<Object>fifo_A_PE_2_6_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x088_dout</name>
<Object>fifo_B_PE_2_5_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x088_empty_n</name>
<Object>fifo_B_PE_2_5_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x088_read</name>
<Object>fifo_B_PE_2_5_x088</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x089_din</name>
<Object>fifo_B_PE_3_5_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x089_full_n</name>
<Object>fifo_B_PE_3_5_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x089_write</name>
<Object>fifo_B_PE_3_5_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_5_x0128_dout</name>
<Object>fifo_C_PE_2_5_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_5_x0128_empty_n</name>
<Object>fifo_C_PE_2_5_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_5_x0128_read</name>
<Object>fifo_C_PE_2_5_x0128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_5_x0129_din</name>
<Object>fifo_C_PE_3_5_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_5_x0129_full_n</name>
<Object>fifo_C_PE_3_5_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_5_x0129_write</name>
<Object>fifo_C_PE_3_5_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_5_x0163_din</name>
<Object>fifo_D_drain_PE_2_5_x0163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_5_x0163_full_n</name>
<Object>fifo_D_drain_PE_2_5_x0163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_5_x0163_write</name>
<Object>fifo_D_drain_PE_2_5_x0163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_6_x0_loop_1>
<Name>PE_wrapper_2_6_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_2_6_x0_loop_2>
<Name>PE_wrapper_2_6_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_2_6_x0_loop_3>
<Name>PE_wrapper_2_6_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_6_x0_loop_4>
<Name>PE_wrapper_2_6_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_6_x0_loop_4>
</PE_wrapper_2_6_x0_loop_3>
<PE_wrapper_2_6_x0_loop_5>
<Name>PE_wrapper_2_6_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_2_6_x0_loop_6>
<Name>PE_wrapper_2_6_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_2_6_x0_loop_7>
<Name>PE_wrapper_2_6_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_2_6_x0_loop_8>
<Name>PE_wrapper_2_6_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_2_6_x0_loop_9>
<Name>PE_wrapper_2_6_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_2_6_x0_loop_10>
<Name>PE_wrapper_2_6_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_6_x0_loop_10>
<PE_wrapper_2_6_x0_loop_11>
<Name>PE_wrapper_2_6_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_6_x0_loop_11>
<PE_wrapper_2_6_x0_loop_12>
<Name>PE_wrapper_2_6_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_2_6_x0_loop_12>
</PE_wrapper_2_6_x0_loop_9>
</PE_wrapper_2_6_x0_loop_8>
</PE_wrapper_2_6_x0_loop_7>
</PE_wrapper_2_6_x0_loop_6>
</PE_wrapper_2_6_x0_loop_5>
</PE_wrapper_2_6_x0_loop_2>
</PE_wrapper_2_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x049_dout</name>
<Object>fifo_A_PE_2_6_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x049_empty_n</name>
<Object>fifo_A_PE_2_6_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x049_read</name>
<Object>fifo_A_PE_2_6_x049</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x050_din</name>
<Object>fifo_A_PE_2_7_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x050_full_n</name>
<Object>fifo_A_PE_2_7_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x050_write</name>
<Object>fifo_A_PE_2_7_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x093_dout</name>
<Object>fifo_B_PE_2_6_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x093_empty_n</name>
<Object>fifo_B_PE_2_6_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x093_read</name>
<Object>fifo_B_PE_2_6_x093</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x094_din</name>
<Object>fifo_B_PE_3_6_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x094_full_n</name>
<Object>fifo_B_PE_3_6_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x094_write</name>
<Object>fifo_B_PE_3_6_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_6_x0133_dout</name>
<Object>fifo_C_PE_2_6_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_6_x0133_empty_n</name>
<Object>fifo_C_PE_2_6_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_6_x0133_read</name>
<Object>fifo_C_PE_2_6_x0133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_6_x0134_din</name>
<Object>fifo_C_PE_3_6_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_6_x0134_full_n</name>
<Object>fifo_C_PE_3_6_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_6_x0134_write</name>
<Object>fifo_C_PE_3_6_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_6_x0167_din</name>
<Object>fifo_D_drain_PE_2_6_x0167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_6_x0167_full_n</name>
<Object>fifo_D_drain_PE_2_6_x0167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_6_x0167_write</name>
<Object>fifo_D_drain_PE_2_6_x0167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_7_x0_loop_1>
<Name>PE_wrapper_2_7_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_2_7_x0_loop_2>
<Name>PE_wrapper_2_7_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_2_7_x0_loop_3>
<Name>PE_wrapper_2_7_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_7_x0_loop_4>
<Name>PE_wrapper_2_7_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_7_x0_loop_4>
</PE_wrapper_2_7_x0_loop_3>
<PE_wrapper_2_7_x0_loop_5>
<Name>PE_wrapper_2_7_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_2_7_x0_loop_6>
<Name>PE_wrapper_2_7_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_2_7_x0_loop_7>
<Name>PE_wrapper_2_7_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_2_7_x0_loop_8>
<Name>PE_wrapper_2_7_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_2_7_x0_loop_9>
<Name>PE_wrapper_2_7_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_2_7_x0_loop_10>
<Name>PE_wrapper_2_7_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_7_x0_loop_10>
<PE_wrapper_2_7_x0_loop_11>
<Name>PE_wrapper_2_7_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_7_x0_loop_11>
<PE_wrapper_2_7_x0_loop_12>
<Name>PE_wrapper_2_7_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_2_7_x0_loop_12>
</PE_wrapper_2_7_x0_loop_9>
</PE_wrapper_2_7_x0_loop_8>
</PE_wrapper_2_7_x0_loop_7>
</PE_wrapper_2_7_x0_loop_6>
</PE_wrapper_2_7_x0_loop_5>
</PE_wrapper_2_7_x0_loop_2>
</PE_wrapper_2_7_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x050_dout</name>
<Object>fifo_A_PE_2_7_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x050_empty_n</name>
<Object>fifo_A_PE_2_7_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x050_read</name>
<Object>fifo_A_PE_2_7_x050</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x051_din</name>
<Object>fifo_A_PE_2_8_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x051_full_n</name>
<Object>fifo_A_PE_2_8_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x051_write</name>
<Object>fifo_A_PE_2_8_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x098_dout</name>
<Object>fifo_B_PE_2_7_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x098_empty_n</name>
<Object>fifo_B_PE_2_7_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x098_read</name>
<Object>fifo_B_PE_2_7_x098</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x099_din</name>
<Object>fifo_B_PE_3_7_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x099_full_n</name>
<Object>fifo_B_PE_3_7_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x099_write</name>
<Object>fifo_B_PE_3_7_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_7_x0138_dout</name>
<Object>fifo_C_PE_2_7_x0138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_7_x0138_empty_n</name>
<Object>fifo_C_PE_2_7_x0138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_7_x0138_read</name>
<Object>fifo_C_PE_2_7_x0138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_7_x0139_din</name>
<Object>fifo_C_PE_3_7_x0139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_7_x0139_full_n</name>
<Object>fifo_C_PE_3_7_x0139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_7_x0139_write</name>
<Object>fifo_C_PE_3_7_x0139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_7_x0171_din</name>
<Object>fifo_D_drain_PE_2_7_x0171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_7_x0171_full_n</name>
<Object>fifo_D_drain_PE_2_7_x0171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_7_x0171_write</name>
<Object>fifo_D_drain_PE_2_7_x0171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4055258577</Best-caseLatency>
<Average-caseLatency>4055258577</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>13.516 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.516 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_0_x0_loop_1>
<Name>PE_wrapper_3_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4055258576</Latency>
<AbsoluteTimeLatency>13.516 sec</AbsoluteTimeLatency>
<IterationLatency>1013814644</IterationLatency>
<PipelineDepth>1013814644</PipelineDepth>
<PE_wrapper_3_0_x0_loop_2>
<Name>PE_wrapper_3_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1013814642</Latency>
<AbsoluteTimeLatency>3.379 sec</AbsoluteTimeLatency>
<IterationLatency>168969107</IterationLatency>
<PipelineDepth>168969107</PipelineDepth>
<PE_wrapper_3_0_x0_loop_3>
<Name>PE_wrapper_3_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_0_x0_loop_4>
<Name>PE_wrapper_3_0_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_0_x0_loop_4>
</PE_wrapper_3_0_x0_loop_3>
<PE_wrapper_3_0_x0_loop_5>
<Name>PE_wrapper_3_0_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_3_0_x0_loop_6>
<Name>PE_wrapper_3_0_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_3_0_x0_loop_7>
<Name>PE_wrapper_3_0_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_3_0_x0_loop_8>
<Name>PE_wrapper_3_0_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_3_0_x0_loop_9>
<Name>PE_wrapper_3_0_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_3_0_x0_loop_10>
<Name>PE_wrapper_3_0_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_0_x0_loop_10>
<PE_wrapper_3_0_x0_loop_11>
<Name>PE_wrapper_3_0_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_0_x0_loop_11>
<PE_wrapper_3_0_x0_loop_12>
<Name>PE_wrapper_3_0_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_3_0_x0_loop_12>
</PE_wrapper_3_0_x0_loop_9>
</PE_wrapper_3_0_x0_loop_8>
</PE_wrapper_3_0_x0_loop_7>
</PE_wrapper_3_0_x0_loop_6>
</PE_wrapper_3_0_x0_loop_5>
</PE_wrapper_3_0_x0_loop_2>
</PE_wrapper_3_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1725</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1298</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x052_dout</name>
<Object>fifo_A_PE_3_0_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x052_empty_n</name>
<Object>fifo_A_PE_3_0_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x052_read</name>
<Object>fifo_A_PE_3_0_x052</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x053_din</name>
<Object>fifo_A_PE_3_1_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x053_full_n</name>
<Object>fifo_A_PE_3_1_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x053_write</name>
<Object>fifo_A_PE_3_1_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x064_dout</name>
<Object>fifo_B_PE_3_0_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x064_empty_n</name>
<Object>fifo_B_PE_3_0_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x064_read</name>
<Object>fifo_B_PE_3_0_x064</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x065_din</name>
<Object>fifo_B_PE_4_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x065_full_n</name>
<Object>fifo_B_PE_4_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x065_write</name>
<Object>fifo_B_PE_4_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_0_x0104_dout</name>
<Object>fifo_C_PE_3_0_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_0_x0104_empty_n</name>
<Object>fifo_C_PE_3_0_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_0_x0104_read</name>
<Object>fifo_C_PE_3_0_x0104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_0_x0105_din</name>
<Object>fifo_C_PE_4_0_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_0_x0105_full_n</name>
<Object>fifo_C_PE_4_0_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_0_x0105_write</name>
<Object>fifo_C_PE_4_0_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_0_x0144_din</name>
<Object>fifo_D_drain_PE_3_0_x0144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_0_x0144_full_n</name>
<Object>fifo_D_drain_PE_3_0_x0144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_0_x0144_write</name>
<Object>fifo_D_drain_PE_3_0_x0144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4055258577</Best-caseLatency>
<Average-caseLatency>4055258577</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>13.516 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.516 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_1_x0_loop_1>
<Name>PE_wrapper_3_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4055258576</Latency>
<AbsoluteTimeLatency>13.516 sec</AbsoluteTimeLatency>
<IterationLatency>1013814644</IterationLatency>
<PipelineDepth>1013814644</PipelineDepth>
<PE_wrapper_3_1_x0_loop_2>
<Name>PE_wrapper_3_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1013814642</Latency>
<AbsoluteTimeLatency>3.379 sec</AbsoluteTimeLatency>
<IterationLatency>168969107</IterationLatency>
<PipelineDepth>168969107</PipelineDepth>
<PE_wrapper_3_1_x0_loop_3>
<Name>PE_wrapper_3_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_1_x0_loop_4>
<Name>PE_wrapper_3_1_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_1_x0_loop_4>
</PE_wrapper_3_1_x0_loop_3>
<PE_wrapper_3_1_x0_loop_5>
<Name>PE_wrapper_3_1_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_3_1_x0_loop_6>
<Name>PE_wrapper_3_1_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_3_1_x0_loop_7>
<Name>PE_wrapper_3_1_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_3_1_x0_loop_8>
<Name>PE_wrapper_3_1_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_3_1_x0_loop_9>
<Name>PE_wrapper_3_1_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_3_1_x0_loop_10>
<Name>PE_wrapper_3_1_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_1_x0_loop_10>
<PE_wrapper_3_1_x0_loop_11>
<Name>PE_wrapper_3_1_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_1_x0_loop_11>
<PE_wrapper_3_1_x0_loop_12>
<Name>PE_wrapper_3_1_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_3_1_x0_loop_12>
</PE_wrapper_3_1_x0_loop_9>
</PE_wrapper_3_1_x0_loop_8>
</PE_wrapper_3_1_x0_loop_7>
</PE_wrapper_3_1_x0_loop_6>
</PE_wrapper_3_1_x0_loop_5>
</PE_wrapper_3_1_x0_loop_2>
</PE_wrapper_3_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1725</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1298</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x053_dout</name>
<Object>fifo_A_PE_3_1_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x053_empty_n</name>
<Object>fifo_A_PE_3_1_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x053_read</name>
<Object>fifo_A_PE_3_1_x053</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x054_din</name>
<Object>fifo_A_PE_3_2_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x054_full_n</name>
<Object>fifo_A_PE_3_2_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x054_write</name>
<Object>fifo_A_PE_3_2_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x069_dout</name>
<Object>fifo_B_PE_3_1_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x069_empty_n</name>
<Object>fifo_B_PE_3_1_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x069_read</name>
<Object>fifo_B_PE_3_1_x069</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x070_din</name>
<Object>fifo_B_PE_4_1_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x070_full_n</name>
<Object>fifo_B_PE_4_1_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x070_write</name>
<Object>fifo_B_PE_4_1_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_1_x0109_dout</name>
<Object>fifo_C_PE_3_1_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_1_x0109_empty_n</name>
<Object>fifo_C_PE_3_1_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_1_x0109_read</name>
<Object>fifo_C_PE_3_1_x0109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_1_x0110_din</name>
<Object>fifo_C_PE_4_1_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_1_x0110_full_n</name>
<Object>fifo_C_PE_4_1_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_1_x0110_write</name>
<Object>fifo_C_PE_4_1_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_1_x0148_din</name>
<Object>fifo_D_drain_PE_3_1_x0148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_1_x0148_full_n</name>
<Object>fifo_D_drain_PE_3_1_x0148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_1_x0148_write</name>
<Object>fifo_D_drain_PE_3_1_x0148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_2_x0_loop_1>
<Name>PE_wrapper_3_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_3_2_x0_loop_2>
<Name>PE_wrapper_3_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_3_2_x0_loop_3>
<Name>PE_wrapper_3_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_2_x0_loop_4>
<Name>PE_wrapper_3_2_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_2_x0_loop_4>
</PE_wrapper_3_2_x0_loop_3>
<PE_wrapper_3_2_x0_loop_5>
<Name>PE_wrapper_3_2_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_3_2_x0_loop_6>
<Name>PE_wrapper_3_2_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_3_2_x0_loop_7>
<Name>PE_wrapper_3_2_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_3_2_x0_loop_8>
<Name>PE_wrapper_3_2_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_3_2_x0_loop_9>
<Name>PE_wrapper_3_2_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_3_2_x0_loop_10>
<Name>PE_wrapper_3_2_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_2_x0_loop_10>
<PE_wrapper_3_2_x0_loop_11>
<Name>PE_wrapper_3_2_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_2_x0_loop_11>
<PE_wrapper_3_2_x0_loop_12>
<Name>PE_wrapper_3_2_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_3_2_x0_loop_12>
</PE_wrapper_3_2_x0_loop_9>
</PE_wrapper_3_2_x0_loop_8>
</PE_wrapper_3_2_x0_loop_7>
</PE_wrapper_3_2_x0_loop_6>
</PE_wrapper_3_2_x0_loop_5>
</PE_wrapper_3_2_x0_loop_2>
</PE_wrapper_3_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x054_dout</name>
<Object>fifo_A_PE_3_2_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x054_empty_n</name>
<Object>fifo_A_PE_3_2_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x054_read</name>
<Object>fifo_A_PE_3_2_x054</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x055_din</name>
<Object>fifo_A_PE_3_3_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x055_full_n</name>
<Object>fifo_A_PE_3_3_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x055_write</name>
<Object>fifo_A_PE_3_3_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x074_dout</name>
<Object>fifo_B_PE_3_2_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x074_empty_n</name>
<Object>fifo_B_PE_3_2_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x074_read</name>
<Object>fifo_B_PE_3_2_x074</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x075_din</name>
<Object>fifo_B_PE_4_2_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x075_full_n</name>
<Object>fifo_B_PE_4_2_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x075_write</name>
<Object>fifo_B_PE_4_2_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_2_x0114_dout</name>
<Object>fifo_C_PE_3_2_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_2_x0114_empty_n</name>
<Object>fifo_C_PE_3_2_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_2_x0114_read</name>
<Object>fifo_C_PE_3_2_x0114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_2_x0115_din</name>
<Object>fifo_C_PE_4_2_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_2_x0115_full_n</name>
<Object>fifo_C_PE_4_2_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_2_x0115_write</name>
<Object>fifo_C_PE_4_2_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_2_x0152_din</name>
<Object>fifo_D_drain_PE_3_2_x0152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_2_x0152_full_n</name>
<Object>fifo_D_drain_PE_3_2_x0152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_2_x0152_write</name>
<Object>fifo_D_drain_PE_3_2_x0152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_3_x0_loop_1>
<Name>PE_wrapper_3_3_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_3_3_x0_loop_2>
<Name>PE_wrapper_3_3_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_3_3_x0_loop_3>
<Name>PE_wrapper_3_3_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_3_x0_loop_4>
<Name>PE_wrapper_3_3_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_3_x0_loop_4>
</PE_wrapper_3_3_x0_loop_3>
<PE_wrapper_3_3_x0_loop_5>
<Name>PE_wrapper_3_3_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_3_3_x0_loop_6>
<Name>PE_wrapper_3_3_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_3_3_x0_loop_7>
<Name>PE_wrapper_3_3_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_3_3_x0_loop_8>
<Name>PE_wrapper_3_3_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_3_3_x0_loop_9>
<Name>PE_wrapper_3_3_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_3_3_x0_loop_10>
<Name>PE_wrapper_3_3_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_3_x0_loop_10>
<PE_wrapper_3_3_x0_loop_11>
<Name>PE_wrapper_3_3_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_3_x0_loop_11>
<PE_wrapper_3_3_x0_loop_12>
<Name>PE_wrapper_3_3_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_3_3_x0_loop_12>
</PE_wrapper_3_3_x0_loop_9>
</PE_wrapper_3_3_x0_loop_8>
</PE_wrapper_3_3_x0_loop_7>
</PE_wrapper_3_3_x0_loop_6>
</PE_wrapper_3_3_x0_loop_5>
</PE_wrapper_3_3_x0_loop_2>
</PE_wrapper_3_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x055_dout</name>
<Object>fifo_A_PE_3_3_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x055_empty_n</name>
<Object>fifo_A_PE_3_3_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x055_read</name>
<Object>fifo_A_PE_3_3_x055</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x056_din</name>
<Object>fifo_A_PE_3_4_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x056_full_n</name>
<Object>fifo_A_PE_3_4_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x056_write</name>
<Object>fifo_A_PE_3_4_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x079_dout</name>
<Object>fifo_B_PE_3_3_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x079_empty_n</name>
<Object>fifo_B_PE_3_3_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x079_read</name>
<Object>fifo_B_PE_3_3_x079</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x080_din</name>
<Object>fifo_B_PE_4_3_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x080_full_n</name>
<Object>fifo_B_PE_4_3_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x080_write</name>
<Object>fifo_B_PE_4_3_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_3_x0119_dout</name>
<Object>fifo_C_PE_3_3_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_3_x0119_empty_n</name>
<Object>fifo_C_PE_3_3_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_3_x0119_read</name>
<Object>fifo_C_PE_3_3_x0119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_3_x0120_din</name>
<Object>fifo_C_PE_4_3_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_3_x0120_full_n</name>
<Object>fifo_C_PE_4_3_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_3_x0120_write</name>
<Object>fifo_C_PE_4_3_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_3_x0156_din</name>
<Object>fifo_D_drain_PE_3_3_x0156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_3_x0156_full_n</name>
<Object>fifo_D_drain_PE_3_3_x0156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_3_x0156_write</name>
<Object>fifo_D_drain_PE_3_3_x0156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_4_x0_loop_1>
<Name>PE_wrapper_3_4_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_3_4_x0_loop_2>
<Name>PE_wrapper_3_4_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_3_4_x0_loop_3>
<Name>PE_wrapper_3_4_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_4_x0_loop_4>
<Name>PE_wrapper_3_4_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_4_x0_loop_4>
</PE_wrapper_3_4_x0_loop_3>
<PE_wrapper_3_4_x0_loop_5>
<Name>PE_wrapper_3_4_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_3_4_x0_loop_6>
<Name>PE_wrapper_3_4_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_3_4_x0_loop_7>
<Name>PE_wrapper_3_4_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_3_4_x0_loop_8>
<Name>PE_wrapper_3_4_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_3_4_x0_loop_9>
<Name>PE_wrapper_3_4_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_3_4_x0_loop_10>
<Name>PE_wrapper_3_4_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_4_x0_loop_10>
<PE_wrapper_3_4_x0_loop_11>
<Name>PE_wrapper_3_4_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_4_x0_loop_11>
<PE_wrapper_3_4_x0_loop_12>
<Name>PE_wrapper_3_4_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_3_4_x0_loop_12>
</PE_wrapper_3_4_x0_loop_9>
</PE_wrapper_3_4_x0_loop_8>
</PE_wrapper_3_4_x0_loop_7>
</PE_wrapper_3_4_x0_loop_6>
</PE_wrapper_3_4_x0_loop_5>
</PE_wrapper_3_4_x0_loop_2>
</PE_wrapper_3_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x056_dout</name>
<Object>fifo_A_PE_3_4_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x056_empty_n</name>
<Object>fifo_A_PE_3_4_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x056_read</name>
<Object>fifo_A_PE_3_4_x056</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x057_din</name>
<Object>fifo_A_PE_3_5_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x057_full_n</name>
<Object>fifo_A_PE_3_5_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x057_write</name>
<Object>fifo_A_PE_3_5_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x084_dout</name>
<Object>fifo_B_PE_3_4_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x084_empty_n</name>
<Object>fifo_B_PE_3_4_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x084_read</name>
<Object>fifo_B_PE_3_4_x084</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x085_din</name>
<Object>fifo_B_PE_4_4_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x085_full_n</name>
<Object>fifo_B_PE_4_4_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x085_write</name>
<Object>fifo_B_PE_4_4_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_4_x0124_dout</name>
<Object>fifo_C_PE_3_4_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_4_x0124_empty_n</name>
<Object>fifo_C_PE_3_4_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_4_x0124_read</name>
<Object>fifo_C_PE_3_4_x0124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_4_x0125_din</name>
<Object>fifo_C_PE_4_4_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_4_x0125_full_n</name>
<Object>fifo_C_PE_4_4_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_4_x0125_write</name>
<Object>fifo_C_PE_4_4_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_4_x0160_din</name>
<Object>fifo_D_drain_PE_3_4_x0160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_4_x0160_full_n</name>
<Object>fifo_D_drain_PE_3_4_x0160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_4_x0160_write</name>
<Object>fifo_D_drain_PE_3_4_x0160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_5_x0_loop_1>
<Name>PE_wrapper_3_5_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_3_5_x0_loop_2>
<Name>PE_wrapper_3_5_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_3_5_x0_loop_3>
<Name>PE_wrapper_3_5_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_5_x0_loop_4>
<Name>PE_wrapper_3_5_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_5_x0_loop_4>
</PE_wrapper_3_5_x0_loop_3>
<PE_wrapper_3_5_x0_loop_5>
<Name>PE_wrapper_3_5_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_3_5_x0_loop_6>
<Name>PE_wrapper_3_5_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_3_5_x0_loop_7>
<Name>PE_wrapper_3_5_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_3_5_x0_loop_8>
<Name>PE_wrapper_3_5_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_3_5_x0_loop_9>
<Name>PE_wrapper_3_5_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_3_5_x0_loop_10>
<Name>PE_wrapper_3_5_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_5_x0_loop_10>
<PE_wrapper_3_5_x0_loop_11>
<Name>PE_wrapper_3_5_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_5_x0_loop_11>
<PE_wrapper_3_5_x0_loop_12>
<Name>PE_wrapper_3_5_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_3_5_x0_loop_12>
</PE_wrapper_3_5_x0_loop_9>
</PE_wrapper_3_5_x0_loop_8>
</PE_wrapper_3_5_x0_loop_7>
</PE_wrapper_3_5_x0_loop_6>
</PE_wrapper_3_5_x0_loop_5>
</PE_wrapper_3_5_x0_loop_2>
</PE_wrapper_3_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x057_dout</name>
<Object>fifo_A_PE_3_5_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x057_empty_n</name>
<Object>fifo_A_PE_3_5_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x057_read</name>
<Object>fifo_A_PE_3_5_x057</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x058_din</name>
<Object>fifo_A_PE_3_6_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x058_full_n</name>
<Object>fifo_A_PE_3_6_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x058_write</name>
<Object>fifo_A_PE_3_6_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x089_dout</name>
<Object>fifo_B_PE_3_5_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x089_empty_n</name>
<Object>fifo_B_PE_3_5_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x089_read</name>
<Object>fifo_B_PE_3_5_x089</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x090_din</name>
<Object>fifo_B_PE_4_5_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x090_full_n</name>
<Object>fifo_B_PE_4_5_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x090_write</name>
<Object>fifo_B_PE_4_5_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_5_x0129_dout</name>
<Object>fifo_C_PE_3_5_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_5_x0129_empty_n</name>
<Object>fifo_C_PE_3_5_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_5_x0129_read</name>
<Object>fifo_C_PE_3_5_x0129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_5_x0130_din</name>
<Object>fifo_C_PE_4_5_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_5_x0130_full_n</name>
<Object>fifo_C_PE_4_5_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_5_x0130_write</name>
<Object>fifo_C_PE_4_5_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_5_x0164_din</name>
<Object>fifo_D_drain_PE_3_5_x0164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_5_x0164_full_n</name>
<Object>fifo_D_drain_PE_3_5_x0164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_5_x0164_write</name>
<Object>fifo_D_drain_PE_3_5_x0164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_6_x0_loop_1>
<Name>PE_wrapper_3_6_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_3_6_x0_loop_2>
<Name>PE_wrapper_3_6_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_3_6_x0_loop_3>
<Name>PE_wrapper_3_6_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_6_x0_loop_4>
<Name>PE_wrapper_3_6_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_6_x0_loop_4>
</PE_wrapper_3_6_x0_loop_3>
<PE_wrapper_3_6_x0_loop_5>
<Name>PE_wrapper_3_6_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_3_6_x0_loop_6>
<Name>PE_wrapper_3_6_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_3_6_x0_loop_7>
<Name>PE_wrapper_3_6_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_3_6_x0_loop_8>
<Name>PE_wrapper_3_6_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_3_6_x0_loop_9>
<Name>PE_wrapper_3_6_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_3_6_x0_loop_10>
<Name>PE_wrapper_3_6_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_6_x0_loop_10>
<PE_wrapper_3_6_x0_loop_11>
<Name>PE_wrapper_3_6_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_6_x0_loop_11>
<PE_wrapper_3_6_x0_loop_12>
<Name>PE_wrapper_3_6_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_3_6_x0_loop_12>
</PE_wrapper_3_6_x0_loop_9>
</PE_wrapper_3_6_x0_loop_8>
</PE_wrapper_3_6_x0_loop_7>
</PE_wrapper_3_6_x0_loop_6>
</PE_wrapper_3_6_x0_loop_5>
</PE_wrapper_3_6_x0_loop_2>
</PE_wrapper_3_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x058_dout</name>
<Object>fifo_A_PE_3_6_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x058_empty_n</name>
<Object>fifo_A_PE_3_6_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x058_read</name>
<Object>fifo_A_PE_3_6_x058</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x059_din</name>
<Object>fifo_A_PE_3_7_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x059_full_n</name>
<Object>fifo_A_PE_3_7_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x059_write</name>
<Object>fifo_A_PE_3_7_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x094_dout</name>
<Object>fifo_B_PE_3_6_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x094_empty_n</name>
<Object>fifo_B_PE_3_6_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x094_read</name>
<Object>fifo_B_PE_3_6_x094</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x095_din</name>
<Object>fifo_B_PE_4_6_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x095_full_n</name>
<Object>fifo_B_PE_4_6_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x095_write</name>
<Object>fifo_B_PE_4_6_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_6_x0134_dout</name>
<Object>fifo_C_PE_3_6_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_6_x0134_empty_n</name>
<Object>fifo_C_PE_3_6_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_6_x0134_read</name>
<Object>fifo_C_PE_3_6_x0134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_6_x0135_din</name>
<Object>fifo_C_PE_4_6_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_6_x0135_full_n</name>
<Object>fifo_C_PE_4_6_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_6_x0135_write</name>
<Object>fifo_C_PE_4_6_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_6_x0168_din</name>
<Object>fifo_D_drain_PE_3_6_x0168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_6_x0168_full_n</name>
<Object>fifo_D_drain_PE_3_6_x0168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_6_x0168_write</name>
<Object>fifo_D_drain_PE_3_6_x0168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_7_x0_loop_1>
<Name>PE_wrapper_3_7_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_3_7_x0_loop_2>
<Name>PE_wrapper_3_7_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_3_7_x0_loop_3>
<Name>PE_wrapper_3_7_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_7_x0_loop_4>
<Name>PE_wrapper_3_7_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_7_x0_loop_4>
</PE_wrapper_3_7_x0_loop_3>
<PE_wrapper_3_7_x0_loop_5>
<Name>PE_wrapper_3_7_x0_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_3_7_x0_loop_6>
<Name>PE_wrapper_3_7_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_3_7_x0_loop_7>
<Name>PE_wrapper_3_7_x0_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_3_7_x0_loop_8>
<Name>PE_wrapper_3_7_x0_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_3_7_x0_loop_9>
<Name>PE_wrapper_3_7_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_3_7_x0_loop_10>
<Name>PE_wrapper_3_7_x0_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_7_x0_loop_10>
<PE_wrapper_3_7_x0_loop_11>
<Name>PE_wrapper_3_7_x0_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_7_x0_loop_11>
<PE_wrapper_3_7_x0_loop_12>
<Name>PE_wrapper_3_7_x0_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_3_7_x0_loop_12>
</PE_wrapper_3_7_x0_loop_9>
</PE_wrapper_3_7_x0_loop_8>
</PE_wrapper_3_7_x0_loop_7>
</PE_wrapper_3_7_x0_loop_6>
</PE_wrapper_3_7_x0_loop_5>
</PE_wrapper_3_7_x0_loop_2>
</PE_wrapper_3_7_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x059_dout</name>
<Object>fifo_A_PE_3_7_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x059_empty_n</name>
<Object>fifo_A_PE_3_7_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x059_read</name>
<Object>fifo_A_PE_3_7_x059</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x060_din</name>
<Object>fifo_A_PE_3_8_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x060_full_n</name>
<Object>fifo_A_PE_3_8_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x060_write</name>
<Object>fifo_A_PE_3_8_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x099_dout</name>
<Object>fifo_B_PE_3_7_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x099_empty_n</name>
<Object>fifo_B_PE_3_7_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x099_read</name>
<Object>fifo_B_PE_3_7_x099</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x0100_din</name>
<Object>fifo_B_PE_4_7_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x0100_full_n</name>
<Object>fifo_B_PE_4_7_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x0100_write</name>
<Object>fifo_B_PE_4_7_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_7_x0139_dout</name>
<Object>fifo_C_PE_3_7_x0139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_7_x0139_empty_n</name>
<Object>fifo_C_PE_3_7_x0139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_7_x0139_read</name>
<Object>fifo_C_PE_3_7_x0139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_7_x0140_din</name>
<Object>fifo_C_PE_4_7_x0140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_7_x0140_full_n</name>
<Object>fifo_C_PE_4_7_x0140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_7_x0140_write</name>
<Object>fifo_C_PE_4_7_x0140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_7_x0172_din</name>
<Object>fifo_D_drain_PE_3_7_x0172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_7_x0172_full_n</name>
<Object>fifo_D_drain_PE_3_7_x0172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_7_x0172_write</name>
<Object>fifo_D_drain_PE_3_7_x0172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_in_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_in_0_x0_loop_1>
<Name>A_PE_dummy_in_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<A_PE_dummy_in_0_x0_loop_2>
<Name>A_PE_dummy_in_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<A_PE_dummy_in_0_x0_loop_3>
<Name>A_PE_dummy_in_0_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<A_PE_dummy_in_0_x0_loop_4>
<Name>A_PE_dummy_in_0_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<A_PE_dummy_in_0_x0_loop_5>
<Name>A_PE_dummy_in_0_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<A_PE_dummy_in_0_x0_loop_6>
<Name>A_PE_dummy_in_0_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<A_PE_dummy_in_0_x0_loop_7>
<Name>A_PE_dummy_in_0_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_PE_dummy_in_0_x0_loop_7>
</A_PE_dummy_in_0_x0_loop_6>
</A_PE_dummy_in_0_x0_loop_5>
</A_PE_dummy_in_0_x0_loop_4>
</A_PE_dummy_in_0_x0_loop_3>
</A_PE_dummy_in_0_x0_loop_2>
</A_PE_dummy_in_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x033_dout</name>
<Object>fifo_A_PE_0_8_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x033_empty_n</name>
<Object>fifo_A_PE_0_8_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x033_read</name>
<Object>fifo_A_PE_0_8_x033</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_in_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_in_1_x0_loop_1>
<Name>A_PE_dummy_in_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<A_PE_dummy_in_1_x0_loop_2>
<Name>A_PE_dummy_in_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<A_PE_dummy_in_1_x0_loop_3>
<Name>A_PE_dummy_in_1_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<A_PE_dummy_in_1_x0_loop_4>
<Name>A_PE_dummy_in_1_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<A_PE_dummy_in_1_x0_loop_5>
<Name>A_PE_dummy_in_1_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<A_PE_dummy_in_1_x0_loop_6>
<Name>A_PE_dummy_in_1_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<A_PE_dummy_in_1_x0_loop_7>
<Name>A_PE_dummy_in_1_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_PE_dummy_in_1_x0_loop_7>
</A_PE_dummy_in_1_x0_loop_6>
</A_PE_dummy_in_1_x0_loop_5>
</A_PE_dummy_in_1_x0_loop_4>
</A_PE_dummy_in_1_x0_loop_3>
</A_PE_dummy_in_1_x0_loop_2>
</A_PE_dummy_in_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x042_dout</name>
<Object>fifo_A_PE_1_8_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x042_empty_n</name>
<Object>fifo_A_PE_1_8_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x042_read</name>
<Object>fifo_A_PE_1_8_x042</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_in_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_in_2_x0_loop_1>
<Name>A_PE_dummy_in_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<A_PE_dummy_in_2_x0_loop_2>
<Name>A_PE_dummy_in_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<A_PE_dummy_in_2_x0_loop_3>
<Name>A_PE_dummy_in_2_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<A_PE_dummy_in_2_x0_loop_4>
<Name>A_PE_dummy_in_2_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<A_PE_dummy_in_2_x0_loop_5>
<Name>A_PE_dummy_in_2_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<A_PE_dummy_in_2_x0_loop_6>
<Name>A_PE_dummy_in_2_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<A_PE_dummy_in_2_x0_loop_7>
<Name>A_PE_dummy_in_2_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_PE_dummy_in_2_x0_loop_7>
</A_PE_dummy_in_2_x0_loop_6>
</A_PE_dummy_in_2_x0_loop_5>
</A_PE_dummy_in_2_x0_loop_4>
</A_PE_dummy_in_2_x0_loop_3>
</A_PE_dummy_in_2_x0_loop_2>
</A_PE_dummy_in_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x051_dout</name>
<Object>fifo_A_PE_2_8_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x051_empty_n</name>
<Object>fifo_A_PE_2_8_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x051_read</name>
<Object>fifo_A_PE_2_8_x051</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_in_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_in_3_x0_loop_1>
<Name>A_PE_dummy_in_3_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<A_PE_dummy_in_3_x0_loop_2>
<Name>A_PE_dummy_in_3_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<A_PE_dummy_in_3_x0_loop_3>
<Name>A_PE_dummy_in_3_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<A_PE_dummy_in_3_x0_loop_4>
<Name>A_PE_dummy_in_3_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<A_PE_dummy_in_3_x0_loop_5>
<Name>A_PE_dummy_in_3_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<A_PE_dummy_in_3_x0_loop_6>
<Name>A_PE_dummy_in_3_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<A_PE_dummy_in_3_x0_loop_7>
<Name>A_PE_dummy_in_3_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_PE_dummy_in_3_x0_loop_7>
</A_PE_dummy_in_3_x0_loop_6>
</A_PE_dummy_in_3_x0_loop_5>
</A_PE_dummy_in_3_x0_loop_4>
</A_PE_dummy_in_3_x0_loop_3>
</A_PE_dummy_in_3_x0_loop_2>
</A_PE_dummy_in_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x060_dout</name>
<Object>fifo_A_PE_3_8_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x060_empty_n</name>
<Object>fifo_A_PE_3_8_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x060_read</name>
<Object>fifo_A_PE_3_8_x060</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>28723257</Best-caseLatency>
<Average-caseLatency>28723257</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>95.735 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>95.735 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_0_x0_loop_1>
<Name>B_PE_dummy_in_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>28723256</Latency>
<AbsoluteTimeLatency>95.735 ms</AbsoluteTimeLatency>
<IterationLatency>7180814</IterationLatency>
<PipelineDepth>7180814</PipelineDepth>
<B_PE_dummy_in_0_x0_loop_2>
<Name>B_PE_dummy_in_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>7180812</Latency>
<AbsoluteTimeLatency>23.934 ms</AbsoluteTimeLatency>
<IterationLatency>1196802</IterationLatency>
<PipelineDepth>1196802</PipelineDepth>
<B_PE_dummy_in_0_x0_loop_3>
<Name>B_PE_dummy_in_0_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<B_PE_dummy_in_0_x0_loop_4>
<Name>B_PE_dummy_in_0_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_PE_dummy_in_0_x0_loop_5>
<Name>B_PE_dummy_in_0_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_PE_dummy_in_0_x0_loop_6>
<Name>B_PE_dummy_in_0_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_PE_dummy_in_0_x0_loop_7>
<Name>B_PE_dummy_in_0_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_0_x0_loop_7>
</B_PE_dummy_in_0_x0_loop_6>
</B_PE_dummy_in_0_x0_loop_5>
</B_PE_dummy_in_0_x0_loop_4>
</B_PE_dummy_in_0_x0_loop_3>
</B_PE_dummy_in_0_x0_loop_2>
</B_PE_dummy_in_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>66</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>280</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x065_dout</name>
<Object>fifo_B_PE_4_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x065_empty_n</name>
<Object>fifo_B_PE_4_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x065_read</name>
<Object>fifo_B_PE_4_0_x065</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>28723257</Best-caseLatency>
<Average-caseLatency>28723257</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>95.735 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>95.735 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_1_x0_loop_1>
<Name>B_PE_dummy_in_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>28723256</Latency>
<AbsoluteTimeLatency>95.735 ms</AbsoluteTimeLatency>
<IterationLatency>7180814</IterationLatency>
<PipelineDepth>7180814</PipelineDepth>
<B_PE_dummy_in_1_x0_loop_2>
<Name>B_PE_dummy_in_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>7180812</Latency>
<AbsoluteTimeLatency>23.934 ms</AbsoluteTimeLatency>
<IterationLatency>1196802</IterationLatency>
<PipelineDepth>1196802</PipelineDepth>
<B_PE_dummy_in_1_x0_loop_3>
<Name>B_PE_dummy_in_1_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<B_PE_dummy_in_1_x0_loop_4>
<Name>B_PE_dummy_in_1_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_PE_dummy_in_1_x0_loop_5>
<Name>B_PE_dummy_in_1_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_PE_dummy_in_1_x0_loop_6>
<Name>B_PE_dummy_in_1_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_PE_dummy_in_1_x0_loop_7>
<Name>B_PE_dummy_in_1_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_1_x0_loop_7>
</B_PE_dummy_in_1_x0_loop_6>
</B_PE_dummy_in_1_x0_loop_5>
</B_PE_dummy_in_1_x0_loop_4>
</B_PE_dummy_in_1_x0_loop_3>
</B_PE_dummy_in_1_x0_loop_2>
</B_PE_dummy_in_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>66</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>280</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x070_dout</name>
<Object>fifo_B_PE_4_1_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x070_empty_n</name>
<Object>fifo_B_PE_4_1_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x070_read</name>
<Object>fifo_B_PE_4_1_x070</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_2_x0_loop_1>
<Name>B_PE_dummy_in_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<B_PE_dummy_in_2_x0_loop_2>
<Name>B_PE_dummy_in_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<B_PE_dummy_in_2_x0_loop_3>
<Name>B_PE_dummy_in_2_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<B_PE_dummy_in_2_x0_loop_4>
<Name>B_PE_dummy_in_2_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_PE_dummy_in_2_x0_loop_5>
<Name>B_PE_dummy_in_2_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_PE_dummy_in_2_x0_loop_6>
<Name>B_PE_dummy_in_2_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_PE_dummy_in_2_x0_loop_7>
<Name>B_PE_dummy_in_2_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_2_x0_loop_7>
</B_PE_dummy_in_2_x0_loop_6>
</B_PE_dummy_in_2_x0_loop_5>
</B_PE_dummy_in_2_x0_loop_4>
</B_PE_dummy_in_2_x0_loop_3>
</B_PE_dummy_in_2_x0_loop_2>
</B_PE_dummy_in_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x075_dout</name>
<Object>fifo_B_PE_4_2_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x075_empty_n</name>
<Object>fifo_B_PE_4_2_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x075_read</name>
<Object>fifo_B_PE_4_2_x075</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_3_x0_loop_1>
<Name>B_PE_dummy_in_3_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<B_PE_dummy_in_3_x0_loop_2>
<Name>B_PE_dummy_in_3_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<B_PE_dummy_in_3_x0_loop_3>
<Name>B_PE_dummy_in_3_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<B_PE_dummy_in_3_x0_loop_4>
<Name>B_PE_dummy_in_3_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_PE_dummy_in_3_x0_loop_5>
<Name>B_PE_dummy_in_3_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_PE_dummy_in_3_x0_loop_6>
<Name>B_PE_dummy_in_3_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_PE_dummy_in_3_x0_loop_7>
<Name>B_PE_dummy_in_3_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_3_x0_loop_7>
</B_PE_dummy_in_3_x0_loop_6>
</B_PE_dummy_in_3_x0_loop_5>
</B_PE_dummy_in_3_x0_loop_4>
</B_PE_dummy_in_3_x0_loop_3>
</B_PE_dummy_in_3_x0_loop_2>
</B_PE_dummy_in_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x080_dout</name>
<Object>fifo_B_PE_4_3_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x080_empty_n</name>
<Object>fifo_B_PE_4_3_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x080_read</name>
<Object>fifo_B_PE_4_3_x080</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_4_x0_loop_1>
<Name>B_PE_dummy_in_4_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<B_PE_dummy_in_4_x0_loop_2>
<Name>B_PE_dummy_in_4_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<B_PE_dummy_in_4_x0_loop_3>
<Name>B_PE_dummy_in_4_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<B_PE_dummy_in_4_x0_loop_4>
<Name>B_PE_dummy_in_4_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_PE_dummy_in_4_x0_loop_5>
<Name>B_PE_dummy_in_4_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_PE_dummy_in_4_x0_loop_6>
<Name>B_PE_dummy_in_4_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_PE_dummy_in_4_x0_loop_7>
<Name>B_PE_dummy_in_4_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_4_x0_loop_7>
</B_PE_dummy_in_4_x0_loop_6>
</B_PE_dummy_in_4_x0_loop_5>
</B_PE_dummy_in_4_x0_loop_4>
</B_PE_dummy_in_4_x0_loop_3>
</B_PE_dummy_in_4_x0_loop_2>
</B_PE_dummy_in_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x085_dout</name>
<Object>fifo_B_PE_4_4_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x085_empty_n</name>
<Object>fifo_B_PE_4_4_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x085_read</name>
<Object>fifo_B_PE_4_4_x085</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_5_x0_loop_1>
<Name>B_PE_dummy_in_5_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<B_PE_dummy_in_5_x0_loop_2>
<Name>B_PE_dummy_in_5_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<B_PE_dummy_in_5_x0_loop_3>
<Name>B_PE_dummy_in_5_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<B_PE_dummy_in_5_x0_loop_4>
<Name>B_PE_dummy_in_5_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_PE_dummy_in_5_x0_loop_5>
<Name>B_PE_dummy_in_5_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_PE_dummy_in_5_x0_loop_6>
<Name>B_PE_dummy_in_5_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_PE_dummy_in_5_x0_loop_7>
<Name>B_PE_dummy_in_5_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_5_x0_loop_7>
</B_PE_dummy_in_5_x0_loop_6>
</B_PE_dummy_in_5_x0_loop_5>
</B_PE_dummy_in_5_x0_loop_4>
</B_PE_dummy_in_5_x0_loop_3>
</B_PE_dummy_in_5_x0_loop_2>
</B_PE_dummy_in_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x090_dout</name>
<Object>fifo_B_PE_4_5_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x090_empty_n</name>
<Object>fifo_B_PE_4_5_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x090_read</name>
<Object>fifo_B_PE_4_5_x090</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_6_x0_loop_1>
<Name>B_PE_dummy_in_6_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<B_PE_dummy_in_6_x0_loop_2>
<Name>B_PE_dummy_in_6_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<B_PE_dummy_in_6_x0_loop_3>
<Name>B_PE_dummy_in_6_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<B_PE_dummy_in_6_x0_loop_4>
<Name>B_PE_dummy_in_6_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_PE_dummy_in_6_x0_loop_5>
<Name>B_PE_dummy_in_6_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_PE_dummy_in_6_x0_loop_6>
<Name>B_PE_dummy_in_6_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_PE_dummy_in_6_x0_loop_7>
<Name>B_PE_dummy_in_6_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_6_x0_loop_7>
</B_PE_dummy_in_6_x0_loop_6>
</B_PE_dummy_in_6_x0_loop_5>
</B_PE_dummy_in_6_x0_loop_4>
</B_PE_dummy_in_6_x0_loop_3>
</B_PE_dummy_in_6_x0_loop_2>
</B_PE_dummy_in_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x095_dout</name>
<Object>fifo_B_PE_4_6_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x095_empty_n</name>
<Object>fifo_B_PE_4_6_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x095_read</name>
<Object>fifo_B_PE_4_6_x095</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_7_x0_loop_1>
<Name>B_PE_dummy_in_7_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<B_PE_dummy_in_7_x0_loop_2>
<Name>B_PE_dummy_in_7_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<B_PE_dummy_in_7_x0_loop_3>
<Name>B_PE_dummy_in_7_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<B_PE_dummy_in_7_x0_loop_4>
<Name>B_PE_dummy_in_7_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_PE_dummy_in_7_x0_loop_5>
<Name>B_PE_dummy_in_7_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_PE_dummy_in_7_x0_loop_6>
<Name>B_PE_dummy_in_7_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_PE_dummy_in_7_x0_loop_7>
<Name>B_PE_dummy_in_7_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_7_x0_loop_7>
</B_PE_dummy_in_7_x0_loop_6>
</B_PE_dummy_in_7_x0_loop_5>
</B_PE_dummy_in_7_x0_loop_4>
</B_PE_dummy_in_7_x0_loop_3>
</B_PE_dummy_in_7_x0_loop_2>
</B_PE_dummy_in_7_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x0100_dout</name>
<Object>fifo_B_PE_4_7_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x0100_empty_n</name>
<Object>fifo_B_PE_4_7_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x0100_read</name>
<Object>fifo_B_PE_4_7_x0100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_PE_dummy_in_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>28723257</Best-caseLatency>
<Average-caseLatency>28723257</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>95.735 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>95.735 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_PE_dummy_in_0_x0_loop_1>
<Name>C_PE_dummy_in_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>28723256</Latency>
<AbsoluteTimeLatency>95.735 ms</AbsoluteTimeLatency>
<IterationLatency>7180814</IterationLatency>
<PipelineDepth>7180814</PipelineDepth>
<C_PE_dummy_in_0_x0_loop_2>
<Name>C_PE_dummy_in_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>7180812</Latency>
<AbsoluteTimeLatency>23.934 ms</AbsoluteTimeLatency>
<IterationLatency>1196802</IterationLatency>
<PipelineDepth>1196802</PipelineDepth>
<C_PE_dummy_in_0_x0_loop_3>
<Name>C_PE_dummy_in_0_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<C_PE_dummy_in_0_x0_loop_4>
<Name>C_PE_dummy_in_0_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<C_PE_dummy_in_0_x0_loop_5>
<Name>C_PE_dummy_in_0_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_PE_dummy_in_0_x0_loop_6>
<Name>C_PE_dummy_in_0_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_PE_dummy_in_0_x0_loop_7>
<Name>C_PE_dummy_in_0_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_PE_dummy_in_0_x0_loop_7>
</C_PE_dummy_in_0_x0_loop_6>
</C_PE_dummy_in_0_x0_loop_5>
</C_PE_dummy_in_0_x0_loop_4>
</C_PE_dummy_in_0_x0_loop_3>
</C_PE_dummy_in_0_x0_loop_2>
</C_PE_dummy_in_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>66</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>280</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_PE_dummy_in_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_0_x0105_dout</name>
<Object>fifo_C_PE_4_0_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_0_x0105_empty_n</name>
<Object>fifo_C_PE_4_0_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_0_x0105_read</name>
<Object>fifo_C_PE_4_0_x0105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_PE_dummy_in_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>28723257</Best-caseLatency>
<Average-caseLatency>28723257</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>95.735 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>95.735 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_PE_dummy_in_1_x0_loop_1>
<Name>C_PE_dummy_in_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>28723256</Latency>
<AbsoluteTimeLatency>95.735 ms</AbsoluteTimeLatency>
<IterationLatency>7180814</IterationLatency>
<PipelineDepth>7180814</PipelineDepth>
<C_PE_dummy_in_1_x0_loop_2>
<Name>C_PE_dummy_in_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>7180812</Latency>
<AbsoluteTimeLatency>23.934 ms</AbsoluteTimeLatency>
<IterationLatency>1196802</IterationLatency>
<PipelineDepth>1196802</PipelineDepth>
<C_PE_dummy_in_1_x0_loop_3>
<Name>C_PE_dummy_in_1_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<C_PE_dummy_in_1_x0_loop_4>
<Name>C_PE_dummy_in_1_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<C_PE_dummy_in_1_x0_loop_5>
<Name>C_PE_dummy_in_1_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_PE_dummy_in_1_x0_loop_6>
<Name>C_PE_dummy_in_1_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_PE_dummy_in_1_x0_loop_7>
<Name>C_PE_dummy_in_1_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_PE_dummy_in_1_x0_loop_7>
</C_PE_dummy_in_1_x0_loop_6>
</C_PE_dummy_in_1_x0_loop_5>
</C_PE_dummy_in_1_x0_loop_4>
</C_PE_dummy_in_1_x0_loop_3>
</C_PE_dummy_in_1_x0_loop_2>
</C_PE_dummy_in_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>66</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>280</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_PE_dummy_in_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_1_x0110_dout</name>
<Object>fifo_C_PE_4_1_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_1_x0110_empty_n</name>
<Object>fifo_C_PE_4_1_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_1_x0110_read</name>
<Object>fifo_C_PE_4_1_x0110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_PE_dummy_in_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_PE_dummy_in_2_x0_loop_1>
<Name>C_PE_dummy_in_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<C_PE_dummy_in_2_x0_loop_2>
<Name>C_PE_dummy_in_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<C_PE_dummy_in_2_x0_loop_3>
<Name>C_PE_dummy_in_2_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<C_PE_dummy_in_2_x0_loop_4>
<Name>C_PE_dummy_in_2_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<C_PE_dummy_in_2_x0_loop_5>
<Name>C_PE_dummy_in_2_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_PE_dummy_in_2_x0_loop_6>
<Name>C_PE_dummy_in_2_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_PE_dummy_in_2_x0_loop_7>
<Name>C_PE_dummy_in_2_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_PE_dummy_in_2_x0_loop_7>
</C_PE_dummy_in_2_x0_loop_6>
</C_PE_dummy_in_2_x0_loop_5>
</C_PE_dummy_in_2_x0_loop_4>
</C_PE_dummy_in_2_x0_loop_3>
</C_PE_dummy_in_2_x0_loop_2>
</C_PE_dummy_in_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_PE_dummy_in_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_2_x0115_dout</name>
<Object>fifo_C_PE_4_2_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_2_x0115_empty_n</name>
<Object>fifo_C_PE_4_2_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_2_x0115_read</name>
<Object>fifo_C_PE_4_2_x0115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_PE_dummy_in_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_PE_dummy_in_3_x0_loop_1>
<Name>C_PE_dummy_in_3_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<C_PE_dummy_in_3_x0_loop_2>
<Name>C_PE_dummy_in_3_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<C_PE_dummy_in_3_x0_loop_3>
<Name>C_PE_dummy_in_3_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<C_PE_dummy_in_3_x0_loop_4>
<Name>C_PE_dummy_in_3_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<C_PE_dummy_in_3_x0_loop_5>
<Name>C_PE_dummy_in_3_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_PE_dummy_in_3_x0_loop_6>
<Name>C_PE_dummy_in_3_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_PE_dummy_in_3_x0_loop_7>
<Name>C_PE_dummy_in_3_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_PE_dummy_in_3_x0_loop_7>
</C_PE_dummy_in_3_x0_loop_6>
</C_PE_dummy_in_3_x0_loop_5>
</C_PE_dummy_in_3_x0_loop_4>
</C_PE_dummy_in_3_x0_loop_3>
</C_PE_dummy_in_3_x0_loop_2>
</C_PE_dummy_in_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_PE_dummy_in_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_3_x0120_dout</name>
<Object>fifo_C_PE_4_3_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_3_x0120_empty_n</name>
<Object>fifo_C_PE_4_3_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_3_x0120_read</name>
<Object>fifo_C_PE_4_3_x0120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_PE_dummy_in_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_PE_dummy_in_4_x0_loop_1>
<Name>C_PE_dummy_in_4_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<C_PE_dummy_in_4_x0_loop_2>
<Name>C_PE_dummy_in_4_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<C_PE_dummy_in_4_x0_loop_3>
<Name>C_PE_dummy_in_4_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<C_PE_dummy_in_4_x0_loop_4>
<Name>C_PE_dummy_in_4_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<C_PE_dummy_in_4_x0_loop_5>
<Name>C_PE_dummy_in_4_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_PE_dummy_in_4_x0_loop_6>
<Name>C_PE_dummy_in_4_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_PE_dummy_in_4_x0_loop_7>
<Name>C_PE_dummy_in_4_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_PE_dummy_in_4_x0_loop_7>
</C_PE_dummy_in_4_x0_loop_6>
</C_PE_dummy_in_4_x0_loop_5>
</C_PE_dummy_in_4_x0_loop_4>
</C_PE_dummy_in_4_x0_loop_3>
</C_PE_dummy_in_4_x0_loop_2>
</C_PE_dummy_in_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_PE_dummy_in_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_4_x0125_dout</name>
<Object>fifo_C_PE_4_4_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_4_x0125_empty_n</name>
<Object>fifo_C_PE_4_4_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_4_x0125_read</name>
<Object>fifo_C_PE_4_4_x0125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_PE_dummy_in_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_PE_dummy_in_5_x0_loop_1>
<Name>C_PE_dummy_in_5_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<C_PE_dummy_in_5_x0_loop_2>
<Name>C_PE_dummy_in_5_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<C_PE_dummy_in_5_x0_loop_3>
<Name>C_PE_dummy_in_5_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<C_PE_dummy_in_5_x0_loop_4>
<Name>C_PE_dummy_in_5_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<C_PE_dummy_in_5_x0_loop_5>
<Name>C_PE_dummy_in_5_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_PE_dummy_in_5_x0_loop_6>
<Name>C_PE_dummy_in_5_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_PE_dummy_in_5_x0_loop_7>
<Name>C_PE_dummy_in_5_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_PE_dummy_in_5_x0_loop_7>
</C_PE_dummy_in_5_x0_loop_6>
</C_PE_dummy_in_5_x0_loop_5>
</C_PE_dummy_in_5_x0_loop_4>
</C_PE_dummy_in_5_x0_loop_3>
</C_PE_dummy_in_5_x0_loop_2>
</C_PE_dummy_in_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_PE_dummy_in_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_5_x0130_dout</name>
<Object>fifo_C_PE_4_5_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_5_x0130_empty_n</name>
<Object>fifo_C_PE_4_5_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_5_x0130_read</name>
<Object>fifo_C_PE_4_5_x0130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_PE_dummy_in_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_PE_dummy_in_6_x0_loop_1>
<Name>C_PE_dummy_in_6_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<C_PE_dummy_in_6_x0_loop_2>
<Name>C_PE_dummy_in_6_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<C_PE_dummy_in_6_x0_loop_3>
<Name>C_PE_dummy_in_6_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<C_PE_dummy_in_6_x0_loop_4>
<Name>C_PE_dummy_in_6_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<C_PE_dummy_in_6_x0_loop_5>
<Name>C_PE_dummy_in_6_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_PE_dummy_in_6_x0_loop_6>
<Name>C_PE_dummy_in_6_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_PE_dummy_in_6_x0_loop_7>
<Name>C_PE_dummy_in_6_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_PE_dummy_in_6_x0_loop_7>
</C_PE_dummy_in_6_x0_loop_6>
</C_PE_dummy_in_6_x0_loop_5>
</C_PE_dummy_in_6_x0_loop_4>
</C_PE_dummy_in_6_x0_loop_3>
</C_PE_dummy_in_6_x0_loop_2>
</C_PE_dummy_in_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_PE_dummy_in_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_6_x0135_dout</name>
<Object>fifo_C_PE_4_6_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_6_x0135_empty_n</name>
<Object>fifo_C_PE_4_6_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_6_x0135_read</name>
<Object>fifo_C_PE_4_6_x0135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_PE_dummy_in_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_PE_dummy_in_7_x0_loop_1>
<Name>C_PE_dummy_in_7_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<C_PE_dummy_in_7_x0_loop_2>
<Name>C_PE_dummy_in_7_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<C_PE_dummy_in_7_x0_loop_3>
<Name>C_PE_dummy_in_7_x0_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<C_PE_dummy_in_7_x0_loop_4>
<Name>C_PE_dummy_in_7_x0_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<C_PE_dummy_in_7_x0_loop_5>
<Name>C_PE_dummy_in_7_x0_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_PE_dummy_in_7_x0_loop_6>
<Name>C_PE_dummy_in_7_x0_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_PE_dummy_in_7_x0_loop_7>
<Name>C_PE_dummy_in_7_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_PE_dummy_in_7_x0_loop_7>
</C_PE_dummy_in_7_x0_loop_6>
</C_PE_dummy_in_7_x0_loop_5>
</C_PE_dummy_in_7_x0_loop_4>
</C_PE_dummy_in_7_x0_loop_3>
</C_PE_dummy_in_7_x0_loop_2>
</C_PE_dummy_in_7_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_PE_dummy_in_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_7_x0140_dout</name>
<Object>fifo_C_PE_4_7_x0140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_7_x0140_empty_n</name>
<Object>fifo_C_PE_4_7_x0140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_7_x0140_read</name>
<Object>fifo_C_PE_4_7_x0140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_boundary_wrapper_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>33489</Best-caseLatency>
<Average-caseLatency>33489</Average-caseLatency>
<Worst-caseLatency>33489</Worst-caseLatency>
<Best-caseRealTimeLatency>0.112 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.112 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>33489</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_1>
<Name>D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33488</Latency>
<AbsoluteTimeLatency>0.112 ms</AbsoluteTimeLatency>
<IterationLatency>8372</IterationLatency>
<PipelineDepth>8372</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_2>
<Name>D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8370</Latency>
<AbsoluteTimeLatency>27.897 us</AbsoluteTimeLatency>
<IterationLatency>1395</IterationLatency>
<PipelineDepth>1395</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_3>
<Name>D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_4>
<Name>D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_5>
<Name>D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_5>
</D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_4>
</D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_3>
<D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_7>
<Name>D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_8>
<Name>D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_8>
</D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_2>
</D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>457</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>552</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_3_x0176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_3_x0176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_3_x0176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_0_x0144_dout</name>
<Object>fifo_D_drain_PE_3_0_x0144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_0_x0144_empty_n</name>
<Object>fifo_D_drain_PE_3_0_x0144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_0_x0144_read</name>
<Object>fifo_D_drain_PE_3_0_x0144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_0_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>35889</Best-caseLatency>
<Average-caseLatency>35889</Average-caseLatency>
<Worst-caseLatency>35889</Worst-caseLatency>
<Best-caseRealTimeLatency>0.120 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.120 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>35889</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_0_2_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_0_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>35888</Latency>
<AbsoluteTimeLatency>0.120 ms</AbsoluteTimeLatency>
<IterationLatency>8972</IterationLatency>
<PipelineDepth>8972</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_2_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_0_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8970</Latency>
<AbsoluteTimeLatency>29.897 us</AbsoluteTimeLatency>
<IterationLatency>1495</IterationLatency>
<PipelineDepth>1495</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_2_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_0_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_2_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_0_2_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_2_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_0_2_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_2_x0_loop_5>
</D_drain_IO_L1_out_wrapper_0_2_x0_loop_4>
</D_drain_IO_L1_out_wrapper_0_2_x0_loop_3>
<D_drain_IO_L1_out_wrapper_0_2_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_0_2_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>196</Latency>
<AbsoluteTimeLatency>0.653 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_2_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_0_2_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_2_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_0_2_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_2_x0_loop_8>
</D_drain_IO_L1_out_wrapper_0_2_x0_loop_7>
<D_drain_IO_L1_out_wrapper_0_2_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_0_2_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_2_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_0_2_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_2_x0_loop_10>
</D_drain_IO_L1_out_wrapper_0_2_x0_loop_9>
</D_drain_IO_L1_out_wrapper_0_2_x0_loop_6>
</D_drain_IO_L1_out_wrapper_0_2_x0_loop_2>
</D_drain_IO_L1_out_wrapper_0_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>478</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>686</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_0_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_3_x0176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_3_x0176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_3_x0176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_2_x0175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_2_x0175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_2_x0175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_0_x0143_dout</name>
<Object>fifo_D_drain_PE_2_0_x0143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_0_x0143_empty_n</name>
<Object>fifo_D_drain_PE_2_0_x0143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_0_x0143_read</name>
<Object>fifo_D_drain_PE_2_0_x0143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_0_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>38241</Best-caseLatency>
<Average-caseLatency>38241</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.127 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.127 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>38241</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_0_1_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_0_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>38240</Latency>
<AbsoluteTimeLatency>0.127 ms</AbsoluteTimeLatency>
<IterationLatency>9560</IterationLatency>
<PipelineDepth>9560</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_1_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_0_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>9558</Latency>
<AbsoluteTimeLatency>31.857 us</AbsoluteTimeLatency>
<IterationLatency>1593</IterationLatency>
<PipelineDepth>1593</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_1_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_0_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_1_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_0_1_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_1_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_0_1_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_1_x0_loop_5>
</D_drain_IO_L1_out_wrapper_0_1_x0_loop_4>
</D_drain_IO_L1_out_wrapper_0_1_x0_loop_3>
<D_drain_IO_L1_out_wrapper_0_1_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_0_1_x0_loop_6</Name>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_1_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_0_1_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_1_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_0_1_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_1_x0_loop_8>
</D_drain_IO_L1_out_wrapper_0_1_x0_loop_7>
<D_drain_IO_L1_out_wrapper_0_1_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_0_1_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_1_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_0_1_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_1_x0_loop_10>
</D_drain_IO_L1_out_wrapper_0_1_x0_loop_9>
</D_drain_IO_L1_out_wrapper_0_1_x0_loop_6>
</D_drain_IO_L1_out_wrapper_0_1_x0_loop_2>
</D_drain_IO_L1_out_wrapper_0_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>478</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>686</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_0_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_2_x0175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_2_x0175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_2_x0175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_1_x0174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_1_x0174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_1_x0174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_0_x0142_dout</name>
<Object>fifo_D_drain_PE_1_0_x0142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_0_x0142_empty_n</name>
<Object>fifo_D_drain_PE_1_0_x0142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_0_x0142_read</name>
<Object>fifo_D_drain_PE_1_0_x0142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_0_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>40593</Best-caseLatency>
<Average-caseLatency>40593</Average-caseLatency>
<Worst-caseLatency>40593</Worst-caseLatency>
<Best-caseRealTimeLatency>0.135 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.135 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>40593</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_0_0_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_0_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>40592</Latency>
<AbsoluteTimeLatency>0.135 ms</AbsoluteTimeLatency>
<IterationLatency>10148</IterationLatency>
<PipelineDepth>10148</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_0_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_0_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>10146</Latency>
<AbsoluteTimeLatency>33.817 us</AbsoluteTimeLatency>
<IterationLatency>1691</IterationLatency>
<PipelineDepth>1691</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_0_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_0_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_0_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_0_0_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_0_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_0_0_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_0_x0_loop_5>
</D_drain_IO_L1_out_wrapper_0_0_x0_loop_4>
</D_drain_IO_L1_out_wrapper_0_0_x0_loop_3>
<D_drain_IO_L1_out_wrapper_0_0_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_0_0_x0_loop_6</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_0_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_0_0_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_0_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_0_0_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_0_x0_loop_8>
</D_drain_IO_L1_out_wrapper_0_0_x0_loop_7>
<D_drain_IO_L1_out_wrapper_0_0_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_0_0_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_0_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_0_0_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_0_x0_loop_10>
</D_drain_IO_L1_out_wrapper_0_0_x0_loop_9>
</D_drain_IO_L1_out_wrapper_0_0_x0_loop_6>
</D_drain_IO_L1_out_wrapper_0_0_x0_loop_2>
</D_drain_IO_L1_out_wrapper_0_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>481</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>686</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_0_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_1_x0174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_1_x0174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_1_x0174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_0_x0173_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_0_x0173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_0_x0173_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_0_x0173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_0_x0173_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_0_x0173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_0_x0141_dout</name>
<Object>fifo_D_drain_PE_0_0_x0141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_0_x0141_empty_n</name>
<Object>fifo_D_drain_PE_0_0_x0141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_0_x0141_read</name>
<Object>fifo_D_drain_PE_0_0_x0141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_boundary_wrapper_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>33489</Best-caseLatency>
<Average-caseLatency>33489</Average-caseLatency>
<Worst-caseLatency>33489</Worst-caseLatency>
<Best-caseRealTimeLatency>0.112 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.112 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>33489</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1>
<Name>D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33488</Latency>
<AbsoluteTimeLatency>0.112 ms</AbsoluteTimeLatency>
<IterationLatency>8372</IterationLatency>
<PipelineDepth>8372</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2>
<Name>D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8370</Latency>
<AbsoluteTimeLatency>27.897 us</AbsoluteTimeLatency>
<IterationLatency>1395</IterationLatency>
<PipelineDepth>1395</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_3>
<Name>D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_4>
<Name>D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_5>
<Name>D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_5>
</D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_4>
</D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_3>
<D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_7>
<Name>D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_8>
<Name>D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_8>
</D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2>
</D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>457</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>552</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_3_x0180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_3_x0180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_3_x0180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_1_x0148_dout</name>
<Object>fifo_D_drain_PE_3_1_x0148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_1_x0148_empty_n</name>
<Object>fifo_D_drain_PE_3_1_x0148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_1_x0148_read</name>
<Object>fifo_D_drain_PE_3_1_x0148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_1_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>35889</Best-caseLatency>
<Average-caseLatency>35889</Average-caseLatency>
<Worst-caseLatency>35889</Worst-caseLatency>
<Best-caseRealTimeLatency>0.120 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.120 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>35889</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_1_2_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_1_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>35888</Latency>
<AbsoluteTimeLatency>0.120 ms</AbsoluteTimeLatency>
<IterationLatency>8972</IterationLatency>
<PipelineDepth>8972</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_2_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_1_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8970</Latency>
<AbsoluteTimeLatency>29.897 us</AbsoluteTimeLatency>
<IterationLatency>1495</IterationLatency>
<PipelineDepth>1495</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_2_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_1_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_2_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_1_2_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_2_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_1_2_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_2_x0_loop_5>
</D_drain_IO_L1_out_wrapper_1_2_x0_loop_4>
</D_drain_IO_L1_out_wrapper_1_2_x0_loop_3>
<D_drain_IO_L1_out_wrapper_1_2_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_1_2_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>196</Latency>
<AbsoluteTimeLatency>0.653 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_2_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_1_2_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_2_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_1_2_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_2_x0_loop_8>
</D_drain_IO_L1_out_wrapper_1_2_x0_loop_7>
<D_drain_IO_L1_out_wrapper_1_2_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_1_2_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_2_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_1_2_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_2_x0_loop_10>
</D_drain_IO_L1_out_wrapper_1_2_x0_loop_9>
</D_drain_IO_L1_out_wrapper_1_2_x0_loop_6>
</D_drain_IO_L1_out_wrapper_1_2_x0_loop_2>
</D_drain_IO_L1_out_wrapper_1_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>478</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>686</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_1_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_3_x0180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_3_x0180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_3_x0180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_2_x0179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_2_x0179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_2_x0179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_1_x0147_dout</name>
<Object>fifo_D_drain_PE_2_1_x0147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_1_x0147_empty_n</name>
<Object>fifo_D_drain_PE_2_1_x0147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_1_x0147_read</name>
<Object>fifo_D_drain_PE_2_1_x0147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_1_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>38241</Best-caseLatency>
<Average-caseLatency>38241</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.127 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.127 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>38241</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_1_1_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_1_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>38240</Latency>
<AbsoluteTimeLatency>0.127 ms</AbsoluteTimeLatency>
<IterationLatency>9560</IterationLatency>
<PipelineDepth>9560</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_1_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_1_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>9558</Latency>
<AbsoluteTimeLatency>31.857 us</AbsoluteTimeLatency>
<IterationLatency>1593</IterationLatency>
<PipelineDepth>1593</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_1_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_1_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_1_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_1_1_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_1_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_1_1_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_1_x0_loop_5>
</D_drain_IO_L1_out_wrapper_1_1_x0_loop_4>
</D_drain_IO_L1_out_wrapper_1_1_x0_loop_3>
<D_drain_IO_L1_out_wrapper_1_1_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_1_1_x0_loop_6</Name>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_1_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_1_1_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_1_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_1_1_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_1_x0_loop_8>
</D_drain_IO_L1_out_wrapper_1_1_x0_loop_7>
<D_drain_IO_L1_out_wrapper_1_1_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_1_1_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_1_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_1_1_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_1_x0_loop_10>
</D_drain_IO_L1_out_wrapper_1_1_x0_loop_9>
</D_drain_IO_L1_out_wrapper_1_1_x0_loop_6>
</D_drain_IO_L1_out_wrapper_1_1_x0_loop_2>
</D_drain_IO_L1_out_wrapper_1_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>478</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>686</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_1_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_2_x0179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_2_x0179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_2_x0179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_1_x0178_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_1_x0178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_1_x0178_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_1_x0178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_1_x0178_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_1_x0178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_1_x0146_dout</name>
<Object>fifo_D_drain_PE_1_1_x0146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_1_x0146_empty_n</name>
<Object>fifo_D_drain_PE_1_1_x0146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_1_x0146_read</name>
<Object>fifo_D_drain_PE_1_1_x0146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_1_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>40593</Best-caseLatency>
<Average-caseLatency>40593</Average-caseLatency>
<Worst-caseLatency>40593</Worst-caseLatency>
<Best-caseRealTimeLatency>0.135 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.135 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>40593</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_1_0_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_1_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>40592</Latency>
<AbsoluteTimeLatency>0.135 ms</AbsoluteTimeLatency>
<IterationLatency>10148</IterationLatency>
<PipelineDepth>10148</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_0_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_1_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>10146</Latency>
<AbsoluteTimeLatency>33.817 us</AbsoluteTimeLatency>
<IterationLatency>1691</IterationLatency>
<PipelineDepth>1691</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_0_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_1_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_0_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_1_0_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_0_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_1_0_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_0_x0_loop_5>
</D_drain_IO_L1_out_wrapper_1_0_x0_loop_4>
</D_drain_IO_L1_out_wrapper_1_0_x0_loop_3>
<D_drain_IO_L1_out_wrapper_1_0_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_1_0_x0_loop_6</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_0_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_1_0_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_0_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_1_0_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_0_x0_loop_8>
</D_drain_IO_L1_out_wrapper_1_0_x0_loop_7>
<D_drain_IO_L1_out_wrapper_1_0_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_1_0_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_0_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_1_0_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_0_x0_loop_10>
</D_drain_IO_L1_out_wrapper_1_0_x0_loop_9>
</D_drain_IO_L1_out_wrapper_1_0_x0_loop_6>
</D_drain_IO_L1_out_wrapper_1_0_x0_loop_2>
</D_drain_IO_L1_out_wrapper_1_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>481</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>686</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_1_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_1_x0178_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_1_x0178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_1_x0178_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_1_x0178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_1_x0178_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_1_x0178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_0_x0177_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_0_x0177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_0_x0177_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_0_x0177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_0_x0177_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_0_x0177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_1_x0145_dout</name>
<Object>fifo_D_drain_PE_0_1_x0145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_1_x0145_empty_n</name>
<Object>fifo_D_drain_PE_0_1_x0145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_1_x0145_read</name>
<Object>fifo_D_drain_PE_0_1_x0145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_boundary_wrapper_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>16785</Average-caseLatency>
<Worst-caseLatency>33489</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>55.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 33489</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_1>
<Name>D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 33488</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.112 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8372</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8372</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_2>
<Name>D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8370</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 27.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1395</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1395</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_3>
<Name>D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_4>
<Name>D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_5>
<Name>D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_5>
</D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_4>
</D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_3>
<D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_7>
<Name>D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_8>
<Name>D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_8>
</D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_2>
</D_drain_IO_L1_out_boundary_wrapper_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>458</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>568</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_3_x0184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_3_x0184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_3_x0184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_2_x0152_dout</name>
<Object>fifo_D_drain_PE_3_2_x0152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_2_x0152_empty_n</name>
<Object>fifo_D_drain_PE_3_2_x0152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_2_x0152_read</name>
<Object>fifo_D_drain_PE_3_2_x0152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_2_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>17985</Average-caseLatency>
<Worst-caseLatency>35889</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>59.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 35889</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_2_2_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_2_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 35888</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.120 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8972</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8972</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_2_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_2_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8970</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 29.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1495</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1495</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_2_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_2_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_2_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_2_2_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_2_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_2_2_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_2_x0_loop_5>
</D_drain_IO_L1_out_wrapper_2_2_x0_loop_4>
</D_drain_IO_L1_out_wrapper_2_2_x0_loop_3>
<D_drain_IO_L1_out_wrapper_2_2_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_2_2_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>196</Latency>
<AbsoluteTimeLatency>0.653 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_2_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_2_2_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_2_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_2_2_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_2_x0_loop_8>
</D_drain_IO_L1_out_wrapper_2_2_x0_loop_7>
<D_drain_IO_L1_out_wrapper_2_2_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_2_2_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_2_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_2_2_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_2_x0_loop_10>
</D_drain_IO_L1_out_wrapper_2_2_x0_loop_9>
</D_drain_IO_L1_out_wrapper_2_2_x0_loop_6>
</D_drain_IO_L1_out_wrapper_2_2_x0_loop_2>
</D_drain_IO_L1_out_wrapper_2_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_2_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_3_x0184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_3_x0184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_3_x0184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_2_x0183_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_2_x0183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_2_x0183_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_2_x0183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_2_x0183_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_2_x0183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_2_x0151_dout</name>
<Object>fifo_D_drain_PE_2_2_x0151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_2_x0151_empty_n</name>
<Object>fifo_D_drain_PE_2_2_x0151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_2_x0151_read</name>
<Object>fifo_D_drain_PE_2_2_x0151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_2_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>19161</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>63.864 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 38241</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_2_1_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_2_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 38240</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.127 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>9560</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 9560</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_1_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_2_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 9558</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 31.857 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1593</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1593</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_1_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_2_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_1_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_2_1_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_1_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_2_1_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_1_x0_loop_5>
</D_drain_IO_L1_out_wrapper_2_1_x0_loop_4>
</D_drain_IO_L1_out_wrapper_2_1_x0_loop_3>
<D_drain_IO_L1_out_wrapper_2_1_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_2_1_x0_loop_6</Name>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_1_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_2_1_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_1_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_2_1_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_1_x0_loop_8>
</D_drain_IO_L1_out_wrapper_2_1_x0_loop_7>
<D_drain_IO_L1_out_wrapper_2_1_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_2_1_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_1_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_2_1_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_1_x0_loop_10>
</D_drain_IO_L1_out_wrapper_2_1_x0_loop_9>
</D_drain_IO_L1_out_wrapper_2_1_x0_loop_6>
</D_drain_IO_L1_out_wrapper_2_1_x0_loop_2>
</D_drain_IO_L1_out_wrapper_2_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_2_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_2_x0183_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_2_x0183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_2_x0183_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_2_x0183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_2_x0183_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_2_x0183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_1_x0182_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_1_x0182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_1_x0182_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_1_x0182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_1_x0182_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_1_x0182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_2_x0150_dout</name>
<Object>fifo_D_drain_PE_1_2_x0150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_2_x0150_empty_n</name>
<Object>fifo_D_drain_PE_1_2_x0150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_2_x0150_read</name>
<Object>fifo_D_drain_PE_1_2_x0150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_2_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>20337</Average-caseLatency>
<Worst-caseLatency>40593</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>67.783 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 40593</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_2_0_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_2_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 40592</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.135 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>10148</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 10148</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_0_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_2_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 10146</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 33.817 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1691</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1691</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_0_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_2_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_0_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_2_0_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_0_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_2_0_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_0_x0_loop_5>
</D_drain_IO_L1_out_wrapper_2_0_x0_loop_4>
</D_drain_IO_L1_out_wrapper_2_0_x0_loop_3>
<D_drain_IO_L1_out_wrapper_2_0_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_2_0_x0_loop_6</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_0_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_2_0_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_0_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_2_0_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_0_x0_loop_8>
</D_drain_IO_L1_out_wrapper_2_0_x0_loop_7>
<D_drain_IO_L1_out_wrapper_2_0_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_2_0_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_0_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_2_0_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_0_x0_loop_10>
</D_drain_IO_L1_out_wrapper_2_0_x0_loop_9>
</D_drain_IO_L1_out_wrapper_2_0_x0_loop_6>
</D_drain_IO_L1_out_wrapper_2_0_x0_loop_2>
</D_drain_IO_L1_out_wrapper_2_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>482</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_2_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_1_x0182_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_1_x0182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_1_x0182_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_1_x0182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_1_x0182_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_1_x0182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_0_x0181_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_0_x0181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_0_x0181_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_0_x0181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_0_x0181_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_0_x0181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_2_x0149_dout</name>
<Object>fifo_D_drain_PE_0_2_x0149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_2_x0149_empty_n</name>
<Object>fifo_D_drain_PE_0_2_x0149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_2_x0149_read</name>
<Object>fifo_D_drain_PE_0_2_x0149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_boundary_wrapper_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>16785</Average-caseLatency>
<Worst-caseLatency>33489</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>55.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 33489</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_1>
<Name>D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 33488</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.112 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8372</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8372</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_2>
<Name>D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8370</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 27.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1395</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1395</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_3>
<Name>D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_4>
<Name>D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_5>
<Name>D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_5>
</D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_4>
</D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_3>
<D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_7>
<Name>D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_8>
<Name>D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_8>
</D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_2>
</D_drain_IO_L1_out_boundary_wrapper_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>458</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>568</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_3_x0188_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_3_x0188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_3_x0188_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_3_x0188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_3_x0188_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_3_x0188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_3_x0156_dout</name>
<Object>fifo_D_drain_PE_3_3_x0156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_3_x0156_empty_n</name>
<Object>fifo_D_drain_PE_3_3_x0156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_3_x0156_read</name>
<Object>fifo_D_drain_PE_3_3_x0156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_3_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>17985</Average-caseLatency>
<Worst-caseLatency>35889</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>59.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 35889</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_3_2_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_3_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 35888</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.120 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8972</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8972</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_2_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_3_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8970</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 29.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1495</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1495</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_2_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_3_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_2_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_3_2_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_2_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_3_2_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_2_x0_loop_5>
</D_drain_IO_L1_out_wrapper_3_2_x0_loop_4>
</D_drain_IO_L1_out_wrapper_3_2_x0_loop_3>
<D_drain_IO_L1_out_wrapper_3_2_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_3_2_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>196</Latency>
<AbsoluteTimeLatency>0.653 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_2_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_3_2_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_2_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_3_2_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_2_x0_loop_8>
</D_drain_IO_L1_out_wrapper_3_2_x0_loop_7>
<D_drain_IO_L1_out_wrapper_3_2_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_3_2_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_2_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_3_2_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_2_x0_loop_10>
</D_drain_IO_L1_out_wrapper_3_2_x0_loop_9>
</D_drain_IO_L1_out_wrapper_3_2_x0_loop_6>
</D_drain_IO_L1_out_wrapper_3_2_x0_loop_2>
</D_drain_IO_L1_out_wrapper_3_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_3_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_3_x0188_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_3_x0188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_3_x0188_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_3_x0188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_3_x0188_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_3_x0188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_2_x0187_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_2_x0187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_2_x0187_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_2_x0187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_2_x0187_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_2_x0187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_3_x0155_dout</name>
<Object>fifo_D_drain_PE_2_3_x0155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_3_x0155_empty_n</name>
<Object>fifo_D_drain_PE_2_3_x0155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_3_x0155_read</name>
<Object>fifo_D_drain_PE_2_3_x0155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_3_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>19161</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>63.864 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 38241</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_3_1_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_3_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 38240</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.127 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>9560</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 9560</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_1_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_3_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 9558</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 31.857 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1593</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1593</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_1_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_3_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_1_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_3_1_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_1_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_3_1_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_1_x0_loop_5>
</D_drain_IO_L1_out_wrapper_3_1_x0_loop_4>
</D_drain_IO_L1_out_wrapper_3_1_x0_loop_3>
<D_drain_IO_L1_out_wrapper_3_1_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_3_1_x0_loop_6</Name>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_1_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_3_1_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_1_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_3_1_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_1_x0_loop_8>
</D_drain_IO_L1_out_wrapper_3_1_x0_loop_7>
<D_drain_IO_L1_out_wrapper_3_1_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_3_1_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_1_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_3_1_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_1_x0_loop_10>
</D_drain_IO_L1_out_wrapper_3_1_x0_loop_9>
</D_drain_IO_L1_out_wrapper_3_1_x0_loop_6>
</D_drain_IO_L1_out_wrapper_3_1_x0_loop_2>
</D_drain_IO_L1_out_wrapper_3_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_3_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_2_x0187_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_2_x0187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_2_x0187_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_2_x0187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_2_x0187_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_2_x0187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_1_x0186_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_1_x0186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_1_x0186_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_1_x0186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_1_x0186_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_1_x0186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_3_x0154_dout</name>
<Object>fifo_D_drain_PE_1_3_x0154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_3_x0154_empty_n</name>
<Object>fifo_D_drain_PE_1_3_x0154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_3_x0154_read</name>
<Object>fifo_D_drain_PE_1_3_x0154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_3_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>20337</Average-caseLatency>
<Worst-caseLatency>40593</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>67.783 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 40593</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_3_0_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_3_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 40592</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.135 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>10148</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 10148</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_0_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_3_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 10146</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 33.817 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1691</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1691</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_0_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_3_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_0_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_3_0_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_0_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_3_0_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_0_x0_loop_5>
</D_drain_IO_L1_out_wrapper_3_0_x0_loop_4>
</D_drain_IO_L1_out_wrapper_3_0_x0_loop_3>
<D_drain_IO_L1_out_wrapper_3_0_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_3_0_x0_loop_6</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_0_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_3_0_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_0_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_3_0_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_0_x0_loop_8>
</D_drain_IO_L1_out_wrapper_3_0_x0_loop_7>
<D_drain_IO_L1_out_wrapper_3_0_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_3_0_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_0_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_3_0_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_0_x0_loop_10>
</D_drain_IO_L1_out_wrapper_3_0_x0_loop_9>
</D_drain_IO_L1_out_wrapper_3_0_x0_loop_6>
</D_drain_IO_L1_out_wrapper_3_0_x0_loop_2>
</D_drain_IO_L1_out_wrapper_3_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>482</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_3_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_1_x0186_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_1_x0186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_1_x0186_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_1_x0186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_1_x0186_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_1_x0186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_0_x0185_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_0_x0185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_0_x0185_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_0_x0185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_0_x0185_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_0_x0185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_3_x0153_dout</name>
<Object>fifo_D_drain_PE_0_3_x0153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_3_x0153_empty_n</name>
<Object>fifo_D_drain_PE_0_3_x0153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_3_x0153_read</name>
<Object>fifo_D_drain_PE_0_3_x0153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_boundary_wrapper_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>16785</Average-caseLatency>
<Worst-caseLatency>33489</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>55.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 33489</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_1>
<Name>D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 33488</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.112 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8372</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8372</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_2>
<Name>D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8370</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 27.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1395</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1395</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_3>
<Name>D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_4>
<Name>D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_5>
<Name>D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_5>
</D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_4>
</D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_3>
<D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_7>
<Name>D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_8>
<Name>D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_8>
</D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_2>
</D_drain_IO_L1_out_boundary_wrapper_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>458</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>568</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_3_x0192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_3_x0192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_3_x0192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_4_x0160_dout</name>
<Object>fifo_D_drain_PE_3_4_x0160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_4_x0160_empty_n</name>
<Object>fifo_D_drain_PE_3_4_x0160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_4_x0160_read</name>
<Object>fifo_D_drain_PE_3_4_x0160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_4_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>17985</Average-caseLatency>
<Worst-caseLatency>35889</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>59.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 35889</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_4_2_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_4_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 35888</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.120 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8972</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8972</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_2_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_4_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8970</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 29.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1495</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1495</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_2_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_4_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_2_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_4_2_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_2_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_4_2_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_2_x0_loop_5>
</D_drain_IO_L1_out_wrapper_4_2_x0_loop_4>
</D_drain_IO_L1_out_wrapper_4_2_x0_loop_3>
<D_drain_IO_L1_out_wrapper_4_2_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_4_2_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>196</Latency>
<AbsoluteTimeLatency>0.653 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_2_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_4_2_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_2_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_4_2_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_2_x0_loop_8>
</D_drain_IO_L1_out_wrapper_4_2_x0_loop_7>
<D_drain_IO_L1_out_wrapper_4_2_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_4_2_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_2_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_4_2_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_2_x0_loop_10>
</D_drain_IO_L1_out_wrapper_4_2_x0_loop_9>
</D_drain_IO_L1_out_wrapper_4_2_x0_loop_6>
</D_drain_IO_L1_out_wrapper_4_2_x0_loop_2>
</D_drain_IO_L1_out_wrapper_4_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_4_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_3_x0192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_3_x0192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_3_x0192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_2_x0191_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_2_x0191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_2_x0191_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_2_x0191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_2_x0191_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_2_x0191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_4_x0159_dout</name>
<Object>fifo_D_drain_PE_2_4_x0159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_4_x0159_empty_n</name>
<Object>fifo_D_drain_PE_2_4_x0159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_4_x0159_read</name>
<Object>fifo_D_drain_PE_2_4_x0159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_4_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>19161</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>63.864 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 38241</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_4_1_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_4_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 38240</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.127 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>9560</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 9560</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_1_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_4_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 9558</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 31.857 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1593</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1593</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_1_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_4_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_1_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_4_1_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_1_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_4_1_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_1_x0_loop_5>
</D_drain_IO_L1_out_wrapper_4_1_x0_loop_4>
</D_drain_IO_L1_out_wrapper_4_1_x0_loop_3>
<D_drain_IO_L1_out_wrapper_4_1_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_4_1_x0_loop_6</Name>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_1_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_4_1_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_1_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_4_1_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_1_x0_loop_8>
</D_drain_IO_L1_out_wrapper_4_1_x0_loop_7>
<D_drain_IO_L1_out_wrapper_4_1_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_4_1_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_1_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_4_1_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_1_x0_loop_10>
</D_drain_IO_L1_out_wrapper_4_1_x0_loop_9>
</D_drain_IO_L1_out_wrapper_4_1_x0_loop_6>
</D_drain_IO_L1_out_wrapper_4_1_x0_loop_2>
</D_drain_IO_L1_out_wrapper_4_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_4_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_2_x0191_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_2_x0191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_2_x0191_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_2_x0191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_2_x0191_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_2_x0191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_1_x0190_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_1_x0190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_1_x0190_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_1_x0190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_1_x0190_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_1_x0190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_4_x0158_dout</name>
<Object>fifo_D_drain_PE_1_4_x0158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_4_x0158_empty_n</name>
<Object>fifo_D_drain_PE_1_4_x0158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_4_x0158_read</name>
<Object>fifo_D_drain_PE_1_4_x0158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_4_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>20337</Average-caseLatency>
<Worst-caseLatency>40593</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>67.783 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 40593</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_4_0_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_4_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 40592</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.135 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>10148</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 10148</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_0_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_4_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 10146</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 33.817 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1691</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1691</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_0_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_4_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_0_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_4_0_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_0_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_4_0_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_0_x0_loop_5>
</D_drain_IO_L1_out_wrapper_4_0_x0_loop_4>
</D_drain_IO_L1_out_wrapper_4_0_x0_loop_3>
<D_drain_IO_L1_out_wrapper_4_0_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_4_0_x0_loop_6</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_0_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_4_0_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_0_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_4_0_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_0_x0_loop_8>
</D_drain_IO_L1_out_wrapper_4_0_x0_loop_7>
<D_drain_IO_L1_out_wrapper_4_0_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_4_0_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_0_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_4_0_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_0_x0_loop_10>
</D_drain_IO_L1_out_wrapper_4_0_x0_loop_9>
</D_drain_IO_L1_out_wrapper_4_0_x0_loop_6>
</D_drain_IO_L1_out_wrapper_4_0_x0_loop_2>
</D_drain_IO_L1_out_wrapper_4_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>482</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_4_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_1_x0190_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_1_x0190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_1_x0190_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_1_x0190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_1_x0190_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_1_x0190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_0_x0189_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_0_x0189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_0_x0189_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_0_x0189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_0_x0189_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_0_x0189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_4_x0157_dout</name>
<Object>fifo_D_drain_PE_0_4_x0157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_4_x0157_empty_n</name>
<Object>fifo_D_drain_PE_0_4_x0157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_4_x0157_read</name>
<Object>fifo_D_drain_PE_0_4_x0157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_boundary_wrapper_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>16785</Average-caseLatency>
<Worst-caseLatency>33489</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>55.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 33489</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_1>
<Name>D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 33488</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.112 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8372</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8372</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_2>
<Name>D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8370</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 27.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1395</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1395</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_3>
<Name>D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_4>
<Name>D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_5>
<Name>D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_5>
</D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_4>
</D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_3>
<D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_7>
<Name>D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_8>
<Name>D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_8>
</D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_2>
</D_drain_IO_L1_out_boundary_wrapper_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>458</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>568</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_3_x0196_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_3_x0196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_3_x0196_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_3_x0196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_3_x0196_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_3_x0196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_5_x0164_dout</name>
<Object>fifo_D_drain_PE_3_5_x0164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_5_x0164_empty_n</name>
<Object>fifo_D_drain_PE_3_5_x0164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_5_x0164_read</name>
<Object>fifo_D_drain_PE_3_5_x0164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_5_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>17985</Average-caseLatency>
<Worst-caseLatency>35889</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>59.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 35889</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_5_2_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_5_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 35888</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.120 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8972</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8972</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_2_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_5_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8970</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 29.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1495</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1495</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_2_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_5_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_2_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_5_2_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_2_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_5_2_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_2_x0_loop_5>
</D_drain_IO_L1_out_wrapper_5_2_x0_loop_4>
</D_drain_IO_L1_out_wrapper_5_2_x0_loop_3>
<D_drain_IO_L1_out_wrapper_5_2_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_5_2_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>196</Latency>
<AbsoluteTimeLatency>0.653 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_2_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_5_2_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_2_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_5_2_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_2_x0_loop_8>
</D_drain_IO_L1_out_wrapper_5_2_x0_loop_7>
<D_drain_IO_L1_out_wrapper_5_2_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_5_2_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_2_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_5_2_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_2_x0_loop_10>
</D_drain_IO_L1_out_wrapper_5_2_x0_loop_9>
</D_drain_IO_L1_out_wrapper_5_2_x0_loop_6>
</D_drain_IO_L1_out_wrapper_5_2_x0_loop_2>
</D_drain_IO_L1_out_wrapper_5_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_5_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_3_x0196_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_3_x0196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_3_x0196_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_3_x0196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_3_x0196_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_3_x0196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_2_x0195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_2_x0195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_2_x0195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_5_x0163_dout</name>
<Object>fifo_D_drain_PE_2_5_x0163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_5_x0163_empty_n</name>
<Object>fifo_D_drain_PE_2_5_x0163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_5_x0163_read</name>
<Object>fifo_D_drain_PE_2_5_x0163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_5_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>19161</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>63.864 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 38241</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_5_1_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_5_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 38240</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.127 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>9560</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 9560</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_1_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_5_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 9558</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 31.857 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1593</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1593</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_1_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_5_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_1_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_5_1_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_1_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_5_1_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_1_x0_loop_5>
</D_drain_IO_L1_out_wrapper_5_1_x0_loop_4>
</D_drain_IO_L1_out_wrapper_5_1_x0_loop_3>
<D_drain_IO_L1_out_wrapper_5_1_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_5_1_x0_loop_6</Name>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_1_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_5_1_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_1_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_5_1_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_1_x0_loop_8>
</D_drain_IO_L1_out_wrapper_5_1_x0_loop_7>
<D_drain_IO_L1_out_wrapper_5_1_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_5_1_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_1_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_5_1_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_1_x0_loop_10>
</D_drain_IO_L1_out_wrapper_5_1_x0_loop_9>
</D_drain_IO_L1_out_wrapper_5_1_x0_loop_6>
</D_drain_IO_L1_out_wrapper_5_1_x0_loop_2>
</D_drain_IO_L1_out_wrapper_5_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_5_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_2_x0195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_2_x0195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_2_x0195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_1_x0194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_1_x0194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_1_x0194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_5_x0162_dout</name>
<Object>fifo_D_drain_PE_1_5_x0162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_5_x0162_empty_n</name>
<Object>fifo_D_drain_PE_1_5_x0162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_5_x0162_read</name>
<Object>fifo_D_drain_PE_1_5_x0162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_5_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>20337</Average-caseLatency>
<Worst-caseLatency>40593</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>67.783 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 40593</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_5_0_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_5_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 40592</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.135 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>10148</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 10148</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_0_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_5_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 10146</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 33.817 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1691</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1691</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_0_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_5_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_0_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_5_0_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_0_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_5_0_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_0_x0_loop_5>
</D_drain_IO_L1_out_wrapper_5_0_x0_loop_4>
</D_drain_IO_L1_out_wrapper_5_0_x0_loop_3>
<D_drain_IO_L1_out_wrapper_5_0_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_5_0_x0_loop_6</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_0_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_5_0_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_0_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_5_0_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_0_x0_loop_8>
</D_drain_IO_L1_out_wrapper_5_0_x0_loop_7>
<D_drain_IO_L1_out_wrapper_5_0_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_5_0_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_0_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_5_0_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_0_x0_loop_10>
</D_drain_IO_L1_out_wrapper_5_0_x0_loop_9>
</D_drain_IO_L1_out_wrapper_5_0_x0_loop_6>
</D_drain_IO_L1_out_wrapper_5_0_x0_loop_2>
</D_drain_IO_L1_out_wrapper_5_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>482</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_5_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_1_x0194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_1_x0194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_1_x0194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_0_x0193_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_0_x0193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_0_x0193_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_0_x0193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_0_x0193_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_0_x0193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_5_x0161_dout</name>
<Object>fifo_D_drain_PE_0_5_x0161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_5_x0161_empty_n</name>
<Object>fifo_D_drain_PE_0_5_x0161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_5_x0161_read</name>
<Object>fifo_D_drain_PE_0_5_x0161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_boundary_wrapper_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>16785</Average-caseLatency>
<Worst-caseLatency>33489</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>55.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 33489</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_1>
<Name>D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 33488</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.112 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8372</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8372</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_2>
<Name>D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8370</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 27.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1395</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1395</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_3>
<Name>D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_4>
<Name>D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_5>
<Name>D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_5>
</D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_4>
</D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_3>
<D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_7>
<Name>D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_8>
<Name>D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_8>
</D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_2>
</D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>458</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>568</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_3_x0200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_3_x0200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_3_x0200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_6_x0168_dout</name>
<Object>fifo_D_drain_PE_3_6_x0168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_6_x0168_empty_n</name>
<Object>fifo_D_drain_PE_3_6_x0168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_6_x0168_read</name>
<Object>fifo_D_drain_PE_3_6_x0168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_6_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>17985</Average-caseLatency>
<Worst-caseLatency>35889</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>59.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 35889</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_6_2_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_6_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 35888</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.120 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8972</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8972</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_2_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_6_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8970</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 29.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1495</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1495</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_2_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_6_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_2_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_6_2_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_2_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_6_2_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_2_x0_loop_5>
</D_drain_IO_L1_out_wrapper_6_2_x0_loop_4>
</D_drain_IO_L1_out_wrapper_6_2_x0_loop_3>
<D_drain_IO_L1_out_wrapper_6_2_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_6_2_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>196</Latency>
<AbsoluteTimeLatency>0.653 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_2_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_6_2_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_2_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_6_2_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_2_x0_loop_8>
</D_drain_IO_L1_out_wrapper_6_2_x0_loop_7>
<D_drain_IO_L1_out_wrapper_6_2_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_6_2_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_2_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_6_2_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_2_x0_loop_10>
</D_drain_IO_L1_out_wrapper_6_2_x0_loop_9>
</D_drain_IO_L1_out_wrapper_6_2_x0_loop_6>
</D_drain_IO_L1_out_wrapper_6_2_x0_loop_2>
</D_drain_IO_L1_out_wrapper_6_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_6_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_3_x0200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_3_x0200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_3_x0200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_2_x0199_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_2_x0199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_2_x0199_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_2_x0199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_2_x0199_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_2_x0199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_6_x0167_dout</name>
<Object>fifo_D_drain_PE_2_6_x0167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_6_x0167_empty_n</name>
<Object>fifo_D_drain_PE_2_6_x0167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_6_x0167_read</name>
<Object>fifo_D_drain_PE_2_6_x0167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_6_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>19161</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>63.864 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 38241</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_6_1_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_6_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 38240</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.127 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>9560</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 9560</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_1_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_6_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 9558</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 31.857 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1593</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1593</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_1_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_6_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_1_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_6_1_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_1_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_6_1_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_1_x0_loop_5>
</D_drain_IO_L1_out_wrapper_6_1_x0_loop_4>
</D_drain_IO_L1_out_wrapper_6_1_x0_loop_3>
<D_drain_IO_L1_out_wrapper_6_1_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_6_1_x0_loop_6</Name>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_1_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_6_1_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_1_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_6_1_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_1_x0_loop_8>
</D_drain_IO_L1_out_wrapper_6_1_x0_loop_7>
<D_drain_IO_L1_out_wrapper_6_1_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_6_1_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_1_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_6_1_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_1_x0_loop_10>
</D_drain_IO_L1_out_wrapper_6_1_x0_loop_9>
</D_drain_IO_L1_out_wrapper_6_1_x0_loop_6>
</D_drain_IO_L1_out_wrapper_6_1_x0_loop_2>
</D_drain_IO_L1_out_wrapper_6_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_6_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_2_x0199_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_2_x0199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_2_x0199_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_2_x0199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_2_x0199_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_2_x0199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_1_x0198_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_1_x0198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_1_x0198_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_1_x0198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_1_x0198_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_1_x0198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_6_x0166_dout</name>
<Object>fifo_D_drain_PE_1_6_x0166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_6_x0166_empty_n</name>
<Object>fifo_D_drain_PE_1_6_x0166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_6_x0166_read</name>
<Object>fifo_D_drain_PE_1_6_x0166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_6_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>20337</Average-caseLatency>
<Worst-caseLatency>40593</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>67.783 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 40593</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_6_0_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_6_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 40592</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.135 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>10148</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 10148</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_0_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_6_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 10146</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 33.817 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1691</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1691</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_0_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_6_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_0_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_6_0_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_0_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_6_0_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_0_x0_loop_5>
</D_drain_IO_L1_out_wrapper_6_0_x0_loop_4>
</D_drain_IO_L1_out_wrapper_6_0_x0_loop_3>
<D_drain_IO_L1_out_wrapper_6_0_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_6_0_x0_loop_6</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_0_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_6_0_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_0_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_6_0_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_0_x0_loop_8>
</D_drain_IO_L1_out_wrapper_6_0_x0_loop_7>
<D_drain_IO_L1_out_wrapper_6_0_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_6_0_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_0_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_6_0_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_0_x0_loop_10>
</D_drain_IO_L1_out_wrapper_6_0_x0_loop_9>
</D_drain_IO_L1_out_wrapper_6_0_x0_loop_6>
</D_drain_IO_L1_out_wrapper_6_0_x0_loop_2>
</D_drain_IO_L1_out_wrapper_6_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>482</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_6_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_1_x0198_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_1_x0198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_1_x0198_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_1_x0198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_1_x0198_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_1_x0198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_0_x0197_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_0_x0197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_0_x0197_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_0_x0197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_0_x0197_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_0_x0197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_6_x0165_dout</name>
<Object>fifo_D_drain_PE_0_6_x0165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_6_x0165_empty_n</name>
<Object>fifo_D_drain_PE_0_6_x0165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_6_x0165_read</name>
<Object>fifo_D_drain_PE_0_6_x0165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_boundary_wrapper_7_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>16785</Average-caseLatency>
<Worst-caseLatency>33489</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>55.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 33489</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_1>
<Name>D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 33488</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.112 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8372</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8372</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_2>
<Name>D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8370</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 27.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1395</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1395</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_3>
<Name>D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_4>
<Name>D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_5>
<Name>D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_5>
</D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_4>
</D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_3>
<D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_7>
<Name>D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_8>
<Name>D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_8>
</D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_2>
</D_drain_IO_L1_out_boundary_wrapper_7_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>458</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>568</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_7_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_3_x0204_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_3_x0204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_3_x0204_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_3_x0204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_3_x0204_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_3_x0204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_7_x0172_dout</name>
<Object>fifo_D_drain_PE_3_7_x0172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_7_x0172_empty_n</name>
<Object>fifo_D_drain_PE_3_7_x0172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_7_x0172_read</name>
<Object>fifo_D_drain_PE_3_7_x0172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_7_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>17985</Average-caseLatency>
<Worst-caseLatency>35889</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>59.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 35889</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_7_2_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_7_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 35888</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.120 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8972</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8972</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_2_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_7_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8970</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 29.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1495</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1495</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_2_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_7_2_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_2_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_7_2_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_2_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_7_2_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_2_x0_loop_5>
</D_drain_IO_L1_out_wrapper_7_2_x0_loop_4>
</D_drain_IO_L1_out_wrapper_7_2_x0_loop_3>
<D_drain_IO_L1_out_wrapper_7_2_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_7_2_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>196</Latency>
<AbsoluteTimeLatency>0.653 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_2_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_7_2_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_2_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_7_2_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_2_x0_loop_8>
</D_drain_IO_L1_out_wrapper_7_2_x0_loop_7>
<D_drain_IO_L1_out_wrapper_7_2_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_7_2_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_2_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_7_2_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_2_x0_loop_10>
</D_drain_IO_L1_out_wrapper_7_2_x0_loop_9>
</D_drain_IO_L1_out_wrapper_7_2_x0_loop_6>
</D_drain_IO_L1_out_wrapper_7_2_x0_loop_2>
</D_drain_IO_L1_out_wrapper_7_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_7_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_3_x0204_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_3_x0204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_3_x0204_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_3_x0204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_3_x0204_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_3_x0204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_7_x0171_dout</name>
<Object>fifo_D_drain_PE_2_7_x0171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_7_x0171_empty_n</name>
<Object>fifo_D_drain_PE_2_7_x0171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_7_x0171_read</name>
<Object>fifo_D_drain_PE_2_7_x0171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_7_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>19161</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>63.864 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 38241</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_7_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 38240</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.127 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>9560</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 9560</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_7_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 9558</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 31.857 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1593</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1593</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_7_1_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_7_1_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_7_1_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_5>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_4>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_3>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_7_1_x0_loop_6</Name>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_7_1_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_7_1_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_8>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_7>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_7_1_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_1_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_7_1_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_10>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_9>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_6>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_2>
</D_drain_IO_L1_out_wrapper_7_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_2_x0203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_7_x0170_dout</name>
<Object>fifo_D_drain_PE_1_7_x0170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_7_x0170_empty_n</name>
<Object>fifo_D_drain_PE_1_7_x0170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_7_x0170_read</name>
<Object>fifo_D_drain_PE_1_7_x0170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_7_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>20337</Average-caseLatency>
<Worst-caseLatency>40593</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>67.783 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 40593</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_7_0_x0_loop_1>
<Name>D_drain_IO_L1_out_wrapper_7_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 40592</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.135 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>10148</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 10148</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_0_x0_loop_2>
<Name>D_drain_IO_L1_out_wrapper_7_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 10146</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 33.817 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1691</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1691</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_0_x0_loop_3>
<Name>D_drain_IO_L1_out_wrapper_7_0_x0_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_0_x0_loop_4>
<Name>D_drain_IO_L1_out_wrapper_7_0_x0_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_0_x0_loop_5>
<Name>D_drain_IO_L1_out_wrapper_7_0_x0_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_0_x0_loop_5>
</D_drain_IO_L1_out_wrapper_7_0_x0_loop_4>
</D_drain_IO_L1_out_wrapper_7_0_x0_loop_3>
<D_drain_IO_L1_out_wrapper_7_0_x0_loop_6>
<Name>D_drain_IO_L1_out_wrapper_7_0_x0_loop_6</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_0_x0_loop_7>
<Name>D_drain_IO_L1_out_wrapper_7_0_x0_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_0_x0_loop_8>
<Name>D_drain_IO_L1_out_wrapper_7_0_x0_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_0_x0_loop_8>
</D_drain_IO_L1_out_wrapper_7_0_x0_loop_7>
<D_drain_IO_L1_out_wrapper_7_0_x0_loop_9>
<Name>D_drain_IO_L1_out_wrapper_7_0_x0_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_0_x0_loop_10>
<Name>D_drain_IO_L1_out_wrapper_7_0_x0_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_0_x0_loop_10>
</D_drain_IO_L1_out_wrapper_7_0_x0_loop_9>
</D_drain_IO_L1_out_wrapper_7_0_x0_loop_6>
</D_drain_IO_L1_out_wrapper_7_0_x0_loop_2>
</D_drain_IO_L1_out_wrapper_7_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>482</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_7_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_1_x0202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_0_x0201_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_0_x0201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_0_x0201_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_0_x0201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_0_x0201_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_0_x0201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_7_x0169_dout</name>
<Object>fifo_D_drain_PE_0_7_x0169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_7_x0169_empty_n</name>
<Object>fifo_D_drain_PE_0_7_x0169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_7_x0169_read</name>
<Object>fifo_D_drain_PE_0_7_x0169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L2_out_boundary_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>4761</Average-caseLatency>
<Worst-caseLatency>9465</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>15.868 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>31.547 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 9465</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L2_out_boundary_x0_loop_1>
<Name>D_drain_IO_L2_out_boundary_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 9464</Latency>
<AbsoluteTimeLatency>0.187 us ~ 31.544 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>2366</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 2366</PipelineDepth>
<D_drain_IO_L2_out_boundary_x0_loop_2>
<Name>D_drain_IO_L2_out_boundary_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 2364</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 7.879 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>394</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 394</PipelineDepth>
<D_drain_IO_L2_out_boundary_x0_loop_4>
<Name>D_drain_IO_L2_out_boundary_x0_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_boundary_x0_loop_5>
<Name>D_drain_IO_L2_out_boundary_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_boundary_x0_loop_6>
<Name>D_drain_IO_L2_out_boundary_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_boundary_x0_loop_6>
</D_drain_IO_L2_out_boundary_x0_loop_5>
</D_drain_IO_L2_out_boundary_x0_loop_4>
</D_drain_IO_L2_out_boundary_x0_loop_2>
</D_drain_IO_L2_out_boundary_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>41</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>237</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L2_out_boundary_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_7_x0212_din</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_7_x0212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_7_x0212_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_7_x0212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_7_x0212_write</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_7_x0212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_0_x0201_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_0_x0201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_0_x0201_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_0_x0201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_0_x0201_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_0_x0201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L2_out_6_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18969</Best-caseLatency>
<Average-caseLatency>47337</Average-caseLatency>
<Worst-caseLatency>75705</Worst-caseLatency>
<Best-caseRealTimeLatency>63.224 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.158 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18969 ~ 75705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L2_out_6_x0_loop_1>
<Name>D_drain_IO_L2_out_6_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>18968 ~ 75704</Latency>
<AbsoluteTimeLatency>63.220 us ~ 0.252 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4742</min>
<max>18926</max>
</range>
</IterationLatency>
<PipelineDepth>4742 ~ 18926</PipelineDepth>
<D_drain_IO_L2_out_6_x0_loop_2>
<Name>D_drain_IO_L2_out_6_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>4740 ~ 18924</Latency>
<AbsoluteTimeLatency>15.798 us ~ 63.074 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>790</min>
<max>3154</max>
</range>
</IterationLatency>
<PipelineDepth>790 ~ 3154</PipelineDepth>
<D_drain_IO_L2_out_6_x0_loop_3>
<Name>D_drain_IO_L2_out_6_x0_loop_3</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>788 ~ 3152</Latency>
<AbsoluteTimeLatency>2.626 us ~ 10.506 us</AbsoluteTimeLatency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<D_drain_IO_L2_out_6_x0_loop_4>
<Name>D_drain_IO_L2_out_6_x0_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_6_x0_loop_5>
<Name>D_drain_IO_L2_out_6_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_6_x0_loop_6>
<Name>D_drain_IO_L2_out_6_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_6_x0_loop_6>
</D_drain_IO_L2_out_6_x0_loop_5>
</D_drain_IO_L2_out_6_x0_loop_4>
<D_drain_IO_L2_out_6_x0_loop_7>
<Name>D_drain_IO_L2_out_6_x0_loop_7</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_6_x0_loop_8>
<Name>D_drain_IO_L2_out_6_x0_loop_8</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_6_x0_loop_9>
<Name>D_drain_IO_L2_out_6_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_6_x0_loop_9>
</D_drain_IO_L2_out_6_x0_loop_8>
</D_drain_IO_L2_out_6_x0_loop_7>
</D_drain_IO_L2_out_6_x0_loop_3>
</D_drain_IO_L2_out_6_x0_loop_2>
</D_drain_IO_L2_out_6_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>72</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>399</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L2_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L2_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L2_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L2_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L2_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L2_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L2_out_6_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_7_x0212_dout</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_7_x0212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_7_x0212_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_7_x0212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_7_x0212_read</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_7_x0212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_6_x0211_din</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_6_x0211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_6_x0211_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_6_x0211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_6_x0211_write</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_6_x0211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_0_x0197_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_0_x0197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_0_x0197_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_0_x0197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_0_x0197_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_0_x0197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L2_out_5_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18969</Best-caseLatency>
<Average-caseLatency>47337</Average-caseLatency>
<Worst-caseLatency>75705</Worst-caseLatency>
<Best-caseRealTimeLatency>63.224 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.158 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18969 ~ 75705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L2_out_5_x0_loop_1>
<Name>D_drain_IO_L2_out_5_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>18968 ~ 75704</Latency>
<AbsoluteTimeLatency>63.220 us ~ 0.252 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4742</min>
<max>18926</max>
</range>
</IterationLatency>
<PipelineDepth>4742 ~ 18926</PipelineDepth>
<D_drain_IO_L2_out_5_x0_loop_2>
<Name>D_drain_IO_L2_out_5_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>4740 ~ 18924</Latency>
<AbsoluteTimeLatency>15.798 us ~ 63.074 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>790</min>
<max>3154</max>
</range>
</IterationLatency>
<PipelineDepth>790 ~ 3154</PipelineDepth>
<D_drain_IO_L2_out_5_x0_loop_3>
<Name>D_drain_IO_L2_out_5_x0_loop_3</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>788 ~ 3152</Latency>
<AbsoluteTimeLatency>2.626 us ~ 10.506 us</AbsoluteTimeLatency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<D_drain_IO_L2_out_5_x0_loop_4>
<Name>D_drain_IO_L2_out_5_x0_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_5_x0_loop_5>
<Name>D_drain_IO_L2_out_5_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_5_x0_loop_6>
<Name>D_drain_IO_L2_out_5_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_5_x0_loop_6>
</D_drain_IO_L2_out_5_x0_loop_5>
</D_drain_IO_L2_out_5_x0_loop_4>
<D_drain_IO_L2_out_5_x0_loop_7>
<Name>D_drain_IO_L2_out_5_x0_loop_7</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_5_x0_loop_8>
<Name>D_drain_IO_L2_out_5_x0_loop_8</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_5_x0_loop_9>
<Name>D_drain_IO_L2_out_5_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_5_x0_loop_9>
</D_drain_IO_L2_out_5_x0_loop_8>
</D_drain_IO_L2_out_5_x0_loop_7>
</D_drain_IO_L2_out_5_x0_loop_3>
</D_drain_IO_L2_out_5_x0_loop_2>
</D_drain_IO_L2_out_5_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>72</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>399</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L2_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L2_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L2_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L2_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L2_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L2_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L2_out_5_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_6_x0211_dout</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_6_x0211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_6_x0211_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_6_x0211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_6_x0211_read</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_6_x0211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_5_x0210_din</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_5_x0210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_5_x0210_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_5_x0210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_5_x0210_write</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_5_x0210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_0_x0193_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_0_x0193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_0_x0193_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_0_x0193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_0_x0193_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_0_x0193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L2_out_4_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18969</Best-caseLatency>
<Average-caseLatency>47337</Average-caseLatency>
<Worst-caseLatency>75705</Worst-caseLatency>
<Best-caseRealTimeLatency>63.224 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.158 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18969 ~ 75705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L2_out_4_x0_loop_1>
<Name>D_drain_IO_L2_out_4_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>18968 ~ 75704</Latency>
<AbsoluteTimeLatency>63.220 us ~ 0.252 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4742</min>
<max>18926</max>
</range>
</IterationLatency>
<PipelineDepth>4742 ~ 18926</PipelineDepth>
<D_drain_IO_L2_out_4_x0_loop_2>
<Name>D_drain_IO_L2_out_4_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>4740 ~ 18924</Latency>
<AbsoluteTimeLatency>15.798 us ~ 63.074 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>790</min>
<max>3154</max>
</range>
</IterationLatency>
<PipelineDepth>790 ~ 3154</PipelineDepth>
<D_drain_IO_L2_out_4_x0_loop_3>
<Name>D_drain_IO_L2_out_4_x0_loop_3</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>788 ~ 3152</Latency>
<AbsoluteTimeLatency>2.626 us ~ 10.506 us</AbsoluteTimeLatency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<D_drain_IO_L2_out_4_x0_loop_4>
<Name>D_drain_IO_L2_out_4_x0_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_4_x0_loop_5>
<Name>D_drain_IO_L2_out_4_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_4_x0_loop_6>
<Name>D_drain_IO_L2_out_4_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_4_x0_loop_6>
</D_drain_IO_L2_out_4_x0_loop_5>
</D_drain_IO_L2_out_4_x0_loop_4>
<D_drain_IO_L2_out_4_x0_loop_7>
<Name>D_drain_IO_L2_out_4_x0_loop_7</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_4_x0_loop_8>
<Name>D_drain_IO_L2_out_4_x0_loop_8</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_4_x0_loop_9>
<Name>D_drain_IO_L2_out_4_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_4_x0_loop_9>
</D_drain_IO_L2_out_4_x0_loop_8>
</D_drain_IO_L2_out_4_x0_loop_7>
</D_drain_IO_L2_out_4_x0_loop_3>
</D_drain_IO_L2_out_4_x0_loop_2>
</D_drain_IO_L2_out_4_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>72</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>399</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L2_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L2_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L2_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L2_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L2_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L2_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L2_out_4_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_5_x0210_dout</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_5_x0210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_5_x0210_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_5_x0210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_5_x0210_read</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_5_x0210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_4_x0209_din</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_4_x0209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_4_x0209_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_4_x0209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_4_x0209_write</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_4_x0209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_0_x0189_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_0_x0189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_0_x0189_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_0_x0189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_0_x0189_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_0_x0189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L2_out_3_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18969</Best-caseLatency>
<Average-caseLatency>47337</Average-caseLatency>
<Worst-caseLatency>75705</Worst-caseLatency>
<Best-caseRealTimeLatency>63.224 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.158 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18969 ~ 75705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L2_out_3_x0_loop_1>
<Name>D_drain_IO_L2_out_3_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>18968 ~ 75704</Latency>
<AbsoluteTimeLatency>63.220 us ~ 0.252 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4742</min>
<max>18926</max>
</range>
</IterationLatency>
<PipelineDepth>4742 ~ 18926</PipelineDepth>
<D_drain_IO_L2_out_3_x0_loop_2>
<Name>D_drain_IO_L2_out_3_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>4740 ~ 18924</Latency>
<AbsoluteTimeLatency>15.798 us ~ 63.074 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>790</min>
<max>3154</max>
</range>
</IterationLatency>
<PipelineDepth>790 ~ 3154</PipelineDepth>
<D_drain_IO_L2_out_3_x0_loop_3>
<Name>D_drain_IO_L2_out_3_x0_loop_3</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>788 ~ 3152</Latency>
<AbsoluteTimeLatency>2.626 us ~ 10.506 us</AbsoluteTimeLatency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<D_drain_IO_L2_out_3_x0_loop_4>
<Name>D_drain_IO_L2_out_3_x0_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_3_x0_loop_5>
<Name>D_drain_IO_L2_out_3_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_3_x0_loop_6>
<Name>D_drain_IO_L2_out_3_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_3_x0_loop_6>
</D_drain_IO_L2_out_3_x0_loop_5>
</D_drain_IO_L2_out_3_x0_loop_4>
<D_drain_IO_L2_out_3_x0_loop_7>
<Name>D_drain_IO_L2_out_3_x0_loop_7</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_3_x0_loop_8>
<Name>D_drain_IO_L2_out_3_x0_loop_8</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_3_x0_loop_9>
<Name>D_drain_IO_L2_out_3_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_3_x0_loop_9>
</D_drain_IO_L2_out_3_x0_loop_8>
</D_drain_IO_L2_out_3_x0_loop_7>
</D_drain_IO_L2_out_3_x0_loop_3>
</D_drain_IO_L2_out_3_x0_loop_2>
</D_drain_IO_L2_out_3_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>72</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>399</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L2_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L2_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L2_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L2_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L2_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L2_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L2_out_3_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_4_x0209_dout</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_4_x0209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_4_x0209_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_4_x0209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_4_x0209_read</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_4_x0209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_3_x0208_din</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_3_x0208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_3_x0208_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_3_x0208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_3_x0208_write</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_3_x0208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_0_x0185_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_0_x0185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_0_x0185_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_0_x0185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_0_x0185_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_0_x0185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L2_out_2_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18969</Best-caseLatency>
<Average-caseLatency>47337</Average-caseLatency>
<Worst-caseLatency>75705</Worst-caseLatency>
<Best-caseRealTimeLatency>63.224 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.158 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18969 ~ 75705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L2_out_2_x0_loop_1>
<Name>D_drain_IO_L2_out_2_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>18968 ~ 75704</Latency>
<AbsoluteTimeLatency>63.220 us ~ 0.252 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4742</min>
<max>18926</max>
</range>
</IterationLatency>
<PipelineDepth>4742 ~ 18926</PipelineDepth>
<D_drain_IO_L2_out_2_x0_loop_2>
<Name>D_drain_IO_L2_out_2_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>4740 ~ 18924</Latency>
<AbsoluteTimeLatency>15.798 us ~ 63.074 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>790</min>
<max>3154</max>
</range>
</IterationLatency>
<PipelineDepth>790 ~ 3154</PipelineDepth>
<D_drain_IO_L2_out_2_x0_loop_3>
<Name>D_drain_IO_L2_out_2_x0_loop_3</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>788 ~ 3152</Latency>
<AbsoluteTimeLatency>2.626 us ~ 10.506 us</AbsoluteTimeLatency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<D_drain_IO_L2_out_2_x0_loop_4>
<Name>D_drain_IO_L2_out_2_x0_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_2_x0_loop_5>
<Name>D_drain_IO_L2_out_2_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_2_x0_loop_6>
<Name>D_drain_IO_L2_out_2_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_2_x0_loop_6>
</D_drain_IO_L2_out_2_x0_loop_5>
</D_drain_IO_L2_out_2_x0_loop_4>
<D_drain_IO_L2_out_2_x0_loop_7>
<Name>D_drain_IO_L2_out_2_x0_loop_7</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_2_x0_loop_8>
<Name>D_drain_IO_L2_out_2_x0_loop_8</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_2_x0_loop_9>
<Name>D_drain_IO_L2_out_2_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_2_x0_loop_9>
</D_drain_IO_L2_out_2_x0_loop_8>
</D_drain_IO_L2_out_2_x0_loop_7>
</D_drain_IO_L2_out_2_x0_loop_3>
</D_drain_IO_L2_out_2_x0_loop_2>
</D_drain_IO_L2_out_2_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>72</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>399</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L2_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L2_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L2_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L2_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L2_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L2_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L2_out_2_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_3_x0208_dout</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_3_x0208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_3_x0208_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_3_x0208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_3_x0208_read</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_3_x0208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_2_x0207_din</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_2_x0207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_2_x0207_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_2_x0207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_2_x0207_write</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_2_x0207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_0_x0181_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_0_x0181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_0_x0181_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_0_x0181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_0_x0181_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_0_x0181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L2_out_1_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18969</Best-caseLatency>
<Average-caseLatency>47337</Average-caseLatency>
<Worst-caseLatency>75705</Worst-caseLatency>
<Best-caseRealTimeLatency>63.224 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.158 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18969 ~ 75705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L2_out_1_x0_loop_1>
<Name>D_drain_IO_L2_out_1_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>18968 ~ 75704</Latency>
<AbsoluteTimeLatency>63.220 us ~ 0.252 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4742</min>
<max>18926</max>
</range>
</IterationLatency>
<PipelineDepth>4742 ~ 18926</PipelineDepth>
<D_drain_IO_L2_out_1_x0_loop_2>
<Name>D_drain_IO_L2_out_1_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>4740 ~ 18924</Latency>
<AbsoluteTimeLatency>15.798 us ~ 63.074 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>790</min>
<max>3154</max>
</range>
</IterationLatency>
<PipelineDepth>790 ~ 3154</PipelineDepth>
<D_drain_IO_L2_out_1_x0_loop_3>
<Name>D_drain_IO_L2_out_1_x0_loop_3</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>788 ~ 3152</Latency>
<AbsoluteTimeLatency>2.626 us ~ 10.506 us</AbsoluteTimeLatency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<D_drain_IO_L2_out_1_x0_loop_4>
<Name>D_drain_IO_L2_out_1_x0_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_1_x0_loop_5>
<Name>D_drain_IO_L2_out_1_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_1_x0_loop_6>
<Name>D_drain_IO_L2_out_1_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_1_x0_loop_6>
</D_drain_IO_L2_out_1_x0_loop_5>
</D_drain_IO_L2_out_1_x0_loop_4>
<D_drain_IO_L2_out_1_x0_loop_7>
<Name>D_drain_IO_L2_out_1_x0_loop_7</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_1_x0_loop_8>
<Name>D_drain_IO_L2_out_1_x0_loop_8</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_1_x0_loop_9>
<Name>D_drain_IO_L2_out_1_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_1_x0_loop_9>
</D_drain_IO_L2_out_1_x0_loop_8>
</D_drain_IO_L2_out_1_x0_loop_7>
</D_drain_IO_L2_out_1_x0_loop_3>
</D_drain_IO_L2_out_1_x0_loop_2>
</D_drain_IO_L2_out_1_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>72</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>399</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L2_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L2_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L2_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L2_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L2_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L2_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L2_out_1_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_2_x0207_dout</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_2_x0207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_2_x0207_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_2_x0207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_2_x0207_read</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_2_x0207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_1_x0206_din</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_1_x0206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_1_x0206_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_1_x0206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_1_x0206_write</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_1_x0206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_0_x0177_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_0_x0177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_0_x0177_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_0_x0177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_0_x0177_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_0_x0177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L2_out_0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18969</Best-caseLatency>
<Average-caseLatency>47337</Average-caseLatency>
<Worst-caseLatency>75705</Worst-caseLatency>
<Best-caseRealTimeLatency>63.224 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.158 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18969 ~ 75705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L2_out_0_x0_loop_1>
<Name>D_drain_IO_L2_out_0_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>18968 ~ 75704</Latency>
<AbsoluteTimeLatency>63.220 us ~ 0.252 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4742</min>
<max>18926</max>
</range>
</IterationLatency>
<PipelineDepth>4742 ~ 18926</PipelineDepth>
<D_drain_IO_L2_out_0_x0_loop_2>
<Name>D_drain_IO_L2_out_0_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>4740 ~ 18924</Latency>
<AbsoluteTimeLatency>15.798 us ~ 63.074 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>790</min>
<max>3154</max>
</range>
</IterationLatency>
<PipelineDepth>790 ~ 3154</PipelineDepth>
<D_drain_IO_L2_out_0_x0_loop_3>
<Name>D_drain_IO_L2_out_0_x0_loop_3</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>788 ~ 3152</Latency>
<AbsoluteTimeLatency>2.626 us ~ 10.506 us</AbsoluteTimeLatency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<D_drain_IO_L2_out_0_x0_loop_4>
<Name>D_drain_IO_L2_out_0_x0_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_0_x0_loop_5>
<Name>D_drain_IO_L2_out_0_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_0_x0_loop_6>
<Name>D_drain_IO_L2_out_0_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_0_x0_loop_6>
</D_drain_IO_L2_out_0_x0_loop_5>
</D_drain_IO_L2_out_0_x0_loop_4>
<D_drain_IO_L2_out_0_x0_loop_7>
<Name>D_drain_IO_L2_out_0_x0_loop_7</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_0_x0_loop_8>
<Name>D_drain_IO_L2_out_0_x0_loop_8</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_0_x0_loop_9>
<Name>D_drain_IO_L2_out_0_x0_loop_9</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_0_x0_loop_9>
</D_drain_IO_L2_out_0_x0_loop_8>
</D_drain_IO_L2_out_0_x0_loop_7>
</D_drain_IO_L2_out_0_x0_loop_3>
</D_drain_IO_L2_out_0_x0_loop_2>
</D_drain_IO_L2_out_0_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>76</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>408</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_1_x0206_dout</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_1_x0206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_1_x0206_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_1_x0206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_1_x0206_read</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_1_x0206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_0_x0205_din</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_0_x0205</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_0_x0205_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_0_x0205</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_0_x0205_write</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_0_x0205</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_0_x0173_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_0_x0173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_0_x0173_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_0_x0173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_0_x0173_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_0_x0173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L3_out_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>9513</Best-caseLatency>
<Average-caseLatency>37881</Average-caseLatency>
<Worst-caseLatency>75705</Worst-caseLatency>
<Best-caseRealTimeLatency>31.707 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.126 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>9513 ~ 75705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L3_out_x0_loop_1>
<Name>D_drain_IO_L3_out_x0_loop_1</Name>
<TripCount>4</TripCount>
<Latency>9512 ~ 75704</Latency>
<AbsoluteTimeLatency>31.703 us ~ 0.252 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2378</min>
<max>18926</max>
</range>
</IterationLatency>
<PipelineDepth>2378 ~ 18926</PipelineDepth>
<D_drain_IO_L3_out_x0_loop_2>
<Name>D_drain_IO_L3_out_x0_loop_2</Name>
<TripCount>6</TripCount>
<Latency>2376 ~ 18924</Latency>
<AbsoluteTimeLatency>7.919 us ~ 63.074 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>396</min>
<max>3154</max>
</range>
</IterationLatency>
<PipelineDepth>396 ~ 3154</PipelineDepth>
<D_drain_IO_L3_out_x0_loop_3>
<Name>D_drain_IO_L3_out_x0_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>394 ~ 3152</Latency>
<AbsoluteTimeLatency>1.313 us ~ 10.506 us</AbsoluteTimeLatency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<D_drain_IO_L3_out_x0_loop_4>
<Name>D_drain_IO_L3_out_x0_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L3_out_x0_loop_5>
<Name>D_drain_IO_L3_out_x0_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L3_out_x0_loop_6>
<Name>D_drain_IO_L3_out_x0_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L3_out_x0_loop_6>
</D_drain_IO_L3_out_x0_loop_5>
</D_drain_IO_L3_out_x0_loop_4>
</D_drain_IO_L3_out_x0_loop_3>
</D_drain_IO_L3_out_x0_loop_2>
</D_drain_IO_L3_out_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>52</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>273</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L3_out_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_out_din</name>
<Object>fifo_D_drain_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_out_full_n</name>
<Object>fifo_D_drain_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_out_write</name>
<Object>fifo_D_drain_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_local_in_dout</name>
<Object>fifo_D_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_local_in_empty_n</name>
<Object>fifo_D_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_local_in_read</name>
<Object>fifo_D_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L3_out_serialize_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>12289</Best-caseLatency>
<Average-caseLatency>12289</Average-caseLatency>
<Worst-caseLatency>12289</Worst-caseLatency>
<Best-caseRealTimeLatency>40.959 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>40.959 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>40.959 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>12289</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L3_out_serialize_x0_loop_1>
<Name>D_drain_IO_L3_out_serialize_x0_loop_1</Name>
<TripCount>1024</TripCount>
<Latency>12288</Latency>
<AbsoluteTimeLatency>40.956 us</AbsoluteTimeLatency>
<IterationLatency>12</IterationLatency>
<PipelineDepth>12</PipelineDepth>
<D_drain_IO_L3_out_serialize_x0_loop_2>
<Name>D_drain_IO_L3_out_serialize_x0_loop_2</Name>
<TripCount>4</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L3_out_serialize_x0_loop_2>
</D_drain_IO_L3_out_serialize_x0_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>422</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>287</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L3_out_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L3_out_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L3_out_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L3_out_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L3_out_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L3_out_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L3_out_serialize_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L3_out_serialize_x04_dout</name>
<Object>fifo_D_drain_D_drain_IO_L3_out_serialize_x04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L3_out_serialize_x04_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L3_out_serialize_x04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L3_out_serialize_x04_read</name>
<Object>fifo_D_drain_D_drain_IO_L3_out_serialize_x04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_address0</name>
<Object>D</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_ce0</name>
<Object>D</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_we0</name>
<Object>D</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_d0</name>
<Object>D</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>kernel0_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1463927210</Best-caseLatency>
<Average-caseLatency>2027629492</Average-caseLatency>
<Worst-caseLatency>1224218434</Worst-caseLatency>
<Best-caseRealTimeLatency>4.879 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>4.080 sec</Worst-caseRealTimeLatency>
<DataflowPipelineThroughput>4055258578</DataflowPipelineThroughput>
<PipelineInitiationInterval>4055258578</PipelineInitiationInterval>
<PipelineType>dataflow</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>192</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>3</UTIL_BRAM>
<DSP>160</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>1</UTIL_DSP>
<FF>205788</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>5</UTIL_FF>
<LUT>151568</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>8</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>m_axi_gmem_A_AWVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWADDR</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWLEN</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWSIZE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWBURST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWLOCK</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWCACHE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWPROT</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWQOS</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWREGION</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WDATA</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WSTRB</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WLAST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARADDR</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARLEN</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARSIZE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARBURST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARLOCK</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARCACHE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARPROT</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARQOS</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARREGION</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RDATA</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RLAST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RRESP</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BRESP</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWADDR</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWLEN</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWSIZE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWBURST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWLOCK</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWCACHE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWPROT</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWQOS</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWREGION</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WDATA</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WSTRB</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WLAST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARADDR</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARLEN</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARSIZE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARBURST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARLOCK</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARCACHE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARPROT</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARQOS</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARREGION</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RDATA</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RLAST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RRESP</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BRESP</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>A</name>
<Object>A</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_ap_vld</name>
<Object>A</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B</name>
<Object>B</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_ap_vld</name>
<Object>B</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_address0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_ce0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_d0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_q0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_we0</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_address1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_ce1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_d1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_q1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_we1</name>
<Object>C</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_address0</name>
<Object>D</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_ce0</name>
<Object>D</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_d0</name>
<Object>D</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_q0</name>
<Object>D</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_we0</name>
<Object>D</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_address1</name>
<Object>D</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_ce1</name>
<Object>D</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_d1</name>
<Object>D</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_q1</name>
<Object>D</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_we1</name>
<Object>D</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>kernel0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>nondf_kernel_heat_x0</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.634</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>37401820</Best-caseLatency>
<Average-caseLatency>37401820</Average-caseLatency>
<Worst-caseLatency>37401820</Worst-caseLatency>
<Best-caseRealTimeLatency>0.125 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.125 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.125 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>37401820</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<nondf_kernel_heat_x0_loop_1>
<Name>nondf_kernel_heat_x0_loop_1</Name>
<TripCount>32</TripCount>
<Latency>100416</Latency>
<AbsoluteTimeLatency>0.335 ms</AbsoluteTimeLatency>
<IterationLatency>3138</IterationLatency>
<PipelineDepth>3138</PipelineDepth>
<nondf_kernel_heat_x0_loop_2>
<Name>nondf_kernel_heat_x0_loop_2</Name>
<TripCount>32</TripCount>
<Latency>3136</Latency>
<AbsoluteTimeLatency>10.452 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<nondf_kernel_heat_x0_loop_3>
<Name>nondf_kernel_heat_x0_loop_3</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</nondf_kernel_heat_x0_loop_3>
</nondf_kernel_heat_x0_loop_2>
</nondf_kernel_heat_x0_loop_1>
<nondf_kernel_heat_x0_loop_4>
<Name>nondf_kernel_heat_x0_loop_4</Name>
<TripCount>10</TripCount>
<Latency>18648620</Latency>
<AbsoluteTimeLatency>62.156 ms</AbsoluteTimeLatency>
<IterationLatency>1864862</IterationLatency>
<PipelineDepth>1864862</PipelineDepth>
<nondf_kernel_heat_x0_loop_5>
<Name>nondf_kernel_heat_x0_loop_5</Name>
<TripCount>30</TripCount>
<Latency>1864860</Latency>
<AbsoluteTimeLatency>6.216 ms</AbsoluteTimeLatency>
<IterationLatency>62162</IterationLatency>
<PipelineDepth>62162</PipelineDepth>
<nondf_kernel_heat_x0_loop_6>
<Name>nondf_kernel_heat_x0_loop_6</Name>
<TripCount>30</TripCount>
<Latency>62160</Latency>
<AbsoluteTimeLatency>0.207 ms</AbsoluteTimeLatency>
<IterationLatency>2072</IterationLatency>
<PipelineDepth>2072</PipelineDepth>
<nondf_kernel_heat_x0_loop_7>
<Name>nondf_kernel_heat_x0_loop_7</Name>
<TripCount>30</TripCount>
<Latency>2070</Latency>
<AbsoluteTimeLatency>6.899 us</AbsoluteTimeLatency>
<IterationLatency>69</IterationLatency>
<PipelineDepth>69</PipelineDepth>
</nondf_kernel_heat_x0_loop_7>
</nondf_kernel_heat_x0_loop_6>
</nondf_kernel_heat_x0_loop_5>
</nondf_kernel_heat_x0_loop_4>
<nondf_kernel_heat_x0_loop_8>
<Name>nondf_kernel_heat_x0_loop_8</Name>
<TripCount>10</TripCount>
<Latency>18648620</Latency>
<AbsoluteTimeLatency>62.156 ms</AbsoluteTimeLatency>
<IterationLatency>1864862</IterationLatency>
<PipelineDepth>1864862</PipelineDepth>
<nondf_kernel_heat_x0_loop_9>
<Name>nondf_kernel_heat_x0_loop_9</Name>
<TripCount>30</TripCount>
<Latency>1864860</Latency>
<AbsoluteTimeLatency>6.216 ms</AbsoluteTimeLatency>
<IterationLatency>62162</IterationLatency>
<PipelineDepth>62162</PipelineDepth>
<nondf_kernel_heat_x0_loop_10>
<Name>nondf_kernel_heat_x0_loop_10</Name>
<TripCount>30</TripCount>
<Latency>62160</Latency>
<AbsoluteTimeLatency>0.207 ms</AbsoluteTimeLatency>
<IterationLatency>2072</IterationLatency>
<PipelineDepth>2072</PipelineDepth>
<nondf_kernel_heat_x0_loop_11>
<Name>nondf_kernel_heat_x0_loop_11</Name>
<TripCount>30</TripCount>
<Latency>2070</Latency>
<AbsoluteTimeLatency>6.899 us</AbsoluteTimeLatency>
<IterationLatency>69</IterationLatency>
<PipelineDepth>69</PipelineDepth>
</nondf_kernel_heat_x0_loop_11>
</nondf_kernel_heat_x0_loop_10>
</nondf_kernel_heat_x0_loop_9>
</nondf_kernel_heat_x0_loop_8>
<nondf_kernel_heat_x0_loop_12>
<Name>nondf_kernel_heat_x0_loop_12</Name>
<TripCount>32</TripCount>
<Latency>4160</Latency>
<AbsoluteTimeLatency>13.865 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<nondf_kernel_heat_x0_loop_13>
<Name>nondf_kernel_heat_x0_loop_13</Name>
<TripCount>32</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</nondf_kernel_heat_x0_loop_13>
</nondf_kernel_heat_x0_loop_12>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>256</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>4</UTIL_BRAM>
<DSP>25</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>10421</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>11995</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>nondf_kernel_heat_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>nondf_kernel_heat_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>nondf_kernel_heat_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>nondf_kernel_heat_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>nondf_kernel_heat_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>nondf_kernel_heat_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xout_address0</name>
<Object>xout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>xout_ce0</name>
<Object>xout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xout_q0</name>
<Object>xout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_address0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_ce0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_we0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_d0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>nondf_kernel_heat_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.634</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>37401820</Best-caseLatency>
<Average-caseLatency>37401820</Average-caseLatency>
<Worst-caseLatency>37401820</Worst-caseLatency>
<Best-caseRealTimeLatency>0.125 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.125 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.125 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>37401820</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<nondf_kernel_heat_x1_loop_1>
<Name>nondf_kernel_heat_x1_loop_1</Name>
<TripCount>32</TripCount>
<Latency>100416</Latency>
<AbsoluteTimeLatency>0.335 ms</AbsoluteTimeLatency>
<IterationLatency>3138</IterationLatency>
<PipelineDepth>3138</PipelineDepth>
<nondf_kernel_heat_x1_loop_2>
<Name>nondf_kernel_heat_x1_loop_2</Name>
<TripCount>32</TripCount>
<Latency>3136</Latency>
<AbsoluteTimeLatency>10.452 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<nondf_kernel_heat_x1_loop_3>
<Name>nondf_kernel_heat_x1_loop_3</Name>
<TripCount>32</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</nondf_kernel_heat_x1_loop_3>
</nondf_kernel_heat_x1_loop_2>
</nondf_kernel_heat_x1_loop_1>
<nondf_kernel_heat_x1_loop_4>
<Name>nondf_kernel_heat_x1_loop_4</Name>
<TripCount>10</TripCount>
<Latency>18648620</Latency>
<AbsoluteTimeLatency>62.156 ms</AbsoluteTimeLatency>
<IterationLatency>1864862</IterationLatency>
<PipelineDepth>1864862</PipelineDepth>
<nondf_kernel_heat_x1_loop_5>
<Name>nondf_kernel_heat_x1_loop_5</Name>
<TripCount>30</TripCount>
<Latency>1864860</Latency>
<AbsoluteTimeLatency>6.216 ms</AbsoluteTimeLatency>
<IterationLatency>62162</IterationLatency>
<PipelineDepth>62162</PipelineDepth>
<nondf_kernel_heat_x1_loop_6>
<Name>nondf_kernel_heat_x1_loop_6</Name>
<TripCount>30</TripCount>
<Latency>62160</Latency>
<AbsoluteTimeLatency>0.207 ms</AbsoluteTimeLatency>
<IterationLatency>2072</IterationLatency>
<PipelineDepth>2072</PipelineDepth>
<nondf_kernel_heat_x1_loop_7>
<Name>nondf_kernel_heat_x1_loop_7</Name>
<TripCount>30</TripCount>
<Latency>2070</Latency>
<AbsoluteTimeLatency>6.899 us</AbsoluteTimeLatency>
<IterationLatency>69</IterationLatency>
<PipelineDepth>69</PipelineDepth>
</nondf_kernel_heat_x1_loop_7>
</nondf_kernel_heat_x1_loop_6>
</nondf_kernel_heat_x1_loop_5>
</nondf_kernel_heat_x1_loop_4>
<nondf_kernel_heat_x1_loop_8>
<Name>nondf_kernel_heat_x1_loop_8</Name>
<TripCount>10</TripCount>
<Latency>18648620</Latency>
<AbsoluteTimeLatency>62.156 ms</AbsoluteTimeLatency>
<IterationLatency>1864862</IterationLatency>
<PipelineDepth>1864862</PipelineDepth>
<nondf_kernel_heat_x1_loop_9>
<Name>nondf_kernel_heat_x1_loop_9</Name>
<TripCount>30</TripCount>
<Latency>1864860</Latency>
<AbsoluteTimeLatency>6.216 ms</AbsoluteTimeLatency>
<IterationLatency>62162</IterationLatency>
<PipelineDepth>62162</PipelineDepth>
<nondf_kernel_heat_x1_loop_10>
<Name>nondf_kernel_heat_x1_loop_10</Name>
<TripCount>30</TripCount>
<Latency>62160</Latency>
<AbsoluteTimeLatency>0.207 ms</AbsoluteTimeLatency>
<IterationLatency>2072</IterationLatency>
<PipelineDepth>2072</PipelineDepth>
<nondf_kernel_heat_x1_loop_11>
<Name>nondf_kernel_heat_x1_loop_11</Name>
<TripCount>30</TripCount>
<Latency>2070</Latency>
<AbsoluteTimeLatency>6.899 us</AbsoluteTimeLatency>
<IterationLatency>69</IterationLatency>
<PipelineDepth>69</PipelineDepth>
</nondf_kernel_heat_x1_loop_11>
</nondf_kernel_heat_x1_loop_10>
</nondf_kernel_heat_x1_loop_9>
</nondf_kernel_heat_x1_loop_8>
<nondf_kernel_heat_x1_loop_12>
<Name>nondf_kernel_heat_x1_loop_12</Name>
<TripCount>32</TripCount>
<Latency>4160</Latency>
<AbsoluteTimeLatency>13.865 us</AbsoluteTimeLatency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<nondf_kernel_heat_x1_loop_13>
<Name>nondf_kernel_heat_x1_loop_13</Name>
<TripCount>32</TripCount>
<Latency>128</Latency>
<AbsoluteTimeLatency>0.427 us</AbsoluteTimeLatency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</nondf_kernel_heat_x1_loop_13>
</nondf_kernel_heat_x1_loop_12>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>256</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>4</UTIL_BRAM>
<DSP>25</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>10421</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>11994</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>nondf_kernel_heat_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>nondf_kernel_heat_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>nondf_kernel_heat_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>nondf_kernel_heat_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>nondf_kernel_heat_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>nondf_kernel_heat_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xout_address0</name>
<Object>xout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>xout_ce0</name>
<Object>xout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xout_q0</name>
<Object>xout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_address0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_ce0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_we0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>xin_d0</name>
<Object>xin</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>kernel0_x1_entry6</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.217</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>0</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>2</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>29</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel0_x1.entry6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel0_x1.entry6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel0_x1.entry6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel0_x1.entry6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>kernel0_x1.entry6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel0_x1.entry6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel0_x1.entry6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C</name>
<Object>C</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>D</name>
<Object>D</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_din</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_full_n</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_write</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_out_din</name>
<Object>D_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_out_full_n</name>
<Object>D_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_out_write</name>
<Object>D_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>kernel0_x1_entry15</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>0</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>2</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>47</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel0_x1.entry15</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel0_x1.entry15</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel0_x1.entry15</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel0_x1.entry15</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>kernel0_x1.entry15</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel0_x1.entry15</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel0_x1.entry15</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_dout</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_empty_n</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_read</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_dout</name>
<Object>D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_empty_n</name>
<Object>D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_read</name>
<Object>D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_din</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_full_n</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_out_write</name>
<Object>C_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_out_din</name>
<Object>D_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_out_full_n</name>
<Object>D_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_out_write</name>
<Object>D_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L3_in_serialize_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.417</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2049</Best-caseLatency>
<Average-caseLatency>2049</Average-caseLatency>
<Worst-caseLatency>2049</Worst-caseLatency>
<Best-caseRealTimeLatency>6.829 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.829 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>6.829 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2049</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L3_in_serialize_x1_loop_1>
<Name>A_IO_L3_in_serialize_x1_loop_1</Name>
<TripCount>1024</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>6.826 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L3_in_serialize_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>26</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>79</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L3_in_serialize_x11_din</name>
<Object>fifo_A_A_IO_L3_in_serialize_x11</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L3_in_serialize_x11_full_n</name>
<Object>fifo_A_A_IO_L3_in_serialize_x11</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L3_in_serialize_x11_write</name>
<Object>fifo_A_A_IO_L3_in_serialize_x11</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_address0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_ce0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_q0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L3_in_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>13793337</Best-caseLatency>
<Average-caseLatency>13793337</Average-caseLatency>
<Worst-caseLatency>13793337</Worst-caseLatency>
<Best-caseRealTimeLatency>45.973 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>45.973 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>45.973 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>13793337</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L3_in_x1_loop_1>
<Name>A_IO_L3_in_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>13793336</Latency>
<AbsoluteTimeLatency>45.973 ms</AbsoluteTimeLatency>
<IterationLatency>3448334</IterationLatency>
<PipelineDepth>3448334</PipelineDepth>
<A_IO_L3_in_x1_loop_2>
<Name>A_IO_L3_in_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>3448332</Latency>
<AbsoluteTimeLatency>11.493 ms</AbsoluteTimeLatency>
<IterationLatency>574722</IterationLatency>
<PipelineDepth>574722</PipelineDepth>
<A_IO_L3_in_x1_loop_3>
<Name>A_IO_L3_in_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>574720</Latency>
<AbsoluteTimeLatency>1.916 ms</AbsoluteTimeLatency>
<IterationLatency>4490</IterationLatency>
<PipelineDepth>4490</PipelineDepth>
<A_IO_L3_in_x1_loop_4>
<Name>A_IO_L3_in_x1_loop_4</Name>
<TripCount>4</TripCount>
<Latency>4488</Latency>
<AbsoluteTimeLatency>14.959 us</AbsoluteTimeLatency>
<IterationLatency>1122</IterationLatency>
<PipelineDepth>1122</PipelineDepth>
<A_IO_L3_in_x1_loop_5>
<Name>A_IO_L3_in_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L3_in_x1_loop_6>
<Name>A_IO_L3_in_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L3_in_x1_loop_7>
<Name>A_IO_L3_in_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L3_in_x1_loop_7>
</A_IO_L3_in_x1_loop_6>
</A_IO_L3_in_x1_loop_5>
</A_IO_L3_in_x1_loop_4>
</A_IO_L3_in_x1_loop_3>
</A_IO_L3_in_x1_loop_2>
</A_IO_L3_in_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>68</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>291</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_in_dout</name>
<Object>fifo_A_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_in_empty_n</name>
<Object>fifo_A_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_in_read</name>
<Object>fifo_A_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_local_out_din</name>
<Object>fifo_A_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_local_out_full_n</name>
<Object>fifo_A_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_local_out_write</name>
<Object>fifo_A_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>13846718</Best-caseLatency>
<Average-caseLatency>91119806</Average-caseLatency>
<Worst-caseLatency>168392894</Worst-caseLatency>
<Best-caseRealTimeLatency>46.151 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.304 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.561 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>13846718 ~ 168392894</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_0_x1_loop_1>
<Name>A_IO_L2_in_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>13796408 ~ 168342584</Latency>
<AbsoluteTimeLatency>45.983 ms ~ 0.561 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>3449102</min>
<max>42085646</max>
</range>
</IterationLatency>
<PipelineDepth>3449102 ~ 42085646</PipelineDepth>
<A_IO_L2_in_0_x1_loop_2>
<Name>A_IO_L2_in_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>3449100 ~ 42085644</Latency>
<AbsoluteTimeLatency>11.496 ms ~ 0.140 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>574850</min>
<max>7014274</max>
</range>
</IterationLatency>
<PipelineDepth>574850 ~ 7014274</PipelineDepth>
<A_IO_L2_in_0_x1_loop_3>
<Name>A_IO_L2_in_0_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>574848 ~ 7014272</Latency>
<AbsoluteTimeLatency>1.916 ms ~ 23.379 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4491</min>
<max>54799</max>
</range>
</IterationLatency>
<PipelineDepth>4491 ~ 54799</PipelineDepth>
<A_IO_L2_in_0_x1_loop_4>
<Name>A_IO_L2_in_0_x1_loop_4</Name>
<TripCount>4</TripCount>
<Latency>4488</Latency>
<AbsoluteTimeLatency>14.959 us</AbsoluteTimeLatency>
<IterationLatency>1122</IterationLatency>
<PipelineDepth>1122</PipelineDepth>
<A_IO_L2_in_0_x1_loop_5>
<Name>A_IO_L2_in_0_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_0_x1_loop_6>
<Name>A_IO_L2_in_0_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_0_x1_loop_7>
<Name>A_IO_L2_in_0_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x1_loop_7>
</A_IO_L2_in_0_x1_loop_6>
</A_IO_L2_in_0_x1_loop_5>
<A_IO_L2_in_0_x1_loop_8>
<Name>A_IO_L2_in_0_x1_loop_8</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_0_x1_loop_9>
<Name>A_IO_L2_in_0_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_0_x1_loop_10>
<Name>A_IO_L2_in_0_x1_loop_10</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x1_loop_10>
</A_IO_L2_in_0_x1_loop_9>
</A_IO_L2_in_0_x1_loop_8>
</A_IO_L2_in_0_x1_loop_4>
<A_IO_L2_in_0_x1_loop_11>
<Name>A_IO_L2_in_0_x1_loop_11</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_0_x1_loop_12>
<Name>A_IO_L2_in_0_x1_loop_12</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_0_x1_loop_13>
<Name>A_IO_L2_in_0_x1_loop_13</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_0_x1_loop_14>
<Name>A_IO_L2_in_0_x1_loop_14</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_0_x1_loop_15>
<Name>A_IO_L2_in_0_x1_loop_15</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_0_x1_loop_15>
</A_IO_L2_in_0_x1_loop_14>
</A_IO_L2_in_0_x1_loop_13>
</A_IO_L2_in_0_x1_loop_12>
</A_IO_L2_in_0_x1_loop_11>
<A_IO_L2_in_0_x1_loop_16>
<Name>A_IO_L2_in_0_x1_loop_16</Name>
<TripCount>4</TripCount>
<Latency>4488</Latency>
<AbsoluteTimeLatency>14.959 us</AbsoluteTimeLatency>
<IterationLatency>1122</IterationLatency>
<PipelineDepth>1122</PipelineDepth>
<A_IO_L2_in_0_x1_loop_17>
<Name>A_IO_L2_in_0_x1_loop_17</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_0_x1_loop_18>
<Name>A_IO_L2_in_0_x1_loop_18</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_0_x1_loop_19>
<Name>A_IO_L2_in_0_x1_loop_19</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x1_loop_19>
</A_IO_L2_in_0_x1_loop_18>
</A_IO_L2_in_0_x1_loop_17>
<A_IO_L2_in_0_x1_loop_20>
<Name>A_IO_L2_in_0_x1_loop_20</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_0_x1_loop_21>
<Name>A_IO_L2_in_0_x1_loop_21</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_0_x1_loop_22>
<Name>A_IO_L2_in_0_x1_loop_22</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x1_loop_22>
</A_IO_L2_in_0_x1_loop_21>
</A_IO_L2_in_0_x1_loop_20>
</A_IO_L2_in_0_x1_loop_16>
<A_IO_L2_in_0_x1_loop_23>
<Name>A_IO_L2_in_0_x1_loop_23</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_0_x1_loop_24>
<Name>A_IO_L2_in_0_x1_loop_24</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_0_x1_loop_25>
<Name>A_IO_L2_in_0_x1_loop_25</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_0_x1_loop_26>
<Name>A_IO_L2_in_0_x1_loop_26</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_0_x1_loop_27>
<Name>A_IO_L2_in_0_x1_loop_27</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_0_x1_loop_27>
</A_IO_L2_in_0_x1_loop_26>
</A_IO_L2_in_0_x1_loop_25>
</A_IO_L2_in_0_x1_loop_24>
</A_IO_L2_in_0_x1_loop_23>
</A_IO_L2_in_0_x1_loop_3>
</A_IO_L2_in_0_x1_loop_2>
</A_IO_L2_in_0_x1_loop_1>
<A_IO_L2_in_0_x1_loop_28>
<Name>A_IO_L2_in_0_x1_loop_28</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_0_x1_loop_29>
<Name>A_IO_L2_in_0_x1_loop_29</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_0_x1_loop_30>
<Name>A_IO_L2_in_0_x1_loop_30</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_0_x1_loop_31>
<Name>A_IO_L2_in_0_x1_loop_31</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_0_x1_loop_32>
<Name>A_IO_L2_in_0_x1_loop_32</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_0_x1_loop_32>
</A_IO_L2_in_0_x1_loop_31>
</A_IO_L2_in_0_x1_loop_30>
</A_IO_L2_in_0_x1_loop_29>
</A_IO_L2_in_0_x1_loop_28>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2652</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2191</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x15_dout</name>
<Object>fifo_A_A_IO_L2_in_0_x15</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x15_empty_n</name>
<Object>fifo_A_A_IO_L2_in_0_x15</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x15_read</name>
<Object>fifo_A_A_IO_L2_in_0_x15</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x16_din</name>
<Object>fifo_A_A_IO_L2_in_1_x16</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x16_full_n</name>
<Object>fifo_A_A_IO_L2_in_1_x16</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x16_write</name>
<Object>fifo_A_A_IO_L2_in_1_x16</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x125_din</name>
<Object>fifo_A_PE_0_0_x125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x125_full_n</name>
<Object>fifo_A_PE_0_0_x125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x125_write</name>
<Object>fifo_A_PE_0_0_x125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>10399934</Best-caseLatency>
<Average-caseLatency>87673022</Average-caseLatency>
<Worst-caseLatency>164946110</Worst-caseLatency>
<Best-caseRealTimeLatency>34.663 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.292 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.550 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>10399934 ~ 164946110</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_1_x1_loop_1>
<Name>A_IO_L2_in_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>10349624 ~ 164895800</Latency>
<AbsoluteTimeLatency>34.495 ms ~ 0.550 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2587406</min>
<max>41223950</max>
</range>
</IterationLatency>
<PipelineDepth>2587406 ~ 41223950</PipelineDepth>
<A_IO_L2_in_1_x1_loop_2>
<Name>A_IO_L2_in_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>2587404 ~ 41223948</Latency>
<AbsoluteTimeLatency>8.624 ms ~ 0.137 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>431234</min>
<max>6870658</max>
</range>
</IterationLatency>
<PipelineDepth>431234 ~ 6870658</PipelineDepth>
<A_IO_L2_in_1_x1_loop_3>
<Name>A_IO_L2_in_1_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>431232 ~ 6870656</Latency>
<AbsoluteTimeLatency>1.437 ms ~ 22.900 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>3369</min>
<max>53677</max>
</range>
</IterationLatency>
<PipelineDepth>3369 ~ 53677</PipelineDepth>
<A_IO_L2_in_1_x1_loop_4>
<Name>A_IO_L2_in_1_x1_loop_4</Name>
<TripCount>3</TripCount>
<Latency>3366</Latency>
<AbsoluteTimeLatency>11.219 us</AbsoluteTimeLatency>
<IterationLatency>1122</IterationLatency>
<PipelineDepth>1122</PipelineDepth>
<A_IO_L2_in_1_x1_loop_5>
<Name>A_IO_L2_in_1_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_1_x1_loop_6>
<Name>A_IO_L2_in_1_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_1_x1_loop_7>
<Name>A_IO_L2_in_1_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_1_x1_loop_7>
</A_IO_L2_in_1_x1_loop_6>
</A_IO_L2_in_1_x1_loop_5>
<A_IO_L2_in_1_x1_loop_8>
<Name>A_IO_L2_in_1_x1_loop_8</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_1_x1_loop_9>
<Name>A_IO_L2_in_1_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_1_x1_loop_10>
<Name>A_IO_L2_in_1_x1_loop_10</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_1_x1_loop_10>
</A_IO_L2_in_1_x1_loop_9>
</A_IO_L2_in_1_x1_loop_8>
</A_IO_L2_in_1_x1_loop_4>
<A_IO_L2_in_1_x1_loop_11>
<Name>A_IO_L2_in_1_x1_loop_11</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_1_x1_loop_12>
<Name>A_IO_L2_in_1_x1_loop_12</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_1_x1_loop_13>
<Name>A_IO_L2_in_1_x1_loop_13</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_1_x1_loop_14>
<Name>A_IO_L2_in_1_x1_loop_14</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_1_x1_loop_15>
<Name>A_IO_L2_in_1_x1_loop_15</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_1_x1_loop_15>
</A_IO_L2_in_1_x1_loop_14>
</A_IO_L2_in_1_x1_loop_13>
</A_IO_L2_in_1_x1_loop_12>
</A_IO_L2_in_1_x1_loop_11>
<A_IO_L2_in_1_x1_loop_16>
<Name>A_IO_L2_in_1_x1_loop_16</Name>
<TripCount>3</TripCount>
<Latency>3366</Latency>
<AbsoluteTimeLatency>11.219 us</AbsoluteTimeLatency>
<IterationLatency>1122</IterationLatency>
<PipelineDepth>1122</PipelineDepth>
<A_IO_L2_in_1_x1_loop_17>
<Name>A_IO_L2_in_1_x1_loop_17</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_1_x1_loop_18>
<Name>A_IO_L2_in_1_x1_loop_18</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_1_x1_loop_19>
<Name>A_IO_L2_in_1_x1_loop_19</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_1_x1_loop_19>
</A_IO_L2_in_1_x1_loop_18>
</A_IO_L2_in_1_x1_loop_17>
<A_IO_L2_in_1_x1_loop_20>
<Name>A_IO_L2_in_1_x1_loop_20</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_1_x1_loop_21>
<Name>A_IO_L2_in_1_x1_loop_21</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_1_x1_loop_22>
<Name>A_IO_L2_in_1_x1_loop_22</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_1_x1_loop_22>
</A_IO_L2_in_1_x1_loop_21>
</A_IO_L2_in_1_x1_loop_20>
</A_IO_L2_in_1_x1_loop_16>
<A_IO_L2_in_1_x1_loop_23>
<Name>A_IO_L2_in_1_x1_loop_23</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_1_x1_loop_24>
<Name>A_IO_L2_in_1_x1_loop_24</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_1_x1_loop_25>
<Name>A_IO_L2_in_1_x1_loop_25</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_1_x1_loop_26>
<Name>A_IO_L2_in_1_x1_loop_26</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_1_x1_loop_27>
<Name>A_IO_L2_in_1_x1_loop_27</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_1_x1_loop_27>
</A_IO_L2_in_1_x1_loop_26>
</A_IO_L2_in_1_x1_loop_25>
</A_IO_L2_in_1_x1_loop_24>
</A_IO_L2_in_1_x1_loop_23>
</A_IO_L2_in_1_x1_loop_3>
</A_IO_L2_in_1_x1_loop_2>
</A_IO_L2_in_1_x1_loop_1>
<A_IO_L2_in_1_x1_loop_28>
<Name>A_IO_L2_in_1_x1_loop_28</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_1_x1_loop_29>
<Name>A_IO_L2_in_1_x1_loop_29</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_1_x1_loop_30>
<Name>A_IO_L2_in_1_x1_loop_30</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_1_x1_loop_31>
<Name>A_IO_L2_in_1_x1_loop_31</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_1_x1_loop_32>
<Name>A_IO_L2_in_1_x1_loop_32</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_1_x1_loop_32>
</A_IO_L2_in_1_x1_loop_31>
</A_IO_L2_in_1_x1_loop_30>
</A_IO_L2_in_1_x1_loop_29>
</A_IO_L2_in_1_x1_loop_28>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2646</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2191</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x16_dout</name>
<Object>fifo_A_A_IO_L2_in_1_x16</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x16_empty_n</name>
<Object>fifo_A_A_IO_L2_in_1_x16</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x16_read</name>
<Object>fifo_A_A_IO_L2_in_1_x16</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x17_din</name>
<Object>fifo_A_A_IO_L2_in_2_x17</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x17_full_n</name>
<Object>fifo_A_A_IO_L2_in_2_x17</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x17_write</name>
<Object>fifo_A_A_IO_L2_in_2_x17</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x134_din</name>
<Object>fifo_A_PE_1_0_x134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x134_full_n</name>
<Object>fifo_A_PE_1_0_x134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x134_write</name>
<Object>fifo_A_PE_1_0_x134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6953150</Best-caseLatency>
<Average-caseLatency>84226238</Average-caseLatency>
<Worst-caseLatency>161499326</Worst-caseLatency>
<Best-caseRealTimeLatency>23.175 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.281 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.538 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>6953150 ~ 161499326</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_2_x1_loop_1>
<Name>A_IO_L2_in_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6902840 ~ 161449016</Latency>
<AbsoluteTimeLatency>23.007 ms ~ 0.538 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1725710</min>
<max>40362254</max>
</range>
</IterationLatency>
<PipelineDepth>1725710 ~ 40362254</PipelineDepth>
<A_IO_L2_in_2_x1_loop_2>
<Name>A_IO_L2_in_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1725708 ~ 40362252</Latency>
<AbsoluteTimeLatency>5.752 ms ~ 0.135 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>287618</min>
<max>6727042</max>
</range>
</IterationLatency>
<PipelineDepth>287618 ~ 6727042</PipelineDepth>
<A_IO_L2_in_2_x1_loop_3>
<Name>A_IO_L2_in_2_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>287616 ~ 6727040</Latency>
<AbsoluteTimeLatency>0.959 ms ~ 22.421 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2247</min>
<max>52555</max>
</range>
</IterationLatency>
<PipelineDepth>2247 ~ 52555</PipelineDepth>
<A_IO_L2_in_2_x1_loop_4>
<Name>A_IO_L2_in_2_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>2244</Latency>
<AbsoluteTimeLatency>7.479 us</AbsoluteTimeLatency>
<IterationLatency>1122</IterationLatency>
<PipelineDepth>1122</PipelineDepth>
<A_IO_L2_in_2_x1_loop_5>
<Name>A_IO_L2_in_2_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_2_x1_loop_6>
<Name>A_IO_L2_in_2_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_2_x1_loop_7>
<Name>A_IO_L2_in_2_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_2_x1_loop_7>
</A_IO_L2_in_2_x1_loop_6>
</A_IO_L2_in_2_x1_loop_5>
<A_IO_L2_in_2_x1_loop_8>
<Name>A_IO_L2_in_2_x1_loop_8</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_2_x1_loop_9>
<Name>A_IO_L2_in_2_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_2_x1_loop_10>
<Name>A_IO_L2_in_2_x1_loop_10</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_2_x1_loop_10>
</A_IO_L2_in_2_x1_loop_9>
</A_IO_L2_in_2_x1_loop_8>
</A_IO_L2_in_2_x1_loop_4>
<A_IO_L2_in_2_x1_loop_11>
<Name>A_IO_L2_in_2_x1_loop_11</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_2_x1_loop_12>
<Name>A_IO_L2_in_2_x1_loop_12</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_2_x1_loop_13>
<Name>A_IO_L2_in_2_x1_loop_13</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_2_x1_loop_14>
<Name>A_IO_L2_in_2_x1_loop_14</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_2_x1_loop_15>
<Name>A_IO_L2_in_2_x1_loop_15</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_2_x1_loop_15>
</A_IO_L2_in_2_x1_loop_14>
</A_IO_L2_in_2_x1_loop_13>
</A_IO_L2_in_2_x1_loop_12>
</A_IO_L2_in_2_x1_loop_11>
<A_IO_L2_in_2_x1_loop_16>
<Name>A_IO_L2_in_2_x1_loop_16</Name>
<TripCount>2</TripCount>
<Latency>2244</Latency>
<AbsoluteTimeLatency>7.479 us</AbsoluteTimeLatency>
<IterationLatency>1122</IterationLatency>
<PipelineDepth>1122</PipelineDepth>
<A_IO_L2_in_2_x1_loop_17>
<Name>A_IO_L2_in_2_x1_loop_17</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_2_x1_loop_18>
<Name>A_IO_L2_in_2_x1_loop_18</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_2_x1_loop_19>
<Name>A_IO_L2_in_2_x1_loop_19</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_2_x1_loop_19>
</A_IO_L2_in_2_x1_loop_18>
</A_IO_L2_in_2_x1_loop_17>
<A_IO_L2_in_2_x1_loop_20>
<Name>A_IO_L2_in_2_x1_loop_20</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_2_x1_loop_21>
<Name>A_IO_L2_in_2_x1_loop_21</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_2_x1_loop_22>
<Name>A_IO_L2_in_2_x1_loop_22</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_2_x1_loop_22>
</A_IO_L2_in_2_x1_loop_21>
</A_IO_L2_in_2_x1_loop_20>
</A_IO_L2_in_2_x1_loop_16>
<A_IO_L2_in_2_x1_loop_23>
<Name>A_IO_L2_in_2_x1_loop_23</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_2_x1_loop_24>
<Name>A_IO_L2_in_2_x1_loop_24</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_2_x1_loop_25>
<Name>A_IO_L2_in_2_x1_loop_25</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_2_x1_loop_26>
<Name>A_IO_L2_in_2_x1_loop_26</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_2_x1_loop_27>
<Name>A_IO_L2_in_2_x1_loop_27</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_2_x1_loop_27>
</A_IO_L2_in_2_x1_loop_26>
</A_IO_L2_in_2_x1_loop_25>
</A_IO_L2_in_2_x1_loop_24>
</A_IO_L2_in_2_x1_loop_23>
</A_IO_L2_in_2_x1_loop_3>
</A_IO_L2_in_2_x1_loop_2>
</A_IO_L2_in_2_x1_loop_1>
<A_IO_L2_in_2_x1_loop_28>
<Name>A_IO_L2_in_2_x1_loop_28</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_2_x1_loop_29>
<Name>A_IO_L2_in_2_x1_loop_29</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_2_x1_loop_30>
<Name>A_IO_L2_in_2_x1_loop_30</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_2_x1_loop_31>
<Name>A_IO_L2_in_2_x1_loop_31</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_2_x1_loop_32>
<Name>A_IO_L2_in_2_x1_loop_32</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_2_x1_loop_32>
</A_IO_L2_in_2_x1_loop_31>
</A_IO_L2_in_2_x1_loop_30>
</A_IO_L2_in_2_x1_loop_29>
</A_IO_L2_in_2_x1_loop_28>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2646</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2191</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x17_dout</name>
<Object>fifo_A_A_IO_L2_in_2_x17</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x17_empty_n</name>
<Object>fifo_A_A_IO_L2_in_2_x17</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_2_x17_read</name>
<Object>fifo_A_A_IO_L2_in_2_x17</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x18_din</name>
<Object>fifo_A_A_IO_L2_in_3_x18</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x18_full_n</name>
<Object>fifo_A_A_IO_L2_in_3_x18</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x18_write</name>
<Object>fifo_A_A_IO_L2_in_3_x18</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x143_din</name>
<Object>fifo_A_PE_2_0_x143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x143_full_n</name>
<Object>fifo_A_PE_2_0_x143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x143_write</name>
<Object>fifo_A_PE_2_0_x143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_IO_L2_in_boundary_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.417</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>3500222</Best-caseLatency>
<Average-caseLatency>80773310</Average-caseLatency>
<Worst-caseLatency>158046398</Worst-caseLatency>
<Best-caseRealTimeLatency>11.666 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.269 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.527 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>3500222 ~ 158046398</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_boundary_x1_loop_1>
<Name>A_IO_L2_in_boundary_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>3449912 ~ 157996088</Latency>
<AbsoluteTimeLatency>11.499 ms ~ 0.527 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>862478</min>
<max>39499022</max>
</range>
</IterationLatency>
<PipelineDepth>862478 ~ 39499022</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_2>
<Name>A_IO_L2_in_boundary_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>862476 ~ 39499020</Latency>
<AbsoluteTimeLatency>2.875 ms ~ 0.132 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>143746</min>
<max>6583170</max>
</range>
</IterationLatency>
<PipelineDepth>143746 ~ 6583170</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_3>
<Name>A_IO_L2_in_boundary_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>143744 ~ 6583168</Latency>
<AbsoluteTimeLatency>0.479 ms ~ 21.942 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1123</min>
<max>51431</max>
</range>
</IterationLatency>
<PipelineDepth>1123 ~ 51431</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_5>
<Name>A_IO_L2_in_boundary_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_6>
<Name>A_IO_L2_in_boundary_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_7>
<Name>A_IO_L2_in_boundary_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_boundary_x1_loop_7>
</A_IO_L2_in_boundary_x1_loop_6>
</A_IO_L2_in_boundary_x1_loop_5>
<A_IO_L2_in_boundary_x1_loop_8>
<Name>A_IO_L2_in_boundary_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_9>
<Name>A_IO_L2_in_boundary_x1_loop_9</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_10>
<Name>A_IO_L2_in_boundary_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_11>
<Name>A_IO_L2_in_boundary_x1_loop_11</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_12>
<Name>A_IO_L2_in_boundary_x1_loop_12</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_boundary_x1_loop_12>
</A_IO_L2_in_boundary_x1_loop_11>
</A_IO_L2_in_boundary_x1_loop_10>
</A_IO_L2_in_boundary_x1_loop_9>
</A_IO_L2_in_boundary_x1_loop_8>
<A_IO_L2_in_boundary_x1_loop_14>
<Name>A_IO_L2_in_boundary_x1_loop_14</Name>
<TripCount>16</TripCount>
<Latency>1120</Latency>
<AbsoluteTimeLatency>3.733 us</AbsoluteTimeLatency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_15>
<Name>A_IO_L2_in_boundary_x1_loop_15</Name>
<TripCount>2</TripCount>
<Latency>68</Latency>
<AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_16>
<Name>A_IO_L2_in_boundary_x1_loop_16</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_boundary_x1_loop_16>
</A_IO_L2_in_boundary_x1_loop_15>
</A_IO_L2_in_boundary_x1_loop_14>
<A_IO_L2_in_boundary_x1_loop_17>
<Name>A_IO_L2_in_boundary_x1_loop_17</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_18>
<Name>A_IO_L2_in_boundary_x1_loop_18</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_19>
<Name>A_IO_L2_in_boundary_x1_loop_19</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_20>
<Name>A_IO_L2_in_boundary_x1_loop_20</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_21>
<Name>A_IO_L2_in_boundary_x1_loop_21</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_boundary_x1_loop_21>
</A_IO_L2_in_boundary_x1_loop_20>
</A_IO_L2_in_boundary_x1_loop_19>
</A_IO_L2_in_boundary_x1_loop_18>
</A_IO_L2_in_boundary_x1_loop_17>
</A_IO_L2_in_boundary_x1_loop_3>
</A_IO_L2_in_boundary_x1_loop_2>
</A_IO_L2_in_boundary_x1_loop_1>
<A_IO_L2_in_boundary_x1_loop_22>
<Name>A_IO_L2_in_boundary_x1_loop_22</Name>
<TripCount>2</TripCount>
<Latency>50308</Latency>
<AbsoluteTimeLatency>0.168 ms</AbsoluteTimeLatency>
<IterationLatency>25154</IterationLatency>
<PipelineDepth>25154</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_23>
<Name>A_IO_L2_in_boundary_x1_loop_23</Name>
<TripCount>32</TripCount>
<Latency>25152</Latency>
<AbsoluteTimeLatency>83.832 us</AbsoluteTimeLatency>
<IterationLatency>786</IterationLatency>
<PipelineDepth>786</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_24>
<Name>A_IO_L2_in_boundary_x1_loop_24</Name>
<TripCount>8</TripCount>
<Latency>784</Latency>
<AbsoluteTimeLatency>2.613 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_25>
<Name>A_IO_L2_in_boundary_x1_loop_25</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<A_IO_L2_in_boundary_x1_loop_26>
<Name>A_IO_L2_in_boundary_x1_loop_26</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_IO_L2_in_boundary_x1_loop_26>
</A_IO_L2_in_boundary_x1_loop_25>
</A_IO_L2_in_boundary_x1_loop_24>
</A_IO_L2_in_boundary_x1_loop_23>
</A_IO_L2_in_boundary_x1_loop_22>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>2582</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1903</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x18_dout</name>
<Object>fifo_A_A_IO_L2_in_3_x18</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x18_empty_n</name>
<Object>fifo_A_A_IO_L2_in_3_x18</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_3_x18_read</name>
<Object>fifo_A_A_IO_L2_in_3_x18</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x152_din</name>
<Object>fifo_A_PE_3_0_x152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x152_full_n</name>
<Object>fifo_A_PE_3_0_x152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x152_write</name>
<Object>fifo_A_PE_3_0_x152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L3_in_serialize_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.560</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5121</Best-caseLatency>
<Average-caseLatency>5121</Average-caseLatency>
<Worst-caseLatency>5121</Worst-caseLatency>
<Best-caseRealTimeLatency>17.068 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>17.068 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>17.068 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5121</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L3_in_serialize_x1_loop_1>
<Name>B_IO_L3_in_serialize_x1_loop_1</Name>
<TripCount>1024</TripCount>
<Latency>5120</Latency>
<AbsoluteTimeLatency>17.065 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<B_IO_L3_in_serialize_x1_loop_2>
<Name>B_IO_L3_in_serialize_x1_loop_2</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L3_in_serialize_x1_loop_2>
</B_IO_L3_in_serialize_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>541</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>122</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L3_in_serialize_x12_din</name>
<Object>fifo_B_B_IO_L3_in_serialize_x12</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L3_in_serialize_x12_full_n</name>
<Object>fifo_B_B_IO_L3_in_serialize_x12</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L3_in_serialize_x12_write</name>
<Object>fifo_B_B_IO_L3_in_serialize_x12</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_address0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_ce0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_q0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L3_in_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>24633</Best-caseLatency>
<Average-caseLatency>79929</Average-caseLatency>
<Worst-caseLatency>153657</Worst-caseLatency>
<Best-caseRealTimeLatency>82.102 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.266 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.512 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>24633 ~ 153657</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L3_in_x1_loop_1>
<Name>B_IO_L3_in_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>24632 ~ 153656</Latency>
<AbsoluteTimeLatency>82.098 us ~ 0.512 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>6158</min>
<max>38414</max>
</range>
</IterationLatency>
<PipelineDepth>6158 ~ 38414</PipelineDepth>
<B_IO_L3_in_x1_loop_2>
<Name>B_IO_L3_in_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>6156 ~ 38412</Latency>
<AbsoluteTimeLatency>20.518 us ~ 0.128 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1026</min>
<max>6402</max>
</range>
</IterationLatency>
<PipelineDepth>1026 ~ 6402</PipelineDepth>
<B_IO_L3_in_x1_loop_3>
<Name>B_IO_L3_in_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1024 ~ 6400</Latency>
<AbsoluteTimeLatency>3.413 us ~ 21.331 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8</min>
<max>50</max>
</range>
</IterationLatency>
<PipelineDepth>8 ~ 50</PipelineDepth>
<B_IO_L3_in_x1_loop_4>
<Name>B_IO_L3_in_x1_loop_4</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>6 ~ 48</Latency>
<AbsoluteTimeLatency>19.998 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<B_IO_L3_in_x1_loop_5>
<Name>B_IO_L3_in_x1_loop_5</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L3_in_x1_loop_5>
</B_IO_L3_in_x1_loop_4>
</B_IO_L3_in_x1_loop_3>
</B_IO_L3_in_x1_loop_2>
</B_IO_L3_in_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>51</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>243</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_in_dout</name>
<Object>fifo_B_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_in_empty_n</name>
<Object>fifo_B_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_in_read</name>
<Object>fifo_B_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_local_out_din</name>
<Object>fifo_B_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_local_out_full_n</name>
<Object>fifo_B_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_local_out_write</name>
<Object>fifo_B_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>125120</Best-caseLatency>
<Average-caseLatency>140368064</Average-caseLatency>
<Worst-caseLatency>280629440</Worst-caseLatency>
<Best-caseRealTimeLatency>0.417 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.468 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.935 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>125120 ~ 280629440</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_0_x1_loop_1>
<Name>B_IO_L2_in_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33848 ~ 280538168</Latency>
<AbsoluteTimeLatency>0.113 ms ~ 0.935 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8462</min>
<max>70134542</max>
</range>
</IterationLatency>
<PipelineDepth>8462 ~ 70134542</PipelineDepth>
<B_IO_L2_in_0_x1_loop_2>
<Name>B_IO_L2_in_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8460 ~ 70134540</Latency>
<AbsoluteTimeLatency>28.197 us ~ 0.234 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1410</min>
<max>11689090</max>
</range>
</IterationLatency>
<PipelineDepth>1410 ~ 11689090</PipelineDepth>
<B_IO_L2_in_0_x1_loop_3>
<Name>B_IO_L2_in_0_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1408 ~ 11689088</Latency>
<AbsoluteTimeLatency>4.693 us ~ 38.960 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>11</min>
<max>91321</max>
</range>
</IterationLatency>
<PipelineDepth>11 ~ 91321</PipelineDepth>
<B_IO_L2_in_0_x1_loop_4>
<Name>B_IO_L2_in_0_x1_loop_4</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_0_x1_loop_5>
<Name>B_IO_L2_in_0_x1_loop_5</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_0_x1_loop_5>
<B_IO_L2_in_0_x1_loop_6>
<Name>B_IO_L2_in_0_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_0_x1_loop_6>
</B_IO_L2_in_0_x1_loop_4>
<B_IO_L2_in_0_x1_loop_7>
<Name>B_IO_L2_in_0_x1_loop_7</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_0_x1_loop_8>
<Name>B_IO_L2_in_0_x1_loop_8</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_0_x1_loop_9>
<Name>B_IO_L2_in_0_x1_loop_9</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_0_x1_loop_10>
<Name>B_IO_L2_in_0_x1_loop_10</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_0_x1_loop_11>
<Name>B_IO_L2_in_0_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_0_x1_loop_11>
</B_IO_L2_in_0_x1_loop_10>
</B_IO_L2_in_0_x1_loop_9>
</B_IO_L2_in_0_x1_loop_8>
</B_IO_L2_in_0_x1_loop_7>
<B_IO_L2_in_0_x1_loop_12>
<Name>B_IO_L2_in_0_x1_loop_12</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_0_x1_loop_13>
<Name>B_IO_L2_in_0_x1_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_0_x1_loop_13>
<B_IO_L2_in_0_x1_loop_14>
<Name>B_IO_L2_in_0_x1_loop_14</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_0_x1_loop_14>
</B_IO_L2_in_0_x1_loop_12>
<B_IO_L2_in_0_x1_loop_15>
<Name>B_IO_L2_in_0_x1_loop_15</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_0_x1_loop_16>
<Name>B_IO_L2_in_0_x1_loop_16</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_0_x1_loop_17>
<Name>B_IO_L2_in_0_x1_loop_17</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_0_x1_loop_18>
<Name>B_IO_L2_in_0_x1_loop_18</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_0_x1_loop_19>
<Name>B_IO_L2_in_0_x1_loop_19</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_0_x1_loop_19>
</B_IO_L2_in_0_x1_loop_18>
</B_IO_L2_in_0_x1_loop_17>
</B_IO_L2_in_0_x1_loop_16>
</B_IO_L2_in_0_x1_loop_15>
</B_IO_L2_in_0_x1_loop_3>
</B_IO_L2_in_0_x1_loop_2>
</B_IO_L2_in_0_x1_loop_1>
<B_IO_L2_in_0_x1_loop_20>
<Name>B_IO_L2_in_0_x1_loop_20</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_0_x1_loop_21>
<Name>B_IO_L2_in_0_x1_loop_21</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_0_x1_loop_22>
<Name>B_IO_L2_in_0_x1_loop_22</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_0_x1_loop_23>
<Name>B_IO_L2_in_0_x1_loop_23</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_0_x1_loop_24>
<Name>B_IO_L2_in_0_x1_loop_24</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_0_x1_loop_24>
</B_IO_L2_in_0_x1_loop_23>
</B_IO_L2_in_0_x1_loop_22>
</B_IO_L2_in_0_x1_loop_21>
</B_IO_L2_in_0_x1_loop_20>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>2107</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1710</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x19_dout</name>
<Object>fifo_B_B_IO_L2_in_0_x19</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x19_empty_n</name>
<Object>fifo_B_B_IO_L2_in_0_x19</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_0_x19_read</name>
<Object>fifo_B_B_IO_L2_in_0_x19</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x110_din</name>
<Object>fifo_B_B_IO_L2_in_1_x110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x110_full_n</name>
<Object>fifo_B_B_IO_L2_in_1_x110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x110_write</name>
<Object>fifo_B_B_IO_L2_in_1_x110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x161_din</name>
<Object>fifo_B_PE_0_0_x161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x161_full_n</name>
<Object>fifo_B_PE_0_0_x161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x161_write</name>
<Object>fifo_B_PE_0_0_x161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>125120</Best-caseLatency>
<Average-caseLatency>140368064</Average-caseLatency>
<Worst-caseLatency>280629440</Worst-caseLatency>
<Best-caseRealTimeLatency>0.417 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.468 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.935 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>125120 ~ 280629440</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_1_x1_loop_1>
<Name>B_IO_L2_in_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33848 ~ 280538168</Latency>
<AbsoluteTimeLatency>0.113 ms ~ 0.935 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8462</min>
<max>70134542</max>
</range>
</IterationLatency>
<PipelineDepth>8462 ~ 70134542</PipelineDepth>
<B_IO_L2_in_1_x1_loop_2>
<Name>B_IO_L2_in_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8460 ~ 70134540</Latency>
<AbsoluteTimeLatency>28.197 us ~ 0.234 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1410</min>
<max>11689090</max>
</range>
</IterationLatency>
<PipelineDepth>1410 ~ 11689090</PipelineDepth>
<B_IO_L2_in_1_x1_loop_3>
<Name>B_IO_L2_in_1_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1408 ~ 11689088</Latency>
<AbsoluteTimeLatency>4.693 us ~ 38.960 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>11</min>
<max>91321</max>
</range>
</IterationLatency>
<PipelineDepth>11 ~ 91321</PipelineDepth>
<B_IO_L2_in_1_x1_loop_4>
<Name>B_IO_L2_in_1_x1_loop_4</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_1_x1_loop_5>
<Name>B_IO_L2_in_1_x1_loop_5</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_1_x1_loop_5>
<B_IO_L2_in_1_x1_loop_6>
<Name>B_IO_L2_in_1_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_1_x1_loop_6>
</B_IO_L2_in_1_x1_loop_4>
<B_IO_L2_in_1_x1_loop_7>
<Name>B_IO_L2_in_1_x1_loop_7</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_1_x1_loop_8>
<Name>B_IO_L2_in_1_x1_loop_8</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_1_x1_loop_9>
<Name>B_IO_L2_in_1_x1_loop_9</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_1_x1_loop_10>
<Name>B_IO_L2_in_1_x1_loop_10</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_1_x1_loop_11>
<Name>B_IO_L2_in_1_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_1_x1_loop_11>
</B_IO_L2_in_1_x1_loop_10>
</B_IO_L2_in_1_x1_loop_9>
</B_IO_L2_in_1_x1_loop_8>
</B_IO_L2_in_1_x1_loop_7>
<B_IO_L2_in_1_x1_loop_12>
<Name>B_IO_L2_in_1_x1_loop_12</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_1_x1_loop_13>
<Name>B_IO_L2_in_1_x1_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_1_x1_loop_13>
<B_IO_L2_in_1_x1_loop_14>
<Name>B_IO_L2_in_1_x1_loop_14</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_1_x1_loop_14>
</B_IO_L2_in_1_x1_loop_12>
<B_IO_L2_in_1_x1_loop_15>
<Name>B_IO_L2_in_1_x1_loop_15</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_1_x1_loop_16>
<Name>B_IO_L2_in_1_x1_loop_16</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_1_x1_loop_17>
<Name>B_IO_L2_in_1_x1_loop_17</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_1_x1_loop_18>
<Name>B_IO_L2_in_1_x1_loop_18</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_1_x1_loop_19>
<Name>B_IO_L2_in_1_x1_loop_19</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_1_x1_loop_19>
</B_IO_L2_in_1_x1_loop_18>
</B_IO_L2_in_1_x1_loop_17>
</B_IO_L2_in_1_x1_loop_16>
</B_IO_L2_in_1_x1_loop_15>
</B_IO_L2_in_1_x1_loop_3>
</B_IO_L2_in_1_x1_loop_2>
</B_IO_L2_in_1_x1_loop_1>
<B_IO_L2_in_1_x1_loop_20>
<Name>B_IO_L2_in_1_x1_loop_20</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_1_x1_loop_21>
<Name>B_IO_L2_in_1_x1_loop_21</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_1_x1_loop_22>
<Name>B_IO_L2_in_1_x1_loop_22</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_1_x1_loop_23>
<Name>B_IO_L2_in_1_x1_loop_23</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_1_x1_loop_24>
<Name>B_IO_L2_in_1_x1_loop_24</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_1_x1_loop_24>
</B_IO_L2_in_1_x1_loop_23>
</B_IO_L2_in_1_x1_loop_22>
</B_IO_L2_in_1_x1_loop_21>
</B_IO_L2_in_1_x1_loop_20>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>2099</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1692</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x110_dout</name>
<Object>fifo_B_B_IO_L2_in_1_x110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x110_empty_n</name>
<Object>fifo_B_B_IO_L2_in_1_x110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_1_x110_read</name>
<Object>fifo_B_B_IO_L2_in_1_x110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x111_din</name>
<Object>fifo_B_B_IO_L2_in_2_x111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x111_full_n</name>
<Object>fifo_B_B_IO_L2_in_2_x111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x111_write</name>
<Object>fifo_B_B_IO_L2_in_2_x111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x166_din</name>
<Object>fifo_B_PE_0_1_x166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x166_full_n</name>
<Object>fifo_B_PE_0_1_x166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x166_write</name>
<Object>fifo_B_PE_0_1_x166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>125120</Best-caseLatency>
<Average-caseLatency>140368064</Average-caseLatency>
<Worst-caseLatency>280629440</Worst-caseLatency>
<Best-caseRealTimeLatency>0.417 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.468 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.935 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>125120 ~ 280629440</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_2_x1_loop_1>
<Name>B_IO_L2_in_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33848 ~ 280538168</Latency>
<AbsoluteTimeLatency>0.113 ms ~ 0.935 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8462</min>
<max>70134542</max>
</range>
</IterationLatency>
<PipelineDepth>8462 ~ 70134542</PipelineDepth>
<B_IO_L2_in_2_x1_loop_2>
<Name>B_IO_L2_in_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8460 ~ 70134540</Latency>
<AbsoluteTimeLatency>28.197 us ~ 0.234 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1410</min>
<max>11689090</max>
</range>
</IterationLatency>
<PipelineDepth>1410 ~ 11689090</PipelineDepth>
<B_IO_L2_in_2_x1_loop_3>
<Name>B_IO_L2_in_2_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1408 ~ 11689088</Latency>
<AbsoluteTimeLatency>4.693 us ~ 38.960 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>11</min>
<max>91321</max>
</range>
</IterationLatency>
<PipelineDepth>11 ~ 91321</PipelineDepth>
<B_IO_L2_in_2_x1_loop_4>
<Name>B_IO_L2_in_2_x1_loop_4</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_2_x1_loop_5>
<Name>B_IO_L2_in_2_x1_loop_5</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_2_x1_loop_5>
<B_IO_L2_in_2_x1_loop_6>
<Name>B_IO_L2_in_2_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_2_x1_loop_6>
</B_IO_L2_in_2_x1_loop_4>
<B_IO_L2_in_2_x1_loop_7>
<Name>B_IO_L2_in_2_x1_loop_7</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_2_x1_loop_8>
<Name>B_IO_L2_in_2_x1_loop_8</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_2_x1_loop_9>
<Name>B_IO_L2_in_2_x1_loop_9</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_2_x1_loop_10>
<Name>B_IO_L2_in_2_x1_loop_10</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_2_x1_loop_11>
<Name>B_IO_L2_in_2_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_2_x1_loop_11>
</B_IO_L2_in_2_x1_loop_10>
</B_IO_L2_in_2_x1_loop_9>
</B_IO_L2_in_2_x1_loop_8>
</B_IO_L2_in_2_x1_loop_7>
<B_IO_L2_in_2_x1_loop_12>
<Name>B_IO_L2_in_2_x1_loop_12</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_2_x1_loop_13>
<Name>B_IO_L2_in_2_x1_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_2_x1_loop_13>
<B_IO_L2_in_2_x1_loop_14>
<Name>B_IO_L2_in_2_x1_loop_14</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_2_x1_loop_14>
</B_IO_L2_in_2_x1_loop_12>
<B_IO_L2_in_2_x1_loop_15>
<Name>B_IO_L2_in_2_x1_loop_15</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_2_x1_loop_16>
<Name>B_IO_L2_in_2_x1_loop_16</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_2_x1_loop_17>
<Name>B_IO_L2_in_2_x1_loop_17</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_2_x1_loop_18>
<Name>B_IO_L2_in_2_x1_loop_18</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_2_x1_loop_19>
<Name>B_IO_L2_in_2_x1_loop_19</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_2_x1_loop_19>
</B_IO_L2_in_2_x1_loop_18>
</B_IO_L2_in_2_x1_loop_17>
</B_IO_L2_in_2_x1_loop_16>
</B_IO_L2_in_2_x1_loop_15>
</B_IO_L2_in_2_x1_loop_3>
</B_IO_L2_in_2_x1_loop_2>
</B_IO_L2_in_2_x1_loop_1>
<B_IO_L2_in_2_x1_loop_20>
<Name>B_IO_L2_in_2_x1_loop_20</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_2_x1_loop_21>
<Name>B_IO_L2_in_2_x1_loop_21</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_2_x1_loop_22>
<Name>B_IO_L2_in_2_x1_loop_22</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_2_x1_loop_23>
<Name>B_IO_L2_in_2_x1_loop_23</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_2_x1_loop_24>
<Name>B_IO_L2_in_2_x1_loop_24</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_2_x1_loop_24>
</B_IO_L2_in_2_x1_loop_23>
</B_IO_L2_in_2_x1_loop_22>
</B_IO_L2_in_2_x1_loop_21>
</B_IO_L2_in_2_x1_loop_20>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>2099</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1692</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x111_dout</name>
<Object>fifo_B_B_IO_L2_in_2_x111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x111_empty_n</name>
<Object>fifo_B_B_IO_L2_in_2_x111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_2_x111_read</name>
<Object>fifo_B_B_IO_L2_in_2_x111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x112_din</name>
<Object>fifo_B_B_IO_L2_in_3_x112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x112_full_n</name>
<Object>fifo_B_B_IO_L2_in_3_x112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x112_write</name>
<Object>fifo_B_B_IO_L2_in_3_x112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x171_din</name>
<Object>fifo_B_PE_0_2_x171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x171_full_n</name>
<Object>fifo_B_PE_0_2_x171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x171_write</name>
<Object>fifo_B_PE_0_2_x171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_3_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>125120</Best-caseLatency>
<Average-caseLatency>140368064</Average-caseLatency>
<Worst-caseLatency>280629440</Worst-caseLatency>
<Best-caseRealTimeLatency>0.417 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.468 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.935 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>125120 ~ 280629440</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_3_x1_loop_1>
<Name>B_IO_L2_in_3_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33848 ~ 280538168</Latency>
<AbsoluteTimeLatency>0.113 ms ~ 0.935 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8462</min>
<max>70134542</max>
</range>
</IterationLatency>
<PipelineDepth>8462 ~ 70134542</PipelineDepth>
<B_IO_L2_in_3_x1_loop_2>
<Name>B_IO_L2_in_3_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8460 ~ 70134540</Latency>
<AbsoluteTimeLatency>28.197 us ~ 0.234 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1410</min>
<max>11689090</max>
</range>
</IterationLatency>
<PipelineDepth>1410 ~ 11689090</PipelineDepth>
<B_IO_L2_in_3_x1_loop_3>
<Name>B_IO_L2_in_3_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1408 ~ 11689088</Latency>
<AbsoluteTimeLatency>4.693 us ~ 38.960 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>11</min>
<max>91321</max>
</range>
</IterationLatency>
<PipelineDepth>11 ~ 91321</PipelineDepth>
<B_IO_L2_in_3_x1_loop_4>
<Name>B_IO_L2_in_3_x1_loop_4</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_3_x1_loop_5>
<Name>B_IO_L2_in_3_x1_loop_5</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_3_x1_loop_5>
<B_IO_L2_in_3_x1_loop_6>
<Name>B_IO_L2_in_3_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_3_x1_loop_6>
</B_IO_L2_in_3_x1_loop_4>
<B_IO_L2_in_3_x1_loop_7>
<Name>B_IO_L2_in_3_x1_loop_7</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_3_x1_loop_8>
<Name>B_IO_L2_in_3_x1_loop_8</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_3_x1_loop_9>
<Name>B_IO_L2_in_3_x1_loop_9</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_3_x1_loop_10>
<Name>B_IO_L2_in_3_x1_loop_10</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_3_x1_loop_11>
<Name>B_IO_L2_in_3_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_3_x1_loop_11>
</B_IO_L2_in_3_x1_loop_10>
</B_IO_L2_in_3_x1_loop_9>
</B_IO_L2_in_3_x1_loop_8>
</B_IO_L2_in_3_x1_loop_7>
<B_IO_L2_in_3_x1_loop_12>
<Name>B_IO_L2_in_3_x1_loop_12</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_3_x1_loop_13>
<Name>B_IO_L2_in_3_x1_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_3_x1_loop_13>
<B_IO_L2_in_3_x1_loop_14>
<Name>B_IO_L2_in_3_x1_loop_14</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_3_x1_loop_14>
</B_IO_L2_in_3_x1_loop_12>
<B_IO_L2_in_3_x1_loop_15>
<Name>B_IO_L2_in_3_x1_loop_15</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_3_x1_loop_16>
<Name>B_IO_L2_in_3_x1_loop_16</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_3_x1_loop_17>
<Name>B_IO_L2_in_3_x1_loop_17</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_3_x1_loop_18>
<Name>B_IO_L2_in_3_x1_loop_18</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_3_x1_loop_19>
<Name>B_IO_L2_in_3_x1_loop_19</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_3_x1_loop_19>
</B_IO_L2_in_3_x1_loop_18>
</B_IO_L2_in_3_x1_loop_17>
</B_IO_L2_in_3_x1_loop_16>
</B_IO_L2_in_3_x1_loop_15>
</B_IO_L2_in_3_x1_loop_3>
</B_IO_L2_in_3_x1_loop_2>
</B_IO_L2_in_3_x1_loop_1>
<B_IO_L2_in_3_x1_loop_20>
<Name>B_IO_L2_in_3_x1_loop_20</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_3_x1_loop_21>
<Name>B_IO_L2_in_3_x1_loop_21</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_3_x1_loop_22>
<Name>B_IO_L2_in_3_x1_loop_22</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_3_x1_loop_23>
<Name>B_IO_L2_in_3_x1_loop_23</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_3_x1_loop_24>
<Name>B_IO_L2_in_3_x1_loop_24</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_3_x1_loop_24>
</B_IO_L2_in_3_x1_loop_23>
</B_IO_L2_in_3_x1_loop_22>
</B_IO_L2_in_3_x1_loop_21>
</B_IO_L2_in_3_x1_loop_20>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>2099</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1692</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x112_dout</name>
<Object>fifo_B_B_IO_L2_in_3_x112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x112_empty_n</name>
<Object>fifo_B_B_IO_L2_in_3_x112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_3_x112_read</name>
<Object>fifo_B_B_IO_L2_in_3_x112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x113_din</name>
<Object>fifo_B_B_IO_L2_in_4_x113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x113_full_n</name>
<Object>fifo_B_B_IO_L2_in_4_x113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x113_write</name>
<Object>fifo_B_B_IO_L2_in_4_x113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x176_din</name>
<Object>fifo_B_PE_0_3_x176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x176_full_n</name>
<Object>fifo_B_PE_0_3_x176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x176_write</name>
<Object>fifo_B_PE_0_3_x176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_4_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>125120</Best-caseLatency>
<Average-caseLatency>140368064</Average-caseLatency>
<Worst-caseLatency>280629440</Worst-caseLatency>
<Best-caseRealTimeLatency>0.417 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.468 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.935 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>125120 ~ 280629440</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_4_x1_loop_1>
<Name>B_IO_L2_in_4_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33848 ~ 280538168</Latency>
<AbsoluteTimeLatency>0.113 ms ~ 0.935 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8462</min>
<max>70134542</max>
</range>
</IterationLatency>
<PipelineDepth>8462 ~ 70134542</PipelineDepth>
<B_IO_L2_in_4_x1_loop_2>
<Name>B_IO_L2_in_4_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8460 ~ 70134540</Latency>
<AbsoluteTimeLatency>28.197 us ~ 0.234 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1410</min>
<max>11689090</max>
</range>
</IterationLatency>
<PipelineDepth>1410 ~ 11689090</PipelineDepth>
<B_IO_L2_in_4_x1_loop_3>
<Name>B_IO_L2_in_4_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1408 ~ 11689088</Latency>
<AbsoluteTimeLatency>4.693 us ~ 38.960 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>11</min>
<max>91321</max>
</range>
</IterationLatency>
<PipelineDepth>11 ~ 91321</PipelineDepth>
<B_IO_L2_in_4_x1_loop_4>
<Name>B_IO_L2_in_4_x1_loop_4</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_4_x1_loop_5>
<Name>B_IO_L2_in_4_x1_loop_5</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_4_x1_loop_5>
<B_IO_L2_in_4_x1_loop_6>
<Name>B_IO_L2_in_4_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_4_x1_loop_6>
</B_IO_L2_in_4_x1_loop_4>
<B_IO_L2_in_4_x1_loop_7>
<Name>B_IO_L2_in_4_x1_loop_7</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_4_x1_loop_8>
<Name>B_IO_L2_in_4_x1_loop_8</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_4_x1_loop_9>
<Name>B_IO_L2_in_4_x1_loop_9</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_4_x1_loop_10>
<Name>B_IO_L2_in_4_x1_loop_10</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_4_x1_loop_11>
<Name>B_IO_L2_in_4_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_4_x1_loop_11>
</B_IO_L2_in_4_x1_loop_10>
</B_IO_L2_in_4_x1_loop_9>
</B_IO_L2_in_4_x1_loop_8>
</B_IO_L2_in_4_x1_loop_7>
<B_IO_L2_in_4_x1_loop_12>
<Name>B_IO_L2_in_4_x1_loop_12</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_4_x1_loop_13>
<Name>B_IO_L2_in_4_x1_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_4_x1_loop_13>
<B_IO_L2_in_4_x1_loop_14>
<Name>B_IO_L2_in_4_x1_loop_14</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_4_x1_loop_14>
</B_IO_L2_in_4_x1_loop_12>
<B_IO_L2_in_4_x1_loop_15>
<Name>B_IO_L2_in_4_x1_loop_15</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_4_x1_loop_16>
<Name>B_IO_L2_in_4_x1_loop_16</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_4_x1_loop_17>
<Name>B_IO_L2_in_4_x1_loop_17</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_4_x1_loop_18>
<Name>B_IO_L2_in_4_x1_loop_18</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_4_x1_loop_19>
<Name>B_IO_L2_in_4_x1_loop_19</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_4_x1_loop_19>
</B_IO_L2_in_4_x1_loop_18>
</B_IO_L2_in_4_x1_loop_17>
</B_IO_L2_in_4_x1_loop_16>
</B_IO_L2_in_4_x1_loop_15>
</B_IO_L2_in_4_x1_loop_3>
</B_IO_L2_in_4_x1_loop_2>
</B_IO_L2_in_4_x1_loop_1>
<B_IO_L2_in_4_x1_loop_20>
<Name>B_IO_L2_in_4_x1_loop_20</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_4_x1_loop_21>
<Name>B_IO_L2_in_4_x1_loop_21</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_4_x1_loop_22>
<Name>B_IO_L2_in_4_x1_loop_22</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_4_x1_loop_23>
<Name>B_IO_L2_in_4_x1_loop_23</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_4_x1_loop_24>
<Name>B_IO_L2_in_4_x1_loop_24</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_4_x1_loop_24>
</B_IO_L2_in_4_x1_loop_23>
</B_IO_L2_in_4_x1_loop_22>
</B_IO_L2_in_4_x1_loop_21>
</B_IO_L2_in_4_x1_loop_20>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>2099</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1692</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x113_dout</name>
<Object>fifo_B_B_IO_L2_in_4_x113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x113_empty_n</name>
<Object>fifo_B_B_IO_L2_in_4_x113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x113_read</name>
<Object>fifo_B_B_IO_L2_in_4_x113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x114_din</name>
<Object>fifo_B_B_IO_L2_in_5_x114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x114_full_n</name>
<Object>fifo_B_B_IO_L2_in_5_x114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x114_write</name>
<Object>fifo_B_B_IO_L2_in_5_x114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x181_din</name>
<Object>fifo_B_PE_0_4_x181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x181_full_n</name>
<Object>fifo_B_PE_0_4_x181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x181_write</name>
<Object>fifo_B_PE_0_4_x181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_5_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>125120</Best-caseLatency>
<Average-caseLatency>140368064</Average-caseLatency>
<Worst-caseLatency>280629440</Worst-caseLatency>
<Best-caseRealTimeLatency>0.417 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.468 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.935 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>125120 ~ 280629440</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_5_x1_loop_1>
<Name>B_IO_L2_in_5_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33848 ~ 280538168</Latency>
<AbsoluteTimeLatency>0.113 ms ~ 0.935 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8462</min>
<max>70134542</max>
</range>
</IterationLatency>
<PipelineDepth>8462 ~ 70134542</PipelineDepth>
<B_IO_L2_in_5_x1_loop_2>
<Name>B_IO_L2_in_5_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8460 ~ 70134540</Latency>
<AbsoluteTimeLatency>28.197 us ~ 0.234 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1410</min>
<max>11689090</max>
</range>
</IterationLatency>
<PipelineDepth>1410 ~ 11689090</PipelineDepth>
<B_IO_L2_in_5_x1_loop_3>
<Name>B_IO_L2_in_5_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1408 ~ 11689088</Latency>
<AbsoluteTimeLatency>4.693 us ~ 38.960 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>11</min>
<max>91321</max>
</range>
</IterationLatency>
<PipelineDepth>11 ~ 91321</PipelineDepth>
<B_IO_L2_in_5_x1_loop_4>
<Name>B_IO_L2_in_5_x1_loop_4</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_5_x1_loop_5>
<Name>B_IO_L2_in_5_x1_loop_5</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_5_x1_loop_5>
<B_IO_L2_in_5_x1_loop_6>
<Name>B_IO_L2_in_5_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_5_x1_loop_6>
</B_IO_L2_in_5_x1_loop_4>
<B_IO_L2_in_5_x1_loop_7>
<Name>B_IO_L2_in_5_x1_loop_7</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_5_x1_loop_8>
<Name>B_IO_L2_in_5_x1_loop_8</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_5_x1_loop_9>
<Name>B_IO_L2_in_5_x1_loop_9</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_5_x1_loop_10>
<Name>B_IO_L2_in_5_x1_loop_10</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_5_x1_loop_11>
<Name>B_IO_L2_in_5_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_5_x1_loop_11>
</B_IO_L2_in_5_x1_loop_10>
</B_IO_L2_in_5_x1_loop_9>
</B_IO_L2_in_5_x1_loop_8>
</B_IO_L2_in_5_x1_loop_7>
<B_IO_L2_in_5_x1_loop_12>
<Name>B_IO_L2_in_5_x1_loop_12</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_5_x1_loop_13>
<Name>B_IO_L2_in_5_x1_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_5_x1_loop_13>
<B_IO_L2_in_5_x1_loop_14>
<Name>B_IO_L2_in_5_x1_loop_14</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_5_x1_loop_14>
</B_IO_L2_in_5_x1_loop_12>
<B_IO_L2_in_5_x1_loop_15>
<Name>B_IO_L2_in_5_x1_loop_15</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_5_x1_loop_16>
<Name>B_IO_L2_in_5_x1_loop_16</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_5_x1_loop_17>
<Name>B_IO_L2_in_5_x1_loop_17</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_5_x1_loop_18>
<Name>B_IO_L2_in_5_x1_loop_18</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_5_x1_loop_19>
<Name>B_IO_L2_in_5_x1_loop_19</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_5_x1_loop_19>
</B_IO_L2_in_5_x1_loop_18>
</B_IO_L2_in_5_x1_loop_17>
</B_IO_L2_in_5_x1_loop_16>
</B_IO_L2_in_5_x1_loop_15>
</B_IO_L2_in_5_x1_loop_3>
</B_IO_L2_in_5_x1_loop_2>
</B_IO_L2_in_5_x1_loop_1>
<B_IO_L2_in_5_x1_loop_20>
<Name>B_IO_L2_in_5_x1_loop_20</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_5_x1_loop_21>
<Name>B_IO_L2_in_5_x1_loop_21</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_5_x1_loop_22>
<Name>B_IO_L2_in_5_x1_loop_22</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_5_x1_loop_23>
<Name>B_IO_L2_in_5_x1_loop_23</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_5_x1_loop_24>
<Name>B_IO_L2_in_5_x1_loop_24</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_5_x1_loop_24>
</B_IO_L2_in_5_x1_loop_23>
</B_IO_L2_in_5_x1_loop_22>
</B_IO_L2_in_5_x1_loop_21>
</B_IO_L2_in_5_x1_loop_20>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>2099</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1692</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x114_dout</name>
<Object>fifo_B_B_IO_L2_in_5_x114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x114_empty_n</name>
<Object>fifo_B_B_IO_L2_in_5_x114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x114_read</name>
<Object>fifo_B_B_IO_L2_in_5_x114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x115_din</name>
<Object>fifo_B_B_IO_L2_in_6_x115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x115_full_n</name>
<Object>fifo_B_B_IO_L2_in_6_x115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x115_write</name>
<Object>fifo_B_B_IO_L2_in_6_x115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x186_din</name>
<Object>fifo_B_PE_0_5_x186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x186_full_n</name>
<Object>fifo_B_PE_0_5_x186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x186_write</name>
<Object>fifo_B_PE_0_5_x186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_6_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>125120</Best-caseLatency>
<Average-caseLatency>140368064</Average-caseLatency>
<Worst-caseLatency>280629440</Worst-caseLatency>
<Best-caseRealTimeLatency>0.417 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.468 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.935 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>125120 ~ 280629440</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_6_x1_loop_1>
<Name>B_IO_L2_in_6_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33848 ~ 280538168</Latency>
<AbsoluteTimeLatency>0.113 ms ~ 0.935 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8462</min>
<max>70134542</max>
</range>
</IterationLatency>
<PipelineDepth>8462 ~ 70134542</PipelineDepth>
<B_IO_L2_in_6_x1_loop_2>
<Name>B_IO_L2_in_6_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8460 ~ 70134540</Latency>
<AbsoluteTimeLatency>28.197 us ~ 0.234 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1410</min>
<max>11689090</max>
</range>
</IterationLatency>
<PipelineDepth>1410 ~ 11689090</PipelineDepth>
<B_IO_L2_in_6_x1_loop_3>
<Name>B_IO_L2_in_6_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1408 ~ 11689088</Latency>
<AbsoluteTimeLatency>4.693 us ~ 38.960 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>11</min>
<max>91321</max>
</range>
</IterationLatency>
<PipelineDepth>11 ~ 91321</PipelineDepth>
<B_IO_L2_in_6_x1_loop_4>
<Name>B_IO_L2_in_6_x1_loop_4</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_6_x1_loop_5>
<Name>B_IO_L2_in_6_x1_loop_5</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_6_x1_loop_5>
<B_IO_L2_in_6_x1_loop_6>
<Name>B_IO_L2_in_6_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_6_x1_loop_6>
</B_IO_L2_in_6_x1_loop_4>
<B_IO_L2_in_6_x1_loop_7>
<Name>B_IO_L2_in_6_x1_loop_7</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_6_x1_loop_8>
<Name>B_IO_L2_in_6_x1_loop_8</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_6_x1_loop_9>
<Name>B_IO_L2_in_6_x1_loop_9</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_6_x1_loop_10>
<Name>B_IO_L2_in_6_x1_loop_10</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_6_x1_loop_11>
<Name>B_IO_L2_in_6_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_6_x1_loop_11>
</B_IO_L2_in_6_x1_loop_10>
</B_IO_L2_in_6_x1_loop_9>
</B_IO_L2_in_6_x1_loop_8>
</B_IO_L2_in_6_x1_loop_7>
<B_IO_L2_in_6_x1_loop_12>
<Name>B_IO_L2_in_6_x1_loop_12</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>8 ~ 48</Latency>
<AbsoluteTimeLatency>26.664 ns ~ 0.160 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>6</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 6</PipelineDepth>
<B_IO_L2_in_6_x1_loop_13>
<Name>B_IO_L2_in_6_x1_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_6_x1_loop_13>
<B_IO_L2_in_6_x1_loop_14>
<Name>B_IO_L2_in_6_x1_loop_14</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_6_x1_loop_14>
</B_IO_L2_in_6_x1_loop_12>
<B_IO_L2_in_6_x1_loop_15>
<Name>B_IO_L2_in_6_x1_loop_15</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_6_x1_loop_16>
<Name>B_IO_L2_in_6_x1_loop_16</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_6_x1_loop_17>
<Name>B_IO_L2_in_6_x1_loop_17</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_6_x1_loop_18>
<Name>B_IO_L2_in_6_x1_loop_18</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_6_x1_loop_19>
<Name>B_IO_L2_in_6_x1_loop_19</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_6_x1_loop_19>
</B_IO_L2_in_6_x1_loop_18>
</B_IO_L2_in_6_x1_loop_17>
</B_IO_L2_in_6_x1_loop_16>
</B_IO_L2_in_6_x1_loop_15>
</B_IO_L2_in_6_x1_loop_3>
</B_IO_L2_in_6_x1_loop_2>
</B_IO_L2_in_6_x1_loop_1>
<B_IO_L2_in_6_x1_loop_20>
<Name>B_IO_L2_in_6_x1_loop_20</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_6_x1_loop_21>
<Name>B_IO_L2_in_6_x1_loop_21</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_6_x1_loop_22>
<Name>B_IO_L2_in_6_x1_loop_22</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_6_x1_loop_23>
<Name>B_IO_L2_in_6_x1_loop_23</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_6_x1_loop_24>
<Name>B_IO_L2_in_6_x1_loop_24</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_6_x1_loop_24>
</B_IO_L2_in_6_x1_loop_23>
</B_IO_L2_in_6_x1_loop_22>
</B_IO_L2_in_6_x1_loop_21>
</B_IO_L2_in_6_x1_loop_20>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>2099</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1692</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x115_dout</name>
<Object>fifo_B_B_IO_L2_in_6_x115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x115_empty_n</name>
<Object>fifo_B_B_IO_L2_in_6_x115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_6_x115_read</name>
<Object>fifo_B_B_IO_L2_in_6_x115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x116_din</name>
<Object>fifo_B_B_IO_L2_in_7_x116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x116_full_n</name>
<Object>fifo_B_B_IO_L2_in_7_x116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x116_write</name>
<Object>fifo_B_B_IO_L2_in_7_x116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x191_din</name>
<Object>fifo_B_PE_0_6_x191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x191_full_n</name>
<Object>fifo_B_PE_0_6_x191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x191_write</name>
<Object>fifo_B_PE_0_6_x191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_IO_L2_in_boundary_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.963</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>100544</Best-caseLatency>
<Average-caseLatency>140294336</Average-caseLatency>
<Worst-caseLatency>280488128</Worst-caseLatency>
<Best-caseRealTimeLatency>0.335 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.468 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.935 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>100544 ~ 280488128</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_boundary_x1_loop_1>
<Name>B_IO_L2_in_boundary_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>9272 ~ 280396856</Latency>
<AbsoluteTimeLatency>30.904 us ~ 0.935 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2318</min>
<max>70099214</max>
</range>
</IterationLatency>
<PipelineDepth>2318 ~ 70099214</PipelineDepth>
<B_IO_L2_in_boundary_x1_loop_2>
<Name>B_IO_L2_in_boundary_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>2316 ~ 70099212</Latency>
<AbsoluteTimeLatency>7.719 us ~ 0.234 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>386</min>
<max>11683202</max>
</range>
</IterationLatency>
<PipelineDepth>386 ~ 11683202</PipelineDepth>
<B_IO_L2_in_boundary_x1_loop_3>
<Name>B_IO_L2_in_boundary_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>384 ~ 11683200</Latency>
<AbsoluteTimeLatency>1.280 us ~ 38.940 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>3</min>
<max>91275</max>
</range>
</IterationLatency>
<PipelineDepth>3 ~ 91275</PipelineDepth>
<B_IO_L2_in_boundary_x1_loop_5>
<Name>B_IO_L2_in_boundary_x1_loop_5</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_boundary_x1_loop_5>
<B_IO_L2_in_boundary_x1_loop_6>
<Name>B_IO_L2_in_boundary_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_boundary_x1_loop_7>
<Name>B_IO_L2_in_boundary_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_boundary_x1_loop_8>
<Name>B_IO_L2_in_boundary_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_boundary_x1_loop_9>
<Name>B_IO_L2_in_boundary_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_boundary_x1_loop_10>
<Name>B_IO_L2_in_boundary_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_boundary_x1_loop_10>
</B_IO_L2_in_boundary_x1_loop_9>
</B_IO_L2_in_boundary_x1_loop_8>
</B_IO_L2_in_boundary_x1_loop_7>
</B_IO_L2_in_boundary_x1_loop_6>
<B_IO_L2_in_boundary_x1_loop_12>
<Name>B_IO_L2_in_boundary_x1_loop_12</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_boundary_x1_loop_12>
<B_IO_L2_in_boundary_x1_loop_13>
<Name>B_IO_L2_in_boundary_x1_loop_13</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_boundary_x1_loop_14>
<Name>B_IO_L2_in_boundary_x1_loop_14</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_boundary_x1_loop_15>
<Name>B_IO_L2_in_boundary_x1_loop_15</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_boundary_x1_loop_16>
<Name>B_IO_L2_in_boundary_x1_loop_16</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_boundary_x1_loop_17>
<Name>B_IO_L2_in_boundary_x1_loop_17</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_boundary_x1_loop_17>
</B_IO_L2_in_boundary_x1_loop_16>
</B_IO_L2_in_boundary_x1_loop_15>
</B_IO_L2_in_boundary_x1_loop_14>
</B_IO_L2_in_boundary_x1_loop_13>
</B_IO_L2_in_boundary_x1_loop_3>
</B_IO_L2_in_boundary_x1_loop_2>
</B_IO_L2_in_boundary_x1_loop_1>
<B_IO_L2_in_boundary_x1_loop_18>
<Name>B_IO_L2_in_boundary_x1_loop_18</Name>
<TripCount>2</TripCount>
<Latency>91270</Latency>
<AbsoluteTimeLatency>0.304 ms</AbsoluteTimeLatency>
<IterationLatency>45635</IterationLatency>
<PipelineDepth>45635</PipelineDepth>
<B_IO_L2_in_boundary_x1_loop_19>
<Name>B_IO_L2_in_boundary_x1_loop_19</Name>
<TripCount>32</TripCount>
<Latency>45632</Latency>
<AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
<IterationLatency>1426</IterationLatency>
<PipelineDepth>1426</PipelineDepth>
<B_IO_L2_in_boundary_x1_loop_20>
<Name>B_IO_L2_in_boundary_x1_loop_20</Name>
<TripCount>8</TripCount>
<Latency>1424</Latency>
<AbsoluteTimeLatency>4.746 us</AbsoluteTimeLatency>
<IterationLatency>178</IterationLatency>
<PipelineDepth>178</PipelineDepth>
<B_IO_L2_in_boundary_x1_loop_21>
<Name>B_IO_L2_in_boundary_x1_loop_21</Name>
<TripCount>16</TripCount>
<Latency>176</Latency>
<AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
<IterationLatency>11</IterationLatency>
<PipelineDepth>11</PipelineDepth>
<B_IO_L2_in_boundary_x1_loop_22>
<Name>B_IO_L2_in_boundary_x1_loop_22</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_IO_L2_in_boundary_x1_loop_22>
</B_IO_L2_in_boundary_x1_loop_21>
</B_IO_L2_in_boundary_x1_loop_20>
</B_IO_L2_in_boundary_x1_loop_19>
</B_IO_L2_in_boundary_x1_loop_18>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>2075</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1556</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x116_dout</name>
<Object>fifo_B_B_IO_L2_in_7_x116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x116_empty_n</name>
<Object>fifo_B_B_IO_L2_in_7_x116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_7_x116_read</name>
<Object>fifo_B_B_IO_L2_in_7_x116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x196_din</name>
<Object>fifo_B_PE_0_7_x196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x196_full_n</name>
<Object>fifo_B_PE_0_7_x196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x196_write</name>
<Object>fifo_B_PE_0_7_x196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L3_in_serialize_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>3143</Best-caseLatency>
<Average-caseLatency>3143</Average-caseLatency>
<Worst-caseLatency>3143</Worst-caseLatency>
<Best-caseRealTimeLatency>10.476 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>10.476 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>10.476 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>3143</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L3_in_serialize_x1_loop_1>
<Name>C_IO_L3_in_serialize_x1_loop_1</Name>
<TripCount>1024</TripCount>
<Latency>3072</Latency>
<AbsoluteTimeLatency>10.239 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</C_IO_L3_in_serialize_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>667</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>430</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L3_in_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WSTRB</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_local_out_din</name>
<Object>fifo_C_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_local_out_full_n</name>
<Object>fifo_C_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_local_out_write</name>
<Object>fifo_C_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_dout</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_empty_n</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_read</name>
<Object>C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L3_in_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6633</Best-caseLatency>
<Average-caseLatency>26361</Average-caseLatency>
<Worst-caseLatency>52665</Worst-caseLatency>
<Best-caseRealTimeLatency>22.108 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>87.861 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.176 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>6633 ~ 52665</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L3_in_x1_loop_1>
<Name>C_IO_L3_in_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6632 ~ 52664</Latency>
<AbsoluteTimeLatency>22.104 us ~ 0.176 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1658</min>
<max>13166</max>
</range>
</IterationLatency>
<PipelineDepth>1658 ~ 13166</PipelineDepth>
<C_IO_L3_in_x1_loop_2>
<Name>C_IO_L3_in_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1656 ~ 13164</Latency>
<AbsoluteTimeLatency>5.519 us ~ 43.876 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>276</min>
<max>2194</max>
</range>
</IterationLatency>
<PipelineDepth>276 ~ 2194</PipelineDepth>
<C_IO_L3_in_x1_loop_3>
<Name>C_IO_L3_in_x1_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L3_in_x1_loop_4>
<Name>C_IO_L3_in_x1_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L3_in_x1_loop_5>
<Name>C_IO_L3_in_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L3_in_x1_loop_5>
</C_IO_L3_in_x1_loop_4>
</C_IO_L3_in_x1_loop_3>
</C_IO_L3_in_x1_loop_2>
</C_IO_L3_in_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>49</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>243</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L3_in_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_in_dout</name>
<Object>fifo_C_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_in_empty_n</name>
<Object>fifo_C_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_in_read</name>
<Object>fifo_C_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_local_out_din</name>
<Object>fifo_C_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_local_out_full_n</name>
<Object>fifo_C_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_local_out_write</name>
<Object>fifo_C_local_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L2_in_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5463298</Best-caseLatency>
<Average-caseLatency>70962706</Average-caseLatency>
<Worst-caseLatency>136468690</Worst-caseLatency>
<Best-caseRealTimeLatency>18.209 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.237 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5463298 ~ 136468690</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_0_x1_loop_1>
<Name>C_IO_L2_in_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6656 ~ 131012048</Latency>
<AbsoluteTimeLatency>22.184 us ~ 0.437 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1664</min>
<max>32753012</max>
</range>
</IterationLatency>
<PipelineDepth>1664 ~ 32753012</PipelineDepth>
<C_IO_L2_in_0_x1_loop_2>
<Name>C_IO_L2_in_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1662 ~ 32753010</Latency>
<AbsoluteTimeLatency>5.539 us ~ 0.109 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>277</min>
<max>5458835</max>
</range>
</IterationLatency>
<PipelineDepth>277 ~ 5458835</PipelineDepth>
<C_IO_L2_in_0_x1_loop_3>
<Name>C_IO_L2_in_0_x1_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_0_x1_loop_4>
<Name>C_IO_L2_in_0_x1_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_0_x1_loop_5>
<Name>C_IO_L2_in_0_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_0_x1_loop_5>
</C_IO_L2_in_0_x1_loop_4>
<C_IO_L2_in_0_x1_loop_6>
<Name>C_IO_L2_in_0_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_0_x1_loop_7>
<Name>C_IO_L2_in_0_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_0_x1_loop_7>
</C_IO_L2_in_0_x1_loop_6>
</C_IO_L2_in_0_x1_loop_3>
<C_IO_L2_in_0_x1_loop_8>
<Name>C_IO_L2_in_0_x1_loop_8</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_0_x1_loop_9>
<Name>C_IO_L2_in_0_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_0_x1_loop_10>
<Name>C_IO_L2_in_0_x1_loop_10</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_0_x1_loop_11>
<Name>C_IO_L2_in_0_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_0_x1_loop_12>
<Name>C_IO_L2_in_0_x1_loop_12</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_0_x1_loop_13>
<Name>C_IO_L2_in_0_x1_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_0_x1_loop_13>
</C_IO_L2_in_0_x1_loop_12>
</C_IO_L2_in_0_x1_loop_11>
</C_IO_L2_in_0_x1_loop_10>
</C_IO_L2_in_0_x1_loop_9>
</C_IO_L2_in_0_x1_loop_8>
<C_IO_L2_in_0_x1_loop_14>
<Name>C_IO_L2_in_0_x1_loop_14</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_0_x1_loop_15>
<Name>C_IO_L2_in_0_x1_loop_15</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_0_x1_loop_16>
<Name>C_IO_L2_in_0_x1_loop_16</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_0_x1_loop_16>
</C_IO_L2_in_0_x1_loop_15>
<C_IO_L2_in_0_x1_loop_17>
<Name>C_IO_L2_in_0_x1_loop_17</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_0_x1_loop_18>
<Name>C_IO_L2_in_0_x1_loop_18</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_0_x1_loop_18>
</C_IO_L2_in_0_x1_loop_17>
</C_IO_L2_in_0_x1_loop_14>
<C_IO_L2_in_0_x1_loop_19>
<Name>C_IO_L2_in_0_x1_loop_19</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_0_x1_loop_20>
<Name>C_IO_L2_in_0_x1_loop_20</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_0_x1_loop_21>
<Name>C_IO_L2_in_0_x1_loop_21</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_0_x1_loop_22>
<Name>C_IO_L2_in_0_x1_loop_22</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_0_x1_loop_23>
<Name>C_IO_L2_in_0_x1_loop_23</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_0_x1_loop_24>
<Name>C_IO_L2_in_0_x1_loop_24</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_0_x1_loop_24>
</C_IO_L2_in_0_x1_loop_23>
</C_IO_L2_in_0_x1_loop_22>
</C_IO_L2_in_0_x1_loop_21>
</C_IO_L2_in_0_x1_loop_20>
</C_IO_L2_in_0_x1_loop_19>
</C_IO_L2_in_0_x1_loop_2>
</C_IO_L2_in_0_x1_loop_1>
<C_IO_L2_in_0_x1_loop_25>
<Name>C_IO_L2_in_0_x1_loop_25</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_0_x1_loop_26>
<Name>C_IO_L2_in_0_x1_loop_26</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_0_x1_loop_27>
<Name>C_IO_L2_in_0_x1_loop_27</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_0_x1_loop_28>
<Name>C_IO_L2_in_0_x1_loop_28</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_0_x1_loop_29>
<Name>C_IO_L2_in_0_x1_loop_29</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_0_x1_loop_30>
<Name>C_IO_L2_in_0_x1_loop_30</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_0_x1_loop_30>
</C_IO_L2_in_0_x1_loop_29>
</C_IO_L2_in_0_x1_loop_28>
</C_IO_L2_in_0_x1_loop_27>
</C_IO_L2_in_0_x1_loop_26>
</C_IO_L2_in_0_x1_loop_25>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>3666</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2105</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_0_x117_dout</name>
<Object>fifo_C_C_IO_L2_in_0_x117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_0_x117_empty_n</name>
<Object>fifo_C_C_IO_L2_in_0_x117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_0_x117_read</name>
<Object>fifo_C_C_IO_L2_in_0_x117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_1_x118_din</name>
<Object>fifo_C_C_IO_L2_in_1_x118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_1_x118_full_n</name>
<Object>fifo_C_C_IO_L2_in_1_x118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_1_x118_write</name>
<Object>fifo_C_C_IO_L2_in_1_x118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_0_x1101_din</name>
<Object>fifo_C_PE_0_0_x1101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_0_x1101_full_n</name>
<Object>fifo_C_PE_0_0_x1101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_0_x1101_write</name>
<Object>fifo_C_PE_0_0_x1101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L2_in_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5463298</Best-caseLatency>
<Average-caseLatency>70962706</Average-caseLatency>
<Worst-caseLatency>136468690</Worst-caseLatency>
<Best-caseRealTimeLatency>18.209 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.237 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5463298 ~ 136468690</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_1_x1_loop_1>
<Name>C_IO_L2_in_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6656 ~ 131012048</Latency>
<AbsoluteTimeLatency>22.184 us ~ 0.437 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1664</min>
<max>32753012</max>
</range>
</IterationLatency>
<PipelineDepth>1664 ~ 32753012</PipelineDepth>
<C_IO_L2_in_1_x1_loop_2>
<Name>C_IO_L2_in_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1662 ~ 32753010</Latency>
<AbsoluteTimeLatency>5.539 us ~ 0.109 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>277</min>
<max>5458835</max>
</range>
</IterationLatency>
<PipelineDepth>277 ~ 5458835</PipelineDepth>
<C_IO_L2_in_1_x1_loop_3>
<Name>C_IO_L2_in_1_x1_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_1_x1_loop_4>
<Name>C_IO_L2_in_1_x1_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_1_x1_loop_5>
<Name>C_IO_L2_in_1_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_1_x1_loop_5>
</C_IO_L2_in_1_x1_loop_4>
<C_IO_L2_in_1_x1_loop_6>
<Name>C_IO_L2_in_1_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_1_x1_loop_7>
<Name>C_IO_L2_in_1_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_1_x1_loop_7>
</C_IO_L2_in_1_x1_loop_6>
</C_IO_L2_in_1_x1_loop_3>
<C_IO_L2_in_1_x1_loop_8>
<Name>C_IO_L2_in_1_x1_loop_8</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_1_x1_loop_9>
<Name>C_IO_L2_in_1_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_1_x1_loop_10>
<Name>C_IO_L2_in_1_x1_loop_10</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_1_x1_loop_11>
<Name>C_IO_L2_in_1_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_1_x1_loop_12>
<Name>C_IO_L2_in_1_x1_loop_12</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_1_x1_loop_13>
<Name>C_IO_L2_in_1_x1_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_1_x1_loop_13>
</C_IO_L2_in_1_x1_loop_12>
</C_IO_L2_in_1_x1_loop_11>
</C_IO_L2_in_1_x1_loop_10>
</C_IO_L2_in_1_x1_loop_9>
</C_IO_L2_in_1_x1_loop_8>
<C_IO_L2_in_1_x1_loop_14>
<Name>C_IO_L2_in_1_x1_loop_14</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_1_x1_loop_15>
<Name>C_IO_L2_in_1_x1_loop_15</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_1_x1_loop_16>
<Name>C_IO_L2_in_1_x1_loop_16</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_1_x1_loop_16>
</C_IO_L2_in_1_x1_loop_15>
<C_IO_L2_in_1_x1_loop_17>
<Name>C_IO_L2_in_1_x1_loop_17</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_1_x1_loop_18>
<Name>C_IO_L2_in_1_x1_loop_18</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_1_x1_loop_18>
</C_IO_L2_in_1_x1_loop_17>
</C_IO_L2_in_1_x1_loop_14>
<C_IO_L2_in_1_x1_loop_19>
<Name>C_IO_L2_in_1_x1_loop_19</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_1_x1_loop_20>
<Name>C_IO_L2_in_1_x1_loop_20</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_1_x1_loop_21>
<Name>C_IO_L2_in_1_x1_loop_21</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_1_x1_loop_22>
<Name>C_IO_L2_in_1_x1_loop_22</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_1_x1_loop_23>
<Name>C_IO_L2_in_1_x1_loop_23</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_1_x1_loop_24>
<Name>C_IO_L2_in_1_x1_loop_24</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_1_x1_loop_24>
</C_IO_L2_in_1_x1_loop_23>
</C_IO_L2_in_1_x1_loop_22>
</C_IO_L2_in_1_x1_loop_21>
</C_IO_L2_in_1_x1_loop_20>
</C_IO_L2_in_1_x1_loop_19>
</C_IO_L2_in_1_x1_loop_2>
</C_IO_L2_in_1_x1_loop_1>
<C_IO_L2_in_1_x1_loop_25>
<Name>C_IO_L2_in_1_x1_loop_25</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_1_x1_loop_26>
<Name>C_IO_L2_in_1_x1_loop_26</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_1_x1_loop_27>
<Name>C_IO_L2_in_1_x1_loop_27</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_1_x1_loop_28>
<Name>C_IO_L2_in_1_x1_loop_28</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_1_x1_loop_29>
<Name>C_IO_L2_in_1_x1_loop_29</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_1_x1_loop_30>
<Name>C_IO_L2_in_1_x1_loop_30</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_1_x1_loop_30>
</C_IO_L2_in_1_x1_loop_29>
</C_IO_L2_in_1_x1_loop_28>
</C_IO_L2_in_1_x1_loop_27>
</C_IO_L2_in_1_x1_loop_26>
</C_IO_L2_in_1_x1_loop_25>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>3658</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2087</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_1_x118_dout</name>
<Object>fifo_C_C_IO_L2_in_1_x118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_1_x118_empty_n</name>
<Object>fifo_C_C_IO_L2_in_1_x118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_1_x118_read</name>
<Object>fifo_C_C_IO_L2_in_1_x118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_2_x119_din</name>
<Object>fifo_C_C_IO_L2_in_2_x119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_2_x119_full_n</name>
<Object>fifo_C_C_IO_L2_in_2_x119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_2_x119_write</name>
<Object>fifo_C_C_IO_L2_in_2_x119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_1_x1106_din</name>
<Object>fifo_C_PE_0_1_x1106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_1_x1106_full_n</name>
<Object>fifo_C_PE_0_1_x1106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_1_x1106_write</name>
<Object>fifo_C_PE_0_1_x1106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L2_in_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5463298</Best-caseLatency>
<Average-caseLatency>70962706</Average-caseLatency>
<Worst-caseLatency>136468690</Worst-caseLatency>
<Best-caseRealTimeLatency>18.209 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.237 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5463298 ~ 136468690</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_2_x1_loop_1>
<Name>C_IO_L2_in_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6656 ~ 131012048</Latency>
<AbsoluteTimeLatency>22.184 us ~ 0.437 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1664</min>
<max>32753012</max>
</range>
</IterationLatency>
<PipelineDepth>1664 ~ 32753012</PipelineDepth>
<C_IO_L2_in_2_x1_loop_2>
<Name>C_IO_L2_in_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1662 ~ 32753010</Latency>
<AbsoluteTimeLatency>5.539 us ~ 0.109 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>277</min>
<max>5458835</max>
</range>
</IterationLatency>
<PipelineDepth>277 ~ 5458835</PipelineDepth>
<C_IO_L2_in_2_x1_loop_3>
<Name>C_IO_L2_in_2_x1_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_2_x1_loop_4>
<Name>C_IO_L2_in_2_x1_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_2_x1_loop_5>
<Name>C_IO_L2_in_2_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_2_x1_loop_5>
</C_IO_L2_in_2_x1_loop_4>
<C_IO_L2_in_2_x1_loop_6>
<Name>C_IO_L2_in_2_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_2_x1_loop_7>
<Name>C_IO_L2_in_2_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_2_x1_loop_7>
</C_IO_L2_in_2_x1_loop_6>
</C_IO_L2_in_2_x1_loop_3>
<C_IO_L2_in_2_x1_loop_8>
<Name>C_IO_L2_in_2_x1_loop_8</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_2_x1_loop_9>
<Name>C_IO_L2_in_2_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_2_x1_loop_10>
<Name>C_IO_L2_in_2_x1_loop_10</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_2_x1_loop_11>
<Name>C_IO_L2_in_2_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_2_x1_loop_12>
<Name>C_IO_L2_in_2_x1_loop_12</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_2_x1_loop_13>
<Name>C_IO_L2_in_2_x1_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_2_x1_loop_13>
</C_IO_L2_in_2_x1_loop_12>
</C_IO_L2_in_2_x1_loop_11>
</C_IO_L2_in_2_x1_loop_10>
</C_IO_L2_in_2_x1_loop_9>
</C_IO_L2_in_2_x1_loop_8>
<C_IO_L2_in_2_x1_loop_14>
<Name>C_IO_L2_in_2_x1_loop_14</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_2_x1_loop_15>
<Name>C_IO_L2_in_2_x1_loop_15</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_2_x1_loop_16>
<Name>C_IO_L2_in_2_x1_loop_16</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_2_x1_loop_16>
</C_IO_L2_in_2_x1_loop_15>
<C_IO_L2_in_2_x1_loop_17>
<Name>C_IO_L2_in_2_x1_loop_17</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_2_x1_loop_18>
<Name>C_IO_L2_in_2_x1_loop_18</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_2_x1_loop_18>
</C_IO_L2_in_2_x1_loop_17>
</C_IO_L2_in_2_x1_loop_14>
<C_IO_L2_in_2_x1_loop_19>
<Name>C_IO_L2_in_2_x1_loop_19</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_2_x1_loop_20>
<Name>C_IO_L2_in_2_x1_loop_20</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_2_x1_loop_21>
<Name>C_IO_L2_in_2_x1_loop_21</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_2_x1_loop_22>
<Name>C_IO_L2_in_2_x1_loop_22</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_2_x1_loop_23>
<Name>C_IO_L2_in_2_x1_loop_23</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_2_x1_loop_24>
<Name>C_IO_L2_in_2_x1_loop_24</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_2_x1_loop_24>
</C_IO_L2_in_2_x1_loop_23>
</C_IO_L2_in_2_x1_loop_22>
</C_IO_L2_in_2_x1_loop_21>
</C_IO_L2_in_2_x1_loop_20>
</C_IO_L2_in_2_x1_loop_19>
</C_IO_L2_in_2_x1_loop_2>
</C_IO_L2_in_2_x1_loop_1>
<C_IO_L2_in_2_x1_loop_25>
<Name>C_IO_L2_in_2_x1_loop_25</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_2_x1_loop_26>
<Name>C_IO_L2_in_2_x1_loop_26</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_2_x1_loop_27>
<Name>C_IO_L2_in_2_x1_loop_27</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_2_x1_loop_28>
<Name>C_IO_L2_in_2_x1_loop_28</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_2_x1_loop_29>
<Name>C_IO_L2_in_2_x1_loop_29</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_2_x1_loop_30>
<Name>C_IO_L2_in_2_x1_loop_30</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_2_x1_loop_30>
</C_IO_L2_in_2_x1_loop_29>
</C_IO_L2_in_2_x1_loop_28>
</C_IO_L2_in_2_x1_loop_27>
</C_IO_L2_in_2_x1_loop_26>
</C_IO_L2_in_2_x1_loop_25>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>3658</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2087</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_2_x119_dout</name>
<Object>fifo_C_C_IO_L2_in_2_x119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_2_x119_empty_n</name>
<Object>fifo_C_C_IO_L2_in_2_x119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_2_x119_read</name>
<Object>fifo_C_C_IO_L2_in_2_x119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_3_x120_din</name>
<Object>fifo_C_C_IO_L2_in_3_x120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_3_x120_full_n</name>
<Object>fifo_C_C_IO_L2_in_3_x120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_3_x120_write</name>
<Object>fifo_C_C_IO_L2_in_3_x120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_2_x1111_din</name>
<Object>fifo_C_PE_0_2_x1111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_2_x1111_full_n</name>
<Object>fifo_C_PE_0_2_x1111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_2_x1111_write</name>
<Object>fifo_C_PE_0_2_x1111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L2_in_3_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5463298</Best-caseLatency>
<Average-caseLatency>70962706</Average-caseLatency>
<Worst-caseLatency>136468690</Worst-caseLatency>
<Best-caseRealTimeLatency>18.209 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.237 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5463298 ~ 136468690</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_3_x1_loop_1>
<Name>C_IO_L2_in_3_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6656 ~ 131012048</Latency>
<AbsoluteTimeLatency>22.184 us ~ 0.437 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1664</min>
<max>32753012</max>
</range>
</IterationLatency>
<PipelineDepth>1664 ~ 32753012</PipelineDepth>
<C_IO_L2_in_3_x1_loop_2>
<Name>C_IO_L2_in_3_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1662 ~ 32753010</Latency>
<AbsoluteTimeLatency>5.539 us ~ 0.109 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>277</min>
<max>5458835</max>
</range>
</IterationLatency>
<PipelineDepth>277 ~ 5458835</PipelineDepth>
<C_IO_L2_in_3_x1_loop_3>
<Name>C_IO_L2_in_3_x1_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_3_x1_loop_4>
<Name>C_IO_L2_in_3_x1_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_3_x1_loop_5>
<Name>C_IO_L2_in_3_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_3_x1_loop_5>
</C_IO_L2_in_3_x1_loop_4>
<C_IO_L2_in_3_x1_loop_6>
<Name>C_IO_L2_in_3_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_3_x1_loop_7>
<Name>C_IO_L2_in_3_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_3_x1_loop_7>
</C_IO_L2_in_3_x1_loop_6>
</C_IO_L2_in_3_x1_loop_3>
<C_IO_L2_in_3_x1_loop_8>
<Name>C_IO_L2_in_3_x1_loop_8</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_3_x1_loop_9>
<Name>C_IO_L2_in_3_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_3_x1_loop_10>
<Name>C_IO_L2_in_3_x1_loop_10</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_3_x1_loop_11>
<Name>C_IO_L2_in_3_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_3_x1_loop_12>
<Name>C_IO_L2_in_3_x1_loop_12</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_3_x1_loop_13>
<Name>C_IO_L2_in_3_x1_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_3_x1_loop_13>
</C_IO_L2_in_3_x1_loop_12>
</C_IO_L2_in_3_x1_loop_11>
</C_IO_L2_in_3_x1_loop_10>
</C_IO_L2_in_3_x1_loop_9>
</C_IO_L2_in_3_x1_loop_8>
<C_IO_L2_in_3_x1_loop_14>
<Name>C_IO_L2_in_3_x1_loop_14</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_3_x1_loop_15>
<Name>C_IO_L2_in_3_x1_loop_15</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_3_x1_loop_16>
<Name>C_IO_L2_in_3_x1_loop_16</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_3_x1_loop_16>
</C_IO_L2_in_3_x1_loop_15>
<C_IO_L2_in_3_x1_loop_17>
<Name>C_IO_L2_in_3_x1_loop_17</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_3_x1_loop_18>
<Name>C_IO_L2_in_3_x1_loop_18</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_3_x1_loop_18>
</C_IO_L2_in_3_x1_loop_17>
</C_IO_L2_in_3_x1_loop_14>
<C_IO_L2_in_3_x1_loop_19>
<Name>C_IO_L2_in_3_x1_loop_19</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_3_x1_loop_20>
<Name>C_IO_L2_in_3_x1_loop_20</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_3_x1_loop_21>
<Name>C_IO_L2_in_3_x1_loop_21</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_3_x1_loop_22>
<Name>C_IO_L2_in_3_x1_loop_22</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_3_x1_loop_23>
<Name>C_IO_L2_in_3_x1_loop_23</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_3_x1_loop_24>
<Name>C_IO_L2_in_3_x1_loop_24</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_3_x1_loop_24>
</C_IO_L2_in_3_x1_loop_23>
</C_IO_L2_in_3_x1_loop_22>
</C_IO_L2_in_3_x1_loop_21>
</C_IO_L2_in_3_x1_loop_20>
</C_IO_L2_in_3_x1_loop_19>
</C_IO_L2_in_3_x1_loop_2>
</C_IO_L2_in_3_x1_loop_1>
<C_IO_L2_in_3_x1_loop_25>
<Name>C_IO_L2_in_3_x1_loop_25</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_3_x1_loop_26>
<Name>C_IO_L2_in_3_x1_loop_26</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_3_x1_loop_27>
<Name>C_IO_L2_in_3_x1_loop_27</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_3_x1_loop_28>
<Name>C_IO_L2_in_3_x1_loop_28</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_3_x1_loop_29>
<Name>C_IO_L2_in_3_x1_loop_29</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_3_x1_loop_30>
<Name>C_IO_L2_in_3_x1_loop_30</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_3_x1_loop_30>
</C_IO_L2_in_3_x1_loop_29>
</C_IO_L2_in_3_x1_loop_28>
</C_IO_L2_in_3_x1_loop_27>
</C_IO_L2_in_3_x1_loop_26>
</C_IO_L2_in_3_x1_loop_25>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>3658</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2087</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_3_x120_dout</name>
<Object>fifo_C_C_IO_L2_in_3_x120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_3_x120_empty_n</name>
<Object>fifo_C_C_IO_L2_in_3_x120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_3_x120_read</name>
<Object>fifo_C_C_IO_L2_in_3_x120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_4_x121_din</name>
<Object>fifo_C_C_IO_L2_in_4_x121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_4_x121_full_n</name>
<Object>fifo_C_C_IO_L2_in_4_x121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_4_x121_write</name>
<Object>fifo_C_C_IO_L2_in_4_x121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_3_x1116_din</name>
<Object>fifo_C_PE_0_3_x1116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_3_x1116_full_n</name>
<Object>fifo_C_PE_0_3_x1116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_3_x1116_write</name>
<Object>fifo_C_PE_0_3_x1116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L2_in_4_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5463298</Best-caseLatency>
<Average-caseLatency>70962706</Average-caseLatency>
<Worst-caseLatency>136468690</Worst-caseLatency>
<Best-caseRealTimeLatency>18.209 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.237 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5463298 ~ 136468690</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_4_x1_loop_1>
<Name>C_IO_L2_in_4_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6656 ~ 131012048</Latency>
<AbsoluteTimeLatency>22.184 us ~ 0.437 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1664</min>
<max>32753012</max>
</range>
</IterationLatency>
<PipelineDepth>1664 ~ 32753012</PipelineDepth>
<C_IO_L2_in_4_x1_loop_2>
<Name>C_IO_L2_in_4_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1662 ~ 32753010</Latency>
<AbsoluteTimeLatency>5.539 us ~ 0.109 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>277</min>
<max>5458835</max>
</range>
</IterationLatency>
<PipelineDepth>277 ~ 5458835</PipelineDepth>
<C_IO_L2_in_4_x1_loop_3>
<Name>C_IO_L2_in_4_x1_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_4_x1_loop_4>
<Name>C_IO_L2_in_4_x1_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_4_x1_loop_5>
<Name>C_IO_L2_in_4_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_4_x1_loop_5>
</C_IO_L2_in_4_x1_loop_4>
<C_IO_L2_in_4_x1_loop_6>
<Name>C_IO_L2_in_4_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_4_x1_loop_7>
<Name>C_IO_L2_in_4_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_4_x1_loop_7>
</C_IO_L2_in_4_x1_loop_6>
</C_IO_L2_in_4_x1_loop_3>
<C_IO_L2_in_4_x1_loop_8>
<Name>C_IO_L2_in_4_x1_loop_8</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_4_x1_loop_9>
<Name>C_IO_L2_in_4_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_4_x1_loop_10>
<Name>C_IO_L2_in_4_x1_loop_10</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_4_x1_loop_11>
<Name>C_IO_L2_in_4_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_4_x1_loop_12>
<Name>C_IO_L2_in_4_x1_loop_12</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_4_x1_loop_13>
<Name>C_IO_L2_in_4_x1_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_4_x1_loop_13>
</C_IO_L2_in_4_x1_loop_12>
</C_IO_L2_in_4_x1_loop_11>
</C_IO_L2_in_4_x1_loop_10>
</C_IO_L2_in_4_x1_loop_9>
</C_IO_L2_in_4_x1_loop_8>
<C_IO_L2_in_4_x1_loop_14>
<Name>C_IO_L2_in_4_x1_loop_14</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_4_x1_loop_15>
<Name>C_IO_L2_in_4_x1_loop_15</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_4_x1_loop_16>
<Name>C_IO_L2_in_4_x1_loop_16</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_4_x1_loop_16>
</C_IO_L2_in_4_x1_loop_15>
<C_IO_L2_in_4_x1_loop_17>
<Name>C_IO_L2_in_4_x1_loop_17</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_4_x1_loop_18>
<Name>C_IO_L2_in_4_x1_loop_18</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_4_x1_loop_18>
</C_IO_L2_in_4_x1_loop_17>
</C_IO_L2_in_4_x1_loop_14>
<C_IO_L2_in_4_x1_loop_19>
<Name>C_IO_L2_in_4_x1_loop_19</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_4_x1_loop_20>
<Name>C_IO_L2_in_4_x1_loop_20</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_4_x1_loop_21>
<Name>C_IO_L2_in_4_x1_loop_21</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_4_x1_loop_22>
<Name>C_IO_L2_in_4_x1_loop_22</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_4_x1_loop_23>
<Name>C_IO_L2_in_4_x1_loop_23</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_4_x1_loop_24>
<Name>C_IO_L2_in_4_x1_loop_24</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_4_x1_loop_24>
</C_IO_L2_in_4_x1_loop_23>
</C_IO_L2_in_4_x1_loop_22>
</C_IO_L2_in_4_x1_loop_21>
</C_IO_L2_in_4_x1_loop_20>
</C_IO_L2_in_4_x1_loop_19>
</C_IO_L2_in_4_x1_loop_2>
</C_IO_L2_in_4_x1_loop_1>
<C_IO_L2_in_4_x1_loop_25>
<Name>C_IO_L2_in_4_x1_loop_25</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_4_x1_loop_26>
<Name>C_IO_L2_in_4_x1_loop_26</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_4_x1_loop_27>
<Name>C_IO_L2_in_4_x1_loop_27</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_4_x1_loop_28>
<Name>C_IO_L2_in_4_x1_loop_28</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_4_x1_loop_29>
<Name>C_IO_L2_in_4_x1_loop_29</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_4_x1_loop_30>
<Name>C_IO_L2_in_4_x1_loop_30</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_4_x1_loop_30>
</C_IO_L2_in_4_x1_loop_29>
</C_IO_L2_in_4_x1_loop_28>
</C_IO_L2_in_4_x1_loop_27>
</C_IO_L2_in_4_x1_loop_26>
</C_IO_L2_in_4_x1_loop_25>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>3658</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2087</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_4_x121_dout</name>
<Object>fifo_C_C_IO_L2_in_4_x121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_4_x121_empty_n</name>
<Object>fifo_C_C_IO_L2_in_4_x121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_4_x121_read</name>
<Object>fifo_C_C_IO_L2_in_4_x121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_5_x122_din</name>
<Object>fifo_C_C_IO_L2_in_5_x122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_5_x122_full_n</name>
<Object>fifo_C_C_IO_L2_in_5_x122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_5_x122_write</name>
<Object>fifo_C_C_IO_L2_in_5_x122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_4_x1121_din</name>
<Object>fifo_C_PE_0_4_x1121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_4_x1121_full_n</name>
<Object>fifo_C_PE_0_4_x1121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_4_x1121_write</name>
<Object>fifo_C_PE_0_4_x1121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L2_in_5_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5463298</Best-caseLatency>
<Average-caseLatency>70962706</Average-caseLatency>
<Worst-caseLatency>136468690</Worst-caseLatency>
<Best-caseRealTimeLatency>18.209 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.237 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5463298 ~ 136468690</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_5_x1_loop_1>
<Name>C_IO_L2_in_5_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6656 ~ 131012048</Latency>
<AbsoluteTimeLatency>22.184 us ~ 0.437 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1664</min>
<max>32753012</max>
</range>
</IterationLatency>
<PipelineDepth>1664 ~ 32753012</PipelineDepth>
<C_IO_L2_in_5_x1_loop_2>
<Name>C_IO_L2_in_5_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1662 ~ 32753010</Latency>
<AbsoluteTimeLatency>5.539 us ~ 0.109 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>277</min>
<max>5458835</max>
</range>
</IterationLatency>
<PipelineDepth>277 ~ 5458835</PipelineDepth>
<C_IO_L2_in_5_x1_loop_3>
<Name>C_IO_L2_in_5_x1_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_5_x1_loop_4>
<Name>C_IO_L2_in_5_x1_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_5_x1_loop_5>
<Name>C_IO_L2_in_5_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_5_x1_loop_5>
</C_IO_L2_in_5_x1_loop_4>
<C_IO_L2_in_5_x1_loop_6>
<Name>C_IO_L2_in_5_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_5_x1_loop_7>
<Name>C_IO_L2_in_5_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_5_x1_loop_7>
</C_IO_L2_in_5_x1_loop_6>
</C_IO_L2_in_5_x1_loop_3>
<C_IO_L2_in_5_x1_loop_8>
<Name>C_IO_L2_in_5_x1_loop_8</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_5_x1_loop_9>
<Name>C_IO_L2_in_5_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_5_x1_loop_10>
<Name>C_IO_L2_in_5_x1_loop_10</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_5_x1_loop_11>
<Name>C_IO_L2_in_5_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_5_x1_loop_12>
<Name>C_IO_L2_in_5_x1_loop_12</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_5_x1_loop_13>
<Name>C_IO_L2_in_5_x1_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_5_x1_loop_13>
</C_IO_L2_in_5_x1_loop_12>
</C_IO_L2_in_5_x1_loop_11>
</C_IO_L2_in_5_x1_loop_10>
</C_IO_L2_in_5_x1_loop_9>
</C_IO_L2_in_5_x1_loop_8>
<C_IO_L2_in_5_x1_loop_14>
<Name>C_IO_L2_in_5_x1_loop_14</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_5_x1_loop_15>
<Name>C_IO_L2_in_5_x1_loop_15</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_5_x1_loop_16>
<Name>C_IO_L2_in_5_x1_loop_16</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_5_x1_loop_16>
</C_IO_L2_in_5_x1_loop_15>
<C_IO_L2_in_5_x1_loop_17>
<Name>C_IO_L2_in_5_x1_loop_17</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_5_x1_loop_18>
<Name>C_IO_L2_in_5_x1_loop_18</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_5_x1_loop_18>
</C_IO_L2_in_5_x1_loop_17>
</C_IO_L2_in_5_x1_loop_14>
<C_IO_L2_in_5_x1_loop_19>
<Name>C_IO_L2_in_5_x1_loop_19</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_5_x1_loop_20>
<Name>C_IO_L2_in_5_x1_loop_20</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_5_x1_loop_21>
<Name>C_IO_L2_in_5_x1_loop_21</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_5_x1_loop_22>
<Name>C_IO_L2_in_5_x1_loop_22</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_5_x1_loop_23>
<Name>C_IO_L2_in_5_x1_loop_23</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_5_x1_loop_24>
<Name>C_IO_L2_in_5_x1_loop_24</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_5_x1_loop_24>
</C_IO_L2_in_5_x1_loop_23>
</C_IO_L2_in_5_x1_loop_22>
</C_IO_L2_in_5_x1_loop_21>
</C_IO_L2_in_5_x1_loop_20>
</C_IO_L2_in_5_x1_loop_19>
</C_IO_L2_in_5_x1_loop_2>
</C_IO_L2_in_5_x1_loop_1>
<C_IO_L2_in_5_x1_loop_25>
<Name>C_IO_L2_in_5_x1_loop_25</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_5_x1_loop_26>
<Name>C_IO_L2_in_5_x1_loop_26</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_5_x1_loop_27>
<Name>C_IO_L2_in_5_x1_loop_27</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_5_x1_loop_28>
<Name>C_IO_L2_in_5_x1_loop_28</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_5_x1_loop_29>
<Name>C_IO_L2_in_5_x1_loop_29</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_5_x1_loop_30>
<Name>C_IO_L2_in_5_x1_loop_30</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_5_x1_loop_30>
</C_IO_L2_in_5_x1_loop_29>
</C_IO_L2_in_5_x1_loop_28>
</C_IO_L2_in_5_x1_loop_27>
</C_IO_L2_in_5_x1_loop_26>
</C_IO_L2_in_5_x1_loop_25>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>3658</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2087</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_5_x122_dout</name>
<Object>fifo_C_C_IO_L2_in_5_x122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_5_x122_empty_n</name>
<Object>fifo_C_C_IO_L2_in_5_x122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_5_x122_read</name>
<Object>fifo_C_C_IO_L2_in_5_x122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_6_x123_din</name>
<Object>fifo_C_C_IO_L2_in_6_x123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_6_x123_full_n</name>
<Object>fifo_C_C_IO_L2_in_6_x123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_6_x123_write</name>
<Object>fifo_C_C_IO_L2_in_6_x123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_5_x1126_din</name>
<Object>fifo_C_PE_0_5_x1126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_5_x1126_full_n</name>
<Object>fifo_C_PE_0_5_x1126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_5_x1126_write</name>
<Object>fifo_C_PE_0_5_x1126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L2_in_6_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5463298</Best-caseLatency>
<Average-caseLatency>70962706</Average-caseLatency>
<Worst-caseLatency>136468690</Worst-caseLatency>
<Best-caseRealTimeLatency>18.209 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.237 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5463298 ~ 136468690</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_6_x1_loop_1>
<Name>C_IO_L2_in_6_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>6656 ~ 131012048</Latency>
<AbsoluteTimeLatency>22.184 us ~ 0.437 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1664</min>
<max>32753012</max>
</range>
</IterationLatency>
<PipelineDepth>1664 ~ 32753012</PipelineDepth>
<C_IO_L2_in_6_x1_loop_2>
<Name>C_IO_L2_in_6_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1662 ~ 32753010</Latency>
<AbsoluteTimeLatency>5.539 us ~ 0.109 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>277</min>
<max>5458835</max>
</range>
</IterationLatency>
<PipelineDepth>277 ~ 5458835</PipelineDepth>
<C_IO_L2_in_6_x1_loop_3>
<Name>C_IO_L2_in_6_x1_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_6_x1_loop_4>
<Name>C_IO_L2_in_6_x1_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_6_x1_loop_5>
<Name>C_IO_L2_in_6_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_6_x1_loop_5>
</C_IO_L2_in_6_x1_loop_4>
<C_IO_L2_in_6_x1_loop_6>
<Name>C_IO_L2_in_6_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_6_x1_loop_7>
<Name>C_IO_L2_in_6_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_6_x1_loop_7>
</C_IO_L2_in_6_x1_loop_6>
</C_IO_L2_in_6_x1_loop_3>
<C_IO_L2_in_6_x1_loop_8>
<Name>C_IO_L2_in_6_x1_loop_8</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_6_x1_loop_9>
<Name>C_IO_L2_in_6_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_6_x1_loop_10>
<Name>C_IO_L2_in_6_x1_loop_10</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_6_x1_loop_11>
<Name>C_IO_L2_in_6_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_6_x1_loop_12>
<Name>C_IO_L2_in_6_x1_loop_12</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_6_x1_loop_13>
<Name>C_IO_L2_in_6_x1_loop_13</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_6_x1_loop_13>
</C_IO_L2_in_6_x1_loop_12>
</C_IO_L2_in_6_x1_loop_11>
</C_IO_L2_in_6_x1_loop_10>
</C_IO_L2_in_6_x1_loop_9>
</C_IO_L2_in_6_x1_loop_8>
<C_IO_L2_in_6_x1_loop_14>
<Name>C_IO_L2_in_6_x1_loop_14</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>274 ~ 2192</Latency>
<AbsoluteTimeLatency>0.913 us ~ 7.306 us</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<PipelineDepth>274</PipelineDepth>
<C_IO_L2_in_6_x1_loop_15>
<Name>C_IO_L2_in_6_x1_loop_15</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_6_x1_loop_16>
<Name>C_IO_L2_in_6_x1_loop_16</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_6_x1_loop_16>
</C_IO_L2_in_6_x1_loop_15>
<C_IO_L2_in_6_x1_loop_17>
<Name>C_IO_L2_in_6_x1_loop_17</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_6_x1_loop_18>
<Name>C_IO_L2_in_6_x1_loop_18</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_6_x1_loop_18>
</C_IO_L2_in_6_x1_loop_17>
</C_IO_L2_in_6_x1_loop_14>
<C_IO_L2_in_6_x1_loop_19>
<Name>C_IO_L2_in_6_x1_loop_19</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_6_x1_loop_20>
<Name>C_IO_L2_in_6_x1_loop_20</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_6_x1_loop_21>
<Name>C_IO_L2_in_6_x1_loop_21</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_6_x1_loop_22>
<Name>C_IO_L2_in_6_x1_loop_22</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_6_x1_loop_23>
<Name>C_IO_L2_in_6_x1_loop_23</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_6_x1_loop_24>
<Name>C_IO_L2_in_6_x1_loop_24</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_6_x1_loop_24>
</C_IO_L2_in_6_x1_loop_23>
</C_IO_L2_in_6_x1_loop_22>
</C_IO_L2_in_6_x1_loop_21>
</C_IO_L2_in_6_x1_loop_20>
</C_IO_L2_in_6_x1_loop_19>
</C_IO_L2_in_6_x1_loop_2>
</C_IO_L2_in_6_x1_loop_1>
<C_IO_L2_in_6_x1_loop_25>
<Name>C_IO_L2_in_6_x1_loop_25</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_6_x1_loop_26>
<Name>C_IO_L2_in_6_x1_loop_26</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_6_x1_loop_27>
<Name>C_IO_L2_in_6_x1_loop_27</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_6_x1_loop_28>
<Name>C_IO_L2_in_6_x1_loop_28</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_6_x1_loop_29>
<Name>C_IO_L2_in_6_x1_loop_29</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_6_x1_loop_30>
<Name>C_IO_L2_in_6_x1_loop_30</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_6_x1_loop_30>
</C_IO_L2_in_6_x1_loop_29>
</C_IO_L2_in_6_x1_loop_28>
</C_IO_L2_in_6_x1_loop_27>
</C_IO_L2_in_6_x1_loop_26>
</C_IO_L2_in_6_x1_loop_25>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>3658</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2087</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_6_x123_dout</name>
<Object>fifo_C_C_IO_L2_in_6_x123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_6_x123_empty_n</name>
<Object>fifo_C_C_IO_L2_in_6_x123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_6_x123_read</name>
<Object>fifo_C_C_IO_L2_in_6_x123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_7_x124_din</name>
<Object>fifo_C_C_IO_L2_in_7_x124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_7_x124_full_n</name>
<Object>fifo_C_C_IO_L2_in_7_x124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_7_x124_write</name>
<Object>fifo_C_C_IO_L2_in_7_x124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_6_x1131_din</name>
<Object>fifo_C_PE_0_6_x1131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_6_x1131_full_n</name>
<Object>fifo_C_PE_0_6_x1131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_6_x1131_write</name>
<Object>fifo_C_PE_0_6_x1131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_IO_L2_in_boundary_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.417</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5456722</Best-caseLatency>
<Average-caseLatency>70939666</Average-caseLatency>
<Worst-caseLatency>136422610</Worst-caseLatency>
<Best-caseRealTimeLatency>18.187 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.236 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.455 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5456722 ~ 136422610</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_boundary_x1_loop_1>
<Name>C_IO_L2_in_boundary_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>80 ~ 130965968</Latency>
<AbsoluteTimeLatency>0.267 us ~ 0.437 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>20</min>
<max>32741492</max>
</range>
</IterationLatency>
<PipelineDepth>20 ~ 32741492</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_2>
<Name>C_IO_L2_in_boundary_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>18 ~ 32741490</Latency>
<AbsoluteTimeLatency>59.994 ns ~ 0.109 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>3</min>
<max>5456915</max>
</range>
</IterationLatency>
<PipelineDepth>3 ~ 5456915</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_4>
<Name>C_IO_L2_in_boundary_x1_loop_4</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_5>
<Name>C_IO_L2_in_boundary_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_boundary_x1_loop_5>
</C_IO_L2_in_boundary_x1_loop_4>
<C_IO_L2_in_boundary_x1_loop_6>
<Name>C_IO_L2_in_boundary_x1_loop_6</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_7>
<Name>C_IO_L2_in_boundary_x1_loop_7</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_8>
<Name>C_IO_L2_in_boundary_x1_loop_8</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_9>
<Name>C_IO_L2_in_boundary_x1_loop_9</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_10>
<Name>C_IO_L2_in_boundary_x1_loop_10</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_11>
<Name>C_IO_L2_in_boundary_x1_loop_11</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_boundary_x1_loop_11>
</C_IO_L2_in_boundary_x1_loop_10>
</C_IO_L2_in_boundary_x1_loop_9>
</C_IO_L2_in_boundary_x1_loop_8>
</C_IO_L2_in_boundary_x1_loop_7>
</C_IO_L2_in_boundary_x1_loop_6>
<C_IO_L2_in_boundary_x1_loop_13>
<Name>C_IO_L2_in_boundary_x1_loop_13</Name>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>0.907 us</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_14>
<Name>C_IO_L2_in_boundary_x1_loop_14</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.107 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_boundary_x1_loop_14>
</C_IO_L2_in_boundary_x1_loop_13>
<C_IO_L2_in_boundary_x1_loop_15>
<Name>C_IO_L2_in_boundary_x1_loop_15</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_16>
<Name>C_IO_L2_in_boundary_x1_loop_16</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_17>
<Name>C_IO_L2_in_boundary_x1_loop_17</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_18>
<Name>C_IO_L2_in_boundary_x1_loop_18</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_19>
<Name>C_IO_L2_in_boundary_x1_loop_19</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_20>
<Name>C_IO_L2_in_boundary_x1_loop_20</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_boundary_x1_loop_20>
</C_IO_L2_in_boundary_x1_loop_19>
</C_IO_L2_in_boundary_x1_loop_18>
</C_IO_L2_in_boundary_x1_loop_17>
</C_IO_L2_in_boundary_x1_loop_16>
</C_IO_L2_in_boundary_x1_loop_15>
</C_IO_L2_in_boundary_x1_loop_2>
</C_IO_L2_in_boundary_x1_loop_1>
<C_IO_L2_in_boundary_x1_loop_21>
<Name>C_IO_L2_in_boundary_x1_loop_21</Name>
<TripCount>128</TripCount>
<Latency>5456640</Latency>
<AbsoluteTimeLatency>18.187 ms</AbsoluteTimeLatency>
<IterationLatency>42630</IterationLatency>
<PipelineDepth>42630</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_22>
<Name>C_IO_L2_in_boundary_x1_loop_22</Name>
<TripCount>2</TripCount>
<Latency>42628</Latency>
<AbsoluteTimeLatency>0.142 ms</AbsoluteTimeLatency>
<IterationLatency>21314</IterationLatency>
<PipelineDepth>21314</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_23>
<Name>C_IO_L2_in_boundary_x1_loop_23</Name>
<TripCount>32</TripCount>
<Latency>21312</Latency>
<AbsoluteTimeLatency>71.033 us</AbsoluteTimeLatency>
<IterationLatency>666</IterationLatency>
<PipelineDepth>666</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_24>
<Name>C_IO_L2_in_boundary_x1_loop_24</Name>
<TripCount>8</TripCount>
<Latency>664</Latency>
<AbsoluteTimeLatency>2.213 us</AbsoluteTimeLatency>
<IterationLatency>83</IterationLatency>
<PipelineDepth>83</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_25>
<Name>C_IO_L2_in_boundary_x1_loop_25</Name>
<TripCount>16</TripCount>
<Latency>80</Latency>
<AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<C_IO_L2_in_boundary_x1_loop_26>
<Name>C_IO_L2_in_boundary_x1_loop_26</Name>
<TripCount>2</TripCount>
<Latency>2</Latency>
<AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_IO_L2_in_boundary_x1_loop_26>
</C_IO_L2_in_boundary_x1_loop_25>
</C_IO_L2_in_boundary_x1_loop_24>
</C_IO_L2_in_boundary_x1_loop_23>
</C_IO_L2_in_boundary_x1_loop_22>
</C_IO_L2_in_boundary_x1_loop_21>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<FF>3604</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1863</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_7_x124_dout</name>
<Object>fifo_C_C_IO_L2_in_7_x124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_7_x124_empty_n</name>
<Object>fifo_C_C_IO_L2_in_7_x124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_7_x124_read</name>
<Object>fifo_C_C_IO_L2_in_7_x124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_7_x1136_din</name>
<Object>fifo_C_PE_0_7_x1136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_7_x1136_full_n</name>
<Object>fifo_C_PE_0_7_x1136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_7_x1136_write</name>
<Object>fifo_C_PE_0_7_x1136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4055258577</Best-caseLatency>
<Average-caseLatency>4055258577</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>13.516 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.516 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_0_x1_loop_1>
<Name>PE_wrapper_0_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4055258576</Latency>
<AbsoluteTimeLatency>13.516 sec</AbsoluteTimeLatency>
<IterationLatency>1013814644</IterationLatency>
<PipelineDepth>1013814644</PipelineDepth>
<PE_wrapper_0_0_x1_loop_2>
<Name>PE_wrapper_0_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1013814642</Latency>
<AbsoluteTimeLatency>3.379 sec</AbsoluteTimeLatency>
<IterationLatency>168969107</IterationLatency>
<PipelineDepth>168969107</PipelineDepth>
<PE_wrapper_0_0_x1_loop_3>
<Name>PE_wrapper_0_0_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_0_x1_loop_4>
<Name>PE_wrapper_0_0_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_0_x1_loop_4>
</PE_wrapper_0_0_x1_loop_3>
<PE_wrapper_0_0_x1_loop_5>
<Name>PE_wrapper_0_0_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_0_0_x1_loop_6>
<Name>PE_wrapper_0_0_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_0_0_x1_loop_7>
<Name>PE_wrapper_0_0_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_0_0_x1_loop_8>
<Name>PE_wrapper_0_0_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_0_0_x1_loop_9>
<Name>PE_wrapper_0_0_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_0_0_x1_loop_10>
<Name>PE_wrapper_0_0_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_0_x1_loop_10>
<PE_wrapper_0_0_x1_loop_11>
<Name>PE_wrapper_0_0_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_0_x1_loop_11>
<PE_wrapper_0_0_x1_loop_12>
<Name>PE_wrapper_0_0_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_0_0_x1_loop_12>
</PE_wrapper_0_0_x1_loop_9>
</PE_wrapper_0_0_x1_loop_8>
</PE_wrapper_0_0_x1_loop_7>
</PE_wrapper_0_0_x1_loop_6>
</PE_wrapper_0_0_x1_loop_5>
</PE_wrapper_0_0_x1_loop_2>
</PE_wrapper_0_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1725</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1298</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x125_dout</name>
<Object>fifo_A_PE_0_0_x125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x125_empty_n</name>
<Object>fifo_A_PE_0_0_x125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x125_read</name>
<Object>fifo_A_PE_0_0_x125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x126_din</name>
<Object>fifo_A_PE_0_1_x126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x126_full_n</name>
<Object>fifo_A_PE_0_1_x126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x126_write</name>
<Object>fifo_A_PE_0_1_x126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x161_dout</name>
<Object>fifo_B_PE_0_0_x161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x161_empty_n</name>
<Object>fifo_B_PE_0_0_x161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_0_x161_read</name>
<Object>fifo_B_PE_0_0_x161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x162_din</name>
<Object>fifo_B_PE_1_0_x162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x162_full_n</name>
<Object>fifo_B_PE_1_0_x162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x162_write</name>
<Object>fifo_B_PE_1_0_x162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_0_x1101_dout</name>
<Object>fifo_C_PE_0_0_x1101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_0_x1101_empty_n</name>
<Object>fifo_C_PE_0_0_x1101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_0_x1101_read</name>
<Object>fifo_C_PE_0_0_x1101</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_0_x1102_din</name>
<Object>fifo_C_PE_1_0_x1102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_0_x1102_full_n</name>
<Object>fifo_C_PE_1_0_x1102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_0_x1102_write</name>
<Object>fifo_C_PE_1_0_x1102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_0_x1141_din</name>
<Object>fifo_D_drain_PE_0_0_x1141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_0_x1141_full_n</name>
<Object>fifo_D_drain_PE_0_0_x1141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_0_x1141_write</name>
<Object>fifo_D_drain_PE_0_0_x1141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4055258577</Best-caseLatency>
<Average-caseLatency>4055258577</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>13.516 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.516 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_1_x1_loop_1>
<Name>PE_wrapper_0_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4055258576</Latency>
<AbsoluteTimeLatency>13.516 sec</AbsoluteTimeLatency>
<IterationLatency>1013814644</IterationLatency>
<PipelineDepth>1013814644</PipelineDepth>
<PE_wrapper_0_1_x1_loop_2>
<Name>PE_wrapper_0_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1013814642</Latency>
<AbsoluteTimeLatency>3.379 sec</AbsoluteTimeLatency>
<IterationLatency>168969107</IterationLatency>
<PipelineDepth>168969107</PipelineDepth>
<PE_wrapper_0_1_x1_loop_3>
<Name>PE_wrapper_0_1_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_1_x1_loop_4>
<Name>PE_wrapper_0_1_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_1_x1_loop_4>
</PE_wrapper_0_1_x1_loop_3>
<PE_wrapper_0_1_x1_loop_5>
<Name>PE_wrapper_0_1_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_0_1_x1_loop_6>
<Name>PE_wrapper_0_1_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_0_1_x1_loop_7>
<Name>PE_wrapper_0_1_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_0_1_x1_loop_8>
<Name>PE_wrapper_0_1_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_0_1_x1_loop_9>
<Name>PE_wrapper_0_1_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_0_1_x1_loop_10>
<Name>PE_wrapper_0_1_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_1_x1_loop_10>
<PE_wrapper_0_1_x1_loop_11>
<Name>PE_wrapper_0_1_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_1_x1_loop_11>
<PE_wrapper_0_1_x1_loop_12>
<Name>PE_wrapper_0_1_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_0_1_x1_loop_12>
</PE_wrapper_0_1_x1_loop_9>
</PE_wrapper_0_1_x1_loop_8>
</PE_wrapper_0_1_x1_loop_7>
</PE_wrapper_0_1_x1_loop_6>
</PE_wrapper_0_1_x1_loop_5>
</PE_wrapper_0_1_x1_loop_2>
</PE_wrapper_0_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1725</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1298</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x126_dout</name>
<Object>fifo_A_PE_0_1_x126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x126_empty_n</name>
<Object>fifo_A_PE_0_1_x126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_1_x126_read</name>
<Object>fifo_A_PE_0_1_x126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x127_din</name>
<Object>fifo_A_PE_0_2_x127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x127_full_n</name>
<Object>fifo_A_PE_0_2_x127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x127_write</name>
<Object>fifo_A_PE_0_2_x127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x166_dout</name>
<Object>fifo_B_PE_0_1_x166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x166_empty_n</name>
<Object>fifo_B_PE_0_1_x166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_1_x166_read</name>
<Object>fifo_B_PE_0_1_x166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x167_din</name>
<Object>fifo_B_PE_1_1_x167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x167_full_n</name>
<Object>fifo_B_PE_1_1_x167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x167_write</name>
<Object>fifo_B_PE_1_1_x167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_1_x1106_dout</name>
<Object>fifo_C_PE_0_1_x1106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_1_x1106_empty_n</name>
<Object>fifo_C_PE_0_1_x1106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_1_x1106_read</name>
<Object>fifo_C_PE_0_1_x1106</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_1_x1107_din</name>
<Object>fifo_C_PE_1_1_x1107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_1_x1107_full_n</name>
<Object>fifo_C_PE_1_1_x1107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_1_x1107_write</name>
<Object>fifo_C_PE_1_1_x1107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_1_x1145_din</name>
<Object>fifo_D_drain_PE_0_1_x1145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_1_x1145_full_n</name>
<Object>fifo_D_drain_PE_0_1_x1145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_1_x1145_write</name>
<Object>fifo_D_drain_PE_0_1_x1145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_2_x1_loop_1>
<Name>PE_wrapper_0_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_0_2_x1_loop_2>
<Name>PE_wrapper_0_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_0_2_x1_loop_3>
<Name>PE_wrapper_0_2_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_2_x1_loop_4>
<Name>PE_wrapper_0_2_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_2_x1_loop_4>
</PE_wrapper_0_2_x1_loop_3>
<PE_wrapper_0_2_x1_loop_5>
<Name>PE_wrapper_0_2_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_0_2_x1_loop_6>
<Name>PE_wrapper_0_2_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_0_2_x1_loop_7>
<Name>PE_wrapper_0_2_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_0_2_x1_loop_8>
<Name>PE_wrapper_0_2_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_0_2_x1_loop_9>
<Name>PE_wrapper_0_2_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_0_2_x1_loop_10>
<Name>PE_wrapper_0_2_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_2_x1_loop_10>
<PE_wrapper_0_2_x1_loop_11>
<Name>PE_wrapper_0_2_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_2_x1_loop_11>
<PE_wrapper_0_2_x1_loop_12>
<Name>PE_wrapper_0_2_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_0_2_x1_loop_12>
</PE_wrapper_0_2_x1_loop_9>
</PE_wrapper_0_2_x1_loop_8>
</PE_wrapper_0_2_x1_loop_7>
</PE_wrapper_0_2_x1_loop_6>
</PE_wrapper_0_2_x1_loop_5>
</PE_wrapper_0_2_x1_loop_2>
</PE_wrapper_0_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x127_dout</name>
<Object>fifo_A_PE_0_2_x127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x127_empty_n</name>
<Object>fifo_A_PE_0_2_x127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_2_x127_read</name>
<Object>fifo_A_PE_0_2_x127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x128_din</name>
<Object>fifo_A_PE_0_3_x128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x128_full_n</name>
<Object>fifo_A_PE_0_3_x128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x128_write</name>
<Object>fifo_A_PE_0_3_x128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x171_dout</name>
<Object>fifo_B_PE_0_2_x171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x171_empty_n</name>
<Object>fifo_B_PE_0_2_x171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_2_x171_read</name>
<Object>fifo_B_PE_0_2_x171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x172_din</name>
<Object>fifo_B_PE_1_2_x172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x172_full_n</name>
<Object>fifo_B_PE_1_2_x172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x172_write</name>
<Object>fifo_B_PE_1_2_x172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_2_x1111_dout</name>
<Object>fifo_C_PE_0_2_x1111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_2_x1111_empty_n</name>
<Object>fifo_C_PE_0_2_x1111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_2_x1111_read</name>
<Object>fifo_C_PE_0_2_x1111</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_2_x1112_din</name>
<Object>fifo_C_PE_1_2_x1112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_2_x1112_full_n</name>
<Object>fifo_C_PE_1_2_x1112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_2_x1112_write</name>
<Object>fifo_C_PE_1_2_x1112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_2_x1149_din</name>
<Object>fifo_D_drain_PE_0_2_x1149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_2_x1149_full_n</name>
<Object>fifo_D_drain_PE_0_2_x1149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_2_x1149_write</name>
<Object>fifo_D_drain_PE_0_2_x1149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_3_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_3_x1_loop_1>
<Name>PE_wrapper_0_3_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_0_3_x1_loop_2>
<Name>PE_wrapper_0_3_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_0_3_x1_loop_3>
<Name>PE_wrapper_0_3_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_3_x1_loop_4>
<Name>PE_wrapper_0_3_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_3_x1_loop_4>
</PE_wrapper_0_3_x1_loop_3>
<PE_wrapper_0_3_x1_loop_5>
<Name>PE_wrapper_0_3_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_0_3_x1_loop_6>
<Name>PE_wrapper_0_3_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_0_3_x1_loop_7>
<Name>PE_wrapper_0_3_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_0_3_x1_loop_8>
<Name>PE_wrapper_0_3_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_0_3_x1_loop_9>
<Name>PE_wrapper_0_3_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_0_3_x1_loop_10>
<Name>PE_wrapper_0_3_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_3_x1_loop_10>
<PE_wrapper_0_3_x1_loop_11>
<Name>PE_wrapper_0_3_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_3_x1_loop_11>
<PE_wrapper_0_3_x1_loop_12>
<Name>PE_wrapper_0_3_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_0_3_x1_loop_12>
</PE_wrapper_0_3_x1_loop_9>
</PE_wrapper_0_3_x1_loop_8>
</PE_wrapper_0_3_x1_loop_7>
</PE_wrapper_0_3_x1_loop_6>
</PE_wrapper_0_3_x1_loop_5>
</PE_wrapper_0_3_x1_loop_2>
</PE_wrapper_0_3_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x128_dout</name>
<Object>fifo_A_PE_0_3_x128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x128_empty_n</name>
<Object>fifo_A_PE_0_3_x128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_3_x128_read</name>
<Object>fifo_A_PE_0_3_x128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x129_din</name>
<Object>fifo_A_PE_0_4_x129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x129_full_n</name>
<Object>fifo_A_PE_0_4_x129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x129_write</name>
<Object>fifo_A_PE_0_4_x129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x176_dout</name>
<Object>fifo_B_PE_0_3_x176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x176_empty_n</name>
<Object>fifo_B_PE_0_3_x176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_3_x176_read</name>
<Object>fifo_B_PE_0_3_x176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x177_din</name>
<Object>fifo_B_PE_1_3_x177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x177_full_n</name>
<Object>fifo_B_PE_1_3_x177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x177_write</name>
<Object>fifo_B_PE_1_3_x177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_3_x1116_dout</name>
<Object>fifo_C_PE_0_3_x1116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_3_x1116_empty_n</name>
<Object>fifo_C_PE_0_3_x1116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_3_x1116_read</name>
<Object>fifo_C_PE_0_3_x1116</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_3_x1117_din</name>
<Object>fifo_C_PE_1_3_x1117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_3_x1117_full_n</name>
<Object>fifo_C_PE_1_3_x1117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_3_x1117_write</name>
<Object>fifo_C_PE_1_3_x1117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_3_x1153_din</name>
<Object>fifo_D_drain_PE_0_3_x1153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_3_x1153_full_n</name>
<Object>fifo_D_drain_PE_0_3_x1153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_3_x1153_write</name>
<Object>fifo_D_drain_PE_0_3_x1153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_4_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_4_x1_loop_1>
<Name>PE_wrapper_0_4_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_0_4_x1_loop_2>
<Name>PE_wrapper_0_4_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_0_4_x1_loop_3>
<Name>PE_wrapper_0_4_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_4_x1_loop_4>
<Name>PE_wrapper_0_4_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_4_x1_loop_4>
</PE_wrapper_0_4_x1_loop_3>
<PE_wrapper_0_4_x1_loop_5>
<Name>PE_wrapper_0_4_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_0_4_x1_loop_6>
<Name>PE_wrapper_0_4_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_0_4_x1_loop_7>
<Name>PE_wrapper_0_4_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_0_4_x1_loop_8>
<Name>PE_wrapper_0_4_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_0_4_x1_loop_9>
<Name>PE_wrapper_0_4_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_0_4_x1_loop_10>
<Name>PE_wrapper_0_4_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_4_x1_loop_10>
<PE_wrapper_0_4_x1_loop_11>
<Name>PE_wrapper_0_4_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_4_x1_loop_11>
<PE_wrapper_0_4_x1_loop_12>
<Name>PE_wrapper_0_4_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_0_4_x1_loop_12>
</PE_wrapper_0_4_x1_loop_9>
</PE_wrapper_0_4_x1_loop_8>
</PE_wrapper_0_4_x1_loop_7>
</PE_wrapper_0_4_x1_loop_6>
</PE_wrapper_0_4_x1_loop_5>
</PE_wrapper_0_4_x1_loop_2>
</PE_wrapper_0_4_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x129_dout</name>
<Object>fifo_A_PE_0_4_x129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x129_empty_n</name>
<Object>fifo_A_PE_0_4_x129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_4_x129_read</name>
<Object>fifo_A_PE_0_4_x129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x130_din</name>
<Object>fifo_A_PE_0_5_x130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x130_full_n</name>
<Object>fifo_A_PE_0_5_x130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x130_write</name>
<Object>fifo_A_PE_0_5_x130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x181_dout</name>
<Object>fifo_B_PE_0_4_x181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x181_empty_n</name>
<Object>fifo_B_PE_0_4_x181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x181_read</name>
<Object>fifo_B_PE_0_4_x181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x182_din</name>
<Object>fifo_B_PE_1_4_x182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x182_full_n</name>
<Object>fifo_B_PE_1_4_x182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x182_write</name>
<Object>fifo_B_PE_1_4_x182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_4_x1121_dout</name>
<Object>fifo_C_PE_0_4_x1121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_4_x1121_empty_n</name>
<Object>fifo_C_PE_0_4_x1121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_4_x1121_read</name>
<Object>fifo_C_PE_0_4_x1121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_4_x1122_din</name>
<Object>fifo_C_PE_1_4_x1122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_4_x1122_full_n</name>
<Object>fifo_C_PE_1_4_x1122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_4_x1122_write</name>
<Object>fifo_C_PE_1_4_x1122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_4_x1157_din</name>
<Object>fifo_D_drain_PE_0_4_x1157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_4_x1157_full_n</name>
<Object>fifo_D_drain_PE_0_4_x1157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_4_x1157_write</name>
<Object>fifo_D_drain_PE_0_4_x1157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_5_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_5_x1_loop_1>
<Name>PE_wrapper_0_5_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_0_5_x1_loop_2>
<Name>PE_wrapper_0_5_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_0_5_x1_loop_3>
<Name>PE_wrapper_0_5_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_5_x1_loop_4>
<Name>PE_wrapper_0_5_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_5_x1_loop_4>
</PE_wrapper_0_5_x1_loop_3>
<PE_wrapper_0_5_x1_loop_5>
<Name>PE_wrapper_0_5_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_0_5_x1_loop_6>
<Name>PE_wrapper_0_5_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_0_5_x1_loop_7>
<Name>PE_wrapper_0_5_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_0_5_x1_loop_8>
<Name>PE_wrapper_0_5_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_0_5_x1_loop_9>
<Name>PE_wrapper_0_5_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_0_5_x1_loop_10>
<Name>PE_wrapper_0_5_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_5_x1_loop_10>
<PE_wrapper_0_5_x1_loop_11>
<Name>PE_wrapper_0_5_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_5_x1_loop_11>
<PE_wrapper_0_5_x1_loop_12>
<Name>PE_wrapper_0_5_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_0_5_x1_loop_12>
</PE_wrapper_0_5_x1_loop_9>
</PE_wrapper_0_5_x1_loop_8>
</PE_wrapper_0_5_x1_loop_7>
</PE_wrapper_0_5_x1_loop_6>
</PE_wrapper_0_5_x1_loop_5>
</PE_wrapper_0_5_x1_loop_2>
</PE_wrapper_0_5_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x130_dout</name>
<Object>fifo_A_PE_0_5_x130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x130_empty_n</name>
<Object>fifo_A_PE_0_5_x130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_5_x130_read</name>
<Object>fifo_A_PE_0_5_x130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x131_din</name>
<Object>fifo_A_PE_0_6_x131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x131_full_n</name>
<Object>fifo_A_PE_0_6_x131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x131_write</name>
<Object>fifo_A_PE_0_6_x131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x186_dout</name>
<Object>fifo_B_PE_0_5_x186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x186_empty_n</name>
<Object>fifo_B_PE_0_5_x186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_5_x186_read</name>
<Object>fifo_B_PE_0_5_x186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x187_din</name>
<Object>fifo_B_PE_1_5_x187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x187_full_n</name>
<Object>fifo_B_PE_1_5_x187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x187_write</name>
<Object>fifo_B_PE_1_5_x187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_5_x1126_dout</name>
<Object>fifo_C_PE_0_5_x1126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_5_x1126_empty_n</name>
<Object>fifo_C_PE_0_5_x1126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_5_x1126_read</name>
<Object>fifo_C_PE_0_5_x1126</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_5_x1127_din</name>
<Object>fifo_C_PE_1_5_x1127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_5_x1127_full_n</name>
<Object>fifo_C_PE_1_5_x1127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_5_x1127_write</name>
<Object>fifo_C_PE_1_5_x1127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_5_x1161_din</name>
<Object>fifo_D_drain_PE_0_5_x1161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_5_x1161_full_n</name>
<Object>fifo_D_drain_PE_0_5_x1161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_5_x1161_write</name>
<Object>fifo_D_drain_PE_0_5_x1161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_6_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_6_x1_loop_1>
<Name>PE_wrapper_0_6_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_0_6_x1_loop_2>
<Name>PE_wrapper_0_6_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_0_6_x1_loop_3>
<Name>PE_wrapper_0_6_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_6_x1_loop_4>
<Name>PE_wrapper_0_6_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_6_x1_loop_4>
</PE_wrapper_0_6_x1_loop_3>
<PE_wrapper_0_6_x1_loop_5>
<Name>PE_wrapper_0_6_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_0_6_x1_loop_6>
<Name>PE_wrapper_0_6_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_0_6_x1_loop_7>
<Name>PE_wrapper_0_6_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_0_6_x1_loop_8>
<Name>PE_wrapper_0_6_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_0_6_x1_loop_9>
<Name>PE_wrapper_0_6_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_0_6_x1_loop_10>
<Name>PE_wrapper_0_6_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_6_x1_loop_10>
<PE_wrapper_0_6_x1_loop_11>
<Name>PE_wrapper_0_6_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_6_x1_loop_11>
<PE_wrapper_0_6_x1_loop_12>
<Name>PE_wrapper_0_6_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_0_6_x1_loop_12>
</PE_wrapper_0_6_x1_loop_9>
</PE_wrapper_0_6_x1_loop_8>
</PE_wrapper_0_6_x1_loop_7>
</PE_wrapper_0_6_x1_loop_6>
</PE_wrapper_0_6_x1_loop_5>
</PE_wrapper_0_6_x1_loop_2>
</PE_wrapper_0_6_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x131_dout</name>
<Object>fifo_A_PE_0_6_x131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x131_empty_n</name>
<Object>fifo_A_PE_0_6_x131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_6_x131_read</name>
<Object>fifo_A_PE_0_6_x131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x132_din</name>
<Object>fifo_A_PE_0_7_x132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x132_full_n</name>
<Object>fifo_A_PE_0_7_x132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x132_write</name>
<Object>fifo_A_PE_0_7_x132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x191_dout</name>
<Object>fifo_B_PE_0_6_x191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x191_empty_n</name>
<Object>fifo_B_PE_0_6_x191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_6_x191_read</name>
<Object>fifo_B_PE_0_6_x191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x192_din</name>
<Object>fifo_B_PE_1_6_x192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x192_full_n</name>
<Object>fifo_B_PE_1_6_x192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x192_write</name>
<Object>fifo_B_PE_1_6_x192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_6_x1131_dout</name>
<Object>fifo_C_PE_0_6_x1131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_6_x1131_empty_n</name>
<Object>fifo_C_PE_0_6_x1131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_6_x1131_read</name>
<Object>fifo_C_PE_0_6_x1131</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_6_x1132_din</name>
<Object>fifo_C_PE_1_6_x1132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_6_x1132_full_n</name>
<Object>fifo_C_PE_1_6_x1132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_6_x1132_write</name>
<Object>fifo_C_PE_1_6_x1132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_6_x1165_din</name>
<Object>fifo_D_drain_PE_0_6_x1165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_6_x1165_full_n</name>
<Object>fifo_D_drain_PE_0_6_x1165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_6_x1165_write</name>
<Object>fifo_D_drain_PE_0_6_x1165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_0_7_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_0_7_x1_loop_1>
<Name>PE_wrapper_0_7_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_0_7_x1_loop_2>
<Name>PE_wrapper_0_7_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_0_7_x1_loop_3>
<Name>PE_wrapper_0_7_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_0_7_x1_loop_4>
<Name>PE_wrapper_0_7_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_7_x1_loop_4>
</PE_wrapper_0_7_x1_loop_3>
<PE_wrapper_0_7_x1_loop_5>
<Name>PE_wrapper_0_7_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_0_7_x1_loop_6>
<Name>PE_wrapper_0_7_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_0_7_x1_loop_7>
<Name>PE_wrapper_0_7_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_0_7_x1_loop_8>
<Name>PE_wrapper_0_7_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_0_7_x1_loop_9>
<Name>PE_wrapper_0_7_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_0_7_x1_loop_10>
<Name>PE_wrapper_0_7_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_7_x1_loop_10>
<PE_wrapper_0_7_x1_loop_11>
<Name>PE_wrapper_0_7_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_0_7_x1_loop_11>
<PE_wrapper_0_7_x1_loop_12>
<Name>PE_wrapper_0_7_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_0_7_x1_loop_12>
</PE_wrapper_0_7_x1_loop_9>
</PE_wrapper_0_7_x1_loop_8>
</PE_wrapper_0_7_x1_loop_7>
</PE_wrapper_0_7_x1_loop_6>
</PE_wrapper_0_7_x1_loop_5>
</PE_wrapper_0_7_x1_loop_2>
</PE_wrapper_0_7_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_0_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_0_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_0_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_0_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_0_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_0_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_0_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x132_dout</name>
<Object>fifo_A_PE_0_7_x132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x132_empty_n</name>
<Object>fifo_A_PE_0_7_x132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_7_x132_read</name>
<Object>fifo_A_PE_0_7_x132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x133_din</name>
<Object>fifo_A_PE_0_8_x133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x133_full_n</name>
<Object>fifo_A_PE_0_8_x133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x133_write</name>
<Object>fifo_A_PE_0_8_x133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x196_dout</name>
<Object>fifo_B_PE_0_7_x196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x196_empty_n</name>
<Object>fifo_B_PE_0_7_x196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_7_x196_read</name>
<Object>fifo_B_PE_0_7_x196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x197_din</name>
<Object>fifo_B_PE_1_7_x197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x197_full_n</name>
<Object>fifo_B_PE_1_7_x197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x197_write</name>
<Object>fifo_B_PE_1_7_x197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_7_x1136_dout</name>
<Object>fifo_C_PE_0_7_x1136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_7_x1136_empty_n</name>
<Object>fifo_C_PE_0_7_x1136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_7_x1136_read</name>
<Object>fifo_C_PE_0_7_x1136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_7_x1137_din</name>
<Object>fifo_C_PE_1_7_x1137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_7_x1137_full_n</name>
<Object>fifo_C_PE_1_7_x1137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_7_x1137_write</name>
<Object>fifo_C_PE_1_7_x1137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_7_x1169_din</name>
<Object>fifo_D_drain_PE_0_7_x1169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_7_x1169_full_n</name>
<Object>fifo_D_drain_PE_0_7_x1169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_7_x1169_write</name>
<Object>fifo_D_drain_PE_0_7_x1169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4055258577</Best-caseLatency>
<Average-caseLatency>4055258577</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>13.516 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.516 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_0_x1_loop_1>
<Name>PE_wrapper_1_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4055258576</Latency>
<AbsoluteTimeLatency>13.516 sec</AbsoluteTimeLatency>
<IterationLatency>1013814644</IterationLatency>
<PipelineDepth>1013814644</PipelineDepth>
<PE_wrapper_1_0_x1_loop_2>
<Name>PE_wrapper_1_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1013814642</Latency>
<AbsoluteTimeLatency>3.379 sec</AbsoluteTimeLatency>
<IterationLatency>168969107</IterationLatency>
<PipelineDepth>168969107</PipelineDepth>
<PE_wrapper_1_0_x1_loop_3>
<Name>PE_wrapper_1_0_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_0_x1_loop_4>
<Name>PE_wrapper_1_0_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_0_x1_loop_4>
</PE_wrapper_1_0_x1_loop_3>
<PE_wrapper_1_0_x1_loop_5>
<Name>PE_wrapper_1_0_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_1_0_x1_loop_6>
<Name>PE_wrapper_1_0_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_1_0_x1_loop_7>
<Name>PE_wrapper_1_0_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_1_0_x1_loop_8>
<Name>PE_wrapper_1_0_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_1_0_x1_loop_9>
<Name>PE_wrapper_1_0_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_1_0_x1_loop_10>
<Name>PE_wrapper_1_0_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_0_x1_loop_10>
<PE_wrapper_1_0_x1_loop_11>
<Name>PE_wrapper_1_0_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_0_x1_loop_11>
<PE_wrapper_1_0_x1_loop_12>
<Name>PE_wrapper_1_0_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_1_0_x1_loop_12>
</PE_wrapper_1_0_x1_loop_9>
</PE_wrapper_1_0_x1_loop_8>
</PE_wrapper_1_0_x1_loop_7>
</PE_wrapper_1_0_x1_loop_6>
</PE_wrapper_1_0_x1_loop_5>
</PE_wrapper_1_0_x1_loop_2>
</PE_wrapper_1_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1725</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1298</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x134_dout</name>
<Object>fifo_A_PE_1_0_x134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x134_empty_n</name>
<Object>fifo_A_PE_1_0_x134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_0_x134_read</name>
<Object>fifo_A_PE_1_0_x134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x135_din</name>
<Object>fifo_A_PE_1_1_x135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x135_full_n</name>
<Object>fifo_A_PE_1_1_x135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x135_write</name>
<Object>fifo_A_PE_1_1_x135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x162_dout</name>
<Object>fifo_B_PE_1_0_x162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x162_empty_n</name>
<Object>fifo_B_PE_1_0_x162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_0_x162_read</name>
<Object>fifo_B_PE_1_0_x162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x163_din</name>
<Object>fifo_B_PE_2_0_x163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x163_full_n</name>
<Object>fifo_B_PE_2_0_x163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x163_write</name>
<Object>fifo_B_PE_2_0_x163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_0_x1102_dout</name>
<Object>fifo_C_PE_1_0_x1102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_0_x1102_empty_n</name>
<Object>fifo_C_PE_1_0_x1102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_0_x1102_read</name>
<Object>fifo_C_PE_1_0_x1102</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_0_x1103_din</name>
<Object>fifo_C_PE_2_0_x1103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_0_x1103_full_n</name>
<Object>fifo_C_PE_2_0_x1103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_0_x1103_write</name>
<Object>fifo_C_PE_2_0_x1103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_0_x1142_din</name>
<Object>fifo_D_drain_PE_1_0_x1142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_0_x1142_full_n</name>
<Object>fifo_D_drain_PE_1_0_x1142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_0_x1142_write</name>
<Object>fifo_D_drain_PE_1_0_x1142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4055258577</Best-caseLatency>
<Average-caseLatency>4055258577</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>13.516 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.516 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_1_x1_loop_1>
<Name>PE_wrapper_1_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4055258576</Latency>
<AbsoluteTimeLatency>13.516 sec</AbsoluteTimeLatency>
<IterationLatency>1013814644</IterationLatency>
<PipelineDepth>1013814644</PipelineDepth>
<PE_wrapper_1_1_x1_loop_2>
<Name>PE_wrapper_1_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1013814642</Latency>
<AbsoluteTimeLatency>3.379 sec</AbsoluteTimeLatency>
<IterationLatency>168969107</IterationLatency>
<PipelineDepth>168969107</PipelineDepth>
<PE_wrapper_1_1_x1_loop_3>
<Name>PE_wrapper_1_1_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_1_x1_loop_4>
<Name>PE_wrapper_1_1_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_1_x1_loop_4>
</PE_wrapper_1_1_x1_loop_3>
<PE_wrapper_1_1_x1_loop_5>
<Name>PE_wrapper_1_1_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_1_1_x1_loop_6>
<Name>PE_wrapper_1_1_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_1_1_x1_loop_7>
<Name>PE_wrapper_1_1_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_1_1_x1_loop_8>
<Name>PE_wrapper_1_1_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_1_1_x1_loop_9>
<Name>PE_wrapper_1_1_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_1_1_x1_loop_10>
<Name>PE_wrapper_1_1_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_1_x1_loop_10>
<PE_wrapper_1_1_x1_loop_11>
<Name>PE_wrapper_1_1_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_1_x1_loop_11>
<PE_wrapper_1_1_x1_loop_12>
<Name>PE_wrapper_1_1_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_1_1_x1_loop_12>
</PE_wrapper_1_1_x1_loop_9>
</PE_wrapper_1_1_x1_loop_8>
</PE_wrapper_1_1_x1_loop_7>
</PE_wrapper_1_1_x1_loop_6>
</PE_wrapper_1_1_x1_loop_5>
</PE_wrapper_1_1_x1_loop_2>
</PE_wrapper_1_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1725</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1298</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x135_dout</name>
<Object>fifo_A_PE_1_1_x135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x135_empty_n</name>
<Object>fifo_A_PE_1_1_x135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_1_x135_read</name>
<Object>fifo_A_PE_1_1_x135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x136_din</name>
<Object>fifo_A_PE_1_2_x136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x136_full_n</name>
<Object>fifo_A_PE_1_2_x136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x136_write</name>
<Object>fifo_A_PE_1_2_x136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x167_dout</name>
<Object>fifo_B_PE_1_1_x167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x167_empty_n</name>
<Object>fifo_B_PE_1_1_x167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_1_x167_read</name>
<Object>fifo_B_PE_1_1_x167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x168_din</name>
<Object>fifo_B_PE_2_1_x168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x168_full_n</name>
<Object>fifo_B_PE_2_1_x168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x168_write</name>
<Object>fifo_B_PE_2_1_x168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_1_x1107_dout</name>
<Object>fifo_C_PE_1_1_x1107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_1_x1107_empty_n</name>
<Object>fifo_C_PE_1_1_x1107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_1_x1107_read</name>
<Object>fifo_C_PE_1_1_x1107</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_1_x1108_din</name>
<Object>fifo_C_PE_2_1_x1108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_1_x1108_full_n</name>
<Object>fifo_C_PE_2_1_x1108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_1_x1108_write</name>
<Object>fifo_C_PE_2_1_x1108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_1_x1146_din</name>
<Object>fifo_D_drain_PE_1_1_x1146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_1_x1146_full_n</name>
<Object>fifo_D_drain_PE_1_1_x1146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_1_x1146_write</name>
<Object>fifo_D_drain_PE_1_1_x1146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_2_x1_loop_1>
<Name>PE_wrapper_1_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_1_2_x1_loop_2>
<Name>PE_wrapper_1_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_1_2_x1_loop_3>
<Name>PE_wrapper_1_2_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_2_x1_loop_4>
<Name>PE_wrapper_1_2_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_2_x1_loop_4>
</PE_wrapper_1_2_x1_loop_3>
<PE_wrapper_1_2_x1_loop_5>
<Name>PE_wrapper_1_2_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_1_2_x1_loop_6>
<Name>PE_wrapper_1_2_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_1_2_x1_loop_7>
<Name>PE_wrapper_1_2_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_1_2_x1_loop_8>
<Name>PE_wrapper_1_2_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_1_2_x1_loop_9>
<Name>PE_wrapper_1_2_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_1_2_x1_loop_10>
<Name>PE_wrapper_1_2_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_2_x1_loop_10>
<PE_wrapper_1_2_x1_loop_11>
<Name>PE_wrapper_1_2_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_2_x1_loop_11>
<PE_wrapper_1_2_x1_loop_12>
<Name>PE_wrapper_1_2_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_1_2_x1_loop_12>
</PE_wrapper_1_2_x1_loop_9>
</PE_wrapper_1_2_x1_loop_8>
</PE_wrapper_1_2_x1_loop_7>
</PE_wrapper_1_2_x1_loop_6>
</PE_wrapper_1_2_x1_loop_5>
</PE_wrapper_1_2_x1_loop_2>
</PE_wrapper_1_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x136_dout</name>
<Object>fifo_A_PE_1_2_x136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x136_empty_n</name>
<Object>fifo_A_PE_1_2_x136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_2_x136_read</name>
<Object>fifo_A_PE_1_2_x136</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x137_din</name>
<Object>fifo_A_PE_1_3_x137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x137_full_n</name>
<Object>fifo_A_PE_1_3_x137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x137_write</name>
<Object>fifo_A_PE_1_3_x137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x172_dout</name>
<Object>fifo_B_PE_1_2_x172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x172_empty_n</name>
<Object>fifo_B_PE_1_2_x172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_2_x172_read</name>
<Object>fifo_B_PE_1_2_x172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x173_din</name>
<Object>fifo_B_PE_2_2_x173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x173_full_n</name>
<Object>fifo_B_PE_2_2_x173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x173_write</name>
<Object>fifo_B_PE_2_2_x173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_2_x1112_dout</name>
<Object>fifo_C_PE_1_2_x1112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_2_x1112_empty_n</name>
<Object>fifo_C_PE_1_2_x1112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_2_x1112_read</name>
<Object>fifo_C_PE_1_2_x1112</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_2_x1113_din</name>
<Object>fifo_C_PE_2_2_x1113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_2_x1113_full_n</name>
<Object>fifo_C_PE_2_2_x1113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_2_x1113_write</name>
<Object>fifo_C_PE_2_2_x1113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_2_x1150_din</name>
<Object>fifo_D_drain_PE_1_2_x1150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_2_x1150_full_n</name>
<Object>fifo_D_drain_PE_1_2_x1150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_2_x1150_write</name>
<Object>fifo_D_drain_PE_1_2_x1150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_3_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_3_x1_loop_1>
<Name>PE_wrapper_1_3_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_1_3_x1_loop_2>
<Name>PE_wrapper_1_3_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_1_3_x1_loop_3>
<Name>PE_wrapper_1_3_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_3_x1_loop_4>
<Name>PE_wrapper_1_3_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_3_x1_loop_4>
</PE_wrapper_1_3_x1_loop_3>
<PE_wrapper_1_3_x1_loop_5>
<Name>PE_wrapper_1_3_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_1_3_x1_loop_6>
<Name>PE_wrapper_1_3_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_1_3_x1_loop_7>
<Name>PE_wrapper_1_3_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_1_3_x1_loop_8>
<Name>PE_wrapper_1_3_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_1_3_x1_loop_9>
<Name>PE_wrapper_1_3_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_1_3_x1_loop_10>
<Name>PE_wrapper_1_3_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_3_x1_loop_10>
<PE_wrapper_1_3_x1_loop_11>
<Name>PE_wrapper_1_3_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_3_x1_loop_11>
<PE_wrapper_1_3_x1_loop_12>
<Name>PE_wrapper_1_3_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_1_3_x1_loop_12>
</PE_wrapper_1_3_x1_loop_9>
</PE_wrapper_1_3_x1_loop_8>
</PE_wrapper_1_3_x1_loop_7>
</PE_wrapper_1_3_x1_loop_6>
</PE_wrapper_1_3_x1_loop_5>
</PE_wrapper_1_3_x1_loop_2>
</PE_wrapper_1_3_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x137_dout</name>
<Object>fifo_A_PE_1_3_x137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x137_empty_n</name>
<Object>fifo_A_PE_1_3_x137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_3_x137_read</name>
<Object>fifo_A_PE_1_3_x137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x138_din</name>
<Object>fifo_A_PE_1_4_x138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x138_full_n</name>
<Object>fifo_A_PE_1_4_x138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x138_write</name>
<Object>fifo_A_PE_1_4_x138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x177_dout</name>
<Object>fifo_B_PE_1_3_x177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x177_empty_n</name>
<Object>fifo_B_PE_1_3_x177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_3_x177_read</name>
<Object>fifo_B_PE_1_3_x177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x178_din</name>
<Object>fifo_B_PE_2_3_x178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x178_full_n</name>
<Object>fifo_B_PE_2_3_x178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x178_write</name>
<Object>fifo_B_PE_2_3_x178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_3_x1117_dout</name>
<Object>fifo_C_PE_1_3_x1117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_3_x1117_empty_n</name>
<Object>fifo_C_PE_1_3_x1117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_3_x1117_read</name>
<Object>fifo_C_PE_1_3_x1117</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_3_x1118_din</name>
<Object>fifo_C_PE_2_3_x1118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_3_x1118_full_n</name>
<Object>fifo_C_PE_2_3_x1118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_3_x1118_write</name>
<Object>fifo_C_PE_2_3_x1118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_3_x1154_din</name>
<Object>fifo_D_drain_PE_1_3_x1154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_3_x1154_full_n</name>
<Object>fifo_D_drain_PE_1_3_x1154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_3_x1154_write</name>
<Object>fifo_D_drain_PE_1_3_x1154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_4_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_4_x1_loop_1>
<Name>PE_wrapper_1_4_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_1_4_x1_loop_2>
<Name>PE_wrapper_1_4_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_1_4_x1_loop_3>
<Name>PE_wrapper_1_4_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_4_x1_loop_4>
<Name>PE_wrapper_1_4_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_4_x1_loop_4>
</PE_wrapper_1_4_x1_loop_3>
<PE_wrapper_1_4_x1_loop_5>
<Name>PE_wrapper_1_4_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_1_4_x1_loop_6>
<Name>PE_wrapper_1_4_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_1_4_x1_loop_7>
<Name>PE_wrapper_1_4_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_1_4_x1_loop_8>
<Name>PE_wrapper_1_4_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_1_4_x1_loop_9>
<Name>PE_wrapper_1_4_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_1_4_x1_loop_10>
<Name>PE_wrapper_1_4_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_4_x1_loop_10>
<PE_wrapper_1_4_x1_loop_11>
<Name>PE_wrapper_1_4_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_4_x1_loop_11>
<PE_wrapper_1_4_x1_loop_12>
<Name>PE_wrapper_1_4_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_1_4_x1_loop_12>
</PE_wrapper_1_4_x1_loop_9>
</PE_wrapper_1_4_x1_loop_8>
</PE_wrapper_1_4_x1_loop_7>
</PE_wrapper_1_4_x1_loop_6>
</PE_wrapper_1_4_x1_loop_5>
</PE_wrapper_1_4_x1_loop_2>
</PE_wrapper_1_4_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x138_dout</name>
<Object>fifo_A_PE_1_4_x138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x138_empty_n</name>
<Object>fifo_A_PE_1_4_x138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_4_x138_read</name>
<Object>fifo_A_PE_1_4_x138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x139_din</name>
<Object>fifo_A_PE_1_5_x139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x139_full_n</name>
<Object>fifo_A_PE_1_5_x139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x139_write</name>
<Object>fifo_A_PE_1_5_x139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x182_dout</name>
<Object>fifo_B_PE_1_4_x182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x182_empty_n</name>
<Object>fifo_B_PE_1_4_x182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_4_x182_read</name>
<Object>fifo_B_PE_1_4_x182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x183_din</name>
<Object>fifo_B_PE_2_4_x183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x183_full_n</name>
<Object>fifo_B_PE_2_4_x183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x183_write</name>
<Object>fifo_B_PE_2_4_x183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_4_x1122_dout</name>
<Object>fifo_C_PE_1_4_x1122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_4_x1122_empty_n</name>
<Object>fifo_C_PE_1_4_x1122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_4_x1122_read</name>
<Object>fifo_C_PE_1_4_x1122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_4_x1123_din</name>
<Object>fifo_C_PE_2_4_x1123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_4_x1123_full_n</name>
<Object>fifo_C_PE_2_4_x1123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_4_x1123_write</name>
<Object>fifo_C_PE_2_4_x1123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_4_x1158_din</name>
<Object>fifo_D_drain_PE_1_4_x1158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_4_x1158_full_n</name>
<Object>fifo_D_drain_PE_1_4_x1158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_4_x1158_write</name>
<Object>fifo_D_drain_PE_1_4_x1158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_5_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_5_x1_loop_1>
<Name>PE_wrapper_1_5_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_1_5_x1_loop_2>
<Name>PE_wrapper_1_5_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_1_5_x1_loop_3>
<Name>PE_wrapper_1_5_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_5_x1_loop_4>
<Name>PE_wrapper_1_5_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_5_x1_loop_4>
</PE_wrapper_1_5_x1_loop_3>
<PE_wrapper_1_5_x1_loop_5>
<Name>PE_wrapper_1_5_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_1_5_x1_loop_6>
<Name>PE_wrapper_1_5_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_1_5_x1_loop_7>
<Name>PE_wrapper_1_5_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_1_5_x1_loop_8>
<Name>PE_wrapper_1_5_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_1_5_x1_loop_9>
<Name>PE_wrapper_1_5_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_1_5_x1_loop_10>
<Name>PE_wrapper_1_5_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_5_x1_loop_10>
<PE_wrapper_1_5_x1_loop_11>
<Name>PE_wrapper_1_5_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_5_x1_loop_11>
<PE_wrapper_1_5_x1_loop_12>
<Name>PE_wrapper_1_5_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_1_5_x1_loop_12>
</PE_wrapper_1_5_x1_loop_9>
</PE_wrapper_1_5_x1_loop_8>
</PE_wrapper_1_5_x1_loop_7>
</PE_wrapper_1_5_x1_loop_6>
</PE_wrapper_1_5_x1_loop_5>
</PE_wrapper_1_5_x1_loop_2>
</PE_wrapper_1_5_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x139_dout</name>
<Object>fifo_A_PE_1_5_x139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x139_empty_n</name>
<Object>fifo_A_PE_1_5_x139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_5_x139_read</name>
<Object>fifo_A_PE_1_5_x139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x140_din</name>
<Object>fifo_A_PE_1_6_x140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x140_full_n</name>
<Object>fifo_A_PE_1_6_x140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x140_write</name>
<Object>fifo_A_PE_1_6_x140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x187_dout</name>
<Object>fifo_B_PE_1_5_x187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x187_empty_n</name>
<Object>fifo_B_PE_1_5_x187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_5_x187_read</name>
<Object>fifo_B_PE_1_5_x187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x188_din</name>
<Object>fifo_B_PE_2_5_x188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x188_full_n</name>
<Object>fifo_B_PE_2_5_x188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x188_write</name>
<Object>fifo_B_PE_2_5_x188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_5_x1127_dout</name>
<Object>fifo_C_PE_1_5_x1127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_5_x1127_empty_n</name>
<Object>fifo_C_PE_1_5_x1127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_5_x1127_read</name>
<Object>fifo_C_PE_1_5_x1127</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_5_x1128_din</name>
<Object>fifo_C_PE_2_5_x1128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_5_x1128_full_n</name>
<Object>fifo_C_PE_2_5_x1128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_5_x1128_write</name>
<Object>fifo_C_PE_2_5_x1128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_5_x1162_din</name>
<Object>fifo_D_drain_PE_1_5_x1162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_5_x1162_full_n</name>
<Object>fifo_D_drain_PE_1_5_x1162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_5_x1162_write</name>
<Object>fifo_D_drain_PE_1_5_x1162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_6_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_6_x1_loop_1>
<Name>PE_wrapper_1_6_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_1_6_x1_loop_2>
<Name>PE_wrapper_1_6_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_1_6_x1_loop_3>
<Name>PE_wrapper_1_6_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_6_x1_loop_4>
<Name>PE_wrapper_1_6_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_6_x1_loop_4>
</PE_wrapper_1_6_x1_loop_3>
<PE_wrapper_1_6_x1_loop_5>
<Name>PE_wrapper_1_6_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_1_6_x1_loop_6>
<Name>PE_wrapper_1_6_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_1_6_x1_loop_7>
<Name>PE_wrapper_1_6_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_1_6_x1_loop_8>
<Name>PE_wrapper_1_6_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_1_6_x1_loop_9>
<Name>PE_wrapper_1_6_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_1_6_x1_loop_10>
<Name>PE_wrapper_1_6_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_6_x1_loop_10>
<PE_wrapper_1_6_x1_loop_11>
<Name>PE_wrapper_1_6_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_6_x1_loop_11>
<PE_wrapper_1_6_x1_loop_12>
<Name>PE_wrapper_1_6_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_1_6_x1_loop_12>
</PE_wrapper_1_6_x1_loop_9>
</PE_wrapper_1_6_x1_loop_8>
</PE_wrapper_1_6_x1_loop_7>
</PE_wrapper_1_6_x1_loop_6>
</PE_wrapper_1_6_x1_loop_5>
</PE_wrapper_1_6_x1_loop_2>
</PE_wrapper_1_6_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x140_dout</name>
<Object>fifo_A_PE_1_6_x140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x140_empty_n</name>
<Object>fifo_A_PE_1_6_x140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_6_x140_read</name>
<Object>fifo_A_PE_1_6_x140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x141_din</name>
<Object>fifo_A_PE_1_7_x141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x141_full_n</name>
<Object>fifo_A_PE_1_7_x141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x141_write</name>
<Object>fifo_A_PE_1_7_x141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x192_dout</name>
<Object>fifo_B_PE_1_6_x192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x192_empty_n</name>
<Object>fifo_B_PE_1_6_x192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_6_x192_read</name>
<Object>fifo_B_PE_1_6_x192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x193_din</name>
<Object>fifo_B_PE_2_6_x193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x193_full_n</name>
<Object>fifo_B_PE_2_6_x193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x193_write</name>
<Object>fifo_B_PE_2_6_x193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_6_x1132_dout</name>
<Object>fifo_C_PE_1_6_x1132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_6_x1132_empty_n</name>
<Object>fifo_C_PE_1_6_x1132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_6_x1132_read</name>
<Object>fifo_C_PE_1_6_x1132</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_6_x1133_din</name>
<Object>fifo_C_PE_2_6_x1133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_6_x1133_full_n</name>
<Object>fifo_C_PE_2_6_x1133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_6_x1133_write</name>
<Object>fifo_C_PE_2_6_x1133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_6_x1166_din</name>
<Object>fifo_D_drain_PE_1_6_x1166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_6_x1166_full_n</name>
<Object>fifo_D_drain_PE_1_6_x1166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_6_x1166_write</name>
<Object>fifo_D_drain_PE_1_6_x1166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_1_7_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_1_7_x1_loop_1>
<Name>PE_wrapper_1_7_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_1_7_x1_loop_2>
<Name>PE_wrapper_1_7_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_1_7_x1_loop_3>
<Name>PE_wrapper_1_7_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_1_7_x1_loop_4>
<Name>PE_wrapper_1_7_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_7_x1_loop_4>
</PE_wrapper_1_7_x1_loop_3>
<PE_wrapper_1_7_x1_loop_5>
<Name>PE_wrapper_1_7_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_1_7_x1_loop_6>
<Name>PE_wrapper_1_7_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_1_7_x1_loop_7>
<Name>PE_wrapper_1_7_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_1_7_x1_loop_8>
<Name>PE_wrapper_1_7_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_1_7_x1_loop_9>
<Name>PE_wrapper_1_7_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_1_7_x1_loop_10>
<Name>PE_wrapper_1_7_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_7_x1_loop_10>
<PE_wrapper_1_7_x1_loop_11>
<Name>PE_wrapper_1_7_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_1_7_x1_loop_11>
<PE_wrapper_1_7_x1_loop_12>
<Name>PE_wrapper_1_7_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_1_7_x1_loop_12>
</PE_wrapper_1_7_x1_loop_9>
</PE_wrapper_1_7_x1_loop_8>
</PE_wrapper_1_7_x1_loop_7>
</PE_wrapper_1_7_x1_loop_6>
</PE_wrapper_1_7_x1_loop_5>
</PE_wrapper_1_7_x1_loop_2>
</PE_wrapper_1_7_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_1_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_1_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_1_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_1_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_1_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_1_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_1_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x141_dout</name>
<Object>fifo_A_PE_1_7_x141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x141_empty_n</name>
<Object>fifo_A_PE_1_7_x141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_7_x141_read</name>
<Object>fifo_A_PE_1_7_x141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x142_din</name>
<Object>fifo_A_PE_1_8_x142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x142_full_n</name>
<Object>fifo_A_PE_1_8_x142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x142_write</name>
<Object>fifo_A_PE_1_8_x142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x197_dout</name>
<Object>fifo_B_PE_1_7_x197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x197_empty_n</name>
<Object>fifo_B_PE_1_7_x197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_1_7_x197_read</name>
<Object>fifo_B_PE_1_7_x197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x198_din</name>
<Object>fifo_B_PE_2_7_x198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x198_full_n</name>
<Object>fifo_B_PE_2_7_x198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x198_write</name>
<Object>fifo_B_PE_2_7_x198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_7_x1137_dout</name>
<Object>fifo_C_PE_1_7_x1137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_7_x1137_empty_n</name>
<Object>fifo_C_PE_1_7_x1137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_1_7_x1137_read</name>
<Object>fifo_C_PE_1_7_x1137</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_7_x1138_din</name>
<Object>fifo_C_PE_2_7_x1138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_7_x1138_full_n</name>
<Object>fifo_C_PE_2_7_x1138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_7_x1138_write</name>
<Object>fifo_C_PE_2_7_x1138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_7_x1170_din</name>
<Object>fifo_D_drain_PE_1_7_x1170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_7_x1170_full_n</name>
<Object>fifo_D_drain_PE_1_7_x1170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_7_x1170_write</name>
<Object>fifo_D_drain_PE_1_7_x1170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4055258577</Best-caseLatency>
<Average-caseLatency>4055258577</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>13.516 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.516 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_0_x1_loop_1>
<Name>PE_wrapper_2_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4055258576</Latency>
<AbsoluteTimeLatency>13.516 sec</AbsoluteTimeLatency>
<IterationLatency>1013814644</IterationLatency>
<PipelineDepth>1013814644</PipelineDepth>
<PE_wrapper_2_0_x1_loop_2>
<Name>PE_wrapper_2_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1013814642</Latency>
<AbsoluteTimeLatency>3.379 sec</AbsoluteTimeLatency>
<IterationLatency>168969107</IterationLatency>
<PipelineDepth>168969107</PipelineDepth>
<PE_wrapper_2_0_x1_loop_3>
<Name>PE_wrapper_2_0_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_0_x1_loop_4>
<Name>PE_wrapper_2_0_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_0_x1_loop_4>
</PE_wrapper_2_0_x1_loop_3>
<PE_wrapper_2_0_x1_loop_5>
<Name>PE_wrapper_2_0_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_2_0_x1_loop_6>
<Name>PE_wrapper_2_0_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_2_0_x1_loop_7>
<Name>PE_wrapper_2_0_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_2_0_x1_loop_8>
<Name>PE_wrapper_2_0_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_2_0_x1_loop_9>
<Name>PE_wrapper_2_0_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_2_0_x1_loop_10>
<Name>PE_wrapper_2_0_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_0_x1_loop_10>
<PE_wrapper_2_0_x1_loop_11>
<Name>PE_wrapper_2_0_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_0_x1_loop_11>
<PE_wrapper_2_0_x1_loop_12>
<Name>PE_wrapper_2_0_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_2_0_x1_loop_12>
</PE_wrapper_2_0_x1_loop_9>
</PE_wrapper_2_0_x1_loop_8>
</PE_wrapper_2_0_x1_loop_7>
</PE_wrapper_2_0_x1_loop_6>
</PE_wrapper_2_0_x1_loop_5>
</PE_wrapper_2_0_x1_loop_2>
</PE_wrapper_2_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1725</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1298</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x143_dout</name>
<Object>fifo_A_PE_2_0_x143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x143_empty_n</name>
<Object>fifo_A_PE_2_0_x143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_0_x143_read</name>
<Object>fifo_A_PE_2_0_x143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x144_din</name>
<Object>fifo_A_PE_2_1_x144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x144_full_n</name>
<Object>fifo_A_PE_2_1_x144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x144_write</name>
<Object>fifo_A_PE_2_1_x144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x163_dout</name>
<Object>fifo_B_PE_2_0_x163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x163_empty_n</name>
<Object>fifo_B_PE_2_0_x163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_0_x163_read</name>
<Object>fifo_B_PE_2_0_x163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x164_din</name>
<Object>fifo_B_PE_3_0_x164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x164_full_n</name>
<Object>fifo_B_PE_3_0_x164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x164_write</name>
<Object>fifo_B_PE_3_0_x164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_0_x1103_dout</name>
<Object>fifo_C_PE_2_0_x1103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_0_x1103_empty_n</name>
<Object>fifo_C_PE_2_0_x1103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_0_x1103_read</name>
<Object>fifo_C_PE_2_0_x1103</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_0_x1104_din</name>
<Object>fifo_C_PE_3_0_x1104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_0_x1104_full_n</name>
<Object>fifo_C_PE_3_0_x1104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_0_x1104_write</name>
<Object>fifo_C_PE_3_0_x1104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_0_x1143_din</name>
<Object>fifo_D_drain_PE_2_0_x1143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_0_x1143_full_n</name>
<Object>fifo_D_drain_PE_2_0_x1143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_0_x1143_write</name>
<Object>fifo_D_drain_PE_2_0_x1143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4055258577</Best-caseLatency>
<Average-caseLatency>4055258577</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>13.516 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.516 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_1_x1_loop_1>
<Name>PE_wrapper_2_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4055258576</Latency>
<AbsoluteTimeLatency>13.516 sec</AbsoluteTimeLatency>
<IterationLatency>1013814644</IterationLatency>
<PipelineDepth>1013814644</PipelineDepth>
<PE_wrapper_2_1_x1_loop_2>
<Name>PE_wrapper_2_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1013814642</Latency>
<AbsoluteTimeLatency>3.379 sec</AbsoluteTimeLatency>
<IterationLatency>168969107</IterationLatency>
<PipelineDepth>168969107</PipelineDepth>
<PE_wrapper_2_1_x1_loop_3>
<Name>PE_wrapper_2_1_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_1_x1_loop_4>
<Name>PE_wrapper_2_1_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_1_x1_loop_4>
</PE_wrapper_2_1_x1_loop_3>
<PE_wrapper_2_1_x1_loop_5>
<Name>PE_wrapper_2_1_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_2_1_x1_loop_6>
<Name>PE_wrapper_2_1_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_2_1_x1_loop_7>
<Name>PE_wrapper_2_1_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_2_1_x1_loop_8>
<Name>PE_wrapper_2_1_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_2_1_x1_loop_9>
<Name>PE_wrapper_2_1_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_2_1_x1_loop_10>
<Name>PE_wrapper_2_1_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_1_x1_loop_10>
<PE_wrapper_2_1_x1_loop_11>
<Name>PE_wrapper_2_1_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_1_x1_loop_11>
<PE_wrapper_2_1_x1_loop_12>
<Name>PE_wrapper_2_1_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_2_1_x1_loop_12>
</PE_wrapper_2_1_x1_loop_9>
</PE_wrapper_2_1_x1_loop_8>
</PE_wrapper_2_1_x1_loop_7>
</PE_wrapper_2_1_x1_loop_6>
</PE_wrapper_2_1_x1_loop_5>
</PE_wrapper_2_1_x1_loop_2>
</PE_wrapper_2_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1725</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1298</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x144_dout</name>
<Object>fifo_A_PE_2_1_x144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x144_empty_n</name>
<Object>fifo_A_PE_2_1_x144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_1_x144_read</name>
<Object>fifo_A_PE_2_1_x144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x145_din</name>
<Object>fifo_A_PE_2_2_x145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x145_full_n</name>
<Object>fifo_A_PE_2_2_x145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x145_write</name>
<Object>fifo_A_PE_2_2_x145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x168_dout</name>
<Object>fifo_B_PE_2_1_x168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x168_empty_n</name>
<Object>fifo_B_PE_2_1_x168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_1_x168_read</name>
<Object>fifo_B_PE_2_1_x168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x169_din</name>
<Object>fifo_B_PE_3_1_x169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x169_full_n</name>
<Object>fifo_B_PE_3_1_x169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x169_write</name>
<Object>fifo_B_PE_3_1_x169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_1_x1108_dout</name>
<Object>fifo_C_PE_2_1_x1108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_1_x1108_empty_n</name>
<Object>fifo_C_PE_2_1_x1108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_1_x1108_read</name>
<Object>fifo_C_PE_2_1_x1108</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_1_x1109_din</name>
<Object>fifo_C_PE_3_1_x1109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_1_x1109_full_n</name>
<Object>fifo_C_PE_3_1_x1109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_1_x1109_write</name>
<Object>fifo_C_PE_3_1_x1109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_1_x1147_din</name>
<Object>fifo_D_drain_PE_2_1_x1147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_1_x1147_full_n</name>
<Object>fifo_D_drain_PE_2_1_x1147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_1_x1147_write</name>
<Object>fifo_D_drain_PE_2_1_x1147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_2_x1_loop_1>
<Name>PE_wrapper_2_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_2_2_x1_loop_2>
<Name>PE_wrapper_2_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_2_2_x1_loop_3>
<Name>PE_wrapper_2_2_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_2_x1_loop_4>
<Name>PE_wrapper_2_2_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_2_x1_loop_4>
</PE_wrapper_2_2_x1_loop_3>
<PE_wrapper_2_2_x1_loop_5>
<Name>PE_wrapper_2_2_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_2_2_x1_loop_6>
<Name>PE_wrapper_2_2_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_2_2_x1_loop_7>
<Name>PE_wrapper_2_2_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_2_2_x1_loop_8>
<Name>PE_wrapper_2_2_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_2_2_x1_loop_9>
<Name>PE_wrapper_2_2_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_2_2_x1_loop_10>
<Name>PE_wrapper_2_2_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_2_x1_loop_10>
<PE_wrapper_2_2_x1_loop_11>
<Name>PE_wrapper_2_2_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_2_x1_loop_11>
<PE_wrapper_2_2_x1_loop_12>
<Name>PE_wrapper_2_2_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_2_2_x1_loop_12>
</PE_wrapper_2_2_x1_loop_9>
</PE_wrapper_2_2_x1_loop_8>
</PE_wrapper_2_2_x1_loop_7>
</PE_wrapper_2_2_x1_loop_6>
</PE_wrapper_2_2_x1_loop_5>
</PE_wrapper_2_2_x1_loop_2>
</PE_wrapper_2_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x145_dout</name>
<Object>fifo_A_PE_2_2_x145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x145_empty_n</name>
<Object>fifo_A_PE_2_2_x145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_2_x145_read</name>
<Object>fifo_A_PE_2_2_x145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x146_din</name>
<Object>fifo_A_PE_2_3_x146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x146_full_n</name>
<Object>fifo_A_PE_2_3_x146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x146_write</name>
<Object>fifo_A_PE_2_3_x146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x173_dout</name>
<Object>fifo_B_PE_2_2_x173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x173_empty_n</name>
<Object>fifo_B_PE_2_2_x173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_2_x173_read</name>
<Object>fifo_B_PE_2_2_x173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x174_din</name>
<Object>fifo_B_PE_3_2_x174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x174_full_n</name>
<Object>fifo_B_PE_3_2_x174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x174_write</name>
<Object>fifo_B_PE_3_2_x174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_2_x1113_dout</name>
<Object>fifo_C_PE_2_2_x1113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_2_x1113_empty_n</name>
<Object>fifo_C_PE_2_2_x1113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_2_x1113_read</name>
<Object>fifo_C_PE_2_2_x1113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_2_x1114_din</name>
<Object>fifo_C_PE_3_2_x1114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_2_x1114_full_n</name>
<Object>fifo_C_PE_3_2_x1114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_2_x1114_write</name>
<Object>fifo_C_PE_3_2_x1114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_2_x1151_din</name>
<Object>fifo_D_drain_PE_2_2_x1151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_2_x1151_full_n</name>
<Object>fifo_D_drain_PE_2_2_x1151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_2_x1151_write</name>
<Object>fifo_D_drain_PE_2_2_x1151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_3_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_3_x1_loop_1>
<Name>PE_wrapper_2_3_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_2_3_x1_loop_2>
<Name>PE_wrapper_2_3_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_2_3_x1_loop_3>
<Name>PE_wrapper_2_3_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_3_x1_loop_4>
<Name>PE_wrapper_2_3_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_3_x1_loop_4>
</PE_wrapper_2_3_x1_loop_3>
<PE_wrapper_2_3_x1_loop_5>
<Name>PE_wrapper_2_3_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_2_3_x1_loop_6>
<Name>PE_wrapper_2_3_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_2_3_x1_loop_7>
<Name>PE_wrapper_2_3_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_2_3_x1_loop_8>
<Name>PE_wrapper_2_3_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_2_3_x1_loop_9>
<Name>PE_wrapper_2_3_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_2_3_x1_loop_10>
<Name>PE_wrapper_2_3_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_3_x1_loop_10>
<PE_wrapper_2_3_x1_loop_11>
<Name>PE_wrapper_2_3_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_3_x1_loop_11>
<PE_wrapper_2_3_x1_loop_12>
<Name>PE_wrapper_2_3_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_2_3_x1_loop_12>
</PE_wrapper_2_3_x1_loop_9>
</PE_wrapper_2_3_x1_loop_8>
</PE_wrapper_2_3_x1_loop_7>
</PE_wrapper_2_3_x1_loop_6>
</PE_wrapper_2_3_x1_loop_5>
</PE_wrapper_2_3_x1_loop_2>
</PE_wrapper_2_3_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x146_dout</name>
<Object>fifo_A_PE_2_3_x146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x146_empty_n</name>
<Object>fifo_A_PE_2_3_x146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_3_x146_read</name>
<Object>fifo_A_PE_2_3_x146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x147_din</name>
<Object>fifo_A_PE_2_4_x147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x147_full_n</name>
<Object>fifo_A_PE_2_4_x147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x147_write</name>
<Object>fifo_A_PE_2_4_x147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x178_dout</name>
<Object>fifo_B_PE_2_3_x178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x178_empty_n</name>
<Object>fifo_B_PE_2_3_x178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_3_x178_read</name>
<Object>fifo_B_PE_2_3_x178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x179_din</name>
<Object>fifo_B_PE_3_3_x179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x179_full_n</name>
<Object>fifo_B_PE_3_3_x179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x179_write</name>
<Object>fifo_B_PE_3_3_x179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_3_x1118_dout</name>
<Object>fifo_C_PE_2_3_x1118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_3_x1118_empty_n</name>
<Object>fifo_C_PE_2_3_x1118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_3_x1118_read</name>
<Object>fifo_C_PE_2_3_x1118</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_3_x1119_din</name>
<Object>fifo_C_PE_3_3_x1119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_3_x1119_full_n</name>
<Object>fifo_C_PE_3_3_x1119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_3_x1119_write</name>
<Object>fifo_C_PE_3_3_x1119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_3_x1155_din</name>
<Object>fifo_D_drain_PE_2_3_x1155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_3_x1155_full_n</name>
<Object>fifo_D_drain_PE_2_3_x1155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_3_x1155_write</name>
<Object>fifo_D_drain_PE_2_3_x1155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_4_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_4_x1_loop_1>
<Name>PE_wrapper_2_4_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_2_4_x1_loop_2>
<Name>PE_wrapper_2_4_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_2_4_x1_loop_3>
<Name>PE_wrapper_2_4_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_4_x1_loop_4>
<Name>PE_wrapper_2_4_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_4_x1_loop_4>
</PE_wrapper_2_4_x1_loop_3>
<PE_wrapper_2_4_x1_loop_5>
<Name>PE_wrapper_2_4_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_2_4_x1_loop_6>
<Name>PE_wrapper_2_4_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_2_4_x1_loop_7>
<Name>PE_wrapper_2_4_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_2_4_x1_loop_8>
<Name>PE_wrapper_2_4_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_2_4_x1_loop_9>
<Name>PE_wrapper_2_4_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_2_4_x1_loop_10>
<Name>PE_wrapper_2_4_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_4_x1_loop_10>
<PE_wrapper_2_4_x1_loop_11>
<Name>PE_wrapper_2_4_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_4_x1_loop_11>
<PE_wrapper_2_4_x1_loop_12>
<Name>PE_wrapper_2_4_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_2_4_x1_loop_12>
</PE_wrapper_2_4_x1_loop_9>
</PE_wrapper_2_4_x1_loop_8>
</PE_wrapper_2_4_x1_loop_7>
</PE_wrapper_2_4_x1_loop_6>
</PE_wrapper_2_4_x1_loop_5>
</PE_wrapper_2_4_x1_loop_2>
</PE_wrapper_2_4_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x147_dout</name>
<Object>fifo_A_PE_2_4_x147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x147_empty_n</name>
<Object>fifo_A_PE_2_4_x147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_4_x147_read</name>
<Object>fifo_A_PE_2_4_x147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x148_din</name>
<Object>fifo_A_PE_2_5_x148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x148_full_n</name>
<Object>fifo_A_PE_2_5_x148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x148_write</name>
<Object>fifo_A_PE_2_5_x148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x183_dout</name>
<Object>fifo_B_PE_2_4_x183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x183_empty_n</name>
<Object>fifo_B_PE_2_4_x183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_4_x183_read</name>
<Object>fifo_B_PE_2_4_x183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x184_din</name>
<Object>fifo_B_PE_3_4_x184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x184_full_n</name>
<Object>fifo_B_PE_3_4_x184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x184_write</name>
<Object>fifo_B_PE_3_4_x184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_4_x1123_dout</name>
<Object>fifo_C_PE_2_4_x1123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_4_x1123_empty_n</name>
<Object>fifo_C_PE_2_4_x1123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_4_x1123_read</name>
<Object>fifo_C_PE_2_4_x1123</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_4_x1124_din</name>
<Object>fifo_C_PE_3_4_x1124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_4_x1124_full_n</name>
<Object>fifo_C_PE_3_4_x1124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_4_x1124_write</name>
<Object>fifo_C_PE_3_4_x1124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_4_x1159_din</name>
<Object>fifo_D_drain_PE_2_4_x1159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_4_x1159_full_n</name>
<Object>fifo_D_drain_PE_2_4_x1159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_4_x1159_write</name>
<Object>fifo_D_drain_PE_2_4_x1159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_5_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_5_x1_loop_1>
<Name>PE_wrapper_2_5_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_2_5_x1_loop_2>
<Name>PE_wrapper_2_5_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_2_5_x1_loop_3>
<Name>PE_wrapper_2_5_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_5_x1_loop_4>
<Name>PE_wrapper_2_5_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_5_x1_loop_4>
</PE_wrapper_2_5_x1_loop_3>
<PE_wrapper_2_5_x1_loop_5>
<Name>PE_wrapper_2_5_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_2_5_x1_loop_6>
<Name>PE_wrapper_2_5_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_2_5_x1_loop_7>
<Name>PE_wrapper_2_5_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_2_5_x1_loop_8>
<Name>PE_wrapper_2_5_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_2_5_x1_loop_9>
<Name>PE_wrapper_2_5_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_2_5_x1_loop_10>
<Name>PE_wrapper_2_5_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_5_x1_loop_10>
<PE_wrapper_2_5_x1_loop_11>
<Name>PE_wrapper_2_5_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_5_x1_loop_11>
<PE_wrapper_2_5_x1_loop_12>
<Name>PE_wrapper_2_5_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_2_5_x1_loop_12>
</PE_wrapper_2_5_x1_loop_9>
</PE_wrapper_2_5_x1_loop_8>
</PE_wrapper_2_5_x1_loop_7>
</PE_wrapper_2_5_x1_loop_6>
</PE_wrapper_2_5_x1_loop_5>
</PE_wrapper_2_5_x1_loop_2>
</PE_wrapper_2_5_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x148_dout</name>
<Object>fifo_A_PE_2_5_x148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x148_empty_n</name>
<Object>fifo_A_PE_2_5_x148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_5_x148_read</name>
<Object>fifo_A_PE_2_5_x148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x149_din</name>
<Object>fifo_A_PE_2_6_x149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x149_full_n</name>
<Object>fifo_A_PE_2_6_x149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x149_write</name>
<Object>fifo_A_PE_2_6_x149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x188_dout</name>
<Object>fifo_B_PE_2_5_x188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x188_empty_n</name>
<Object>fifo_B_PE_2_5_x188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_5_x188_read</name>
<Object>fifo_B_PE_2_5_x188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x189_din</name>
<Object>fifo_B_PE_3_5_x189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x189_full_n</name>
<Object>fifo_B_PE_3_5_x189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x189_write</name>
<Object>fifo_B_PE_3_5_x189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_5_x1128_dout</name>
<Object>fifo_C_PE_2_5_x1128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_5_x1128_empty_n</name>
<Object>fifo_C_PE_2_5_x1128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_5_x1128_read</name>
<Object>fifo_C_PE_2_5_x1128</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_5_x1129_din</name>
<Object>fifo_C_PE_3_5_x1129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_5_x1129_full_n</name>
<Object>fifo_C_PE_3_5_x1129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_5_x1129_write</name>
<Object>fifo_C_PE_3_5_x1129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_5_x1163_din</name>
<Object>fifo_D_drain_PE_2_5_x1163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_5_x1163_full_n</name>
<Object>fifo_D_drain_PE_2_5_x1163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_5_x1163_write</name>
<Object>fifo_D_drain_PE_2_5_x1163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_6_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_6_x1_loop_1>
<Name>PE_wrapper_2_6_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_2_6_x1_loop_2>
<Name>PE_wrapper_2_6_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_2_6_x1_loop_3>
<Name>PE_wrapper_2_6_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_6_x1_loop_4>
<Name>PE_wrapper_2_6_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_6_x1_loop_4>
</PE_wrapper_2_6_x1_loop_3>
<PE_wrapper_2_6_x1_loop_5>
<Name>PE_wrapper_2_6_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_2_6_x1_loop_6>
<Name>PE_wrapper_2_6_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_2_6_x1_loop_7>
<Name>PE_wrapper_2_6_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_2_6_x1_loop_8>
<Name>PE_wrapper_2_6_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_2_6_x1_loop_9>
<Name>PE_wrapper_2_6_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_2_6_x1_loop_10>
<Name>PE_wrapper_2_6_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_6_x1_loop_10>
<PE_wrapper_2_6_x1_loop_11>
<Name>PE_wrapper_2_6_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_6_x1_loop_11>
<PE_wrapper_2_6_x1_loop_12>
<Name>PE_wrapper_2_6_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_2_6_x1_loop_12>
</PE_wrapper_2_6_x1_loop_9>
</PE_wrapper_2_6_x1_loop_8>
</PE_wrapper_2_6_x1_loop_7>
</PE_wrapper_2_6_x1_loop_6>
</PE_wrapper_2_6_x1_loop_5>
</PE_wrapper_2_6_x1_loop_2>
</PE_wrapper_2_6_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x149_dout</name>
<Object>fifo_A_PE_2_6_x149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x149_empty_n</name>
<Object>fifo_A_PE_2_6_x149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_6_x149_read</name>
<Object>fifo_A_PE_2_6_x149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x150_din</name>
<Object>fifo_A_PE_2_7_x150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x150_full_n</name>
<Object>fifo_A_PE_2_7_x150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x150_write</name>
<Object>fifo_A_PE_2_7_x150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x193_dout</name>
<Object>fifo_B_PE_2_6_x193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x193_empty_n</name>
<Object>fifo_B_PE_2_6_x193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_6_x193_read</name>
<Object>fifo_B_PE_2_6_x193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x194_din</name>
<Object>fifo_B_PE_3_6_x194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x194_full_n</name>
<Object>fifo_B_PE_3_6_x194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x194_write</name>
<Object>fifo_B_PE_3_6_x194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_6_x1133_dout</name>
<Object>fifo_C_PE_2_6_x1133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_6_x1133_empty_n</name>
<Object>fifo_C_PE_2_6_x1133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_6_x1133_read</name>
<Object>fifo_C_PE_2_6_x1133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_6_x1134_din</name>
<Object>fifo_C_PE_3_6_x1134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_6_x1134_full_n</name>
<Object>fifo_C_PE_3_6_x1134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_6_x1134_write</name>
<Object>fifo_C_PE_3_6_x1134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_6_x1167_din</name>
<Object>fifo_D_drain_PE_2_6_x1167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_6_x1167_full_n</name>
<Object>fifo_D_drain_PE_2_6_x1167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_6_x1167_write</name>
<Object>fifo_D_drain_PE_2_6_x1167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_2_7_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_2_7_x1_loop_1>
<Name>PE_wrapper_2_7_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_2_7_x1_loop_2>
<Name>PE_wrapper_2_7_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_2_7_x1_loop_3>
<Name>PE_wrapper_2_7_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_2_7_x1_loop_4>
<Name>PE_wrapper_2_7_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_7_x1_loop_4>
</PE_wrapper_2_7_x1_loop_3>
<PE_wrapper_2_7_x1_loop_5>
<Name>PE_wrapper_2_7_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_2_7_x1_loop_6>
<Name>PE_wrapper_2_7_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_2_7_x1_loop_7>
<Name>PE_wrapper_2_7_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_2_7_x1_loop_8>
<Name>PE_wrapper_2_7_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_2_7_x1_loop_9>
<Name>PE_wrapper_2_7_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_2_7_x1_loop_10>
<Name>PE_wrapper_2_7_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_7_x1_loop_10>
<PE_wrapper_2_7_x1_loop_11>
<Name>PE_wrapper_2_7_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_2_7_x1_loop_11>
<PE_wrapper_2_7_x1_loop_12>
<Name>PE_wrapper_2_7_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_2_7_x1_loop_12>
</PE_wrapper_2_7_x1_loop_9>
</PE_wrapper_2_7_x1_loop_8>
</PE_wrapper_2_7_x1_loop_7>
</PE_wrapper_2_7_x1_loop_6>
</PE_wrapper_2_7_x1_loop_5>
</PE_wrapper_2_7_x1_loop_2>
</PE_wrapper_2_7_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_2_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_2_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_2_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_2_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_2_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_2_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_2_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x150_dout</name>
<Object>fifo_A_PE_2_7_x150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x150_empty_n</name>
<Object>fifo_A_PE_2_7_x150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_7_x150_read</name>
<Object>fifo_A_PE_2_7_x150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x151_din</name>
<Object>fifo_A_PE_2_8_x151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x151_full_n</name>
<Object>fifo_A_PE_2_8_x151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x151_write</name>
<Object>fifo_A_PE_2_8_x151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x198_dout</name>
<Object>fifo_B_PE_2_7_x198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x198_empty_n</name>
<Object>fifo_B_PE_2_7_x198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_2_7_x198_read</name>
<Object>fifo_B_PE_2_7_x198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x199_din</name>
<Object>fifo_B_PE_3_7_x199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x199_full_n</name>
<Object>fifo_B_PE_3_7_x199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x199_write</name>
<Object>fifo_B_PE_3_7_x199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_7_x1138_dout</name>
<Object>fifo_C_PE_2_7_x1138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_7_x1138_empty_n</name>
<Object>fifo_C_PE_2_7_x1138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_2_7_x1138_read</name>
<Object>fifo_C_PE_2_7_x1138</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_7_x1139_din</name>
<Object>fifo_C_PE_3_7_x1139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_7_x1139_full_n</name>
<Object>fifo_C_PE_3_7_x1139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_7_x1139_write</name>
<Object>fifo_C_PE_3_7_x1139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_7_x1171_din</name>
<Object>fifo_D_drain_PE_2_7_x1171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_7_x1171_full_n</name>
<Object>fifo_D_drain_PE_2_7_x1171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_7_x1171_write</name>
<Object>fifo_D_drain_PE_2_7_x1171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4055258577</Best-caseLatency>
<Average-caseLatency>4055258577</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>13.516 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.516 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_0_x1_loop_1>
<Name>PE_wrapper_3_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4055258576</Latency>
<AbsoluteTimeLatency>13.516 sec</AbsoluteTimeLatency>
<IterationLatency>1013814644</IterationLatency>
<PipelineDepth>1013814644</PipelineDepth>
<PE_wrapper_3_0_x1_loop_2>
<Name>PE_wrapper_3_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1013814642</Latency>
<AbsoluteTimeLatency>3.379 sec</AbsoluteTimeLatency>
<IterationLatency>168969107</IterationLatency>
<PipelineDepth>168969107</PipelineDepth>
<PE_wrapper_3_0_x1_loop_3>
<Name>PE_wrapper_3_0_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_0_x1_loop_4>
<Name>PE_wrapper_3_0_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_0_x1_loop_4>
</PE_wrapper_3_0_x1_loop_3>
<PE_wrapper_3_0_x1_loop_5>
<Name>PE_wrapper_3_0_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_3_0_x1_loop_6>
<Name>PE_wrapper_3_0_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_3_0_x1_loop_7>
<Name>PE_wrapper_3_0_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_3_0_x1_loop_8>
<Name>PE_wrapper_3_0_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_3_0_x1_loop_9>
<Name>PE_wrapper_3_0_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_3_0_x1_loop_10>
<Name>PE_wrapper_3_0_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_0_x1_loop_10>
<PE_wrapper_3_0_x1_loop_11>
<Name>PE_wrapper_3_0_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_0_x1_loop_11>
<PE_wrapper_3_0_x1_loop_12>
<Name>PE_wrapper_3_0_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_3_0_x1_loop_12>
</PE_wrapper_3_0_x1_loop_9>
</PE_wrapper_3_0_x1_loop_8>
</PE_wrapper_3_0_x1_loop_7>
</PE_wrapper_3_0_x1_loop_6>
</PE_wrapper_3_0_x1_loop_5>
</PE_wrapper_3_0_x1_loop_2>
</PE_wrapper_3_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1725</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1298</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x152_dout</name>
<Object>fifo_A_PE_3_0_x152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x152_empty_n</name>
<Object>fifo_A_PE_3_0_x152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_0_x152_read</name>
<Object>fifo_A_PE_3_0_x152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x153_din</name>
<Object>fifo_A_PE_3_1_x153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x153_full_n</name>
<Object>fifo_A_PE_3_1_x153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x153_write</name>
<Object>fifo_A_PE_3_1_x153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x164_dout</name>
<Object>fifo_B_PE_3_0_x164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x164_empty_n</name>
<Object>fifo_B_PE_3_0_x164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_0_x164_read</name>
<Object>fifo_B_PE_3_0_x164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x165_din</name>
<Object>fifo_B_PE_4_0_x165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x165_full_n</name>
<Object>fifo_B_PE_4_0_x165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x165_write</name>
<Object>fifo_B_PE_4_0_x165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_0_x1104_dout</name>
<Object>fifo_C_PE_3_0_x1104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_0_x1104_empty_n</name>
<Object>fifo_C_PE_3_0_x1104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_0_x1104_read</name>
<Object>fifo_C_PE_3_0_x1104</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_0_x1105_din</name>
<Object>fifo_C_PE_4_0_x1105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_0_x1105_full_n</name>
<Object>fifo_C_PE_4_0_x1105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_0_x1105_write</name>
<Object>fifo_C_PE_4_0_x1105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_0_x1144_din</name>
<Object>fifo_D_drain_PE_3_0_x1144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_0_x1144_full_n</name>
<Object>fifo_D_drain_PE_3_0_x1144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_0_x1144_write</name>
<Object>fifo_D_drain_PE_3_0_x1144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>4055258577</Best-caseLatency>
<Average-caseLatency>4055258577</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>13.516 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.516 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_1_x1_loop_1>
<Name>PE_wrapper_3_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>4055258576</Latency>
<AbsoluteTimeLatency>13.516 sec</AbsoluteTimeLatency>
<IterationLatency>1013814644</IterationLatency>
<PipelineDepth>1013814644</PipelineDepth>
<PE_wrapper_3_1_x1_loop_2>
<Name>PE_wrapper_3_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>1013814642</Latency>
<AbsoluteTimeLatency>3.379 sec</AbsoluteTimeLatency>
<IterationLatency>168969107</IterationLatency>
<PipelineDepth>168969107</PipelineDepth>
<PE_wrapper_3_1_x1_loop_3>
<Name>PE_wrapper_3_1_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_1_x1_loop_4>
<Name>PE_wrapper_3_1_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_1_x1_loop_4>
</PE_wrapper_3_1_x1_loop_3>
<PE_wrapper_3_1_x1_loop_5>
<Name>PE_wrapper_3_1_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_3_1_x1_loop_6>
<Name>PE_wrapper_3_1_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_3_1_x1_loop_7>
<Name>PE_wrapper_3_1_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_3_1_x1_loop_8>
<Name>PE_wrapper_3_1_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_3_1_x1_loop_9>
<Name>PE_wrapper_3_1_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_3_1_x1_loop_10>
<Name>PE_wrapper_3_1_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_1_x1_loop_10>
<PE_wrapper_3_1_x1_loop_11>
<Name>PE_wrapper_3_1_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_1_x1_loop_11>
<PE_wrapper_3_1_x1_loop_12>
<Name>PE_wrapper_3_1_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_3_1_x1_loop_12>
</PE_wrapper_3_1_x1_loop_9>
</PE_wrapper_3_1_x1_loop_8>
</PE_wrapper_3_1_x1_loop_7>
</PE_wrapper_3_1_x1_loop_6>
</PE_wrapper_3_1_x1_loop_5>
</PE_wrapper_3_1_x1_loop_2>
</PE_wrapper_3_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1725</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1298</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x153_dout</name>
<Object>fifo_A_PE_3_1_x153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x153_empty_n</name>
<Object>fifo_A_PE_3_1_x153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_1_x153_read</name>
<Object>fifo_A_PE_3_1_x153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x154_din</name>
<Object>fifo_A_PE_3_2_x154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x154_full_n</name>
<Object>fifo_A_PE_3_2_x154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x154_write</name>
<Object>fifo_A_PE_3_2_x154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x169_dout</name>
<Object>fifo_B_PE_3_1_x169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x169_empty_n</name>
<Object>fifo_B_PE_3_1_x169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_1_x169_read</name>
<Object>fifo_B_PE_3_1_x169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x170_din</name>
<Object>fifo_B_PE_4_1_x170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x170_full_n</name>
<Object>fifo_B_PE_4_1_x170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x170_write</name>
<Object>fifo_B_PE_4_1_x170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_1_x1109_dout</name>
<Object>fifo_C_PE_3_1_x1109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_1_x1109_empty_n</name>
<Object>fifo_C_PE_3_1_x1109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_1_x1109_read</name>
<Object>fifo_C_PE_3_1_x1109</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_1_x1110_din</name>
<Object>fifo_C_PE_4_1_x1110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_1_x1110_full_n</name>
<Object>fifo_C_PE_4_1_x1110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_1_x1110_write</name>
<Object>fifo_C_PE_4_1_x1110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_1_x1148_din</name>
<Object>fifo_D_drain_PE_3_1_x1148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_1_x1148_full_n</name>
<Object>fifo_D_drain_PE_3_1_x1148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_1_x1148_write</name>
<Object>fifo_D_drain_PE_3_1_x1148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_2_x1_loop_1>
<Name>PE_wrapper_3_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_3_2_x1_loop_2>
<Name>PE_wrapper_3_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_3_2_x1_loop_3>
<Name>PE_wrapper_3_2_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_2_x1_loop_4>
<Name>PE_wrapper_3_2_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_2_x1_loop_4>
</PE_wrapper_3_2_x1_loop_3>
<PE_wrapper_3_2_x1_loop_5>
<Name>PE_wrapper_3_2_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_3_2_x1_loop_6>
<Name>PE_wrapper_3_2_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_3_2_x1_loop_7>
<Name>PE_wrapper_3_2_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_3_2_x1_loop_8>
<Name>PE_wrapper_3_2_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_3_2_x1_loop_9>
<Name>PE_wrapper_3_2_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_3_2_x1_loop_10>
<Name>PE_wrapper_3_2_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_2_x1_loop_10>
<PE_wrapper_3_2_x1_loop_11>
<Name>PE_wrapper_3_2_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_2_x1_loop_11>
<PE_wrapper_3_2_x1_loop_12>
<Name>PE_wrapper_3_2_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_3_2_x1_loop_12>
</PE_wrapper_3_2_x1_loop_9>
</PE_wrapper_3_2_x1_loop_8>
</PE_wrapper_3_2_x1_loop_7>
</PE_wrapper_3_2_x1_loop_6>
</PE_wrapper_3_2_x1_loop_5>
</PE_wrapper_3_2_x1_loop_2>
</PE_wrapper_3_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x154_dout</name>
<Object>fifo_A_PE_3_2_x154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x154_empty_n</name>
<Object>fifo_A_PE_3_2_x154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_2_x154_read</name>
<Object>fifo_A_PE_3_2_x154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x155_din</name>
<Object>fifo_A_PE_3_3_x155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x155_full_n</name>
<Object>fifo_A_PE_3_3_x155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x155_write</name>
<Object>fifo_A_PE_3_3_x155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x174_dout</name>
<Object>fifo_B_PE_3_2_x174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x174_empty_n</name>
<Object>fifo_B_PE_3_2_x174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_2_x174_read</name>
<Object>fifo_B_PE_3_2_x174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x175_din</name>
<Object>fifo_B_PE_4_2_x175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x175_full_n</name>
<Object>fifo_B_PE_4_2_x175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x175_write</name>
<Object>fifo_B_PE_4_2_x175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_2_x1114_dout</name>
<Object>fifo_C_PE_3_2_x1114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_2_x1114_empty_n</name>
<Object>fifo_C_PE_3_2_x1114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_2_x1114_read</name>
<Object>fifo_C_PE_3_2_x1114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_2_x1115_din</name>
<Object>fifo_C_PE_4_2_x1115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_2_x1115_full_n</name>
<Object>fifo_C_PE_4_2_x1115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_2_x1115_write</name>
<Object>fifo_C_PE_4_2_x1115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_2_x1152_din</name>
<Object>fifo_D_drain_PE_3_2_x1152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_2_x1152_full_n</name>
<Object>fifo_D_drain_PE_3_2_x1152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_2_x1152_write</name>
<Object>fifo_D_drain_PE_3_2_x1152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_3_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_3_x1_loop_1>
<Name>PE_wrapper_3_3_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_3_3_x1_loop_2>
<Name>PE_wrapper_3_3_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_3_3_x1_loop_3>
<Name>PE_wrapper_3_3_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_3_x1_loop_4>
<Name>PE_wrapper_3_3_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_3_x1_loop_4>
</PE_wrapper_3_3_x1_loop_3>
<PE_wrapper_3_3_x1_loop_5>
<Name>PE_wrapper_3_3_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_3_3_x1_loop_6>
<Name>PE_wrapper_3_3_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_3_3_x1_loop_7>
<Name>PE_wrapper_3_3_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_3_3_x1_loop_8>
<Name>PE_wrapper_3_3_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_3_3_x1_loop_9>
<Name>PE_wrapper_3_3_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_3_3_x1_loop_10>
<Name>PE_wrapper_3_3_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_3_x1_loop_10>
<PE_wrapper_3_3_x1_loop_11>
<Name>PE_wrapper_3_3_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_3_x1_loop_11>
<PE_wrapper_3_3_x1_loop_12>
<Name>PE_wrapper_3_3_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_3_3_x1_loop_12>
</PE_wrapper_3_3_x1_loop_9>
</PE_wrapper_3_3_x1_loop_8>
</PE_wrapper_3_3_x1_loop_7>
</PE_wrapper_3_3_x1_loop_6>
</PE_wrapper_3_3_x1_loop_5>
</PE_wrapper_3_3_x1_loop_2>
</PE_wrapper_3_3_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x155_dout</name>
<Object>fifo_A_PE_3_3_x155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x155_empty_n</name>
<Object>fifo_A_PE_3_3_x155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_3_x155_read</name>
<Object>fifo_A_PE_3_3_x155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x156_din</name>
<Object>fifo_A_PE_3_4_x156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x156_full_n</name>
<Object>fifo_A_PE_3_4_x156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x156_write</name>
<Object>fifo_A_PE_3_4_x156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x179_dout</name>
<Object>fifo_B_PE_3_3_x179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x179_empty_n</name>
<Object>fifo_B_PE_3_3_x179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_3_x179_read</name>
<Object>fifo_B_PE_3_3_x179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x180_din</name>
<Object>fifo_B_PE_4_3_x180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x180_full_n</name>
<Object>fifo_B_PE_4_3_x180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x180_write</name>
<Object>fifo_B_PE_4_3_x180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_3_x1119_dout</name>
<Object>fifo_C_PE_3_3_x1119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_3_x1119_empty_n</name>
<Object>fifo_C_PE_3_3_x1119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_3_x1119_read</name>
<Object>fifo_C_PE_3_3_x1119</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_3_x1120_din</name>
<Object>fifo_C_PE_4_3_x1120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_3_x1120_full_n</name>
<Object>fifo_C_PE_4_3_x1120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_3_x1120_write</name>
<Object>fifo_C_PE_4_3_x1120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_3_x1156_din</name>
<Object>fifo_D_drain_PE_3_3_x1156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_3_x1156_full_n</name>
<Object>fifo_D_drain_PE_3_3_x1156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_3_x1156_write</name>
<Object>fifo_D_drain_PE_3_3_x1156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_4_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_4_x1_loop_1>
<Name>PE_wrapper_3_4_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_3_4_x1_loop_2>
<Name>PE_wrapper_3_4_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_3_4_x1_loop_3>
<Name>PE_wrapper_3_4_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_4_x1_loop_4>
<Name>PE_wrapper_3_4_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_4_x1_loop_4>
</PE_wrapper_3_4_x1_loop_3>
<PE_wrapper_3_4_x1_loop_5>
<Name>PE_wrapper_3_4_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_3_4_x1_loop_6>
<Name>PE_wrapper_3_4_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_3_4_x1_loop_7>
<Name>PE_wrapper_3_4_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_3_4_x1_loop_8>
<Name>PE_wrapper_3_4_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_3_4_x1_loop_9>
<Name>PE_wrapper_3_4_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_3_4_x1_loop_10>
<Name>PE_wrapper_3_4_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_4_x1_loop_10>
<PE_wrapper_3_4_x1_loop_11>
<Name>PE_wrapper_3_4_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_4_x1_loop_11>
<PE_wrapper_3_4_x1_loop_12>
<Name>PE_wrapper_3_4_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_3_4_x1_loop_12>
</PE_wrapper_3_4_x1_loop_9>
</PE_wrapper_3_4_x1_loop_8>
</PE_wrapper_3_4_x1_loop_7>
</PE_wrapper_3_4_x1_loop_6>
</PE_wrapper_3_4_x1_loop_5>
</PE_wrapper_3_4_x1_loop_2>
</PE_wrapper_3_4_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x156_dout</name>
<Object>fifo_A_PE_3_4_x156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x156_empty_n</name>
<Object>fifo_A_PE_3_4_x156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_4_x156_read</name>
<Object>fifo_A_PE_3_4_x156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x157_din</name>
<Object>fifo_A_PE_3_5_x157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x157_full_n</name>
<Object>fifo_A_PE_3_5_x157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x157_write</name>
<Object>fifo_A_PE_3_5_x157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x184_dout</name>
<Object>fifo_B_PE_3_4_x184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x184_empty_n</name>
<Object>fifo_B_PE_3_4_x184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_4_x184_read</name>
<Object>fifo_B_PE_3_4_x184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x185_din</name>
<Object>fifo_B_PE_4_4_x185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x185_full_n</name>
<Object>fifo_B_PE_4_4_x185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x185_write</name>
<Object>fifo_B_PE_4_4_x185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_4_x1124_dout</name>
<Object>fifo_C_PE_3_4_x1124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_4_x1124_empty_n</name>
<Object>fifo_C_PE_3_4_x1124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_4_x1124_read</name>
<Object>fifo_C_PE_3_4_x1124</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_4_x1125_din</name>
<Object>fifo_C_PE_4_4_x1125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_4_x1125_full_n</name>
<Object>fifo_C_PE_4_4_x1125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_4_x1125_write</name>
<Object>fifo_C_PE_4_4_x1125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_4_x1160_din</name>
<Object>fifo_D_drain_PE_3_4_x1160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_4_x1160_full_n</name>
<Object>fifo_D_drain_PE_3_4_x1160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_4_x1160_write</name>
<Object>fifo_D_drain_PE_3_4_x1160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_5_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_5_x1_loop_1>
<Name>PE_wrapper_3_5_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_3_5_x1_loop_2>
<Name>PE_wrapper_3_5_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_3_5_x1_loop_3>
<Name>PE_wrapper_3_5_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_5_x1_loop_4>
<Name>PE_wrapper_3_5_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_5_x1_loop_4>
</PE_wrapper_3_5_x1_loop_3>
<PE_wrapper_3_5_x1_loop_5>
<Name>PE_wrapper_3_5_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_3_5_x1_loop_6>
<Name>PE_wrapper_3_5_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_3_5_x1_loop_7>
<Name>PE_wrapper_3_5_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_3_5_x1_loop_8>
<Name>PE_wrapper_3_5_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_3_5_x1_loop_9>
<Name>PE_wrapper_3_5_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_3_5_x1_loop_10>
<Name>PE_wrapper_3_5_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_5_x1_loop_10>
<PE_wrapper_3_5_x1_loop_11>
<Name>PE_wrapper_3_5_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_5_x1_loop_11>
<PE_wrapper_3_5_x1_loop_12>
<Name>PE_wrapper_3_5_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_3_5_x1_loop_12>
</PE_wrapper_3_5_x1_loop_9>
</PE_wrapper_3_5_x1_loop_8>
</PE_wrapper_3_5_x1_loop_7>
</PE_wrapper_3_5_x1_loop_6>
</PE_wrapper_3_5_x1_loop_5>
</PE_wrapper_3_5_x1_loop_2>
</PE_wrapper_3_5_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x157_dout</name>
<Object>fifo_A_PE_3_5_x157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x157_empty_n</name>
<Object>fifo_A_PE_3_5_x157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_5_x157_read</name>
<Object>fifo_A_PE_3_5_x157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x158_din</name>
<Object>fifo_A_PE_3_6_x158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x158_full_n</name>
<Object>fifo_A_PE_3_6_x158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x158_write</name>
<Object>fifo_A_PE_3_6_x158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x189_dout</name>
<Object>fifo_B_PE_3_5_x189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x189_empty_n</name>
<Object>fifo_B_PE_3_5_x189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_5_x189_read</name>
<Object>fifo_B_PE_3_5_x189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x190_din</name>
<Object>fifo_B_PE_4_5_x190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x190_full_n</name>
<Object>fifo_B_PE_4_5_x190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x190_write</name>
<Object>fifo_B_PE_4_5_x190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_5_x1129_dout</name>
<Object>fifo_C_PE_3_5_x1129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_5_x1129_empty_n</name>
<Object>fifo_C_PE_3_5_x1129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_5_x1129_read</name>
<Object>fifo_C_PE_3_5_x1129</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_5_x1130_din</name>
<Object>fifo_C_PE_4_5_x1130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_5_x1130_full_n</name>
<Object>fifo_C_PE_4_5_x1130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_5_x1130_write</name>
<Object>fifo_C_PE_4_5_x1130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_5_x1164_din</name>
<Object>fifo_D_drain_PE_3_5_x1164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_5_x1164_full_n</name>
<Object>fifo_D_drain_PE_3_5_x1164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_5_x1164_write</name>
<Object>fifo_D_drain_PE_3_5_x1164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_6_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_6_x1_loop_1>
<Name>PE_wrapper_3_6_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_3_6_x1_loop_2>
<Name>PE_wrapper_3_6_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_3_6_x1_loop_3>
<Name>PE_wrapper_3_6_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_6_x1_loop_4>
<Name>PE_wrapper_3_6_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_6_x1_loop_4>
</PE_wrapper_3_6_x1_loop_3>
<PE_wrapper_3_6_x1_loop_5>
<Name>PE_wrapper_3_6_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_3_6_x1_loop_6>
<Name>PE_wrapper_3_6_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_3_6_x1_loop_7>
<Name>PE_wrapper_3_6_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_3_6_x1_loop_8>
<Name>PE_wrapper_3_6_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_3_6_x1_loop_9>
<Name>PE_wrapper_3_6_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_3_6_x1_loop_10>
<Name>PE_wrapper_3_6_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_6_x1_loop_10>
<PE_wrapper_3_6_x1_loop_11>
<Name>PE_wrapper_3_6_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_6_x1_loop_11>
<PE_wrapper_3_6_x1_loop_12>
<Name>PE_wrapper_3_6_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_3_6_x1_loop_12>
</PE_wrapper_3_6_x1_loop_9>
</PE_wrapper_3_6_x1_loop_8>
</PE_wrapper_3_6_x1_loop_7>
</PE_wrapper_3_6_x1_loop_6>
</PE_wrapper_3_6_x1_loop_5>
</PE_wrapper_3_6_x1_loop_2>
</PE_wrapper_3_6_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x158_dout</name>
<Object>fifo_A_PE_3_6_x158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x158_empty_n</name>
<Object>fifo_A_PE_3_6_x158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_6_x158_read</name>
<Object>fifo_A_PE_3_6_x158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x159_din</name>
<Object>fifo_A_PE_3_7_x159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x159_full_n</name>
<Object>fifo_A_PE_3_7_x159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x159_write</name>
<Object>fifo_A_PE_3_7_x159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x194_dout</name>
<Object>fifo_B_PE_3_6_x194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x194_empty_n</name>
<Object>fifo_B_PE_3_6_x194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_6_x194_read</name>
<Object>fifo_B_PE_3_6_x194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x195_din</name>
<Object>fifo_B_PE_4_6_x195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x195_full_n</name>
<Object>fifo_B_PE_4_6_x195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x195_write</name>
<Object>fifo_B_PE_4_6_x195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_6_x1134_dout</name>
<Object>fifo_C_PE_3_6_x1134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_6_x1134_empty_n</name>
<Object>fifo_C_PE_3_6_x1134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_6_x1134_read</name>
<Object>fifo_C_PE_3_6_x1134</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_6_x1135_din</name>
<Object>fifo_C_PE_4_6_x1135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_6_x1135_full_n</name>
<Object>fifo_C_PE_4_6_x1135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_6_x1135_write</name>
<Object>fifo_C_PE_4_6_x1135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_6_x1168_din</name>
<Object>fifo_D_drain_PE_3_6_x1168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_6_x1168_full_n</name>
<Object>fifo_D_drain_PE_3_6_x1168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_6_x1168_write</name>
<Object>fifo_D_drain_PE_3_6_x1168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PE_wrapper_3_7_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>2027629329</Average-caseLatency>
<Worst-caseLatency>4055258577</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>13.516 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 4055258577</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<PE_wrapper_3_7_x1_loop_1>
<Name>PE_wrapper_3_7_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 4055258576</Latency>
<AbsoluteTimeLatency>0.187 us ~ 13.516 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>1013814644</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 1013814644</PipelineDepth>
<PE_wrapper_3_7_x1_loop_2>
<Name>PE_wrapper_3_7_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 1013814642</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 3.379 sec</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>168969107</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 168969107</PipelineDepth>
<PE_wrapper_3_7_x1_loop_3>
<Name>PE_wrapper_3_7_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PE_wrapper_3_7_x1_loop_4>
<Name>PE_wrapper_3_7_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_7_x1_loop_4>
</PE_wrapper_3_7_x1_loop_3>
<PE_wrapper_3_7_x1_loop_5>
<Name>PE_wrapper_3_7_x1_loop_5</Name>
<TripCount>128</TripCount>
<Latency>168968960</Latency>
<AbsoluteTimeLatency>0.563 sec</AbsoluteTimeLatency>
<IterationLatency>1320070</IterationLatency>
<PipelineDepth>1320070</PipelineDepth>
<PE_wrapper_3_7_x1_loop_6>
<Name>PE_wrapper_3_7_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>1320068</Latency>
<AbsoluteTimeLatency>4.400 ms</AbsoluteTimeLatency>
<IterationLatency>660034</IterationLatency>
<PipelineDepth>660034</PipelineDepth>
<PE_wrapper_3_7_x1_loop_7>
<Name>PE_wrapper_3_7_x1_loop_7</Name>
<TripCount>32</TripCount>
<Latency>660032</Latency>
<AbsoluteTimeLatency>2.200 ms</AbsoluteTimeLatency>
<IterationLatency>20626</IterationLatency>
<PipelineDepth>20626</PipelineDepth>
<PE_wrapper_3_7_x1_loop_8>
<Name>PE_wrapper_3_7_x1_loop_8</Name>
<TripCount>8</TripCount>
<Latency>20624</Latency>
<AbsoluteTimeLatency>68.740 us</AbsoluteTimeLatency>
<IterationLatency>2578</IterationLatency>
<PipelineDepth>2578</PipelineDepth>
<PE_wrapper_3_7_x1_loop_9>
<Name>PE_wrapper_3_7_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>2576</Latency>
<AbsoluteTimeLatency>8.586 us</AbsoluteTimeLatency>
<IterationLatency>161</IterationLatency>
<PipelineDepth>161</PipelineDepth>
<PE_wrapper_3_7_x1_loop_10>
<Name>PE_wrapper_3_7_x1_loop_10</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_7_x1_loop_10>
<PE_wrapper_3_7_x1_loop_11>
<Name>PE_wrapper_3_7_x1_loop_11</Name>
<TripCount>8</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</PE_wrapper_3_7_x1_loop_11>
<PE_wrapper_3_7_x1_loop_12>
<Name>PE_wrapper_3_7_x1_loop_12</Name>
<TripCount>8</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>0.453 us</AbsoluteTimeLatency>
<IterationLatency>17</IterationLatency>
<PipelineDepth>17</PipelineDepth>
</PE_wrapper_3_7_x1_loop_12>
</PE_wrapper_3_7_x1_loop_9>
</PE_wrapper_3_7_x1_loop_8>
</PE_wrapper_3_7_x1_loop_7>
</PE_wrapper_3_7_x1_loop_6>
</PE_wrapper_3_7_x1_loop_5>
</PE_wrapper_3_7_x1_loop_2>
</PE_wrapper_3_7_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>5</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>1726</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>1314</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PE_wrapper_3_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PE_wrapper_3_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PE_wrapper_3_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PE_wrapper_3_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PE_wrapper_3_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PE_wrapper_3_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PE_wrapper_3_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x159_dout</name>
<Object>fifo_A_PE_3_7_x159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x159_empty_n</name>
<Object>fifo_A_PE_3_7_x159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_7_x159_read</name>
<Object>fifo_A_PE_3_7_x159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x160_din</name>
<Object>fifo_A_PE_3_8_x160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x160_full_n</name>
<Object>fifo_A_PE_3_8_x160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x160_write</name>
<Object>fifo_A_PE_3_8_x160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x199_dout</name>
<Object>fifo_B_PE_3_7_x199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x199_empty_n</name>
<Object>fifo_B_PE_3_7_x199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_3_7_x199_read</name>
<Object>fifo_B_PE_3_7_x199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x1100_din</name>
<Object>fifo_B_PE_4_7_x1100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x1100_full_n</name>
<Object>fifo_B_PE_4_7_x1100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x1100_write</name>
<Object>fifo_B_PE_4_7_x1100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_7_x1139_dout</name>
<Object>fifo_C_PE_3_7_x1139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_7_x1139_empty_n</name>
<Object>fifo_C_PE_3_7_x1139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_3_7_x1139_read</name>
<Object>fifo_C_PE_3_7_x1139</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_7_x1140_din</name>
<Object>fifo_C_PE_4_7_x1140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_7_x1140_full_n</name>
<Object>fifo_C_PE_4_7_x1140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_7_x1140_write</name>
<Object>fifo_C_PE_4_7_x1140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_7_x1172_din</name>
<Object>fifo_D_drain_PE_3_7_x1172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_7_x1172_full_n</name>
<Object>fifo_D_drain_PE_3_7_x1172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_7_x1172_write</name>
<Object>fifo_D_drain_PE_3_7_x1172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_in_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_in_0_x1_loop_1>
<Name>A_PE_dummy_in_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<A_PE_dummy_in_0_x1_loop_2>
<Name>A_PE_dummy_in_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<A_PE_dummy_in_0_x1_loop_3>
<Name>A_PE_dummy_in_0_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<A_PE_dummy_in_0_x1_loop_4>
<Name>A_PE_dummy_in_0_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<A_PE_dummy_in_0_x1_loop_5>
<Name>A_PE_dummy_in_0_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<A_PE_dummy_in_0_x1_loop_6>
<Name>A_PE_dummy_in_0_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<A_PE_dummy_in_0_x1_loop_7>
<Name>A_PE_dummy_in_0_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_PE_dummy_in_0_x1_loop_7>
</A_PE_dummy_in_0_x1_loop_6>
</A_PE_dummy_in_0_x1_loop_5>
</A_PE_dummy_in_0_x1_loop_4>
</A_PE_dummy_in_0_x1_loop_3>
</A_PE_dummy_in_0_x1_loop_2>
</A_PE_dummy_in_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x133_dout</name>
<Object>fifo_A_PE_0_8_x133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x133_empty_n</name>
<Object>fifo_A_PE_0_8_x133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_8_x133_read</name>
<Object>fifo_A_PE_0_8_x133</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_in_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_in_1_x1_loop_1>
<Name>A_PE_dummy_in_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<A_PE_dummy_in_1_x1_loop_2>
<Name>A_PE_dummy_in_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<A_PE_dummy_in_1_x1_loop_3>
<Name>A_PE_dummy_in_1_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<A_PE_dummy_in_1_x1_loop_4>
<Name>A_PE_dummy_in_1_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<A_PE_dummy_in_1_x1_loop_5>
<Name>A_PE_dummy_in_1_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<A_PE_dummy_in_1_x1_loop_6>
<Name>A_PE_dummy_in_1_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<A_PE_dummy_in_1_x1_loop_7>
<Name>A_PE_dummy_in_1_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_PE_dummy_in_1_x1_loop_7>
</A_PE_dummy_in_1_x1_loop_6>
</A_PE_dummy_in_1_x1_loop_5>
</A_PE_dummy_in_1_x1_loop_4>
</A_PE_dummy_in_1_x1_loop_3>
</A_PE_dummy_in_1_x1_loop_2>
</A_PE_dummy_in_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x142_dout</name>
<Object>fifo_A_PE_1_8_x142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x142_empty_n</name>
<Object>fifo_A_PE_1_8_x142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_1_8_x142_read</name>
<Object>fifo_A_PE_1_8_x142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_in_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_in_2_x1_loop_1>
<Name>A_PE_dummy_in_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<A_PE_dummy_in_2_x1_loop_2>
<Name>A_PE_dummy_in_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<A_PE_dummy_in_2_x1_loop_3>
<Name>A_PE_dummy_in_2_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<A_PE_dummy_in_2_x1_loop_4>
<Name>A_PE_dummy_in_2_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<A_PE_dummy_in_2_x1_loop_5>
<Name>A_PE_dummy_in_2_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<A_PE_dummy_in_2_x1_loop_6>
<Name>A_PE_dummy_in_2_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<A_PE_dummy_in_2_x1_loop_7>
<Name>A_PE_dummy_in_2_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_PE_dummy_in_2_x1_loop_7>
</A_PE_dummy_in_2_x1_loop_6>
</A_PE_dummy_in_2_x1_loop_5>
</A_PE_dummy_in_2_x1_loop_4>
</A_PE_dummy_in_2_x1_loop_3>
</A_PE_dummy_in_2_x1_loop_2>
</A_PE_dummy_in_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x151_dout</name>
<Object>fifo_A_PE_2_8_x151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x151_empty_n</name>
<Object>fifo_A_PE_2_8_x151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_2_8_x151_read</name>
<Object>fifo_A_PE_2_8_x151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>A_PE_dummy_in_3_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_PE_dummy_in_3_x1_loop_1>
<Name>A_PE_dummy_in_3_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<A_PE_dummy_in_3_x1_loop_2>
<Name>A_PE_dummy_in_3_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<A_PE_dummy_in_3_x1_loop_3>
<Name>A_PE_dummy_in_3_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<A_PE_dummy_in_3_x1_loop_4>
<Name>A_PE_dummy_in_3_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<A_PE_dummy_in_3_x1_loop_5>
<Name>A_PE_dummy_in_3_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<A_PE_dummy_in_3_x1_loop_6>
<Name>A_PE_dummy_in_3_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<A_PE_dummy_in_3_x1_loop_7>
<Name>A_PE_dummy_in_3_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</A_PE_dummy_in_3_x1_loop_7>
</A_PE_dummy_in_3_x1_loop_6>
</A_PE_dummy_in_3_x1_loop_5>
</A_PE_dummy_in_3_x1_loop_4>
</A_PE_dummy_in_3_x1_loop_3>
</A_PE_dummy_in_3_x1_loop_2>
</A_PE_dummy_in_3_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x160_dout</name>
<Object>fifo_A_PE_3_8_x160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x160_empty_n</name>
<Object>fifo_A_PE_3_8_x160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_3_8_x160_read</name>
<Object>fifo_A_PE_3_8_x160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>28723257</Best-caseLatency>
<Average-caseLatency>28723257</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>95.735 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>95.735 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_0_x1_loop_1>
<Name>B_PE_dummy_in_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>28723256</Latency>
<AbsoluteTimeLatency>95.735 ms</AbsoluteTimeLatency>
<IterationLatency>7180814</IterationLatency>
<PipelineDepth>7180814</PipelineDepth>
<B_PE_dummy_in_0_x1_loop_2>
<Name>B_PE_dummy_in_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>7180812</Latency>
<AbsoluteTimeLatency>23.934 ms</AbsoluteTimeLatency>
<IterationLatency>1196802</IterationLatency>
<PipelineDepth>1196802</PipelineDepth>
<B_PE_dummy_in_0_x1_loop_3>
<Name>B_PE_dummy_in_0_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<B_PE_dummy_in_0_x1_loop_4>
<Name>B_PE_dummy_in_0_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_PE_dummy_in_0_x1_loop_5>
<Name>B_PE_dummy_in_0_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_PE_dummy_in_0_x1_loop_6>
<Name>B_PE_dummy_in_0_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_PE_dummy_in_0_x1_loop_7>
<Name>B_PE_dummy_in_0_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_0_x1_loop_7>
</B_PE_dummy_in_0_x1_loop_6>
</B_PE_dummy_in_0_x1_loop_5>
</B_PE_dummy_in_0_x1_loop_4>
</B_PE_dummy_in_0_x1_loop_3>
</B_PE_dummy_in_0_x1_loop_2>
</B_PE_dummy_in_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>66</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>280</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x165_dout</name>
<Object>fifo_B_PE_4_0_x165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x165_empty_n</name>
<Object>fifo_B_PE_4_0_x165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_0_x165_read</name>
<Object>fifo_B_PE_4_0_x165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>28723257</Best-caseLatency>
<Average-caseLatency>28723257</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>95.735 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>95.735 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_1_x1_loop_1>
<Name>B_PE_dummy_in_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>28723256</Latency>
<AbsoluteTimeLatency>95.735 ms</AbsoluteTimeLatency>
<IterationLatency>7180814</IterationLatency>
<PipelineDepth>7180814</PipelineDepth>
<B_PE_dummy_in_1_x1_loop_2>
<Name>B_PE_dummy_in_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>7180812</Latency>
<AbsoluteTimeLatency>23.934 ms</AbsoluteTimeLatency>
<IterationLatency>1196802</IterationLatency>
<PipelineDepth>1196802</PipelineDepth>
<B_PE_dummy_in_1_x1_loop_3>
<Name>B_PE_dummy_in_1_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<B_PE_dummy_in_1_x1_loop_4>
<Name>B_PE_dummy_in_1_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_PE_dummy_in_1_x1_loop_5>
<Name>B_PE_dummy_in_1_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_PE_dummy_in_1_x1_loop_6>
<Name>B_PE_dummy_in_1_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_PE_dummy_in_1_x1_loop_7>
<Name>B_PE_dummy_in_1_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_1_x1_loop_7>
</B_PE_dummy_in_1_x1_loop_6>
</B_PE_dummy_in_1_x1_loop_5>
</B_PE_dummy_in_1_x1_loop_4>
</B_PE_dummy_in_1_x1_loop_3>
</B_PE_dummy_in_1_x1_loop_2>
</B_PE_dummy_in_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>66</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>280</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x170_dout</name>
<Object>fifo_B_PE_4_1_x170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x170_empty_n</name>
<Object>fifo_B_PE_4_1_x170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_1_x170_read</name>
<Object>fifo_B_PE_4_1_x170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_2_x1_loop_1>
<Name>B_PE_dummy_in_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<B_PE_dummy_in_2_x1_loop_2>
<Name>B_PE_dummy_in_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<B_PE_dummy_in_2_x1_loop_3>
<Name>B_PE_dummy_in_2_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<B_PE_dummy_in_2_x1_loop_4>
<Name>B_PE_dummy_in_2_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_PE_dummy_in_2_x1_loop_5>
<Name>B_PE_dummy_in_2_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_PE_dummy_in_2_x1_loop_6>
<Name>B_PE_dummy_in_2_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_PE_dummy_in_2_x1_loop_7>
<Name>B_PE_dummy_in_2_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_2_x1_loop_7>
</B_PE_dummy_in_2_x1_loop_6>
</B_PE_dummy_in_2_x1_loop_5>
</B_PE_dummy_in_2_x1_loop_4>
</B_PE_dummy_in_2_x1_loop_3>
</B_PE_dummy_in_2_x1_loop_2>
</B_PE_dummy_in_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x175_dout</name>
<Object>fifo_B_PE_4_2_x175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x175_empty_n</name>
<Object>fifo_B_PE_4_2_x175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_2_x175_read</name>
<Object>fifo_B_PE_4_2_x175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_3_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_3_x1_loop_1>
<Name>B_PE_dummy_in_3_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<B_PE_dummy_in_3_x1_loop_2>
<Name>B_PE_dummy_in_3_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<B_PE_dummy_in_3_x1_loop_3>
<Name>B_PE_dummy_in_3_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<B_PE_dummy_in_3_x1_loop_4>
<Name>B_PE_dummy_in_3_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_PE_dummy_in_3_x1_loop_5>
<Name>B_PE_dummy_in_3_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_PE_dummy_in_3_x1_loop_6>
<Name>B_PE_dummy_in_3_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_PE_dummy_in_3_x1_loop_7>
<Name>B_PE_dummy_in_3_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_3_x1_loop_7>
</B_PE_dummy_in_3_x1_loop_6>
</B_PE_dummy_in_3_x1_loop_5>
</B_PE_dummy_in_3_x1_loop_4>
</B_PE_dummy_in_3_x1_loop_3>
</B_PE_dummy_in_3_x1_loop_2>
</B_PE_dummy_in_3_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x180_dout</name>
<Object>fifo_B_PE_4_3_x180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x180_empty_n</name>
<Object>fifo_B_PE_4_3_x180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_3_x180_read</name>
<Object>fifo_B_PE_4_3_x180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_4_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_4_x1_loop_1>
<Name>B_PE_dummy_in_4_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<B_PE_dummy_in_4_x1_loop_2>
<Name>B_PE_dummy_in_4_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<B_PE_dummy_in_4_x1_loop_3>
<Name>B_PE_dummy_in_4_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<B_PE_dummy_in_4_x1_loop_4>
<Name>B_PE_dummy_in_4_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_PE_dummy_in_4_x1_loop_5>
<Name>B_PE_dummy_in_4_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_PE_dummy_in_4_x1_loop_6>
<Name>B_PE_dummy_in_4_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_PE_dummy_in_4_x1_loop_7>
<Name>B_PE_dummy_in_4_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_4_x1_loop_7>
</B_PE_dummy_in_4_x1_loop_6>
</B_PE_dummy_in_4_x1_loop_5>
</B_PE_dummy_in_4_x1_loop_4>
</B_PE_dummy_in_4_x1_loop_3>
</B_PE_dummy_in_4_x1_loop_2>
</B_PE_dummy_in_4_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x185_dout</name>
<Object>fifo_B_PE_4_4_x185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x185_empty_n</name>
<Object>fifo_B_PE_4_4_x185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_4_x185_read</name>
<Object>fifo_B_PE_4_4_x185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_5_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_5_x1_loop_1>
<Name>B_PE_dummy_in_5_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<B_PE_dummy_in_5_x1_loop_2>
<Name>B_PE_dummy_in_5_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<B_PE_dummy_in_5_x1_loop_3>
<Name>B_PE_dummy_in_5_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<B_PE_dummy_in_5_x1_loop_4>
<Name>B_PE_dummy_in_5_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_PE_dummy_in_5_x1_loop_5>
<Name>B_PE_dummy_in_5_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_PE_dummy_in_5_x1_loop_6>
<Name>B_PE_dummy_in_5_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_PE_dummy_in_5_x1_loop_7>
<Name>B_PE_dummy_in_5_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_5_x1_loop_7>
</B_PE_dummy_in_5_x1_loop_6>
</B_PE_dummy_in_5_x1_loop_5>
</B_PE_dummy_in_5_x1_loop_4>
</B_PE_dummy_in_5_x1_loop_3>
</B_PE_dummy_in_5_x1_loop_2>
</B_PE_dummy_in_5_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x190_dout</name>
<Object>fifo_B_PE_4_5_x190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x190_empty_n</name>
<Object>fifo_B_PE_4_5_x190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_5_x190_read</name>
<Object>fifo_B_PE_4_5_x190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_6_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_6_x1_loop_1>
<Name>B_PE_dummy_in_6_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<B_PE_dummy_in_6_x1_loop_2>
<Name>B_PE_dummy_in_6_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<B_PE_dummy_in_6_x1_loop_3>
<Name>B_PE_dummy_in_6_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<B_PE_dummy_in_6_x1_loop_4>
<Name>B_PE_dummy_in_6_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_PE_dummy_in_6_x1_loop_5>
<Name>B_PE_dummy_in_6_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_PE_dummy_in_6_x1_loop_6>
<Name>B_PE_dummy_in_6_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_PE_dummy_in_6_x1_loop_7>
<Name>B_PE_dummy_in_6_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_6_x1_loop_7>
</B_PE_dummy_in_6_x1_loop_6>
</B_PE_dummy_in_6_x1_loop_5>
</B_PE_dummy_in_6_x1_loop_4>
</B_PE_dummy_in_6_x1_loop_3>
</B_PE_dummy_in_6_x1_loop_2>
</B_PE_dummy_in_6_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x195_dout</name>
<Object>fifo_B_PE_4_6_x195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x195_empty_n</name>
<Object>fifo_B_PE_4_6_x195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_6_x195_read</name>
<Object>fifo_B_PE_4_6_x195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>B_PE_dummy_in_7_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_PE_dummy_in_7_x1_loop_1>
<Name>B_PE_dummy_in_7_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<B_PE_dummy_in_7_x1_loop_2>
<Name>B_PE_dummy_in_7_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<B_PE_dummy_in_7_x1_loop_3>
<Name>B_PE_dummy_in_7_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<B_PE_dummy_in_7_x1_loop_4>
<Name>B_PE_dummy_in_7_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<B_PE_dummy_in_7_x1_loop_5>
<Name>B_PE_dummy_in_7_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<B_PE_dummy_in_7_x1_loop_6>
<Name>B_PE_dummy_in_7_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<B_PE_dummy_in_7_x1_loop_7>
<Name>B_PE_dummy_in_7_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</B_PE_dummy_in_7_x1_loop_7>
</B_PE_dummy_in_7_x1_loop_6>
</B_PE_dummy_in_7_x1_loop_5>
</B_PE_dummy_in_7_x1_loop_4>
</B_PE_dummy_in_7_x1_loop_3>
</B_PE_dummy_in_7_x1_loop_2>
</B_PE_dummy_in_7_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_PE_dummy_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_PE_dummy_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_PE_dummy_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_PE_dummy_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_PE_dummy_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_PE_dummy_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_PE_dummy_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x1100_dout</name>
<Object>fifo_B_PE_4_7_x1100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x1100_empty_n</name>
<Object>fifo_B_PE_4_7_x1100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_4_7_x1100_read</name>
<Object>fifo_B_PE_4_7_x1100</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_PE_dummy_in_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>28723257</Best-caseLatency>
<Average-caseLatency>28723257</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>95.735 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>95.735 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_PE_dummy_in_0_x1_loop_1>
<Name>C_PE_dummy_in_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>28723256</Latency>
<AbsoluteTimeLatency>95.735 ms</AbsoluteTimeLatency>
<IterationLatency>7180814</IterationLatency>
<PipelineDepth>7180814</PipelineDepth>
<C_PE_dummy_in_0_x1_loop_2>
<Name>C_PE_dummy_in_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>7180812</Latency>
<AbsoluteTimeLatency>23.934 ms</AbsoluteTimeLatency>
<IterationLatency>1196802</IterationLatency>
<PipelineDepth>1196802</PipelineDepth>
<C_PE_dummy_in_0_x1_loop_3>
<Name>C_PE_dummy_in_0_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<C_PE_dummy_in_0_x1_loop_4>
<Name>C_PE_dummy_in_0_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<C_PE_dummy_in_0_x1_loop_5>
<Name>C_PE_dummy_in_0_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_PE_dummy_in_0_x1_loop_6>
<Name>C_PE_dummy_in_0_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_PE_dummy_in_0_x1_loop_7>
<Name>C_PE_dummy_in_0_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_PE_dummy_in_0_x1_loop_7>
</C_PE_dummy_in_0_x1_loop_6>
</C_PE_dummy_in_0_x1_loop_5>
</C_PE_dummy_in_0_x1_loop_4>
</C_PE_dummy_in_0_x1_loop_3>
</C_PE_dummy_in_0_x1_loop_2>
</C_PE_dummy_in_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>66</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>280</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_PE_dummy_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_0_x1105_dout</name>
<Object>fifo_C_PE_4_0_x1105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_0_x1105_empty_n</name>
<Object>fifo_C_PE_4_0_x1105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_0_x1105_read</name>
<Object>fifo_C_PE_4_0_x1105</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_PE_dummy_in_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>28723257</Best-caseLatency>
<Average-caseLatency>28723257</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>95.735 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>95.735 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_PE_dummy_in_1_x1_loop_1>
<Name>C_PE_dummy_in_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>28723256</Latency>
<AbsoluteTimeLatency>95.735 ms</AbsoluteTimeLatency>
<IterationLatency>7180814</IterationLatency>
<PipelineDepth>7180814</PipelineDepth>
<C_PE_dummy_in_1_x1_loop_2>
<Name>C_PE_dummy_in_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>7180812</Latency>
<AbsoluteTimeLatency>23.934 ms</AbsoluteTimeLatency>
<IterationLatency>1196802</IterationLatency>
<PipelineDepth>1196802</PipelineDepth>
<C_PE_dummy_in_1_x1_loop_3>
<Name>C_PE_dummy_in_1_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<C_PE_dummy_in_1_x1_loop_4>
<Name>C_PE_dummy_in_1_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<C_PE_dummy_in_1_x1_loop_5>
<Name>C_PE_dummy_in_1_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_PE_dummy_in_1_x1_loop_6>
<Name>C_PE_dummy_in_1_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_PE_dummy_in_1_x1_loop_7>
<Name>C_PE_dummy_in_1_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_PE_dummy_in_1_x1_loop_7>
</C_PE_dummy_in_1_x1_loop_6>
</C_PE_dummy_in_1_x1_loop_5>
</C_PE_dummy_in_1_x1_loop_4>
</C_PE_dummy_in_1_x1_loop_3>
</C_PE_dummy_in_1_x1_loop_2>
</C_PE_dummy_in_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>66</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>280</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_PE_dummy_in_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_1_x1110_dout</name>
<Object>fifo_C_PE_4_1_x1110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_1_x1110_empty_n</name>
<Object>fifo_C_PE_4_1_x1110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_1_x1110_read</name>
<Object>fifo_C_PE_4_1_x1110</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_PE_dummy_in_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_PE_dummy_in_2_x1_loop_1>
<Name>C_PE_dummy_in_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<C_PE_dummy_in_2_x1_loop_2>
<Name>C_PE_dummy_in_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<C_PE_dummy_in_2_x1_loop_3>
<Name>C_PE_dummy_in_2_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<C_PE_dummy_in_2_x1_loop_4>
<Name>C_PE_dummy_in_2_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<C_PE_dummy_in_2_x1_loop_5>
<Name>C_PE_dummy_in_2_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_PE_dummy_in_2_x1_loop_6>
<Name>C_PE_dummy_in_2_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_PE_dummy_in_2_x1_loop_7>
<Name>C_PE_dummy_in_2_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_PE_dummy_in_2_x1_loop_7>
</C_PE_dummy_in_2_x1_loop_6>
</C_PE_dummy_in_2_x1_loop_5>
</C_PE_dummy_in_2_x1_loop_4>
</C_PE_dummy_in_2_x1_loop_3>
</C_PE_dummy_in_2_x1_loop_2>
</C_PE_dummy_in_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_PE_dummy_in_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_2_x1115_dout</name>
<Object>fifo_C_PE_4_2_x1115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_2_x1115_empty_n</name>
<Object>fifo_C_PE_4_2_x1115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_2_x1115_read</name>
<Object>fifo_C_PE_4_2_x1115</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_PE_dummy_in_3_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_PE_dummy_in_3_x1_loop_1>
<Name>C_PE_dummy_in_3_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<C_PE_dummy_in_3_x1_loop_2>
<Name>C_PE_dummy_in_3_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<C_PE_dummy_in_3_x1_loop_3>
<Name>C_PE_dummy_in_3_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<C_PE_dummy_in_3_x1_loop_4>
<Name>C_PE_dummy_in_3_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<C_PE_dummy_in_3_x1_loop_5>
<Name>C_PE_dummy_in_3_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_PE_dummy_in_3_x1_loop_6>
<Name>C_PE_dummy_in_3_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_PE_dummy_in_3_x1_loop_7>
<Name>C_PE_dummy_in_3_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_PE_dummy_in_3_x1_loop_7>
</C_PE_dummy_in_3_x1_loop_6>
</C_PE_dummy_in_3_x1_loop_5>
</C_PE_dummy_in_3_x1_loop_4>
</C_PE_dummy_in_3_x1_loop_3>
</C_PE_dummy_in_3_x1_loop_2>
</C_PE_dummy_in_3_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_PE_dummy_in_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_3_x1120_dout</name>
<Object>fifo_C_PE_4_3_x1120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_3_x1120_empty_n</name>
<Object>fifo_C_PE_4_3_x1120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_3_x1120_read</name>
<Object>fifo_C_PE_4_3_x1120</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_PE_dummy_in_4_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_PE_dummy_in_4_x1_loop_1>
<Name>C_PE_dummy_in_4_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<C_PE_dummy_in_4_x1_loop_2>
<Name>C_PE_dummy_in_4_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<C_PE_dummy_in_4_x1_loop_3>
<Name>C_PE_dummy_in_4_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<C_PE_dummy_in_4_x1_loop_4>
<Name>C_PE_dummy_in_4_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<C_PE_dummy_in_4_x1_loop_5>
<Name>C_PE_dummy_in_4_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_PE_dummy_in_4_x1_loop_6>
<Name>C_PE_dummy_in_4_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_PE_dummy_in_4_x1_loop_7>
<Name>C_PE_dummy_in_4_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_PE_dummy_in_4_x1_loop_7>
</C_PE_dummy_in_4_x1_loop_6>
</C_PE_dummy_in_4_x1_loop_5>
</C_PE_dummy_in_4_x1_loop_4>
</C_PE_dummy_in_4_x1_loop_3>
</C_PE_dummy_in_4_x1_loop_2>
</C_PE_dummy_in_4_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_PE_dummy_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_PE_dummy_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_PE_dummy_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_PE_dummy_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_PE_dummy_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_PE_dummy_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_PE_dummy_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_4_x1125_dout</name>
<Object>fifo_C_PE_4_4_x1125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_4_x1125_empty_n</name>
<Object>fifo_C_PE_4_4_x1125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_4_x1125_read</name>
<Object>fifo_C_PE_4_4_x1125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_PE_dummy_in_5_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_PE_dummy_in_5_x1_loop_1>
<Name>C_PE_dummy_in_5_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<C_PE_dummy_in_5_x1_loop_2>
<Name>C_PE_dummy_in_5_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<C_PE_dummy_in_5_x1_loop_3>
<Name>C_PE_dummy_in_5_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<C_PE_dummy_in_5_x1_loop_4>
<Name>C_PE_dummy_in_5_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<C_PE_dummy_in_5_x1_loop_5>
<Name>C_PE_dummy_in_5_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_PE_dummy_in_5_x1_loop_6>
<Name>C_PE_dummy_in_5_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_PE_dummy_in_5_x1_loop_7>
<Name>C_PE_dummy_in_5_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_PE_dummy_in_5_x1_loop_7>
</C_PE_dummy_in_5_x1_loop_6>
</C_PE_dummy_in_5_x1_loop_5>
</C_PE_dummy_in_5_x1_loop_4>
</C_PE_dummy_in_5_x1_loop_3>
</C_PE_dummy_in_5_x1_loop_2>
</C_PE_dummy_in_5_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_PE_dummy_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_PE_dummy_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_PE_dummy_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_PE_dummy_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_PE_dummy_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_PE_dummy_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_PE_dummy_in_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_5_x1130_dout</name>
<Object>fifo_C_PE_4_5_x1130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_5_x1130_empty_n</name>
<Object>fifo_C_PE_4_5_x1130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_5_x1130_read</name>
<Object>fifo_C_PE_4_5_x1130</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_PE_dummy_in_6_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_PE_dummy_in_6_x1_loop_1>
<Name>C_PE_dummy_in_6_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<C_PE_dummy_in_6_x1_loop_2>
<Name>C_PE_dummy_in_6_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<C_PE_dummy_in_6_x1_loop_3>
<Name>C_PE_dummy_in_6_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<C_PE_dummy_in_6_x1_loop_4>
<Name>C_PE_dummy_in_6_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<C_PE_dummy_in_6_x1_loop_5>
<Name>C_PE_dummy_in_6_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_PE_dummy_in_6_x1_loop_6>
<Name>C_PE_dummy_in_6_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_PE_dummy_in_6_x1_loop_7>
<Name>C_PE_dummy_in_6_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_PE_dummy_in_6_x1_loop_7>
</C_PE_dummy_in_6_x1_loop_6>
</C_PE_dummy_in_6_x1_loop_5>
</C_PE_dummy_in_6_x1_loop_4>
</C_PE_dummy_in_6_x1_loop_3>
</C_PE_dummy_in_6_x1_loop_2>
</C_PE_dummy_in_6_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_PE_dummy_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_PE_dummy_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_PE_dummy_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_PE_dummy_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_PE_dummy_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_PE_dummy_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_PE_dummy_in_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_6_x1135_dout</name>
<Object>fifo_C_PE_4_6_x1135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_6_x1135_empty_n</name>
<Object>fifo_C_PE_4_6_x1135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_6_x1135_read</name>
<Object>fifo_C_PE_4_6_x1135</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>C_PE_dummy_in_7_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.854</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>14361657</Average-caseLatency>
<Worst-caseLatency>28723257</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>47.867 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>95.735 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 28723257</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_PE_dummy_in_7_x1_loop_1>
<Name>C_PE_dummy_in_7_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 28723256</Latency>
<AbsoluteTimeLatency>0.187 us ~ 95.735 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>7180814</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 7180814</PipelineDepth>
<C_PE_dummy_in_7_x1_loop_2>
<Name>C_PE_dummy_in_7_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 7180812</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 23.934 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1196802</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1196802</PipelineDepth>
<C_PE_dummy_in_7_x1_loop_3>
<Name>C_PE_dummy_in_7_x1_loop_3</Name>
<TripCount>128</TripCount>
<Latency>1196800</Latency>
<AbsoluteTimeLatency>3.989 ms</AbsoluteTimeLatency>
<IterationLatency>9350</IterationLatency>
<PipelineDepth>9350</PipelineDepth>
<C_PE_dummy_in_7_x1_loop_4>
<Name>C_PE_dummy_in_7_x1_loop_4</Name>
<TripCount>2</TripCount>
<Latency>9348</Latency>
<AbsoluteTimeLatency>31.157 us</AbsoluteTimeLatency>
<IterationLatency>4674</IterationLatency>
<PipelineDepth>4674</PipelineDepth>
<C_PE_dummy_in_7_x1_loop_5>
<Name>C_PE_dummy_in_7_x1_loop_5</Name>
<TripCount>32</TripCount>
<Latency>4672</Latency>
<AbsoluteTimeLatency>15.572 us</AbsoluteTimeLatency>
<IterationLatency>146</IterationLatency>
<PipelineDepth>146</PipelineDepth>
<C_PE_dummy_in_7_x1_loop_6>
<Name>C_PE_dummy_in_7_x1_loop_6</Name>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<C_PE_dummy_in_7_x1_loop_7>
<Name>C_PE_dummy_in_7_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>53.328 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</C_PE_dummy_in_7_x1_loop_7>
</C_PE_dummy_in_7_x1_loop_6>
</C_PE_dummy_in_7_x1_loop_5>
</C_PE_dummy_in_7_x1_loop_4>
</C_PE_dummy_in_7_x1_loop_3>
</C_PE_dummy_in_7_x1_loop_2>
</C_PE_dummy_in_7_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>67</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>296</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_PE_dummy_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_PE_dummy_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_PE_dummy_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_PE_dummy_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_PE_dummy_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_PE_dummy_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_PE_dummy_in_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_7_x1140_dout</name>
<Object>fifo_C_PE_4_7_x1140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_7_x1140_empty_n</name>
<Object>fifo_C_PE_4_7_x1140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_4_7_x1140_read</name>
<Object>fifo_C_PE_4_7_x1140</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_boundary_wrapper_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>33489</Best-caseLatency>
<Average-caseLatency>33489</Average-caseLatency>
<Worst-caseLatency>33489</Worst-caseLatency>
<Best-caseRealTimeLatency>0.112 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.112 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>33489</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_1>
<Name>D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33488</Latency>
<AbsoluteTimeLatency>0.112 ms</AbsoluteTimeLatency>
<IterationLatency>8372</IterationLatency>
<PipelineDepth>8372</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_2>
<Name>D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8370</Latency>
<AbsoluteTimeLatency>27.897 us</AbsoluteTimeLatency>
<IterationLatency>1395</IterationLatency>
<PipelineDepth>1395</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_3>
<Name>D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_4>
<Name>D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_5>
<Name>D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_5>
</D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_4>
</D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_3>
<D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_7>
<Name>D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_8>
<Name>D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_8>
</D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_2>
</D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>457</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>552</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_0_x1144_dout</name>
<Object>fifo_D_drain_PE_3_0_x1144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_0_x1144_empty_n</name>
<Object>fifo_D_drain_PE_3_0_x1144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_0_x1144_read</name>
<Object>fifo_D_drain_PE_3_0_x1144</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_0_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>35889</Best-caseLatency>
<Average-caseLatency>35889</Average-caseLatency>
<Worst-caseLatency>35889</Worst-caseLatency>
<Best-caseRealTimeLatency>0.120 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.120 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>35889</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_0_2_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_0_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>35888</Latency>
<AbsoluteTimeLatency>0.120 ms</AbsoluteTimeLatency>
<IterationLatency>8972</IterationLatency>
<PipelineDepth>8972</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_2_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_0_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8970</Latency>
<AbsoluteTimeLatency>29.897 us</AbsoluteTimeLatency>
<IterationLatency>1495</IterationLatency>
<PipelineDepth>1495</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_2_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_0_2_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_2_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_0_2_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_2_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_0_2_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_2_x1_loop_5>
</D_drain_IO_L1_out_wrapper_0_2_x1_loop_4>
</D_drain_IO_L1_out_wrapper_0_2_x1_loop_3>
<D_drain_IO_L1_out_wrapper_0_2_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_0_2_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>196</Latency>
<AbsoluteTimeLatency>0.653 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_2_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_0_2_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_2_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_0_2_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_2_x1_loop_8>
</D_drain_IO_L1_out_wrapper_0_2_x1_loop_7>
<D_drain_IO_L1_out_wrapper_0_2_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_0_2_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_2_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_0_2_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_2_x1_loop_10>
</D_drain_IO_L1_out_wrapper_0_2_x1_loop_9>
</D_drain_IO_L1_out_wrapper_0_2_x1_loop_6>
</D_drain_IO_L1_out_wrapper_0_2_x1_loop_2>
</D_drain_IO_L1_out_wrapper_0_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>478</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>686</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_0_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_0_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_0_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_0_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_0_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_0_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_0_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_3_x1176</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_2_x1175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_2_x1175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_2_x1175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_0_x1143_dout</name>
<Object>fifo_D_drain_PE_2_0_x1143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_0_x1143_empty_n</name>
<Object>fifo_D_drain_PE_2_0_x1143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_0_x1143_read</name>
<Object>fifo_D_drain_PE_2_0_x1143</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_0_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>38241</Best-caseLatency>
<Average-caseLatency>38241</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.127 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.127 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>38241</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_0_1_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_0_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>38240</Latency>
<AbsoluteTimeLatency>0.127 ms</AbsoluteTimeLatency>
<IterationLatency>9560</IterationLatency>
<PipelineDepth>9560</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_1_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_0_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>9558</Latency>
<AbsoluteTimeLatency>31.857 us</AbsoluteTimeLatency>
<IterationLatency>1593</IterationLatency>
<PipelineDepth>1593</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_1_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_0_1_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_1_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_0_1_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_1_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_0_1_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_1_x1_loop_5>
</D_drain_IO_L1_out_wrapper_0_1_x1_loop_4>
</D_drain_IO_L1_out_wrapper_0_1_x1_loop_3>
<D_drain_IO_L1_out_wrapper_0_1_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_0_1_x1_loop_6</Name>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_1_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_0_1_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_1_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_0_1_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_1_x1_loop_8>
</D_drain_IO_L1_out_wrapper_0_1_x1_loop_7>
<D_drain_IO_L1_out_wrapper_0_1_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_0_1_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_1_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_0_1_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_1_x1_loop_10>
</D_drain_IO_L1_out_wrapper_0_1_x1_loop_9>
</D_drain_IO_L1_out_wrapper_0_1_x1_loop_6>
</D_drain_IO_L1_out_wrapper_0_1_x1_loop_2>
</D_drain_IO_L1_out_wrapper_0_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>478</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>686</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_0_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_2_x1175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_2_x1175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_2_x1175</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_1_x1174_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_1_x1174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_1_x1174_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_1_x1174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_1_x1174_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_1_x1174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_0_x1142_dout</name>
<Object>fifo_D_drain_PE_1_0_x1142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_0_x1142_empty_n</name>
<Object>fifo_D_drain_PE_1_0_x1142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_0_x1142_read</name>
<Object>fifo_D_drain_PE_1_0_x1142</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_0_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>40593</Best-caseLatency>
<Average-caseLatency>40593</Average-caseLatency>
<Worst-caseLatency>40593</Worst-caseLatency>
<Best-caseRealTimeLatency>0.135 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.135 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>40593</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_0_0_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_0_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>40592</Latency>
<AbsoluteTimeLatency>0.135 ms</AbsoluteTimeLatency>
<IterationLatency>10148</IterationLatency>
<PipelineDepth>10148</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_0_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_0_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>10146</Latency>
<AbsoluteTimeLatency>33.817 us</AbsoluteTimeLatency>
<IterationLatency>1691</IterationLatency>
<PipelineDepth>1691</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_0_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_0_0_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_0_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_0_0_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_0_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_0_0_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_0_x1_loop_5>
</D_drain_IO_L1_out_wrapper_0_0_x1_loop_4>
</D_drain_IO_L1_out_wrapper_0_0_x1_loop_3>
<D_drain_IO_L1_out_wrapper_0_0_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_0_0_x1_loop_6</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_0_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_0_0_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_0_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_0_0_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_0_x1_loop_8>
</D_drain_IO_L1_out_wrapper_0_0_x1_loop_7>
<D_drain_IO_L1_out_wrapper_0_0_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_0_0_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_0_0_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_0_0_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_0_0_x1_loop_10>
</D_drain_IO_L1_out_wrapper_0_0_x1_loop_9>
</D_drain_IO_L1_out_wrapper_0_0_x1_loop_6>
</D_drain_IO_L1_out_wrapper_0_0_x1_loop_2>
</D_drain_IO_L1_out_wrapper_0_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>481</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>686</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_0_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_1_x1174_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_1_x1174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_1_x1174_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_1_x1174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_1_x1174_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_1_x1174</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_0_x1173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_0_x1173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_0_x1173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_0_x1141_dout</name>
<Object>fifo_D_drain_PE_0_0_x1141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_0_x1141_empty_n</name>
<Object>fifo_D_drain_PE_0_0_x1141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_0_x1141_read</name>
<Object>fifo_D_drain_PE_0_0_x1141</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_boundary_wrapper_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>33489</Best-caseLatency>
<Average-caseLatency>33489</Average-caseLatency>
<Worst-caseLatency>33489</Worst-caseLatency>
<Best-caseRealTimeLatency>0.112 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.112 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>33489</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_1>
<Name>D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>33488</Latency>
<AbsoluteTimeLatency>0.112 ms</AbsoluteTimeLatency>
<IterationLatency>8372</IterationLatency>
<PipelineDepth>8372</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_2>
<Name>D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8370</Latency>
<AbsoluteTimeLatency>27.897 us</AbsoluteTimeLatency>
<IterationLatency>1395</IterationLatency>
<PipelineDepth>1395</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_3>
<Name>D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_4>
<Name>D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_5>
<Name>D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_5>
</D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_4>
</D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_3>
<D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_7>
<Name>D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_8>
<Name>D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_8>
</D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_2>
</D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>457</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>552</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_3_x1180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_3_x1180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_3_x1180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_1_x1148_dout</name>
<Object>fifo_D_drain_PE_3_1_x1148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_1_x1148_empty_n</name>
<Object>fifo_D_drain_PE_3_1_x1148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_1_x1148_read</name>
<Object>fifo_D_drain_PE_3_1_x1148</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_1_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>35889</Best-caseLatency>
<Average-caseLatency>35889</Average-caseLatency>
<Worst-caseLatency>35889</Worst-caseLatency>
<Best-caseRealTimeLatency>0.120 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.120 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>35889</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_1_2_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_1_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>35888</Latency>
<AbsoluteTimeLatency>0.120 ms</AbsoluteTimeLatency>
<IterationLatency>8972</IterationLatency>
<PipelineDepth>8972</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_2_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_1_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>8970</Latency>
<AbsoluteTimeLatency>29.897 us</AbsoluteTimeLatency>
<IterationLatency>1495</IterationLatency>
<PipelineDepth>1495</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_2_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_1_2_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_2_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_1_2_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_2_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_1_2_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_2_x1_loop_5>
</D_drain_IO_L1_out_wrapper_1_2_x1_loop_4>
</D_drain_IO_L1_out_wrapper_1_2_x1_loop_3>
<D_drain_IO_L1_out_wrapper_1_2_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_1_2_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>196</Latency>
<AbsoluteTimeLatency>0.653 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_2_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_1_2_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_2_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_1_2_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_2_x1_loop_8>
</D_drain_IO_L1_out_wrapper_1_2_x1_loop_7>
<D_drain_IO_L1_out_wrapper_1_2_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_1_2_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_2_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_1_2_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_2_x1_loop_10>
</D_drain_IO_L1_out_wrapper_1_2_x1_loop_9>
</D_drain_IO_L1_out_wrapper_1_2_x1_loop_6>
</D_drain_IO_L1_out_wrapper_1_2_x1_loop_2>
</D_drain_IO_L1_out_wrapper_1_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>478</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>686</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_1_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_1_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_1_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_1_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_1_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_1_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_1_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_3_x1180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_3_x1180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_3_x1180</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_2_x1179_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_2_x1179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_2_x1179_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_2_x1179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_2_x1179_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_2_x1179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_1_x1147_dout</name>
<Object>fifo_D_drain_PE_2_1_x1147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_1_x1147_empty_n</name>
<Object>fifo_D_drain_PE_2_1_x1147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_1_x1147_read</name>
<Object>fifo_D_drain_PE_2_1_x1147</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_1_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>38241</Best-caseLatency>
<Average-caseLatency>38241</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.127 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.127 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>38241</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_1_1_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_1_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>38240</Latency>
<AbsoluteTimeLatency>0.127 ms</AbsoluteTimeLatency>
<IterationLatency>9560</IterationLatency>
<PipelineDepth>9560</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_1_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_1_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>9558</Latency>
<AbsoluteTimeLatency>31.857 us</AbsoluteTimeLatency>
<IterationLatency>1593</IterationLatency>
<PipelineDepth>1593</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_1_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_1_1_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_1_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_1_1_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_1_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_1_1_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_1_x1_loop_5>
</D_drain_IO_L1_out_wrapper_1_1_x1_loop_4>
</D_drain_IO_L1_out_wrapper_1_1_x1_loop_3>
<D_drain_IO_L1_out_wrapper_1_1_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_1_1_x1_loop_6</Name>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_1_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_1_1_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_1_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_1_1_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_1_x1_loop_8>
</D_drain_IO_L1_out_wrapper_1_1_x1_loop_7>
<D_drain_IO_L1_out_wrapper_1_1_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_1_1_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_1_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_1_1_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_1_x1_loop_10>
</D_drain_IO_L1_out_wrapper_1_1_x1_loop_9>
</D_drain_IO_L1_out_wrapper_1_1_x1_loop_6>
</D_drain_IO_L1_out_wrapper_1_1_x1_loop_2>
</D_drain_IO_L1_out_wrapper_1_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>478</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>686</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_1_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_2_x1179_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_2_x1179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_2_x1179_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_2_x1179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_2_x1179_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_2_x1179</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_1_x1178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_1_x1178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_1_x1178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_1_x1146_dout</name>
<Object>fifo_D_drain_PE_1_1_x1146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_1_x1146_empty_n</name>
<Object>fifo_D_drain_PE_1_1_x1146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_1_x1146_read</name>
<Object>fifo_D_drain_PE_1_1_x1146</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_1_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>40593</Best-caseLatency>
<Average-caseLatency>40593</Average-caseLatency>
<Worst-caseLatency>40593</Worst-caseLatency>
<Best-caseRealTimeLatency>0.135 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.135 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>40593</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_1_0_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_1_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>40592</Latency>
<AbsoluteTimeLatency>0.135 ms</AbsoluteTimeLatency>
<IterationLatency>10148</IterationLatency>
<PipelineDepth>10148</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_0_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_1_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>10146</Latency>
<AbsoluteTimeLatency>33.817 us</AbsoluteTimeLatency>
<IterationLatency>1691</IterationLatency>
<PipelineDepth>1691</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_0_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_1_0_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_0_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_1_0_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_0_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_1_0_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_0_x1_loop_5>
</D_drain_IO_L1_out_wrapper_1_0_x1_loop_4>
</D_drain_IO_L1_out_wrapper_1_0_x1_loop_3>
<D_drain_IO_L1_out_wrapper_1_0_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_1_0_x1_loop_6</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_0_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_1_0_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_0_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_1_0_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_0_x1_loop_8>
</D_drain_IO_L1_out_wrapper_1_0_x1_loop_7>
<D_drain_IO_L1_out_wrapper_1_0_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_1_0_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_1_0_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_1_0_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_1_0_x1_loop_10>
</D_drain_IO_L1_out_wrapper_1_0_x1_loop_9>
</D_drain_IO_L1_out_wrapper_1_0_x1_loop_6>
</D_drain_IO_L1_out_wrapper_1_0_x1_loop_2>
</D_drain_IO_L1_out_wrapper_1_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>481</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>686</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_1_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_1_x1178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_1_x1178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_1_x1178</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_0_x1177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_0_x1177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_0_x1177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_1_x1145_dout</name>
<Object>fifo_D_drain_PE_0_1_x1145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_1_x1145_empty_n</name>
<Object>fifo_D_drain_PE_0_1_x1145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_1_x1145_read</name>
<Object>fifo_D_drain_PE_0_1_x1145</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_boundary_wrapper_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>16785</Average-caseLatency>
<Worst-caseLatency>33489</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>55.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 33489</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_1>
<Name>D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 33488</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.112 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8372</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8372</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_2>
<Name>D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8370</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 27.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1395</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1395</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_3>
<Name>D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_4>
<Name>D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_5>
<Name>D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_5>
</D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_4>
</D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_3>
<D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_7>
<Name>D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_8>
<Name>D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_8>
</D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_2>
</D_drain_IO_L1_out_boundary_wrapper_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>458</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>568</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_3_x1184_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_3_x1184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_3_x1184_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_3_x1184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_3_x1184_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_3_x1184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_2_x1152_dout</name>
<Object>fifo_D_drain_PE_3_2_x1152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_2_x1152_empty_n</name>
<Object>fifo_D_drain_PE_3_2_x1152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_2_x1152_read</name>
<Object>fifo_D_drain_PE_3_2_x1152</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_2_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>17985</Average-caseLatency>
<Worst-caseLatency>35889</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>59.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 35889</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_2_2_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_2_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 35888</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.120 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8972</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8972</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_2_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_2_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8970</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 29.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1495</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1495</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_2_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_2_2_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_2_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_2_2_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_2_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_2_2_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_2_x1_loop_5>
</D_drain_IO_L1_out_wrapper_2_2_x1_loop_4>
</D_drain_IO_L1_out_wrapper_2_2_x1_loop_3>
<D_drain_IO_L1_out_wrapper_2_2_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_2_2_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>196</Latency>
<AbsoluteTimeLatency>0.653 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_2_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_2_2_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_2_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_2_2_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_2_x1_loop_8>
</D_drain_IO_L1_out_wrapper_2_2_x1_loop_7>
<D_drain_IO_L1_out_wrapper_2_2_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_2_2_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_2_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_2_2_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_2_x1_loop_10>
</D_drain_IO_L1_out_wrapper_2_2_x1_loop_9>
</D_drain_IO_L1_out_wrapper_2_2_x1_loop_6>
</D_drain_IO_L1_out_wrapper_2_2_x1_loop_2>
</D_drain_IO_L1_out_wrapper_2_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_2_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_2_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_2_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_2_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_2_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_2_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_2_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_3_x1184_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_3_x1184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_3_x1184_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_3_x1184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_3_x1184_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_3_x1184</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_2_x1183_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_2_x1183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_2_x1183_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_2_x1183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_2_x1183_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_2_x1183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_2_x1151_dout</name>
<Object>fifo_D_drain_PE_2_2_x1151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_2_x1151_empty_n</name>
<Object>fifo_D_drain_PE_2_2_x1151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_2_x1151_read</name>
<Object>fifo_D_drain_PE_2_2_x1151</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_2_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>19161</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>63.864 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 38241</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_2_1_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_2_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 38240</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.127 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>9560</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 9560</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_1_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_2_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 9558</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 31.857 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1593</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1593</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_1_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_2_1_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_1_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_2_1_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_1_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_2_1_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_1_x1_loop_5>
</D_drain_IO_L1_out_wrapper_2_1_x1_loop_4>
</D_drain_IO_L1_out_wrapper_2_1_x1_loop_3>
<D_drain_IO_L1_out_wrapper_2_1_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_2_1_x1_loop_6</Name>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_1_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_2_1_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_1_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_2_1_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_1_x1_loop_8>
</D_drain_IO_L1_out_wrapper_2_1_x1_loop_7>
<D_drain_IO_L1_out_wrapper_2_1_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_2_1_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_1_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_2_1_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_1_x1_loop_10>
</D_drain_IO_L1_out_wrapper_2_1_x1_loop_9>
</D_drain_IO_L1_out_wrapper_2_1_x1_loop_6>
</D_drain_IO_L1_out_wrapper_2_1_x1_loop_2>
</D_drain_IO_L1_out_wrapper_2_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_2_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_2_x1183_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_2_x1183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_2_x1183_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_2_x1183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_2_x1183_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_2_x1183</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_1_x1182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_1_x1182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_1_x1182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_2_x1150_dout</name>
<Object>fifo_D_drain_PE_1_2_x1150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_2_x1150_empty_n</name>
<Object>fifo_D_drain_PE_1_2_x1150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_2_x1150_read</name>
<Object>fifo_D_drain_PE_1_2_x1150</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_2_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>20337</Average-caseLatency>
<Worst-caseLatency>40593</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>67.783 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 40593</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_2_0_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_2_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 40592</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.135 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>10148</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 10148</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_0_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_2_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 10146</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 33.817 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1691</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1691</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_0_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_2_0_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_0_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_2_0_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_0_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_2_0_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_0_x1_loop_5>
</D_drain_IO_L1_out_wrapper_2_0_x1_loop_4>
</D_drain_IO_L1_out_wrapper_2_0_x1_loop_3>
<D_drain_IO_L1_out_wrapper_2_0_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_2_0_x1_loop_6</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_0_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_2_0_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_0_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_2_0_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_0_x1_loop_8>
</D_drain_IO_L1_out_wrapper_2_0_x1_loop_7>
<D_drain_IO_L1_out_wrapper_2_0_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_2_0_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_2_0_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_2_0_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_2_0_x1_loop_10>
</D_drain_IO_L1_out_wrapper_2_0_x1_loop_9>
</D_drain_IO_L1_out_wrapper_2_0_x1_loop_6>
</D_drain_IO_L1_out_wrapper_2_0_x1_loop_2>
</D_drain_IO_L1_out_wrapper_2_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>482</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_2_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_1_x1182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_1_x1182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_1_x1182</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_0_x1181_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_0_x1181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_0_x1181_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_0_x1181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_0_x1181_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_0_x1181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_2_x1149_dout</name>
<Object>fifo_D_drain_PE_0_2_x1149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_2_x1149_empty_n</name>
<Object>fifo_D_drain_PE_0_2_x1149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_2_x1149_read</name>
<Object>fifo_D_drain_PE_0_2_x1149</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_boundary_wrapper_3_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>16785</Average-caseLatency>
<Worst-caseLatency>33489</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>55.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 33489</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_1>
<Name>D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 33488</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.112 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8372</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8372</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_2>
<Name>D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8370</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 27.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1395</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1395</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_3>
<Name>D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_4>
<Name>D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_5>
<Name>D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_5>
</D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_4>
</D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_3>
<D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_7>
<Name>D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_8>
<Name>D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_8>
</D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_2>
</D_drain_IO_L1_out_boundary_wrapper_3_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>458</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>568</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_3_x1188_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_3_x1188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_3_x1188_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_3_x1188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_3_x1188_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_3_x1188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_3_x1156_dout</name>
<Object>fifo_D_drain_PE_3_3_x1156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_3_x1156_empty_n</name>
<Object>fifo_D_drain_PE_3_3_x1156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_3_x1156_read</name>
<Object>fifo_D_drain_PE_3_3_x1156</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_3_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>17985</Average-caseLatency>
<Worst-caseLatency>35889</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>59.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 35889</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_3_2_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_3_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 35888</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.120 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8972</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8972</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_2_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_3_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8970</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 29.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1495</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1495</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_2_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_3_2_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_2_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_3_2_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_2_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_3_2_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_2_x1_loop_5>
</D_drain_IO_L1_out_wrapper_3_2_x1_loop_4>
</D_drain_IO_L1_out_wrapper_3_2_x1_loop_3>
<D_drain_IO_L1_out_wrapper_3_2_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_3_2_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>196</Latency>
<AbsoluteTimeLatency>0.653 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_2_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_3_2_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_2_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_3_2_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_2_x1_loop_8>
</D_drain_IO_L1_out_wrapper_3_2_x1_loop_7>
<D_drain_IO_L1_out_wrapper_3_2_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_3_2_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_2_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_3_2_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_2_x1_loop_10>
</D_drain_IO_L1_out_wrapper_3_2_x1_loop_9>
</D_drain_IO_L1_out_wrapper_3_2_x1_loop_6>
</D_drain_IO_L1_out_wrapper_3_2_x1_loop_2>
</D_drain_IO_L1_out_wrapper_3_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_3_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_3_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_3_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_3_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_3_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_3_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_3_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_3_x1188_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_3_x1188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_3_x1188_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_3_x1188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_3_x1188_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_3_x1188</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_2_x1187_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_2_x1187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_2_x1187_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_2_x1187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_2_x1187_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_2_x1187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_3_x1155_dout</name>
<Object>fifo_D_drain_PE_2_3_x1155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_3_x1155_empty_n</name>
<Object>fifo_D_drain_PE_2_3_x1155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_3_x1155_read</name>
<Object>fifo_D_drain_PE_2_3_x1155</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_3_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>19161</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>63.864 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 38241</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_3_1_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_3_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 38240</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.127 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>9560</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 9560</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_1_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_3_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 9558</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 31.857 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1593</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1593</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_1_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_3_1_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_1_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_3_1_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_1_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_3_1_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_1_x1_loop_5>
</D_drain_IO_L1_out_wrapper_3_1_x1_loop_4>
</D_drain_IO_L1_out_wrapper_3_1_x1_loop_3>
<D_drain_IO_L1_out_wrapper_3_1_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_3_1_x1_loop_6</Name>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_1_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_3_1_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_1_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_3_1_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_1_x1_loop_8>
</D_drain_IO_L1_out_wrapper_3_1_x1_loop_7>
<D_drain_IO_L1_out_wrapper_3_1_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_3_1_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_1_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_3_1_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_1_x1_loop_10>
</D_drain_IO_L1_out_wrapper_3_1_x1_loop_9>
</D_drain_IO_L1_out_wrapper_3_1_x1_loop_6>
</D_drain_IO_L1_out_wrapper_3_1_x1_loop_2>
</D_drain_IO_L1_out_wrapper_3_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_3_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_2_x1187_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_2_x1187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_2_x1187_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_2_x1187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_2_x1187_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_2_x1187</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_1_x1186_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_1_x1186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_1_x1186_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_1_x1186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_1_x1186_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_1_x1186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_3_x1154_dout</name>
<Object>fifo_D_drain_PE_1_3_x1154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_3_x1154_empty_n</name>
<Object>fifo_D_drain_PE_1_3_x1154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_3_x1154_read</name>
<Object>fifo_D_drain_PE_1_3_x1154</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_3_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>20337</Average-caseLatency>
<Worst-caseLatency>40593</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>67.783 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 40593</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_3_0_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_3_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 40592</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.135 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>10148</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 10148</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_0_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_3_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 10146</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 33.817 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1691</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1691</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_0_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_3_0_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_0_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_3_0_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_0_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_3_0_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_0_x1_loop_5>
</D_drain_IO_L1_out_wrapper_3_0_x1_loop_4>
</D_drain_IO_L1_out_wrapper_3_0_x1_loop_3>
<D_drain_IO_L1_out_wrapper_3_0_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_3_0_x1_loop_6</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_0_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_3_0_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_0_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_3_0_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_0_x1_loop_8>
</D_drain_IO_L1_out_wrapper_3_0_x1_loop_7>
<D_drain_IO_L1_out_wrapper_3_0_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_3_0_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_3_0_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_3_0_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_3_0_x1_loop_10>
</D_drain_IO_L1_out_wrapper_3_0_x1_loop_9>
</D_drain_IO_L1_out_wrapper_3_0_x1_loop_6>
</D_drain_IO_L1_out_wrapper_3_0_x1_loop_2>
</D_drain_IO_L1_out_wrapper_3_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>482</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_3_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_1_x1186_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_1_x1186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_1_x1186_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_1_x1186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_1_x1186_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_1_x1186</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_0_x1185_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_0_x1185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_0_x1185_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_0_x1185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_0_x1185_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_0_x1185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_3_x1153_dout</name>
<Object>fifo_D_drain_PE_0_3_x1153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_3_x1153_empty_n</name>
<Object>fifo_D_drain_PE_0_3_x1153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_3_x1153_read</name>
<Object>fifo_D_drain_PE_0_3_x1153</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_boundary_wrapper_4_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>16785</Average-caseLatency>
<Worst-caseLatency>33489</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>55.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 33489</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_1>
<Name>D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 33488</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.112 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8372</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8372</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_2>
<Name>D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8370</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 27.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1395</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1395</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_3>
<Name>D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_4>
<Name>D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_5>
<Name>D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_5>
</D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_4>
</D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_3>
<D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_7>
<Name>D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_8>
<Name>D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_8>
</D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_2>
</D_drain_IO_L1_out_boundary_wrapper_4_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>458</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>568</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_3_x1192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_3_x1192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_3_x1192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_4_x1160_dout</name>
<Object>fifo_D_drain_PE_3_4_x1160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_4_x1160_empty_n</name>
<Object>fifo_D_drain_PE_3_4_x1160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_4_x1160_read</name>
<Object>fifo_D_drain_PE_3_4_x1160</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_4_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>17985</Average-caseLatency>
<Worst-caseLatency>35889</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>59.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 35889</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_4_2_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_4_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 35888</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.120 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8972</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8972</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_2_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_4_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8970</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 29.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1495</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1495</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_2_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_4_2_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_2_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_4_2_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_2_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_4_2_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_2_x1_loop_5>
</D_drain_IO_L1_out_wrapper_4_2_x1_loop_4>
</D_drain_IO_L1_out_wrapper_4_2_x1_loop_3>
<D_drain_IO_L1_out_wrapper_4_2_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_4_2_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>196</Latency>
<AbsoluteTimeLatency>0.653 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_2_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_4_2_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_2_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_4_2_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_2_x1_loop_8>
</D_drain_IO_L1_out_wrapper_4_2_x1_loop_7>
<D_drain_IO_L1_out_wrapper_4_2_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_4_2_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_2_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_4_2_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_2_x1_loop_10>
</D_drain_IO_L1_out_wrapper_4_2_x1_loop_9>
</D_drain_IO_L1_out_wrapper_4_2_x1_loop_6>
</D_drain_IO_L1_out_wrapper_4_2_x1_loop_2>
</D_drain_IO_L1_out_wrapper_4_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_4_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_4_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_4_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_4_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_4_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_4_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_4_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_3_x1192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_3_x1192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_3_x1192</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_2_x1191_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_2_x1191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_2_x1191_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_2_x1191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_2_x1191_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_2_x1191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_4_x1159_dout</name>
<Object>fifo_D_drain_PE_2_4_x1159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_4_x1159_empty_n</name>
<Object>fifo_D_drain_PE_2_4_x1159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_4_x1159_read</name>
<Object>fifo_D_drain_PE_2_4_x1159</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_4_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>19161</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>63.864 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 38241</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_4_1_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_4_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 38240</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.127 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>9560</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 9560</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_1_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_4_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 9558</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 31.857 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1593</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1593</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_1_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_4_1_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_1_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_4_1_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_1_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_4_1_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_1_x1_loop_5>
</D_drain_IO_L1_out_wrapper_4_1_x1_loop_4>
</D_drain_IO_L1_out_wrapper_4_1_x1_loop_3>
<D_drain_IO_L1_out_wrapper_4_1_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_4_1_x1_loop_6</Name>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_1_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_4_1_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_1_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_4_1_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_1_x1_loop_8>
</D_drain_IO_L1_out_wrapper_4_1_x1_loop_7>
<D_drain_IO_L1_out_wrapper_4_1_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_4_1_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_1_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_4_1_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_1_x1_loop_10>
</D_drain_IO_L1_out_wrapper_4_1_x1_loop_9>
</D_drain_IO_L1_out_wrapper_4_1_x1_loop_6>
</D_drain_IO_L1_out_wrapper_4_1_x1_loop_2>
</D_drain_IO_L1_out_wrapper_4_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_4_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_4_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_4_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_4_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_4_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_4_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_4_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_2_x1191_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_2_x1191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_2_x1191_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_2_x1191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_2_x1191_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_2_x1191</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_1_x1190_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_1_x1190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_1_x1190_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_1_x1190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_1_x1190_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_1_x1190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_4_x1158_dout</name>
<Object>fifo_D_drain_PE_1_4_x1158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_4_x1158_empty_n</name>
<Object>fifo_D_drain_PE_1_4_x1158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_4_x1158_read</name>
<Object>fifo_D_drain_PE_1_4_x1158</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_4_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>20337</Average-caseLatency>
<Worst-caseLatency>40593</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>67.783 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 40593</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_4_0_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_4_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 40592</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.135 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>10148</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 10148</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_0_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_4_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 10146</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 33.817 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1691</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1691</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_0_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_4_0_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_0_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_4_0_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_0_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_4_0_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_0_x1_loop_5>
</D_drain_IO_L1_out_wrapper_4_0_x1_loop_4>
</D_drain_IO_L1_out_wrapper_4_0_x1_loop_3>
<D_drain_IO_L1_out_wrapper_4_0_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_4_0_x1_loop_6</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_0_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_4_0_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_0_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_4_0_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_0_x1_loop_8>
</D_drain_IO_L1_out_wrapper_4_0_x1_loop_7>
<D_drain_IO_L1_out_wrapper_4_0_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_4_0_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_4_0_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_4_0_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_4_0_x1_loop_10>
</D_drain_IO_L1_out_wrapper_4_0_x1_loop_9>
</D_drain_IO_L1_out_wrapper_4_0_x1_loop_6>
</D_drain_IO_L1_out_wrapper_4_0_x1_loop_2>
</D_drain_IO_L1_out_wrapper_4_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>482</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_4_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_4_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_4_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_4_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_4_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_4_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_4_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_1_x1190_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_1_x1190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_1_x1190_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_1_x1190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_1_x1190_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_1_x1190</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_0_x1189_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_0_x1189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_0_x1189_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_0_x1189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_0_x1189_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_0_x1189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_4_x1157_dout</name>
<Object>fifo_D_drain_PE_0_4_x1157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_4_x1157_empty_n</name>
<Object>fifo_D_drain_PE_0_4_x1157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_4_x1157_read</name>
<Object>fifo_D_drain_PE_0_4_x1157</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_boundary_wrapper_5_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>16785</Average-caseLatency>
<Worst-caseLatency>33489</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>55.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 33489</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_1>
<Name>D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 33488</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.112 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8372</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8372</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_2>
<Name>D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8370</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 27.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1395</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1395</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_3>
<Name>D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_4>
<Name>D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_5>
<Name>D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_5>
</D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_4>
</D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_3>
<D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_7>
<Name>D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_8>
<Name>D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_8>
</D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_2>
</D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>458</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>568</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_3_x1196_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_3_x1196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_3_x1196_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_3_x1196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_3_x1196_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_3_x1196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_5_x1164_dout</name>
<Object>fifo_D_drain_PE_3_5_x1164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_5_x1164_empty_n</name>
<Object>fifo_D_drain_PE_3_5_x1164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_5_x1164_read</name>
<Object>fifo_D_drain_PE_3_5_x1164</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_5_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>17985</Average-caseLatency>
<Worst-caseLatency>35889</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>59.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 35889</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_5_2_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_5_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 35888</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.120 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8972</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8972</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_2_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_5_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8970</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 29.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1495</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1495</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_2_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_5_2_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_2_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_5_2_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_2_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_5_2_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_2_x1_loop_5>
</D_drain_IO_L1_out_wrapper_5_2_x1_loop_4>
</D_drain_IO_L1_out_wrapper_5_2_x1_loop_3>
<D_drain_IO_L1_out_wrapper_5_2_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_5_2_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>196</Latency>
<AbsoluteTimeLatency>0.653 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_2_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_5_2_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_2_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_5_2_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_2_x1_loop_8>
</D_drain_IO_L1_out_wrapper_5_2_x1_loop_7>
<D_drain_IO_L1_out_wrapper_5_2_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_5_2_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_2_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_5_2_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_2_x1_loop_10>
</D_drain_IO_L1_out_wrapper_5_2_x1_loop_9>
</D_drain_IO_L1_out_wrapper_5_2_x1_loop_6>
</D_drain_IO_L1_out_wrapper_5_2_x1_loop_2>
</D_drain_IO_L1_out_wrapper_5_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_5_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_5_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_5_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_5_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_5_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_5_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_5_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_3_x1196_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_3_x1196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_3_x1196_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_3_x1196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_3_x1196_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_3_x1196</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_2_x1195_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_2_x1195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_2_x1195_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_2_x1195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_2_x1195_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_2_x1195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_5_x1163_dout</name>
<Object>fifo_D_drain_PE_2_5_x1163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_5_x1163_empty_n</name>
<Object>fifo_D_drain_PE_2_5_x1163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_5_x1163_read</name>
<Object>fifo_D_drain_PE_2_5_x1163</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_5_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>19161</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>63.864 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 38241</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_5_1_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_5_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 38240</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.127 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>9560</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 9560</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_1_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_5_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 9558</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 31.857 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1593</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1593</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_1_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_5_1_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_1_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_5_1_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_1_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_5_1_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_1_x1_loop_5>
</D_drain_IO_L1_out_wrapper_5_1_x1_loop_4>
</D_drain_IO_L1_out_wrapper_5_1_x1_loop_3>
<D_drain_IO_L1_out_wrapper_5_1_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_5_1_x1_loop_6</Name>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_1_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_5_1_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_1_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_5_1_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_1_x1_loop_8>
</D_drain_IO_L1_out_wrapper_5_1_x1_loop_7>
<D_drain_IO_L1_out_wrapper_5_1_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_5_1_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_1_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_5_1_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_1_x1_loop_10>
</D_drain_IO_L1_out_wrapper_5_1_x1_loop_9>
</D_drain_IO_L1_out_wrapper_5_1_x1_loop_6>
</D_drain_IO_L1_out_wrapper_5_1_x1_loop_2>
</D_drain_IO_L1_out_wrapper_5_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_5_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_5_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_5_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_5_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_5_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_5_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_5_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_2_x1195_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_2_x1195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_2_x1195_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_2_x1195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_2_x1195_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_2_x1195</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_1_x1194_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_1_x1194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_1_x1194_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_1_x1194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_1_x1194_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_1_x1194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_5_x1162_dout</name>
<Object>fifo_D_drain_PE_1_5_x1162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_5_x1162_empty_n</name>
<Object>fifo_D_drain_PE_1_5_x1162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_5_x1162_read</name>
<Object>fifo_D_drain_PE_1_5_x1162</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_5_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>20337</Average-caseLatency>
<Worst-caseLatency>40593</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>67.783 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 40593</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_5_0_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_5_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 40592</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.135 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>10148</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 10148</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_0_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_5_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 10146</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 33.817 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1691</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1691</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_0_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_5_0_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_0_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_5_0_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_0_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_5_0_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_0_x1_loop_5>
</D_drain_IO_L1_out_wrapper_5_0_x1_loop_4>
</D_drain_IO_L1_out_wrapper_5_0_x1_loop_3>
<D_drain_IO_L1_out_wrapper_5_0_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_5_0_x1_loop_6</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_0_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_5_0_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_0_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_5_0_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_0_x1_loop_8>
</D_drain_IO_L1_out_wrapper_5_0_x1_loop_7>
<D_drain_IO_L1_out_wrapper_5_0_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_5_0_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_5_0_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_5_0_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_5_0_x1_loop_10>
</D_drain_IO_L1_out_wrapper_5_0_x1_loop_9>
</D_drain_IO_L1_out_wrapper_5_0_x1_loop_6>
</D_drain_IO_L1_out_wrapper_5_0_x1_loop_2>
</D_drain_IO_L1_out_wrapper_5_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>482</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_5_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_5_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_5_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_5_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_5_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_5_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_5_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_1_x1194_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_1_x1194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_1_x1194_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_1_x1194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_1_x1194_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_1_x1194</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_0_x1193_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_0_x1193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_0_x1193_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_0_x1193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_0_x1193_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_0_x1193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_5_x1161_dout</name>
<Object>fifo_D_drain_PE_0_5_x1161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_5_x1161_empty_n</name>
<Object>fifo_D_drain_PE_0_5_x1161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_5_x1161_read</name>
<Object>fifo_D_drain_PE_0_5_x1161</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_boundary_wrapper_6_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>16785</Average-caseLatency>
<Worst-caseLatency>33489</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>55.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 33489</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_1>
<Name>D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 33488</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.112 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8372</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8372</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_2>
<Name>D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8370</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 27.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1395</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1395</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_3>
<Name>D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_4>
<Name>D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_5>
<Name>D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_5>
</D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_4>
</D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_3>
<D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_7>
<Name>D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_8>
<Name>D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_8>
</D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_2>
</D_drain_IO_L1_out_boundary_wrapper_6_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>458</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>568</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_3_x1200_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_3_x1200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_3_x1200_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_3_x1200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_3_x1200_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_3_x1200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_6_x1168_dout</name>
<Object>fifo_D_drain_PE_3_6_x1168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_6_x1168_empty_n</name>
<Object>fifo_D_drain_PE_3_6_x1168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_6_x1168_read</name>
<Object>fifo_D_drain_PE_3_6_x1168</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_6_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>17985</Average-caseLatency>
<Worst-caseLatency>35889</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>59.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 35889</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_6_2_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_6_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 35888</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.120 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8972</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8972</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_2_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_6_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8970</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 29.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1495</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1495</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_2_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_6_2_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_2_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_6_2_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_2_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_6_2_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_2_x1_loop_5>
</D_drain_IO_L1_out_wrapper_6_2_x1_loop_4>
</D_drain_IO_L1_out_wrapper_6_2_x1_loop_3>
<D_drain_IO_L1_out_wrapper_6_2_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_6_2_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>196</Latency>
<AbsoluteTimeLatency>0.653 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_2_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_6_2_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_2_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_6_2_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_2_x1_loop_8>
</D_drain_IO_L1_out_wrapper_6_2_x1_loop_7>
<D_drain_IO_L1_out_wrapper_6_2_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_6_2_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_2_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_6_2_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_2_x1_loop_10>
</D_drain_IO_L1_out_wrapper_6_2_x1_loop_9>
</D_drain_IO_L1_out_wrapper_6_2_x1_loop_6>
</D_drain_IO_L1_out_wrapper_6_2_x1_loop_2>
</D_drain_IO_L1_out_wrapper_6_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_6_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_6_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_6_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_6_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_6_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_6_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_6_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_3_x1200_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_3_x1200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_3_x1200_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_3_x1200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_3_x1200_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_3_x1200</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_2_x1199_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_2_x1199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_2_x1199_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_2_x1199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_2_x1199_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_2_x1199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_6_x1167_dout</name>
<Object>fifo_D_drain_PE_2_6_x1167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_6_x1167_empty_n</name>
<Object>fifo_D_drain_PE_2_6_x1167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_6_x1167_read</name>
<Object>fifo_D_drain_PE_2_6_x1167</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_6_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>19161</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>63.864 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 38241</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_6_1_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_6_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 38240</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.127 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>9560</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 9560</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_1_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_6_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 9558</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 31.857 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1593</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1593</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_1_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_6_1_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_1_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_6_1_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_1_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_6_1_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_1_x1_loop_5>
</D_drain_IO_L1_out_wrapper_6_1_x1_loop_4>
</D_drain_IO_L1_out_wrapper_6_1_x1_loop_3>
<D_drain_IO_L1_out_wrapper_6_1_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_6_1_x1_loop_6</Name>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_1_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_6_1_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_1_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_6_1_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_1_x1_loop_8>
</D_drain_IO_L1_out_wrapper_6_1_x1_loop_7>
<D_drain_IO_L1_out_wrapper_6_1_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_6_1_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_1_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_6_1_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_1_x1_loop_10>
</D_drain_IO_L1_out_wrapper_6_1_x1_loop_9>
</D_drain_IO_L1_out_wrapper_6_1_x1_loop_6>
</D_drain_IO_L1_out_wrapper_6_1_x1_loop_2>
</D_drain_IO_L1_out_wrapper_6_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_6_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_6_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_6_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_6_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_6_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_6_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_6_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_2_x1199_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_2_x1199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_2_x1199_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_2_x1199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_2_x1199_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_2_x1199</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_1_x1198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_1_x1198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_1_x1198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_6_x1166_dout</name>
<Object>fifo_D_drain_PE_1_6_x1166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_6_x1166_empty_n</name>
<Object>fifo_D_drain_PE_1_6_x1166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_6_x1166_read</name>
<Object>fifo_D_drain_PE_1_6_x1166</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_6_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>20337</Average-caseLatency>
<Worst-caseLatency>40593</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>67.783 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 40593</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_6_0_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_6_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 40592</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.135 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>10148</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 10148</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_0_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_6_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 10146</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 33.817 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1691</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1691</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_0_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_6_0_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_0_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_6_0_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_0_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_6_0_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_0_x1_loop_5>
</D_drain_IO_L1_out_wrapper_6_0_x1_loop_4>
</D_drain_IO_L1_out_wrapper_6_0_x1_loop_3>
<D_drain_IO_L1_out_wrapper_6_0_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_6_0_x1_loop_6</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_0_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_6_0_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_0_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_6_0_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_0_x1_loop_8>
</D_drain_IO_L1_out_wrapper_6_0_x1_loop_7>
<D_drain_IO_L1_out_wrapper_6_0_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_6_0_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_6_0_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_6_0_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_6_0_x1_loop_10>
</D_drain_IO_L1_out_wrapper_6_0_x1_loop_9>
</D_drain_IO_L1_out_wrapper_6_0_x1_loop_6>
</D_drain_IO_L1_out_wrapper_6_0_x1_loop_2>
</D_drain_IO_L1_out_wrapper_6_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>482</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_6_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_6_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_6_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_6_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_6_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_6_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_6_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_1_x1198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_1_x1198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_1_x1198</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_0_x1197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_0_x1197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_0_x1197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_6_x1165_dout</name>
<Object>fifo_D_drain_PE_0_6_x1165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_6_x1165_empty_n</name>
<Object>fifo_D_drain_PE_0_6_x1165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_6_x1165_read</name>
<Object>fifo_D_drain_PE_0_6_x1165</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_boundary_wrapper_7_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>1.947</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>16785</Average-caseLatency>
<Worst-caseLatency>33489</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>55.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.112 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 33489</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_1>
<Name>D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 33488</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.112 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8372</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8372</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_2>
<Name>D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8370</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 27.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1395</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1395</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_3>
<Name>D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_4>
<Name>D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_5>
<Name>D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_5>
</D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_4>
</D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_3>
<D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_7>
<Name>D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_8>
<Name>D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_8>
</D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_7>
</D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_2>
</D_drain_IO_L1_out_boundary_wrapper_7_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>458</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>568</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_boundary_wrapper_7_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_3_x1204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_3_x1204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_3_x1204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_7_x1172_dout</name>
<Object>fifo_D_drain_PE_3_7_x1172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_7_x1172_empty_n</name>
<Object>fifo_D_drain_PE_3_7_x1172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_3_7_x1172_read</name>
<Object>fifo_D_drain_PE_3_7_x1172</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_7_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>17985</Average-caseLatency>
<Worst-caseLatency>35889</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>59.944 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.120 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 35889</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_7_2_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_7_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 35888</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.120 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>8972</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 8972</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_2_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_7_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 8970</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 29.897 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1495</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1495</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_2_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_7_2_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_2_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_7_2_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_2_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_7_2_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_2_x1_loop_5>
</D_drain_IO_L1_out_wrapper_7_2_x1_loop_4>
</D_drain_IO_L1_out_wrapper_7_2_x1_loop_3>
<D_drain_IO_L1_out_wrapper_7_2_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_7_2_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>196</Latency>
<AbsoluteTimeLatency>0.653 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_2_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_7_2_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_2_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_7_2_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_2_x1_loop_8>
</D_drain_IO_L1_out_wrapper_7_2_x1_loop_7>
<D_drain_IO_L1_out_wrapper_7_2_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_7_2_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_2_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_7_2_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_2_x1_loop_10>
</D_drain_IO_L1_out_wrapper_7_2_x1_loop_9>
</D_drain_IO_L1_out_wrapper_7_2_x1_loop_6>
</D_drain_IO_L1_out_wrapper_7_2_x1_loop_2>
</D_drain_IO_L1_out_wrapper_7_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_7_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_7_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_7_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_7_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_7_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_7_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_7_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_3_x1204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_3_x1204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_3_x1204</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_2_x1203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_2_x1203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_2_x1203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_7_x1171_dout</name>
<Object>fifo_D_drain_PE_2_7_x1171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_7_x1171_empty_n</name>
<Object>fifo_D_drain_PE_2_7_x1171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_2_7_x1171_read</name>
<Object>fifo_D_drain_PE_2_7_x1171</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_7_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>19161</Average-caseLatency>
<Worst-caseLatency>38241</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>63.864 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.127 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 38241</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_7_1_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_7_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 38240</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.127 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>9560</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 9560</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_1_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_7_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 9558</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 31.857 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1593</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1593</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_1_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_7_1_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_1_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_7_1_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_1_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_7_1_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_1_x1_loop_5>
</D_drain_IO_L1_out_wrapper_7_1_x1_loop_4>
</D_drain_IO_L1_out_wrapper_7_1_x1_loop_3>
<D_drain_IO_L1_out_wrapper_7_1_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_7_1_x1_loop_6</Name>
<TripCount>3</TripCount>
<Latency>294</Latency>
<AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_1_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_7_1_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_1_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_7_1_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_1_x1_loop_8>
</D_drain_IO_L1_out_wrapper_7_1_x1_loop_7>
<D_drain_IO_L1_out_wrapper_7_1_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_7_1_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_1_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_7_1_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_1_x1_loop_10>
</D_drain_IO_L1_out_wrapper_7_1_x1_loop_9>
</D_drain_IO_L1_out_wrapper_7_1_x1_loop_6>
</D_drain_IO_L1_out_wrapper_7_1_x1_loop_2>
</D_drain_IO_L1_out_wrapper_7_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>479</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_7_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_2_x1203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_2_x1203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_2_x1203</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_1_x1202_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_1_x1202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_1_x1202_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_1_x1202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_1_x1202_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_1_x1202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_7_x1170_dout</name>
<Object>fifo_D_drain_PE_1_7_x1170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_7_x1170_empty_n</name>
<Object>fifo_D_drain_PE_1_7_x1170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_1_7_x1170_read</name>
<Object>fifo_D_drain_PE_1_7_x1170</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L1_out_wrapper_7_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>20337</Average-caseLatency>
<Worst-caseLatency>40593</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>67.783 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.135 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 40593</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L1_out_wrapper_7_0_x1_loop_1>
<Name>D_drain_IO_L1_out_wrapper_7_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 40592</Latency>
<AbsoluteTimeLatency>0.187 us ~ 0.135 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>10148</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 10148</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_0_x1_loop_2>
<Name>D_drain_IO_L1_out_wrapper_7_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 10146</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 33.817 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1691</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1691</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_0_x1_loop_3>
<Name>D_drain_IO_L1_out_wrapper_7_0_x1_loop_3</Name>
<TripCount>8</TripCount>
<Latency>1296</Latency>
<AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
<IterationLatency>162</IterationLatency>
<PipelineDepth>162</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_0_x1_loop_4>
<Name>D_drain_IO_L1_out_wrapper_7_0_x1_loop_4</Name>
<TripCount>16</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>0.533 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_0_x1_loop_5>
<Name>D_drain_IO_L1_out_wrapper_7_0_x1_loop_5</Name>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_0_x1_loop_5>
</D_drain_IO_L1_out_wrapper_7_0_x1_loop_4>
</D_drain_IO_L1_out_wrapper_7_0_x1_loop_3>
<D_drain_IO_L1_out_wrapper_7_0_x1_loop_6>
<Name>D_drain_IO_L1_out_wrapper_7_0_x1_loop_6</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_0_x1_loop_7>
<Name>D_drain_IO_L1_out_wrapper_7_0_x1_loop_7</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_0_x1_loop_8>
<Name>D_drain_IO_L1_out_wrapper_7_0_x1_loop_8</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_0_x1_loop_8>
</D_drain_IO_L1_out_wrapper_7_0_x1_loop_7>
<D_drain_IO_L1_out_wrapper_7_0_x1_loop_9>
<Name>D_drain_IO_L1_out_wrapper_7_0_x1_loop_9</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L1_out_wrapper_7_0_x1_loop_10>
<Name>D_drain_IO_L1_out_wrapper_7_0_x1_loop_10</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L1_out_wrapper_7_0_x1_loop_10>
</D_drain_IO_L1_out_wrapper_7_0_x1_loop_9>
</D_drain_IO_L1_out_wrapper_7_0_x1_loop_6>
</D_drain_IO_L1_out_wrapper_7_0_x1_loop_2>
</D_drain_IO_L1_out_wrapper_7_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>482</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>702</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L1_out_wrapper_7_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L1_out_wrapper_7_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L1_out_wrapper_7_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L1_out_wrapper_7_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L1_out_wrapper_7_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L1_out_wrapper_7_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L1_out_wrapper_7_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_1_x1202_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_1_x1202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_1_x1202_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_1_x1202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_1_x1202_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_1_x1202</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_din</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_0_x1201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_0_x1201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_write</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_0_x1201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_7_x1169_dout</name>
<Object>fifo_D_drain_PE_0_7_x1169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_7_x1169_empty_n</name>
<Object>fifo_D_drain_PE_0_7_x1169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_PE_0_7_x1169_read</name>
<Object>fifo_D_drain_PE_0_7_x1169</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L2_out_boundary_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>57</Best-caseLatency>
<Average-caseLatency>4761</Average-caseLatency>
<Worst-caseLatency>9465</Worst-caseLatency>
<Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>15.868 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>31.547 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>57 ~ 9465</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L2_out_boundary_x1_loop_1>
<Name>D_drain_IO_L2_out_boundary_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>56 ~ 9464</Latency>
<AbsoluteTimeLatency>0.187 us ~ 31.544 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>14</min>
<max>2366</max>
</range>
</IterationLatency>
<PipelineDepth>14 ~ 2366</PipelineDepth>
<D_drain_IO_L2_out_boundary_x1_loop_2>
<Name>D_drain_IO_L2_out_boundary_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>12 ~ 2364</Latency>
<AbsoluteTimeLatency>39.996 ns ~ 7.879 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>394</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 394</PipelineDepth>
<D_drain_IO_L2_out_boundary_x1_loop_4>
<Name>D_drain_IO_L2_out_boundary_x1_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_boundary_x1_loop_5>
<Name>D_drain_IO_L2_out_boundary_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_boundary_x1_loop_6>
<Name>D_drain_IO_L2_out_boundary_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_boundary_x1_loop_6>
</D_drain_IO_L2_out_boundary_x1_loop_5>
</D_drain_IO_L2_out_boundary_x1_loop_4>
</D_drain_IO_L2_out_boundary_x1_loop_2>
</D_drain_IO_L2_out_boundary_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>41</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>237</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L2_out_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L2_out_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L2_out_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L2_out_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L2_out_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L2_out_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L2_out_boundary_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_7_x1212_din</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_7_x1212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_7_x1212_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_7_x1212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_7_x1212_write</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_7_x1212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_0_x1201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_0_x1201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_7_0_x1201</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L2_out_6_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18969</Best-caseLatency>
<Average-caseLatency>47337</Average-caseLatency>
<Worst-caseLatency>75705</Worst-caseLatency>
<Best-caseRealTimeLatency>63.224 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.158 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18969 ~ 75705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L2_out_6_x1_loop_1>
<Name>D_drain_IO_L2_out_6_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>18968 ~ 75704</Latency>
<AbsoluteTimeLatency>63.220 us ~ 0.252 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4742</min>
<max>18926</max>
</range>
</IterationLatency>
<PipelineDepth>4742 ~ 18926</PipelineDepth>
<D_drain_IO_L2_out_6_x1_loop_2>
<Name>D_drain_IO_L2_out_6_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>4740 ~ 18924</Latency>
<AbsoluteTimeLatency>15.798 us ~ 63.074 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>790</min>
<max>3154</max>
</range>
</IterationLatency>
<PipelineDepth>790 ~ 3154</PipelineDepth>
<D_drain_IO_L2_out_6_x1_loop_3>
<Name>D_drain_IO_L2_out_6_x1_loop_3</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>788 ~ 3152</Latency>
<AbsoluteTimeLatency>2.626 us ~ 10.506 us</AbsoluteTimeLatency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<D_drain_IO_L2_out_6_x1_loop_4>
<Name>D_drain_IO_L2_out_6_x1_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_6_x1_loop_5>
<Name>D_drain_IO_L2_out_6_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_6_x1_loop_6>
<Name>D_drain_IO_L2_out_6_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_6_x1_loop_6>
</D_drain_IO_L2_out_6_x1_loop_5>
</D_drain_IO_L2_out_6_x1_loop_4>
<D_drain_IO_L2_out_6_x1_loop_7>
<Name>D_drain_IO_L2_out_6_x1_loop_7</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_6_x1_loop_8>
<Name>D_drain_IO_L2_out_6_x1_loop_8</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_6_x1_loop_9>
<Name>D_drain_IO_L2_out_6_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_6_x1_loop_9>
</D_drain_IO_L2_out_6_x1_loop_8>
</D_drain_IO_L2_out_6_x1_loop_7>
</D_drain_IO_L2_out_6_x1_loop_3>
</D_drain_IO_L2_out_6_x1_loop_2>
</D_drain_IO_L2_out_6_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>72</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>399</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L2_out_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L2_out_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L2_out_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L2_out_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L2_out_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L2_out_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L2_out_6_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_7_x1212_dout</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_7_x1212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_7_x1212_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_7_x1212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_7_x1212_read</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_7_x1212</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_6_x1211_din</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_6_x1211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_6_x1211_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_6_x1211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_6_x1211_write</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_6_x1211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_0_x1197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_0_x1197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_6_0_x1197</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L2_out_5_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18969</Best-caseLatency>
<Average-caseLatency>47337</Average-caseLatency>
<Worst-caseLatency>75705</Worst-caseLatency>
<Best-caseRealTimeLatency>63.224 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.158 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18969 ~ 75705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L2_out_5_x1_loop_1>
<Name>D_drain_IO_L2_out_5_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>18968 ~ 75704</Latency>
<AbsoluteTimeLatency>63.220 us ~ 0.252 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4742</min>
<max>18926</max>
</range>
</IterationLatency>
<PipelineDepth>4742 ~ 18926</PipelineDepth>
<D_drain_IO_L2_out_5_x1_loop_2>
<Name>D_drain_IO_L2_out_5_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>4740 ~ 18924</Latency>
<AbsoluteTimeLatency>15.798 us ~ 63.074 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>790</min>
<max>3154</max>
</range>
</IterationLatency>
<PipelineDepth>790 ~ 3154</PipelineDepth>
<D_drain_IO_L2_out_5_x1_loop_3>
<Name>D_drain_IO_L2_out_5_x1_loop_3</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>788 ~ 3152</Latency>
<AbsoluteTimeLatency>2.626 us ~ 10.506 us</AbsoluteTimeLatency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<D_drain_IO_L2_out_5_x1_loop_4>
<Name>D_drain_IO_L2_out_5_x1_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_5_x1_loop_5>
<Name>D_drain_IO_L2_out_5_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_5_x1_loop_6>
<Name>D_drain_IO_L2_out_5_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_5_x1_loop_6>
</D_drain_IO_L2_out_5_x1_loop_5>
</D_drain_IO_L2_out_5_x1_loop_4>
<D_drain_IO_L2_out_5_x1_loop_7>
<Name>D_drain_IO_L2_out_5_x1_loop_7</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_5_x1_loop_8>
<Name>D_drain_IO_L2_out_5_x1_loop_8</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_5_x1_loop_9>
<Name>D_drain_IO_L2_out_5_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_5_x1_loop_9>
</D_drain_IO_L2_out_5_x1_loop_8>
</D_drain_IO_L2_out_5_x1_loop_7>
</D_drain_IO_L2_out_5_x1_loop_3>
</D_drain_IO_L2_out_5_x1_loop_2>
</D_drain_IO_L2_out_5_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>72</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>399</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L2_out_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L2_out_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L2_out_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L2_out_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L2_out_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L2_out_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L2_out_5_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_6_x1211_dout</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_6_x1211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_6_x1211_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_6_x1211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_6_x1211_read</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_6_x1211</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_5_x1210_din</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_5_x1210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_5_x1210_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_5_x1210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_5_x1210_write</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_5_x1210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_0_x1193_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_0_x1193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_0_x1193_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_0_x1193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_5_0_x1193_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_5_0_x1193</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L2_out_4_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18969</Best-caseLatency>
<Average-caseLatency>47337</Average-caseLatency>
<Worst-caseLatency>75705</Worst-caseLatency>
<Best-caseRealTimeLatency>63.224 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.158 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18969 ~ 75705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L2_out_4_x1_loop_1>
<Name>D_drain_IO_L2_out_4_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>18968 ~ 75704</Latency>
<AbsoluteTimeLatency>63.220 us ~ 0.252 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4742</min>
<max>18926</max>
</range>
</IterationLatency>
<PipelineDepth>4742 ~ 18926</PipelineDepth>
<D_drain_IO_L2_out_4_x1_loop_2>
<Name>D_drain_IO_L2_out_4_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>4740 ~ 18924</Latency>
<AbsoluteTimeLatency>15.798 us ~ 63.074 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>790</min>
<max>3154</max>
</range>
</IterationLatency>
<PipelineDepth>790 ~ 3154</PipelineDepth>
<D_drain_IO_L2_out_4_x1_loop_3>
<Name>D_drain_IO_L2_out_4_x1_loop_3</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>788 ~ 3152</Latency>
<AbsoluteTimeLatency>2.626 us ~ 10.506 us</AbsoluteTimeLatency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<D_drain_IO_L2_out_4_x1_loop_4>
<Name>D_drain_IO_L2_out_4_x1_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_4_x1_loop_5>
<Name>D_drain_IO_L2_out_4_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_4_x1_loop_6>
<Name>D_drain_IO_L2_out_4_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_4_x1_loop_6>
</D_drain_IO_L2_out_4_x1_loop_5>
</D_drain_IO_L2_out_4_x1_loop_4>
<D_drain_IO_L2_out_4_x1_loop_7>
<Name>D_drain_IO_L2_out_4_x1_loop_7</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_4_x1_loop_8>
<Name>D_drain_IO_L2_out_4_x1_loop_8</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_4_x1_loop_9>
<Name>D_drain_IO_L2_out_4_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_4_x1_loop_9>
</D_drain_IO_L2_out_4_x1_loop_8>
</D_drain_IO_L2_out_4_x1_loop_7>
</D_drain_IO_L2_out_4_x1_loop_3>
</D_drain_IO_L2_out_4_x1_loop_2>
</D_drain_IO_L2_out_4_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>72</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>399</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L2_out_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L2_out_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L2_out_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L2_out_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L2_out_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L2_out_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L2_out_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_5_x1210_dout</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_5_x1210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_5_x1210_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_5_x1210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_5_x1210_read</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_5_x1210</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_4_x1209_din</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_4_x1209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_4_x1209_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_4_x1209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_4_x1209_write</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_4_x1209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_0_x1189_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_0_x1189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_0_x1189_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_0_x1189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_4_0_x1189_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_4_0_x1189</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L2_out_3_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18969</Best-caseLatency>
<Average-caseLatency>47337</Average-caseLatency>
<Worst-caseLatency>75705</Worst-caseLatency>
<Best-caseRealTimeLatency>63.224 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.158 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18969 ~ 75705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L2_out_3_x1_loop_1>
<Name>D_drain_IO_L2_out_3_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>18968 ~ 75704</Latency>
<AbsoluteTimeLatency>63.220 us ~ 0.252 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4742</min>
<max>18926</max>
</range>
</IterationLatency>
<PipelineDepth>4742 ~ 18926</PipelineDepth>
<D_drain_IO_L2_out_3_x1_loop_2>
<Name>D_drain_IO_L2_out_3_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>4740 ~ 18924</Latency>
<AbsoluteTimeLatency>15.798 us ~ 63.074 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>790</min>
<max>3154</max>
</range>
</IterationLatency>
<PipelineDepth>790 ~ 3154</PipelineDepth>
<D_drain_IO_L2_out_3_x1_loop_3>
<Name>D_drain_IO_L2_out_3_x1_loop_3</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>788 ~ 3152</Latency>
<AbsoluteTimeLatency>2.626 us ~ 10.506 us</AbsoluteTimeLatency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<D_drain_IO_L2_out_3_x1_loop_4>
<Name>D_drain_IO_L2_out_3_x1_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_3_x1_loop_5>
<Name>D_drain_IO_L2_out_3_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_3_x1_loop_6>
<Name>D_drain_IO_L2_out_3_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_3_x1_loop_6>
</D_drain_IO_L2_out_3_x1_loop_5>
</D_drain_IO_L2_out_3_x1_loop_4>
<D_drain_IO_L2_out_3_x1_loop_7>
<Name>D_drain_IO_L2_out_3_x1_loop_7</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_3_x1_loop_8>
<Name>D_drain_IO_L2_out_3_x1_loop_8</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_3_x1_loop_9>
<Name>D_drain_IO_L2_out_3_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_3_x1_loop_9>
</D_drain_IO_L2_out_3_x1_loop_8>
</D_drain_IO_L2_out_3_x1_loop_7>
</D_drain_IO_L2_out_3_x1_loop_3>
</D_drain_IO_L2_out_3_x1_loop_2>
</D_drain_IO_L2_out_3_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>72</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>399</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L2_out_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L2_out_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L2_out_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L2_out_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L2_out_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L2_out_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L2_out_3_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_4_x1209_dout</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_4_x1209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_4_x1209_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_4_x1209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_4_x1209_read</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_4_x1209</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_3_x1208_din</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_3_x1208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_3_x1208_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_3_x1208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_3_x1208_write</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_3_x1208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_0_x1185_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_0_x1185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_0_x1185_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_0_x1185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_3_0_x1185_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_3_0_x1185</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L2_out_2_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18969</Best-caseLatency>
<Average-caseLatency>47337</Average-caseLatency>
<Worst-caseLatency>75705</Worst-caseLatency>
<Best-caseRealTimeLatency>63.224 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.158 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18969 ~ 75705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L2_out_2_x1_loop_1>
<Name>D_drain_IO_L2_out_2_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>18968 ~ 75704</Latency>
<AbsoluteTimeLatency>63.220 us ~ 0.252 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4742</min>
<max>18926</max>
</range>
</IterationLatency>
<PipelineDepth>4742 ~ 18926</PipelineDepth>
<D_drain_IO_L2_out_2_x1_loop_2>
<Name>D_drain_IO_L2_out_2_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>4740 ~ 18924</Latency>
<AbsoluteTimeLatency>15.798 us ~ 63.074 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>790</min>
<max>3154</max>
</range>
</IterationLatency>
<PipelineDepth>790 ~ 3154</PipelineDepth>
<D_drain_IO_L2_out_2_x1_loop_3>
<Name>D_drain_IO_L2_out_2_x1_loop_3</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>788 ~ 3152</Latency>
<AbsoluteTimeLatency>2.626 us ~ 10.506 us</AbsoluteTimeLatency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<D_drain_IO_L2_out_2_x1_loop_4>
<Name>D_drain_IO_L2_out_2_x1_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_2_x1_loop_5>
<Name>D_drain_IO_L2_out_2_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_2_x1_loop_6>
<Name>D_drain_IO_L2_out_2_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_2_x1_loop_6>
</D_drain_IO_L2_out_2_x1_loop_5>
</D_drain_IO_L2_out_2_x1_loop_4>
<D_drain_IO_L2_out_2_x1_loop_7>
<Name>D_drain_IO_L2_out_2_x1_loop_7</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_2_x1_loop_8>
<Name>D_drain_IO_L2_out_2_x1_loop_8</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_2_x1_loop_9>
<Name>D_drain_IO_L2_out_2_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_2_x1_loop_9>
</D_drain_IO_L2_out_2_x1_loop_8>
</D_drain_IO_L2_out_2_x1_loop_7>
</D_drain_IO_L2_out_2_x1_loop_3>
</D_drain_IO_L2_out_2_x1_loop_2>
</D_drain_IO_L2_out_2_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>72</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>399</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L2_out_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L2_out_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L2_out_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L2_out_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L2_out_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L2_out_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L2_out_2_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_3_x1208_dout</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_3_x1208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_3_x1208_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_3_x1208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_3_x1208_read</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_3_x1208</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_2_x1207_din</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_2_x1207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_2_x1207_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_2_x1207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_2_x1207_write</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_2_x1207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_0_x1181_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_0_x1181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_0_x1181_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_0_x1181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_2_0_x1181_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_2_0_x1181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L2_out_1_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18969</Best-caseLatency>
<Average-caseLatency>47337</Average-caseLatency>
<Worst-caseLatency>75705</Worst-caseLatency>
<Best-caseRealTimeLatency>63.224 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.158 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18969 ~ 75705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L2_out_1_x1_loop_1>
<Name>D_drain_IO_L2_out_1_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>18968 ~ 75704</Latency>
<AbsoluteTimeLatency>63.220 us ~ 0.252 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4742</min>
<max>18926</max>
</range>
</IterationLatency>
<PipelineDepth>4742 ~ 18926</PipelineDepth>
<D_drain_IO_L2_out_1_x1_loop_2>
<Name>D_drain_IO_L2_out_1_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>4740 ~ 18924</Latency>
<AbsoluteTimeLatency>15.798 us ~ 63.074 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>790</min>
<max>3154</max>
</range>
</IterationLatency>
<PipelineDepth>790 ~ 3154</PipelineDepth>
<D_drain_IO_L2_out_1_x1_loop_3>
<Name>D_drain_IO_L2_out_1_x1_loop_3</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>788 ~ 3152</Latency>
<AbsoluteTimeLatency>2.626 us ~ 10.506 us</AbsoluteTimeLatency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<D_drain_IO_L2_out_1_x1_loop_4>
<Name>D_drain_IO_L2_out_1_x1_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_1_x1_loop_5>
<Name>D_drain_IO_L2_out_1_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_1_x1_loop_6>
<Name>D_drain_IO_L2_out_1_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_1_x1_loop_6>
</D_drain_IO_L2_out_1_x1_loop_5>
</D_drain_IO_L2_out_1_x1_loop_4>
<D_drain_IO_L2_out_1_x1_loop_7>
<Name>D_drain_IO_L2_out_1_x1_loop_7</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_1_x1_loop_8>
<Name>D_drain_IO_L2_out_1_x1_loop_8</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_1_x1_loop_9>
<Name>D_drain_IO_L2_out_1_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_1_x1_loop_9>
</D_drain_IO_L2_out_1_x1_loop_8>
</D_drain_IO_L2_out_1_x1_loop_7>
</D_drain_IO_L2_out_1_x1_loop_3>
</D_drain_IO_L2_out_1_x1_loop_2>
</D_drain_IO_L2_out_1_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>72</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>399</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L2_out_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L2_out_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L2_out_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L2_out_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L2_out_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L2_out_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L2_out_1_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_2_x1207_dout</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_2_x1207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_2_x1207_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_2_x1207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_2_x1207_read</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_2_x1207</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_1_x1206_din</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_1_x1206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_1_x1206_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_1_x1206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_1_x1206_write</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_1_x1206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_0_x1177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_0_x1177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_1_0_x1177</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L2_out_0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18969</Best-caseLatency>
<Average-caseLatency>47337</Average-caseLatency>
<Worst-caseLatency>75705</Worst-caseLatency>
<Best-caseRealTimeLatency>63.224 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.158 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>18969 ~ 75705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L2_out_0_x1_loop_1>
<Name>D_drain_IO_L2_out_0_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>18968 ~ 75704</Latency>
<AbsoluteTimeLatency>63.220 us ~ 0.252 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4742</min>
<max>18926</max>
</range>
</IterationLatency>
<PipelineDepth>4742 ~ 18926</PipelineDepth>
<D_drain_IO_L2_out_0_x1_loop_2>
<Name>D_drain_IO_L2_out_0_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>4740 ~ 18924</Latency>
<AbsoluteTimeLatency>15.798 us ~ 63.074 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>790</min>
<max>3154</max>
</range>
</IterationLatency>
<PipelineDepth>790 ~ 3154</PipelineDepth>
<D_drain_IO_L2_out_0_x1_loop_3>
<Name>D_drain_IO_L2_out_0_x1_loop_3</Name>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>788 ~ 3152</Latency>
<AbsoluteTimeLatency>2.626 us ~ 10.506 us</AbsoluteTimeLatency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<D_drain_IO_L2_out_0_x1_loop_4>
<Name>D_drain_IO_L2_out_0_x1_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_0_x1_loop_5>
<Name>D_drain_IO_L2_out_0_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_0_x1_loop_6>
<Name>D_drain_IO_L2_out_0_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_0_x1_loop_6>
</D_drain_IO_L2_out_0_x1_loop_5>
</D_drain_IO_L2_out_0_x1_loop_4>
<D_drain_IO_L2_out_0_x1_loop_7>
<Name>D_drain_IO_L2_out_0_x1_loop_7</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L2_out_0_x1_loop_8>
<Name>D_drain_IO_L2_out_0_x1_loop_8</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L2_out_0_x1_loop_9>
<Name>D_drain_IO_L2_out_0_x1_loop_9</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L2_out_0_x1_loop_9>
</D_drain_IO_L2_out_0_x1_loop_8>
</D_drain_IO_L2_out_0_x1_loop_7>
</D_drain_IO_L2_out_0_x1_loop_3>
</D_drain_IO_L2_out_0_x1_loop_2>
</D_drain_IO_L2_out_0_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>76</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>408</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L2_out_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L2_out_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L2_out_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L2_out_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L2_out_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L2_out_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L2_out_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_1_x1206_dout</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_1_x1206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_1_x1206_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_1_x1206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_1_x1206_read</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_1_x1206</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_0_x1205_din</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_0_x1205</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_0_x1205_full_n</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_0_x1205</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L2_out_0_x1205_write</name>
<Object>fifo_D_drain_D_drain_IO_L2_out_0_x1205</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_dout</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_0_x1173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_empty_n</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_0_x1173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_read</name>
<Object>fifo_D_drain_D_drain_IO_L1_out_0_0_x1173</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L3_out_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>9513</Best-caseLatency>
<Average-caseLatency>37881</Average-caseLatency>
<Worst-caseLatency>75705</Worst-caseLatency>
<Best-caseRealTimeLatency>31.707 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.126 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.252 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>9513 ~ 75705</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L3_out_x1_loop_1>
<Name>D_drain_IO_L3_out_x1_loop_1</Name>
<TripCount>4</TripCount>
<Latency>9512 ~ 75704</Latency>
<AbsoluteTimeLatency>31.703 us ~ 0.252 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2378</min>
<max>18926</max>
</range>
</IterationLatency>
<PipelineDepth>2378 ~ 18926</PipelineDepth>
<D_drain_IO_L3_out_x1_loop_2>
<Name>D_drain_IO_L3_out_x1_loop_2</Name>
<TripCount>6</TripCount>
<Latency>2376 ~ 18924</Latency>
<AbsoluteTimeLatency>7.919 us ~ 63.074 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>396</min>
<max>3154</max>
</range>
</IterationLatency>
<PipelineDepth>396 ~ 3154</PipelineDepth>
<D_drain_IO_L3_out_x1_loop_3>
<Name>D_drain_IO_L3_out_x1_loop_3</Name>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>394 ~ 3152</Latency>
<AbsoluteTimeLatency>1.313 us ~ 10.506 us</AbsoluteTimeLatency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<D_drain_IO_L3_out_x1_loop_4>
<Name>D_drain_IO_L3_out_x1_loop_4</Name>
<TripCount>4</TripCount>
<Latency>392</Latency>
<AbsoluteTimeLatency>1.307 us</AbsoluteTimeLatency>
<IterationLatency>98</IterationLatency>
<PipelineDepth>98</PipelineDepth>
<D_drain_IO_L3_out_x1_loop_5>
<Name>D_drain_IO_L3_out_x1_loop_5</Name>
<TripCount>16</TripCount>
<Latency>96</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<D_drain_IO_L3_out_x1_loop_6>
<Name>D_drain_IO_L3_out_x1_loop_6</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13.332 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L3_out_x1_loop_6>
</D_drain_IO_L3_out_x1_loop_5>
</D_drain_IO_L3_out_x1_loop_4>
</D_drain_IO_L3_out_x1_loop_3>
</D_drain_IO_L3_out_x1_loop_2>
</D_drain_IO_L3_out_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>52</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>273</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L3_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L3_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L3_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L3_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L3_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L3_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L3_out_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_out_din</name>
<Object>fifo_D_drain_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_out_full_n</name>
<Object>fifo_D_drain_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_out_write</name>
<Object>fifo_D_drain_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_local_in_dout</name>
<Object>fifo_D_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_local_in_empty_n</name>
<Object>fifo_D_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_local_in_read</name>
<Object>fifo_D_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>D_drain_IO_L3_out_serialize_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>13382</Best-caseLatency>
<Average-caseLatency>13382</Average-caseLatency>
<Worst-caseLatency>13382</Worst-caseLatency>
<Best-caseRealTimeLatency>44.602 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>44.602 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>44.602 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>13382</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<D_drain_IO_L3_out_serialize_x1_loop_1>
<Name>D_drain_IO_L3_out_serialize_x1_loop_1</Name>
<TripCount>1024</TripCount>
<Latency>13312</Latency>
<AbsoluteTimeLatency>44.369 us</AbsoluteTimeLatency>
<IterationLatency>13</IterationLatency>
<PipelineDepth>13</PipelineDepth>
<D_drain_IO_L3_out_serialize_x1_loop_2>
<Name>D_drain_IO_L3_out_serialize_x1_loop_2</Name>
<TripCount>4</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>26.664 ns</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</D_drain_IO_L3_out_serialize_x1_loop_2>
</D_drain_IO_L3_out_serialize_x1_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<FF>806</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>643</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<DSP>0</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>D_drain_IO_L3_out_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>D_drain_IO_L3_out_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>D_drain_IO_L3_out_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>D_drain_IO_L3_out_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>D_drain_IO_L3_out_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>D_drain_IO_L3_out_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>D_drain_IO_L3_out_serialize_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWVALID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWREADY</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWADDR</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWLEN</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWSIZE</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWBURST</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWLOCK</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWCACHE</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWPROT</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWQOS</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWREGION</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWUSER</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WVALID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WREADY</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WDATA</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WSTRB</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WLAST</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WUSER</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARVALID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARREADY</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARADDR</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARLEN</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARSIZE</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARBURST</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARLOCK</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARCACHE</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARPROT</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARQOS</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARREGION</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARUSER</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RVALID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RREADY</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RDATA</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RLAST</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RUSER</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RRESP</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_BVALID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_BREADY</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_BRESP</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_BID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_BUSER</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_local_in_dout</name>
<Object>fifo_D_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_local_in_empty_n</name>
<Object>fifo_D_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_D_drain_local_in_read</name>
<Object>fifo_D_drain_local_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_dout</name>
<Object>D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_empty_n</name>
<Object>D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_read</name>
<Object>D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>kernel0_x1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1463927139</Best-caseLatency>
<Average-caseLatency>2027629490</Average-caseLatency>
<Worst-caseLatency>1224218363</Worst-caseLatency>
<Best-caseRealTimeLatency>4.879 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.758 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>4.080 sec</Worst-caseRealTimeLatency>
<DataflowPipelineThroughput>4055258578</DataflowPipelineThroughput>
<PipelineInitiationInterval>4055258578</PipelineInitiationInterval>
<PipelineType>dataflow</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>192</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>3</UTIL_BRAM>
<DSP>160</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>1</UTIL_DSP>
<FF>205609</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>5</UTIL_FF>
<LUT>151635</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>8</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>m_axi_gmem_C_AWVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WSTRB</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWVALID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWREADY</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWADDR</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWLEN</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWSIZE</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWBURST</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWLOCK</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWCACHE</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWPROT</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWQOS</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWREGION</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWUSER</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WVALID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WREADY</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WDATA</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WSTRB</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WLAST</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WUSER</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARVALID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARREADY</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARADDR</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARLEN</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARSIZE</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARBURST</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARLOCK</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARCACHE</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARPROT</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARQOS</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARREGION</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARUSER</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RVALID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RREADY</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RDATA</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RLAST</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RUSER</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RRESP</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_BVALID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_BREADY</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_BRESP</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_BID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_BUSER</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_address0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_ce0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_d0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_q0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_we0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_address1</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_ce1</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_d1</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_q1</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_we1</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_address0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_ce0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_d0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_q0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_we0</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_address1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_ce1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_d1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_q1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_we1</name>
<Object>B</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>C</name>
<Object>C</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>C_ap_vld</name>
<Object>C</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>D</name>
<Object>D</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>D_ap_vld</name>
<Object>D</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>kernel0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>top</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<EstimatedClockPeriod>2.634</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2965256174</Best-caseLatency>
<Average-caseLatency>4092660807</Average-caseLatency>
<Worst-caseLatency>2485838622</Worst-caseLatency>
<Best-caseRealTimeLatency>9.883 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>13.641 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>8.285 sec</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2965256175 ~ 2485838623</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1076</BRAM_18K>
<AVAIL_BRAM>5376</AVAIL_BRAM>
<UTIL_BRAM>20</UTIL_BRAM>
<DSP>370</DSP>
<AVAIL_DSP>12288</AVAIL_DSP>
<UTIL_DSP>3</UTIL_DSP>
<FF>438489</FF>
<AVAIL_FF>3456000</AVAIL_FF>
<UTIL_FF>12</UTIL_FF>
<LUT>334362</LUT>
<AVAIL_LUT>1728000</AVAIL_LUT>
<UTIL_LUT>19</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>1280</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>s_axi_control_AWVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWADDR</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WDATA</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WSTRB</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARADDR</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RDATA</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RRESP</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BRESP</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_chain</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_chain</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>top</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_chain</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWADDR</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWLEN</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWSIZE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWBURST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWLOCK</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWCACHE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWPROT</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWQOS</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWREGION</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_AWUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WDATA</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WSTRB</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WLAST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_WUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARADDR</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARLEN</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARSIZE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARBURST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARLOCK</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARCACHE</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARPROT</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARQOS</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARREGION</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_ARUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RDATA</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RLAST</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_RRESP</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BVALID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BREADY</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BRESP</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BID</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_A_BUSER</name>
<Object>gmem_A</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWADDR</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWLEN</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWSIZE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWBURST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWLOCK</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWCACHE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWPROT</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWQOS</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWREGION</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_AWUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WDATA</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WSTRB</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WLAST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_WUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARADDR</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARLEN</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARSIZE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARBURST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARLOCK</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARCACHE</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARPROT</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARQOS</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARREGION</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_ARUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RDATA</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RLAST</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_RRESP</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BVALID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BREADY</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BRESP</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BID</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_B_BUSER</name>
<Object>gmem_B</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_AWUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WSTRB</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_WUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARADDR</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLEN</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARSIZE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARBURST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARLOCK</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARCACHE</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARPROT</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARQOS</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARREGION</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_ARUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RDATA</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RLAST</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_RRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BVALID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BREADY</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BRESP</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BID</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_C_BUSER</name>
<Object>gmem_C</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWVALID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWREADY</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWADDR</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWLEN</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWSIZE</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWBURST</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWLOCK</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWCACHE</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWPROT</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWQOS</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWREGION</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_AWUSER</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WVALID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WREADY</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WDATA</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WSTRB</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WLAST</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_WUSER</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARVALID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARREADY</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARADDR</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARLEN</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARSIZE</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARBURST</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARLOCK</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARCACHE</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARPROT</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARQOS</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARREGION</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_ARUSER</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RVALID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RREADY</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RDATA</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RLAST</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RUSER</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_RRESP</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_BVALID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_BREADY</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_BRESP</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_BID</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_D_BUSER</name>
<Object>gmem_D</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
<FIFOInst>
<Name>fifo_A_A_IO_L3_in_serialize_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L3_in_serialize_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L3_in_serialize_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L2_in_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L2_in_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_0_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L2_in_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_0_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L2_in_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_0_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L2_in_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_0_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L2_in_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_0_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L2_in_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_0_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L2_in_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_0_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_0_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_1_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_0_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_1_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_0_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_1_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_0_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_1_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_0_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_1_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_0_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_1_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_0_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_1_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_0_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_8_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_1_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_0_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_2_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_1_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_2_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_1_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_2_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_1_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_2_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_1_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_2_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_1_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_2_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_1_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_2_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_1_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_8_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_2_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_1_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_3_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_2_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_3_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_2_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_3_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_2_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_3_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_2_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_3_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_2_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_3_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_2_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_3_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_2_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_8_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_3_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_2_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_4_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_3_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_4_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_3_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_4_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_3_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_4_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_3_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_4_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_3_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_4_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_3_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_4_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_3_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_8_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_4_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_3_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_0_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_0_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_0_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_0_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_1_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_1_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_1_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_1_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_2_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_2_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_2_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_2_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_3_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_3_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_3_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_3_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_4_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_4_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_4_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_4_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_5_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_5_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_5_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_5_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_6_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_6_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_6_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_6_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_7_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_7_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_7_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_7_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L2_out_7_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L2_out_6_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L2_out_5_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L2_out_4_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L2_out_3_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L2_out_2_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L2_out_1_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L2_out_0_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L3_out_serialize_x1_U</Name>
<ParentInst>grp_kernel0_x1_fu_114</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L3_in_serialize_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_A_IO_L2_in_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L3_in_serialize_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_B_IO_L2_in_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_0_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L3_in_serialize_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L2_in_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L2_in_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_0_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L2_in_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_0_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L2_in_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_0_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L2_in_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_0_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L2_in_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_0_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L2_in_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_0_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_C_IO_L2_in_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_0_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_0_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_1_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_0_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_1_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_0_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_1_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_0_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_1_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_0_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_1_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_0_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_1_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_0_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_1_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_0_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_0_8_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_1_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_1_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_0_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_2_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_1_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_2_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_1_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_2_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_1_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_2_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_1_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_2_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_1_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_2_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_1_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_2_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_1_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_1_8_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_2_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_2_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_1_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_3_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_2_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_3_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_2_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_3_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_2_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_3_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_2_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_3_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_2_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_3_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_2_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_3_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_2_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_2_8_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_3_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_3_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_2_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_4_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_3_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_4_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_3_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_4_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_3_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_4_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_3_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_4_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_3_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_4_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_3_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_4_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_3_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_A_PE_3_8_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_B_PE_4_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_C_PE_4_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_PE_3_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_0_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_0_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_0_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_0_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_1_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_1_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_1_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_1_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_2_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_2_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_2_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_2_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_3_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_3_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_3_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_3_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_4_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_4_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_4_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_4_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_5_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_5_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_5_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_5_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_6_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_6_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_6_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_6_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_7_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_7_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_7_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L1_out_7_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L2_out_7_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L2_out_6_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L2_out_5_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L2_out_4_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L2_out_3_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L2_out_2_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L2_out_1_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L2_out_0_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>fifo_D_drain_D_drain_IO_L3_out_serialize_x0_U</Name>
<ParentInst>grp_kernel0_x0_fu_126</ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
</FIFOInformation>

</profile>
