{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "design_src": "SBD",
      "device": "xc7a200tfbv484-2L",
      "name": "bd_ada4",
      "scoped": "true",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "eth_buf": "",
      "mac": "",
      "pcs_pma": "",
      "xlconstant_phyadd": "",
      "xlconstant_config_vec": "",
      "xlconstant_config_val": "",
      "c_shift_ram_0": "",
      "c_counter_binary_0": "",
      "xlconstant_0": "",
      "util_vector_logic_0": ""
    },
    "interface_ports": {
      "s_axi": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "18"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          }
        }
      },
      "s_axis_txd": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
      },
      "s_axis_txc": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
      },
      "m_axis_rxd": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
      },
      "m_axis_rxs": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
      },
      "mdio": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
      },
      "sgmii": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:sgmii_rtl:1.0"
      },
      "mgt_clk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "TYPE": {
            "value": "ETH_MGT_CLK"
          }
        }
      }
    },
    "ports": {
      "s_axi_lite_resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "s_axi_lite_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axi"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axi_lite_resetn"
          }
        }
      },
      "mac_irq": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "SENSITIVITY": {
            "value": "EDGE_RISING"
          }
        }
      },
      "axis_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "m_axis_rxd:m_axis_rxs:s_axis_txc:s_axis_txd"
          },
          "ASSOCIATED_RESET": {
            "value": "axi_rxd_arstn:axi_rxs_arstn:axi_txc_arstn:axi_txd_arstn"
          }
        }
      },
      "axi_txd_arstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "axi_txc_arstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "axi_rxd_arstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "axi_rxs_arstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "interrupt": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "SENSITIVITY": {
            "value": "LEVEL_HIGH"
          }
        }
      },
      "signal_detect": {
        "direction": "I"
      },
      "mmcm_locked_out": {
        "direction": "O"
      },
      "rxuserclk_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "62500000"
          }
        }
      },
      "rxuserclk2_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "62500000"
          }
        }
      },
      "userclk_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "62500000"
          }
        }
      },
      "userclk2_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "pma_reset_out": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "gt0_pll0outclk_out": {
        "type": "clk",
        "direction": "O"
      },
      "gt0_pll0outrefclk_out": {
        "type": "clk",
        "direction": "O"
      },
      "gt0_pll1outclk_out": {
        "type": "clk",
        "direction": "O"
      },
      "gt0_pll1outrefclk_out": {
        "type": "clk",
        "direction": "O"
      },
      "gt0_pll0lock_out": {
        "direction": "O"
      },
      "gt0_pll0refclklost_out": {
        "direction": "O"
      },
      "phy_rst_n": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "ref_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      },
      "gtref_clk_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "gtref_clk_buf_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      }
    },
    "components": {
      "eth_buf": {
        "vlnv": "xilinx.com:ip:axi_ethernet_buffer:2.0",
        "xci_name": "bd_ada4_eth_buf_0",
        "parameters": {
          "C_AVB": {
            "value": "0"
          },
          "C_PHYADDR": {
            "value": "1"
          },
          "C_PHY_TYPE": {
            "value": "4"
          },
          "C_STATS": {
            "value": "1"
          },
          "C_TYPE": {
            "value": "1"
          },
          "ENABLE_LVDS": {
            "value": "0"
          },
          "HAS_SGMII": {
            "value": "true"
          },
          "MCAST_EXTEND": {
            "value": "false"
          },
          "PHYRST_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "RXCSUM": {
            "value": "None"
          },
          "RXMEM": {
            "value": "4k"
          },
          "RXVLAN_STRP": {
            "value": "false"
          },
          "RXVLAN_TAG": {
            "value": "false"
          },
          "RXVLAN_TRAN": {
            "value": "false"
          },
          "SIMULATION_MODE": {
            "value": "false"
          },
          "TXCSUM": {
            "value": "None"
          },
          "TXMEM": {
            "value": "4k"
          },
          "TXVLAN_STRP": {
            "value": "false"
          },
          "TXVLAN_TAG": {
            "value": "false"
          },
          "TXVLAN_TRAN": {
            "value": "false"
          },
          "USE_BOARD_FLOW": {
            "value": "false"
          },
          "enable_1588": {
            "value": "0"
          }
        }
      },
      "mac": {
        "vlnv": "xilinx.com:ip:tri_mode_ethernet_mac:9.0",
        "xci_name": "bd_ada4_mac_0",
        "parameters": {
          "Data_Rate": {
            "value": "1_Gbps"
          },
          "ETHERNET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "Enable_1588": {
            "value": "false"
          },
          "Enable_AVB": {
            "value": "false"
          },
          "Enable_MDIO": {
            "value": "true"
          },
          "Enable_Priority_Flow_Control": {
            "value": "false"
          },
          "Frame_Filter": {
            "value": "true"
          },
          "Int_Mode_Type": {
            "value": "SGMII"
          },
          "MAC_Speed": {
            "value": "Tri_speed"
          },
          "MDIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "Make_MDIO_External": {
            "value": "false"
          },
          "Management_Interface": {
            "value": "true"
          },
          "Number_of_Table_Entries": {
            "value": "4"
          },
          "Physical_Interface": {
            "value": "Internal"
          },
          "Statistics_Counters": {
            "value": "true"
          },
          "Statistics_Reset": {
            "value": "false"
          },
          "Statistics_Width": {
            "value": "64bit"
          },
          "USE_BOARD_FLOW": {
            "value": "FALSE"
          }
        }
      },
      "pcs_pma": {
        "vlnv": "xilinx.com:ip:gig_ethernet_pcs_pma:16.1",
        "xci_name": "bd_ada4_pcs_pma_0",
        "parameters": {
          "Auto_Negotiation": {
            "value": "TRUE"
          },
          "ClockSelection": {
            "value": "Sync"
          },
          "DIFFCLK_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "DrpClkRate": {
            "value": "50.0"
          },
          "ETHERNET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "EXAMPLE_SIMULATION": {
            "value": "0"
          },
          "EnableAsyncSGMII": {
            "value": "false"
          },
          "Enable_1588": {
            "value": "false"
          },
          "Ext_Management_Interface": {
            "value": "true"
          },
          "GT_Location": {
            "value": "X0Y0"
          },
          "GT_Type": {
            "value": "GTH"
          },
          "GTinEx": {
            "value": "false"
          },
          "InstantiateBitslice0": {
            "value": "false"
          },
          "LvdsRefClk": {
            "value": "125"
          },
          "MDIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "Management_Interface": {
            "value": "TRUE"
          },
          "MaxDataRate": {
            "value": "1G"
          },
          "NumOfLanes": {
            "value": "1"
          },
          "Physical_Interface": {
            "value": "Transceiver"
          },
          "RefClkRate": {
            "value": "125"
          },
          "RefClkSrc": {
            "value": "clk0"
          },
          "RxLane0_Placement": {
            "value": "DIFF_PAIR_0"
          },
          "RxNibbleBitslice0Used": {
            "value": "false"
          },
          "SGMII_Mode": {
            "value": "10_100_1000"
          },
          "SGMII_PHY_Mode": {
            "value": "FALSE"
          },
          "Standard": {
            "value": "SGMII"
          },
          "SupportLevel": {
            "value": "Include_Shared_Logic_in_Core"
          },
          "TransceiverControl": {
            "value": "false"
          },
          "TxLane0_Placement": {
            "value": "DIFF_PAIR_0"
          },
          "Tx_In_Upper_Nibble": {
            "value": "1"
          },
          "USE_BOARD_FLOW": {
            "value": "false"
          }
        }
      },
      "xlconstant_phyadd": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bd_ada4_xlconstant_phyadd_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          },
          "CONST_WIDTH": {
            "value": "5"
          }
        }
      },
      "xlconstant_config_vec": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bd_ada4_xlconstant_config_vec_0",
        "parameters": {
          "CONST_VAL": {
            "value": "16"
          },
          "CONST_WIDTH": {
            "value": "5"
          }
        }
      },
      "xlconstant_config_val": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bd_ada4_xlconstant_config_val_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "c_shift_ram_0": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "bd_ada4_c_shift_ram_0_0",
        "parameters": {
          "AsyncInitVal": {
            "value": "0"
          },
          "CE": {
            "value": "true"
          },
          "DefaultData": {
            "value": "0"
          },
          "Depth": {
            "value": "1"
          },
          "SCLR": {
            "value": "true"
          },
          "Width": {
            "value": "1"
          }
        }
      },
      "c_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "bd_ada4_c_counter_binary_0_0",
        "parameters": {
          "Final_Count_Value": {
            "value": "300000"
          },
          "Increment_Value": {
            "value": "1"
          },
          "Output_Width": {
            "value": "24"
          },
          "Restrict_Count": {
            "value": "true"
          },
          "SCLR": {
            "value": "true"
          },
          "Sync_Threshold_Output": {
            "value": "true"
          },
          "Threshold_Value": {
            "value": "300000"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bd_ada4_xlconstant_0_0"
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "bd_ada4_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "s_axi_1": {
        "interface_ports": [
          "s_axi",
          "eth_buf/S_AXI"
        ]
      },
      "mac_gmii": {
        "interface_ports": [
          "mac/gmii",
          "pcs_pma/gmii_pcs_pma"
        ]
      },
      "s_axis_txc_1": {
        "interface_ports": [
          "s_axis_txc",
          "eth_buf/AXI_STR_TXC"
        ]
      },
      "pcs_pma_sgmii": {
        "interface_ports": [
          "sgmii",
          "pcs_pma/sgmii"
        ]
      },
      "eth_buf_AXI_STR_RXD": {
        "interface_ports": [
          "m_axis_rxd",
          "eth_buf/AXI_STR_RXD"
        ]
      },
      "mac_m_axis_rx": {
        "interface_ports": [
          "eth_buf/RX_AXIS_MAC",
          "mac/m_axis_rx"
        ]
      },
      "eth_buf_TX_AXIS_MAC": {
        "interface_ports": [
          "eth_buf/TX_AXIS_MAC",
          "mac/s_axis_tx"
        ]
      },
      "eth_buf_S_AXI_2TEMAC": {
        "interface_ports": [
          "eth_buf/S_AXI_2TEMAC",
          "mac/s_axi"
        ]
      },
      "s_axis_txd_1": {
        "interface_ports": [
          "s_axis_txd",
          "eth_buf/AXI_STR_TXD"
        ]
      },
      "mgt_clk_1": {
        "interface_ports": [
          "mgt_clk",
          "pcs_pma/gtrefclk_in"
        ]
      },
      "pcs_pma_ext_mdio_pcs_pma": {
        "interface_ports": [
          "mdio",
          "pcs_pma/ext_mdio_pcs_pma"
        ]
      },
      "eth_buf_AXI_STR_RXS": {
        "interface_ports": [
          "m_axis_rxs",
          "eth_buf/AXI_STR_RXS"
        ]
      }
    },
    "nets": {
      "c_counter_binary_0_THRESH0": {
        "ports": [
          "c_counter_binary_0/THRESH0",
          "c_shift_ram_0/CE"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "c_shift_ram_0/D"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "c_shift_ram_0/SCLR",
          "c_counter_binary_0/SCLR"
        ]
      },
      "s_axi_lite_clk_1": {
        "ports": [
          "s_axi_lite_clk",
          "c_shift_ram_0/CLK",
          "c_counter_binary_0/CLK",
          "eth_buf/S_AXI_ACLK",
          "mac/s_axi_aclk"
        ]
      },
      "c_shift_ram_0_Q": {
        "ports": [
          "c_shift_ram_0/Q",
          "phy_rst_n"
        ]
      },
      "s_axi_lite_resetn_1": {
        "ports": [
          "s_axi_lite_resetn",
          "util_vector_logic_0/Op1",
          "eth_buf/S_AXI_ARESETN",
          "mac/s_axi_resetn"
        ]
      },
      "axi_rxs_arstn_1": {
        "ports": [
          "axi_rxs_arstn",
          "eth_buf/AXI_STR_RXS_ARESETN"
        ]
      },
      "axi_rxd_arstn_1": {
        "ports": [
          "axi_rxd_arstn",
          "eth_buf/AXI_STR_RXD_ARESETN"
        ]
      },
      "axi_txc_arstn_1": {
        "ports": [
          "axi_txc_arstn",
          "eth_buf/AXI_STR_TXC_ARESETN"
        ]
      },
      "axi_txd_arstn_1": {
        "ports": [
          "axi_txd_arstn",
          "eth_buf/AXI_STR_TXD_ARESETN"
        ]
      },
      "axis_clk_1": {
        "ports": [
          "axis_clk",
          "eth_buf/AXI_STR_RXS_ACLK",
          "eth_buf/AXI_STR_RXD_ACLK",
          "eth_buf/AXI_STR_TXC_ACLK",
          "eth_buf/AXI_STR_TXD_ACLK"
        ]
      },
      "mac_rx_statistics_vector": {
        "ports": [
          "mac/rx_statistics_vector",
          "eth_buf/rx_statistics_vector"
        ]
      },
      "mac_rx_statistics_valid": {
        "ports": [
          "mac/rx_statistics_valid",
          "eth_buf/rx_statistics_valid"
        ]
      },
      "eth_buf_tx_ifg_delay": {
        "ports": [
          "eth_buf/tx_ifg_delay",
          "mac/tx_ifg_delay"
        ]
      },
      "eth_buf_pause_val": {
        "ports": [
          "eth_buf/pause_val",
          "mac/pause_val"
        ]
      },
      "eth_buf_pause_req": {
        "ports": [
          "eth_buf/pause_req",
          "mac/pause_req"
        ]
      },
      "mac_rx_reset": {
        "ports": [
          "mac/rx_reset",
          "eth_buf/rx_reset"
        ]
      },
      "mac_tx_reset": {
        "ports": [
          "mac/tx_reset",
          "eth_buf/tx_reset"
        ]
      },
      "mac_rx_mac_aclk": {
        "ports": [
          "mac/rx_mac_aclk",
          "eth_buf/rx_mac_aclk"
        ]
      },
      "mac_tx_mac_aclk": {
        "ports": [
          "mac/tx_mac_aclk",
          "eth_buf/tx_mac_aclk"
        ]
      },
      "eth_buf_RESET2TEMACn": {
        "ports": [
          "eth_buf/RESET2TEMACn",
          "mac/glbl_rstn",
          "mac/rx_axi_rstn",
          "mac/tx_axi_rstn"
        ]
      },
      "eth_buf_INTERRUPT": {
        "ports": [
          "eth_buf/INTERRUPT",
          "interrupt"
        ]
      },
      "mac_mac_irq": {
        "ports": [
          "mac/mac_irq",
          "mac_irq"
        ]
      },
      "signal_detect_1": {
        "ports": [
          "signal_detect",
          "pcs_pma/signal_detect"
        ]
      },
      "xlconstant_phyadd_dout": {
        "ports": [
          "xlconstant_phyadd/dout",
          "pcs_pma/phyaddr"
        ]
      },
      "xlconstant_config_vec_dout": {
        "ports": [
          "xlconstant_config_vec/dout",
          "pcs_pma/configuration_vector"
        ]
      },
      "xlconstant_config_val_dout": {
        "ports": [
          "xlconstant_config_val/dout",
          "pcs_pma/configuration_valid"
        ]
      },
      "mac_mdc": {
        "ports": [
          "mac/mdc",
          "pcs_pma/mdc"
        ]
      },
      "mac_speedis10100": {
        "ports": [
          "mac/speedis10100",
          "eth_buf/speed_is_10_100",
          "pcs_pma/speed_is_10_100"
        ]
      },
      "pcs_pma_status_vector": {
        "ports": [
          "pcs_pma/status_vector",
          "eth_buf/PCSPMA_STATUS_VECTOR"
        ]
      },
      "pcs_pma_an_interrupt": {
        "ports": [
          "pcs_pma/an_interrupt",
          "eth_buf/EMAC_CLIENT_AUTONEG_INT"
        ]
      },
      "mac_speedis100": {
        "ports": [
          "mac/speedis100",
          "pcs_pma/speed_is_100"
        ]
      },
      "pcs_pma_sgmii_clk_en": {
        "ports": [
          "pcs_pma/sgmii_clk_en",
          "mac/clk_enable",
          "eth_buf/RX_CLK_ENABLE_IN"
        ]
      },
      "eth_buf_RESET2PCSPMA": {
        "ports": [
          "eth_buf/RESET2PCSPMA",
          "pcs_pma/reset"
        ]
      },
      "mac_mdio_o": {
        "ports": [
          "mac/mdio_o",
          "pcs_pma/mdio_i"
        ]
      },
      "mac_mdio_t": {
        "ports": [
          "mac/mdio_t",
          "pcs_pma/mdio_t_in"
        ]
      },
      "pcs_pma_mdio_o": {
        "ports": [
          "pcs_pma/mdio_o",
          "mac/mdio_i"
        ]
      },
      "pcs_pma_resetdone": {
        "ports": [
          "pcs_pma/resetdone",
          "eth_buf/EMAC_RESET_DONE_INT"
        ]
      },
      "ref_clk_1": {
        "ports": [
          "ref_clk",
          "pcs_pma/independent_clock_bufg"
        ]
      },
      "pcs_pma_gtrefclk_bufg_out": {
        "ports": [
          "pcs_pma/gtrefclk_bufg_out",
          "gtref_clk_buf_out"
        ]
      },
      "pcs_pma_userclk2_out": {
        "ports": [
          "pcs_pma/userclk2_out",
          "eth_buf/GTX_CLK",
          "userclk2_out",
          "mac/gtx_clk"
        ]
      },
      "pcs_pma_gtrefclk_out": {
        "ports": [
          "pcs_pma/gtrefclk_out",
          "gtref_clk_out"
        ]
      },
      "pcs_pma_mmcm_locked_out": {
        "ports": [
          "pcs_pma/mmcm_locked_out",
          "mmcm_locked_out",
          "eth_buf/EMAC_RX_DCM_LOCKED_INT"
        ]
      },
      "pcs_pma_pma_reset_out": {
        "ports": [
          "pcs_pma/pma_reset_out",
          "pma_reset_out"
        ]
      },
      "pcs_pma_rxuserclk2_out": {
        "ports": [
          "pcs_pma/rxuserclk2_out",
          "rxuserclk2_out"
        ]
      },
      "pcs_pma_rxuserclk_out": {
        "ports": [
          "pcs_pma/rxuserclk_out",
          "rxuserclk_out"
        ]
      },
      "pcs_pma_userclk_out": {
        "ports": [
          "pcs_pma/userclk_out",
          "userclk_out"
        ]
      },
      "pcs_pma_gt0_pll0outclk_out": {
        "ports": [
          "pcs_pma/gt0_pll0outclk_out",
          "gt0_pll0outclk_out"
        ]
      },
      "pcs_pma_gt0_pll0outrefclk_out": {
        "ports": [
          "pcs_pma/gt0_pll0outrefclk_out",
          "gt0_pll0outrefclk_out"
        ]
      },
      "pcs_pma_gt0_pll1outclk_out": {
        "ports": [
          "pcs_pma/gt0_pll1outclk_out",
          "gt0_pll1outclk_out"
        ]
      },
      "pcs_pma_gt0_pll1outrefclk_out": {
        "ports": [
          "pcs_pma/gt0_pll1outrefclk_out",
          "gt0_pll1outrefclk_out"
        ]
      },
      "pcs_pma_gt0_pll0lock_out": {
        "ports": [
          "pcs_pma/gt0_pll0lock_out",
          "gt0_pll0lock_out"
        ]
      },
      "pcs_pma_gt0_pll0refclklost_out": {
        "ports": [
          "pcs_pma/gt0_pll0refclklost_out",
          "gt0_pll0refclklost_out"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi": {
            "range": "256K",
            "width": "32",
            "segments": {
              "SEG_eth_buf_REG": {
                "address_block": "/eth_buf/S_AXI/Reg",
                "offset": "0x00000",
                "range": "256K"
              }
            }
          }
        }
      },
      "/eth_buf": {
        "address_spaces": {
          "S_AXI_2TEMAC": {
            "range": "256K",
            "width": "32",
            "segments": {
              "SEG_mac_Reg": {
                "address_block": "/mac/s_axi/Reg",
                "offset": "0x00000",
                "range": "128K"
              }
            }
          }
        }
      }
    }
  }
}