

================================================================
== Vitis HLS Report for 'l3'
================================================================
* Date:           Tue Feb 10 10:25:34 2026

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PBDVitisHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  18.000 ns|     2.00 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50444|    50444|  1.009 ms|  1.009 ms|  50445|  50445|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_L2                            |     1025|     1025|        13|          1|          1|  1014|       yes|
        |- COMPUTE_OUTER_COMPUTE_J_COMPUTE_K  |    48151|    48151|       690|         38|         12|  1250|       yes|
        |- STORE_L3                           |     1251|     1251|         3|          1|          1|  1250|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13
  * Pipeline-1: initiation interval (II) = 38, depth = 690
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 721
* Pipeline : 3
  Pipeline-0 : II = 1, D = 13, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 }
  Pipeline-1 : II = 38, D = 690, States = { 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 }
  Pipeline-2 : II = 1, D = 3, States = { 714 715 716 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 22 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 9 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 527 
527 --> 528 
528 --> 529 
529 --> 530 
530 --> 531 
531 --> 532 
532 --> 533 
533 --> 534 
534 --> 535 
535 --> 536 
536 --> 537 
537 --> 538 
538 --> 539 
539 --> 540 
540 --> 541 
541 --> 542 
542 --> 543 
543 --> 544 
544 --> 545 
545 --> 546 
546 --> 547 
547 --> 548 
548 --> 549 
549 --> 550 
550 --> 551 
551 --> 552 
552 --> 553 
553 --> 554 
554 --> 555 
555 --> 556 
556 --> 557 
557 --> 558 
558 --> 559 
559 --> 560 
560 --> 561 
561 --> 562 
562 --> 563 
563 --> 564 
564 --> 565 
565 --> 566 
566 --> 567 
567 --> 568 
568 --> 569 
569 --> 570 
570 --> 571 
571 --> 572 
572 --> 573 
573 --> 574 
574 --> 575 
575 --> 576 
576 --> 577 
577 --> 578 
578 --> 579 
579 --> 580 
580 --> 581 
581 --> 582 
582 --> 583 
583 --> 584 
584 --> 585 
585 --> 586 
586 --> 587 
587 --> 588 
588 --> 589 
589 --> 590 
590 --> 591 
591 --> 592 
592 --> 593 
593 --> 594 
594 --> 595 
595 --> 596 
596 --> 597 
597 --> 598 
598 --> 599 
599 --> 600 
600 --> 601 
601 --> 602 
602 --> 603 
603 --> 604 
604 --> 605 
605 --> 606 
606 --> 607 
607 --> 608 
608 --> 609 
609 --> 610 
610 --> 611 
611 --> 612 
612 --> 613 
613 --> 614 
614 --> 615 
615 --> 616 
616 --> 617 
617 --> 618 
618 --> 619 
619 --> 620 
620 --> 621 
621 --> 622 
622 --> 623 
623 --> 624 
624 --> 625 
625 --> 626 
626 --> 627 
627 --> 628 
628 --> 629 
629 --> 630 
630 --> 631 
631 --> 632 
632 --> 633 
633 --> 634 
634 --> 635 
635 --> 636 
636 --> 637 
637 --> 638 
638 --> 639 
639 --> 640 
640 --> 641 
641 --> 642 
642 --> 643 
643 --> 644 
644 --> 645 
645 --> 646 
646 --> 647 
647 --> 648 
648 --> 649 
649 --> 650 
650 --> 651 
651 --> 652 
652 --> 653 
653 --> 654 
654 --> 655 
655 --> 656 
656 --> 657 
657 --> 658 
658 --> 659 
659 --> 660 
660 --> 661 
661 --> 662 
662 --> 663 
663 --> 664 
664 --> 665 
665 --> 666 
666 --> 667 
667 --> 668 
668 --> 669 
669 --> 670 
670 --> 671 
671 --> 672 
672 --> 713 673 
673 --> 674 
674 --> 675 
675 --> 676 
676 --> 677 
677 --> 678 
678 --> 679 
679 --> 680 
680 --> 681 
681 --> 682 
682 --> 683 
683 --> 684 
684 --> 685 
685 --> 686 
686 --> 687 
687 --> 688 
688 --> 689 
689 --> 690 
690 --> 691 
691 --> 692 
692 --> 693 
693 --> 694 
694 --> 695 
695 --> 696 
696 --> 697 
697 --> 698 
698 --> 699 
699 --> 700 
700 --> 701 
701 --> 702 
702 --> 703 
703 --> 704 
704 --> 705 
705 --> 706 
706 --> 707 
707 --> 708 
708 --> 709 
709 --> 710 
710 --> 711 
711 --> 712 
712 --> 23 
713 --> 714 
714 --> 715 
715 --> 717 716 
716 --> 714 
717 --> 718 
718 --> 719 
719 --> 720 
720 --> 721 
721 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 722 [1/1] (1.00ns)   --->   "%Layer3_Neurons_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer3_Neurons_CPU"   --->   Operation 722 'read' 'Layer3_Neurons_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 723 [1/1] (1.00ns)   --->   "%Layer2_Neurons_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer2_Neurons_CPU"   --->   Operation 723 'read' 'Layer2_Neurons_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%l2_buf_0 = alloca i64 1" [../PBDTemp/sourced/layers.c:67]   --->   Operation 724 'alloca' 'l2_buf_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%l2_buf_1 = alloca i64 1" [../PBDTemp/sourced/layers.c:67]   --->   Operation 725 'alloca' 'l2_buf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%l3_buf_0 = alloca i64 1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 726 'alloca' 'l3_buf_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%l3_buf_1 = alloca i64 1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 727 'alloca' 'l3_buf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%l3_buf_2 = alloca i64 1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 728 'alloca' 'l3_buf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%l3_buf_3 = alloca i64 1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 729 'alloca' 'l3_buf_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%l3_buf_4 = alloca i64 1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 730 'alloca' 'l3_buf_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Layer2_Neurons_CPU_read, i32 2, i32 63" [../PBDTemp/sourced/layers.c:80]   --->   Operation 731 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i62 %trunc_ln" [../PBDTemp/sourced/layers.c:80]   --->   Operation 732 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln80" [../PBDTemp/sourced/layers.c:80]   --->   Operation 733 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 18.0>
ST_2 : Operation 734 [7/7] (18.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:80]   --->   Operation 734 'readreq' 'empty' <Predicate = true> <Delay = 18.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 18.0>
ST_3 : Operation 735 [6/7] (18.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:80]   --->   Operation 735 'readreq' 'empty' <Predicate = true> <Delay = 18.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 18.0>
ST_4 : Operation 736 [5/7] (18.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:80]   --->   Operation 736 'readreq' 'empty' <Predicate = true> <Delay = 18.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 18.0>
ST_5 : Operation 737 [4/7] (18.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:80]   --->   Operation 737 'readreq' 'empty' <Predicate = true> <Delay = 18.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 18.0>
ST_6 : Operation 738 [3/7] (18.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:80]   --->   Operation 738 'readreq' 'empty' <Predicate = true> <Delay = 18.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 18.0>
ST_7 : Operation 739 [2/7] (18.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:80]   --->   Operation 739 'readreq' 'empty' <Predicate = true> <Delay = 18.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 18.0>
ST_8 : Operation 740 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 740 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 741 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1014, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 256, i32 16, void @empty_0, void @empty_0"   --->   Operation 741 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 742 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 742 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 743 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer2_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 743 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 744 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer2_Neurons_CPU, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 744 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 745 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer3_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 745 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 746 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer3_Neurons_CPU, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 746 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 747 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 747 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 748 [1/1] (0.00ns)   --->   "%specmemcore_ln68 = specmemcore void @_ssdm_op_SpecMemCore, i32 %l2_buf_0, i32 %l2_buf_1, i64 666, i64 30, i64 18446744073709551615" [../PBDTemp/sourced/layers.c:68]   --->   Operation 748 'specmemcore' 'specmemcore_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 749 [1/1] (0.00ns)   --->   "%specmemcore_ln72 = specmemcore void @_ssdm_op_SpecMemCore, i32 %weight_buf_0, i32 %weight_buf_1, i64 666, i64 30, i64 18446744073709551615" [../PBDTemp/sourced/layers.c:72]   --->   Operation 749 'specmemcore' 'specmemcore_ln72' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 750 [1/1] (0.00ns)   --->   "%specmemcore_ln76 = specmemcore void @_ssdm_op_SpecMemCore, i32 %l3_buf_0, i32 %l3_buf_1, i32 %l3_buf_2, i32 %l3_buf_3, i32 %l3_buf_4, i64 666, i64 30, i64 18446744073709551615" [../PBDTemp/sourced/layers.c:76]   --->   Operation 750 'specmemcore' 'specmemcore_ln76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 751 [1/7] (18.0ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:80]   --->   Operation 751 'readreq' 'empty' <Predicate = true> <Delay = 18.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 752 [1/1] (1.58ns)   --->   "%br_ln80 = br void" [../PBDTemp/sourced/layers.c:80]   --->   Operation 752 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.52>
ST_9 : Operation 753 [1/1] (0.00ns)   --->   "%idx = phi i10 %add_ln80, void %.split13470, i10 0, void" [../PBDTemp/sourced/layers.c:80]   --->   Operation 753 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 754 [1/1] (0.00ns)   --->   "%phi_mul = phi i21 %next_mul, void %.split13470, i21 0, void"   --->   Operation 754 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 755 [1/1] (0.00ns)   --->   "%yx = phi i10 %idx_urem, void %.split13470, i10 0, void"   --->   Operation 755 'phi' 'yx' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 756 [1/1] (1.73ns)   --->   "%add_ln80 = add i10 %idx, i10 1" [../PBDTemp/sourced/layers.c:80]   --->   Operation 756 'add' 'add_ln80' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 757 [1/1] (1.77ns)   --->   "%icmp_ln80 = icmp_eq  i10 %idx, i10 1014" [../PBDTemp/sourced/layers.c:80]   --->   Operation 757 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 758 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1014, i64 1014, i64 1014"   --->   Operation 758 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 759 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split13, void %codeRepl.preheader.preheader" [../PBDTemp/sourced/layers.c:80]   --->   Operation 759 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 760 [1/1] (2.22ns)   --->   "%next_mul = add i21 %phi_mul, i21 1552"   --->   Operation 760 'add' 'next_mul' <Predicate = (!icmp_ln80)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i10 %yx" [../PBDTemp/sourced/layers.c:83]   --->   Operation 761 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i8 %trunc_ln83" [../PBDTemp/sourced/layers.c:84]   --->   Operation 762 'zext' 'zext_ln84' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 763 [1/1] (4.52ns)   --->   "%mul_ln84 = mul i17 %zext_ln84, i17 316" [../PBDTemp/sourced/layers.c:84]   --->   Operation 763 'mul' 'mul_ln84' <Predicate = (!icmp_ln80)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln84, i32 12, i32 16" [../PBDTemp/sourced/layers.c:84]   --->   Operation 764 'partselect' 'tmp_6' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 765 [12/12] (4.38ns)   --->   "%x = urem i8 %trunc_ln83, i8 13" [../PBDTemp/sourced/layers.c:85]   --->   Operation 765 'urem' 'x' <Predicate = (!icmp_ln80)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %phi_mul, i32 18" [../PBDTemp/sourced/layers.c:86]   --->   Operation 766 'bitselect' 'tmp_7' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 767 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i21.i32.i32, i21 %phi_mul, i32 19, i32 20" [../PBDTemp/sourced/layers.c:86]   --->   Operation 767 'partselect' 'lshr_ln' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 768 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %tmp_7, void %branch0, void %branch1" [../PBDTemp/sourced/layers.c:86]   --->   Operation 768 'br' 'br_ln86' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 769 [1/1] (1.73ns)   --->   "%next_urem = add i10 %yx, i10 1"   --->   Operation 769 'add' 'next_urem' <Predicate = (!icmp_ln80)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 770 [1/1] (1.77ns)   --->   "%empty_31 = icmp_ult  i10 %next_urem, i10 169"   --->   Operation 770 'icmp' 'empty_31' <Predicate = (!icmp_ln80)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 771 [1/1] (0.68ns)   --->   "%idx_urem = select i1 %empty_31, i10 %next_urem, i10 0"   --->   Operation 771 'select' 'idx_urem' <Predicate = (!icmp_ln80)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 772 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 772 'br' 'br_ln0' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.38>
ST_10 : Operation 773 [11/12] (4.38ns)   --->   "%x = urem i8 %trunc_ln83, i8 13" [../PBDTemp/sourced/layers.c:85]   --->   Operation 773 'urem' 'x' <Predicate = (!icmp_ln80)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.38>
ST_11 : Operation 774 [10/12] (4.38ns)   --->   "%x = urem i8 %trunc_ln83, i8 13" [../PBDTemp/sourced/layers.c:85]   --->   Operation 774 'urem' 'x' <Predicate = (!icmp_ln80)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.38>
ST_12 : Operation 775 [9/12] (4.38ns)   --->   "%x = urem i8 %trunc_ln83, i8 13" [../PBDTemp/sourced/layers.c:85]   --->   Operation 775 'urem' 'x' <Predicate = (!icmp_ln80)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.38>
ST_13 : Operation 776 [8/12] (4.38ns)   --->   "%x = urem i8 %trunc_ln83, i8 13" [../PBDTemp/sourced/layers.c:85]   --->   Operation 776 'urem' 'x' <Predicate = (!icmp_ln80)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.38>
ST_14 : Operation 777 [7/12] (4.38ns)   --->   "%x = urem i8 %trunc_ln83, i8 13" [../PBDTemp/sourced/layers.c:85]   --->   Operation 777 'urem' 'x' <Predicate = (!icmp_ln80)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.38>
ST_15 : Operation 778 [6/12] (4.38ns)   --->   "%x = urem i8 %trunc_ln83, i8 13" [../PBDTemp/sourced/layers.c:85]   --->   Operation 778 'urem' 'x' <Predicate = (!icmp_ln80)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.38>
ST_16 : Operation 779 [5/12] (4.38ns)   --->   "%x = urem i8 %trunc_ln83, i8 13" [../PBDTemp/sourced/layers.c:85]   --->   Operation 779 'urem' 'x' <Predicate = (!icmp_ln80)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.38>
ST_17 : Operation 780 [4/12] (4.38ns)   --->   "%x = urem i8 %trunc_ln83, i8 13" [../PBDTemp/sourced/layers.c:85]   --->   Operation 780 'urem' 'x' <Predicate = (!icmp_ln80)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.19>
ST_18 : Operation 781 [3/12] (4.38ns)   --->   "%x = urem i8 %trunc_ln83, i8 13" [../PBDTemp/sourced/layers.c:85]   --->   Operation 781 'urem' 'x' <Predicate = (!icmp_ln80)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i5 %tmp_6" [../PBDTemp/sourced/layers.c:86]   --->   Operation 782 'zext' 'zext_ln86' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_18 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i2 %lshr_ln" [../PBDTemp/sourced/layers.c:86]   --->   Operation 783 'zext' 'zext_ln86_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_18 : Operation 784 [1/1] (3.49ns)   --->   "%mul_ln86 = mul i6 %zext_ln86_2, i6 13" [../PBDTemp/sourced/layers.c:86]   --->   Operation 784 'mul' 'mul_ln86' <Predicate = (!icmp_ln80)> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i6 %mul_ln86" [../PBDTemp/sourced/layers.c:86]   --->   Operation 785 'zext' 'zext_ln86_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_18 : Operation 786 [1/1] (1.65ns) (grouped into DSP with root node add_ln86_1)   --->   "%add_ln86 = add i9 %zext_ln86_3, i9 %zext_ln86" [../PBDTemp/sourced/layers.c:86]   --->   Operation 786 'add' 'add_ln86' <Predicate = (!icmp_ln80)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 787 [3/3] (1.05ns) (grouped into DSP with root node add_ln86_1)   --->   "%mul_ln86_1 = mul i9 %add_ln86, i9 13" [../PBDTemp/sourced/layers.c:86]   --->   Operation 787 'mul' 'mul_ln86_1' <Predicate = (!icmp_ln80)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 4.38>
ST_19 : Operation 788 [2/12] (4.38ns)   --->   "%x = urem i8 %trunc_ln83, i8 13" [../PBDTemp/sourced/layers.c:85]   --->   Operation 788 'urem' 'x' <Predicate = (!icmp_ln80)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 789 [2/3] (1.05ns) (grouped into DSP with root node add_ln86_1)   --->   "%mul_ln86_1 = mul i9 %add_ln86, i9 13" [../PBDTemp/sourced/layers.c:86]   --->   Operation 789 'mul' 'mul_ln86_1' <Predicate = (!icmp_ln80)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 18.0>
ST_20 : Operation 790 [1/12] (4.38ns)   --->   "%x = urem i8 %trunc_ln83, i8 13" [../PBDTemp/sourced/layers.c:85]   --->   Operation 790 'urem' 'x' <Predicate = (!icmp_ln80)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 791 [1/1] (18.0ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [../PBDTemp/sourced/layers.c:86]   --->   Operation 791 'read' 'gmem_addr_read' <Predicate = (!icmp_ln80)> <Delay = 18.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i8 %x" [../PBDTemp/sourced/layers.c:86]   --->   Operation 792 'zext' 'zext_ln86_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_20 : Operation 793 [1/3] (0.00ns) (grouped into DSP with root node add_ln86_1)   --->   "%mul_ln86_1 = mul i9 %add_ln86, i9 13" [../PBDTemp/sourced/layers.c:86]   --->   Operation 793 'mul' 'mul_ln86_1' <Predicate = (!icmp_ln80)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 794 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln86_1 = add i9 %mul_ln86_1, i9 %zext_ln86_1" [../PBDTemp/sourced/layers.c:86]   --->   Operation 794 'add' 'add_ln86_1' <Predicate = (!icmp_ln80)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 5.35>
ST_21 : Operation 795 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../PBDTemp/sourced/layers.c:80]   --->   Operation 795 'specpipeline' 'specpipeline_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_21 : Operation 796 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../PBDTemp/sourced/layers.c:80]   --->   Operation 796 'specloopname' 'specloopname_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_21 : Operation 797 [1/1] (0.00ns)   --->   "%bitcast_ln86 = bitcast i32 %gmem_addr_read" [../PBDTemp/sourced/layers.c:86]   --->   Operation 797 'bitcast' 'bitcast_ln86' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_21 : Operation 798 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln86_1 = add i9 %mul_ln86_1, i9 %zext_ln86_1" [../PBDTemp/sourced/layers.c:86]   --->   Operation 798 'add' 'add_ln86_1' <Predicate = (!icmp_ln80)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln86_4 = zext i9 %add_ln86_1" [../PBDTemp/sourced/layers.c:86]   --->   Operation 799 'zext' 'zext_ln86_4' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_21 : Operation 800 [1/1] (0.00ns)   --->   "%l2_buf_0_addr = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln86_4" [../PBDTemp/sourced/layers.c:86]   --->   Operation 800 'getelementptr' 'l2_buf_0_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_21 : Operation 801 [1/1] (0.00ns)   --->   "%l2_buf_1_addr = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln86_4" [../PBDTemp/sourced/layers.c:86]   --->   Operation 801 'getelementptr' 'l2_buf_1_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_21 : Operation 802 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %bitcast_ln86, i9 %l2_buf_0_addr" [../PBDTemp/sourced/layers.c:86]   --->   Operation 802 'store' 'store_ln86' <Predicate = (!tmp_7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_21 : Operation 803 [1/1] (0.00ns)   --->   "%br_ln86 = br void %.split13470" [../PBDTemp/sourced/layers.c:86]   --->   Operation 803 'br' 'br_ln86' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_21 : Operation 804 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %bitcast_ln86, i9 %l2_buf_1_addr" [../PBDTemp/sourced/layers.c:86]   --->   Operation 804 'store' 'store_ln86' <Predicate = (tmp_7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_21 : Operation 805 [1/1] (0.00ns)   --->   "%br_ln86 = br void %.split13470" [../PBDTemp/sourced/layers.c:86]   --->   Operation 805 'br' 'br_ln86' <Predicate = (tmp_7)> <Delay = 0.00>

State 22 <SV = 9> <Delay = 1.58>
ST_22 : Operation 806 [1/1] (1.58ns)   --->   "%br_ln0 = br void %codeRepl.preheader"   --->   Operation 806 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 23 <SV = 10> <Delay = 4.35>
ST_23 : Operation 807 [1/1] (0.00ns)   --->   "%i = phi i6 %select_ln97, void %._crit_edge1082, i6 0, void %codeRepl.preheader.preheader" [../PBDTemp/sourced/layers.c:97]   --->   Operation 807 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 808 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i" [../PBDTemp/sourced/layers.c:97]   --->   Operation 808 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 809 [1/1] (4.35ns)   --->   "%empty_32 = mul i13 %i_cast, i13 156" [../PBDTemp/sourced/layers.c:97]   --->   Operation 809 'mul' 'empty_32' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 810 [1/1] (0.00ns)   --->   "%newIndex = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_32, i32 1, i32 12" [../PBDTemp/sourced/layers.c:97]   --->   Operation 810 'partselect' 'newIndex' <Predicate = true> <Delay = 0.00>

State 24 <SV = 11> <Delay = 11.8>
ST_24 : Operation 811 [1/1] (0.00ns)   --->   "%indvar_flatten276 = phi i11 %add_ln97_1, void %._crit_edge1082, i11 0, void %codeRepl.preheader.preheader" [../PBDTemp/sourced/layers.c:97]   --->   Operation 811 'phi' 'indvar_flatten276' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 812 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 %select_ln99_9, void %._crit_edge1082, i6 0, void %codeRepl.preheader.preheader" [../PBDTemp/sourced/layers.c:99]   --->   Operation 812 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 813 [1/1] (0.00ns)   --->   "%empty_33 = or i13 %empty_32, i13 1" [../PBDTemp/sourced/layers.c:97]   --->   Operation 813 'or' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 814 [1/1] (1.67ns)   --->   "%add_ln112 = add i13 %empty_33, i13 1" [../PBDTemp/sourced/layers.c:112]   --->   Operation 814 'add' 'add_ln112' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 815 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 815 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 816 [1/1] (1.88ns)   --->   "%icmp_ln97 = icmp_eq  i11 %indvar_flatten276, i11 1250" [../PBDTemp/sourced/layers.c:97]   --->   Operation 816 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 817 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %codeRepl, void" [../PBDTemp/sourced/layers.c:97]   --->   Operation 817 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 818 [1/1] (1.82ns)   --->   "%add_ln97 = add i6 %i, i6 1" [../PBDTemp/sourced/layers.c:97]   --->   Operation 818 'add' 'add_ln97' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 819 [1/1] (1.42ns)   --->   "%icmp_ln99 = icmp_eq  i6 %indvar_flatten, i6 25" [../PBDTemp/sourced/layers.c:99]   --->   Operation 819 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln97)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 820 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i6 %add_ln97" [../PBDTemp/sourced/layers.c:97]   --->   Operation 820 'zext' 'i_cast_mid1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 821 [1/1] (4.35ns)   --->   "%p_mid1200 = mul i13 %i_cast_mid1, i13 156" [../PBDTemp/sourced/layers.c:97]   --->   Operation 821 'mul' 'p_mid1200' <Predicate = (!icmp_ln97)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 822 [1/1] (0.00ns)   --->   "%newIndex1071_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1200, i32 1, i32 12" [../PBDTemp/sourced/layers.c:97]   --->   Operation 822 'partselect' 'newIndex1071_mid1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 823 [1/1] (0.00ns)   --->   "%p_mid1202 = or i13 %p_mid1200, i13 1" [../PBDTemp/sourced/layers.c:97]   --->   Operation 823 'or' 'p_mid1202' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 824 [1/1] (0.69ns)   --->   "%somme_mid2_v = select i1 %icmp_ln99, i12 %newIndex1071_mid1, i12 %newIndex" [../PBDTemp/sourced/layers.c:99]   --->   Operation 824 'select' 'somme_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 825 [1/1] (0.00ns)   --->   "%somme_mid2 = zext i12 %somme_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 825 'zext' 'somme_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 826 [1/1] (0.00ns)   --->   "%weight_buf_0_addr = getelementptr i32 %weight_buf_0, i64 0, i64 %somme_mid2" [../PBDTemp/sourced/layers.c:99]   --->   Operation 826 'getelementptr' 'weight_buf_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 827 [2/2] (3.25ns)   --->   "%weight_buf_0_load = load i12 %weight_buf_0_addr" [../PBDTemp/sourced/layers.c:99]   --->   Operation 827 'load' 'weight_buf_0_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_24 : Operation 828 [1/1] (0.00ns)   --->   "%weight_buf_1_addr = getelementptr i32 %weight_buf_1, i64 0, i64 %somme_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 828 'getelementptr' 'weight_buf_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 829 [2/2] (3.25ns)   --->   "%weight_buf_1_load = load i12 %weight_buf_1_addr" [../PBDTemp/sourced/layers.c:112]   --->   Operation 829 'load' 'weight_buf_1_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_24 : Operation 830 [1/1] (1.67ns)   --->   "%add_ln112_124 = add i13 %p_mid1202, i13 1" [../PBDTemp/sourced/layers.c:112]   --->   Operation 830 'add' 'add_ln112_124' <Predicate = (!icmp_ln97)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 831 [1/1] (0.00ns)   --->   "%lshr_ln112_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_124, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 831 'partselect' 'lshr_ln112_mid1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 832 [1/1] (0.69ns)   --->   "%weight_buf_0_load_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_mid1, i12 %lshr_ln1" [../PBDTemp/sourced/layers.c:99]   --->   Operation 832 'select' 'weight_buf_0_load_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 833 [1/1] (0.00ns)   --->   "%weight_buf_0_load_mid2 = zext i12 %weight_buf_0_load_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 833 'zext' 'weight_buf_0_load_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 834 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_1 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 834 'getelementptr' 'weight_buf_0_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 835 [2/2] (3.25ns)   --->   "%weight_buf_0_load_1 = load i12 %weight_buf_0_addr_1" [../PBDTemp/sourced/layers.c:112]   --->   Operation 835 'load' 'weight_buf_0_load_1' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_24 : Operation 836 [1/1] (0.00ns)   --->   "%weight_buf_1_load_1_mid2_v = or i12 %somme_mid2_v, i12 1" [../PBDTemp/sourced/layers.c:99]   --->   Operation 836 'or' 'weight_buf_1_load_1_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 837 [1/1] (0.00ns)   --->   "%weight_buf_1_load_1_mid2 = zext i12 %weight_buf_1_load_1_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 837 'zext' 'weight_buf_1_load_1_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 838 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_1 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_1_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 838 'getelementptr' 'weight_buf_1_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 839 [2/2] (3.25ns)   --->   "%weight_buf_1_load_1 = load i12 %weight_buf_1_addr_1" [../PBDTemp/sourced/layers.c:112]   --->   Operation 839 'load' 'weight_buf_1_load_1' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_24 : Operation 840 [1/1] (1.18ns)   --->   "%select_ln97 = select i1 %icmp_ln99, i6 %add_ln97, i6 %i" [../PBDTemp/sourced/layers.c:97]   --->   Operation 840 'select' 'select_ln97' <Predicate = (!icmp_ln97)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 841 [1/1] (1.82ns)   --->   "%add_ln99_3 = add i6 %indvar_flatten, i6 1" [../PBDTemp/sourced/layers.c:99]   --->   Operation 841 'add' 'add_ln99_3' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 14.0>
ST_25 : Operation 842 [1/1] (0.00ns)   --->   "%j = phi i3 %select_ln99_8, void %._crit_edge1082, i3 0, void %codeRepl.preheader.preheader" [../PBDTemp/sourced/layers.c:99]   --->   Operation 842 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 843 [1/1] (0.00ns)   --->   "%k = phi i3 %add_ln101, void %._crit_edge1082, i3 0, void %codeRepl.preheader.preheader" [../PBDTemp/sourced/layers.c:101]   --->   Operation 843 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 844 [1/1] (1.67ns)   --->   "%add_ln112_1 = add i13 %empty_33, i13 3" [../PBDTemp/sourced/layers.c:112]   --->   Operation 844 'add' 'add_ln112_1' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 845 [1/1] (0.00ns)   --->   "%lshr_ln112_1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_1, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 845 'partselect' 'lshr_ln112_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_25 : Operation 846 [1/1] (1.67ns)   --->   "%add_ln112_2 = add i13 %empty_33, i13 4" [../PBDTemp/sourced/layers.c:112]   --->   Operation 846 'add' 'add_ln112_2' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 847 [1/1] (0.00ns)   --->   "%lshr_ln112_2 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_2, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 847 'partselect' 'lshr_ln112_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_25 : Operation 848 [1/1] (1.67ns)   --->   "%add_ln112_3 = add i13 %empty_33, i13 5" [../PBDTemp/sourced/layers.c:112]   --->   Operation 848 'add' 'add_ln112_3' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 849 [1/1] (0.00ns)   --->   "%lshr_ln112_3 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_3, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 849 'partselect' 'lshr_ln112_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_25 : Operation 850 [1/1] (1.67ns)   --->   "%empty_34 = add i13 %empty_33, i13 6" [../PBDTemp/sourced/layers.c:97]   --->   Operation 850 'add' 'empty_34' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 851 [1/1] (0.00ns)   --->   "%lshr_ln112_4 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_34, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 851 'partselect' 'lshr_ln112_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_25 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j, i1 0" [../PBDTemp/sourced/layers.c:99]   --->   Operation 852 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 853 [1/1] (0.98ns)   --->   "%j_mid2197 = select i1 %icmp_ln99, i3 0, i3 %j" [../PBDTemp/sourced/layers.c:99]   --->   Operation 853 'select' 'j_mid2197' <Predicate = (!icmp_ln97)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 854 [1/2] (3.25ns)   --->   "%weight_buf_0_load = load i12 %weight_buf_0_addr" [../PBDTemp/sourced/layers.c:99]   --->   Operation 854 'load' 'weight_buf_0_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_25 : Operation 855 [1/2] (3.25ns)   --->   "%weight_buf_1_load = load i12 %weight_buf_1_addr" [../PBDTemp/sourced/layers.c:112]   --->   Operation 855 'load' 'weight_buf_1_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_25 : Operation 856 [1/2] (3.25ns)   --->   "%weight_buf_0_load_1 = load i12 %weight_buf_0_addr_1" [../PBDTemp/sourced/layers.c:112]   --->   Operation 856 'load' 'weight_buf_0_load_1' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_25 : Operation 857 [1/2] (3.25ns)   --->   "%weight_buf_1_load_1 = load i12 %weight_buf_1_addr_1" [../PBDTemp/sourced/layers.c:112]   --->   Operation 857 'load' 'weight_buf_1_load_1' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_25 : Operation 858 [1/1] (1.67ns)   --->   "%add_ln112_125 = add i13 %p_mid1202, i13 3" [../PBDTemp/sourced/layers.c:112]   --->   Operation 858 'add' 'add_ln112_125' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 859 [1/1] (0.00ns)   --->   "%lshr_ln112_1_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_125, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 859 'partselect' 'lshr_ln112_1_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_25 : Operation 860 [1/1] (0.69ns)   --->   "%weight_buf_0_load_1_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_1_mid1, i12 %lshr_ln112_1" [../PBDTemp/sourced/layers.c:99]   --->   Operation 860 'select' 'weight_buf_0_load_1_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 861 [1/1] (0.00ns)   --->   "%weight_buf_0_load_1_mid2 = zext i12 %weight_buf_0_load_1_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 861 'zext' 'weight_buf_0_load_1_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 862 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_2 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_1_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 862 'getelementptr' 'weight_buf_0_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 863 [2/2] (3.25ns)   --->   "%weight_buf_0_load_2 = load i12 %weight_buf_0_addr_2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 863 'load' 'weight_buf_0_load_2' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_25 : Operation 864 [1/1] (1.67ns)   --->   "%add_ln112_126 = add i13 %p_mid1202, i13 4" [../PBDTemp/sourced/layers.c:112]   --->   Operation 864 'add' 'add_ln112_126' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 865 [1/1] (0.00ns)   --->   "%lshr_ln112_2_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_126, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 865 'partselect' 'lshr_ln112_2_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_25 : Operation 866 [1/1] (0.69ns)   --->   "%weight_buf_1_load_2_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_2_mid1, i12 %lshr_ln112_2" [../PBDTemp/sourced/layers.c:99]   --->   Operation 866 'select' 'weight_buf_1_load_2_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 867 [1/1] (0.00ns)   --->   "%weight_buf_1_load_2_mid2 = zext i12 %weight_buf_1_load_2_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 867 'zext' 'weight_buf_1_load_2_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 868 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_2 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_2_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 868 'getelementptr' 'weight_buf_1_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 869 [2/2] (3.25ns)   --->   "%weight_buf_1_load_2 = load i12 %weight_buf_1_addr_2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 869 'load' 'weight_buf_1_load_2' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_25 : Operation 870 [1/1] (1.67ns)   --->   "%add_ln112_127 = add i13 %p_mid1202, i13 5" [../PBDTemp/sourced/layers.c:112]   --->   Operation 870 'add' 'add_ln112_127' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 871 [1/1] (0.00ns)   --->   "%lshr_ln112_3_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_127, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 871 'partselect' 'lshr_ln112_3_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_25 : Operation 872 [1/1] (0.69ns)   --->   "%weight_buf_0_load_2_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_3_mid1, i12 %lshr_ln112_3" [../PBDTemp/sourced/layers.c:99]   --->   Operation 872 'select' 'weight_buf_0_load_2_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 873 [1/1] (0.00ns)   --->   "%weight_buf_0_load_2_mid2 = zext i12 %weight_buf_0_load_2_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 873 'zext' 'weight_buf_0_load_2_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 874 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_3 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_2_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 874 'getelementptr' 'weight_buf_0_addr_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 875 [2/2] (3.25ns)   --->   "%weight_buf_0_load_3 = load i12 %weight_buf_0_addr_3" [../PBDTemp/sourced/layers.c:112]   --->   Operation 875 'load' 'weight_buf_0_load_3' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_25 : Operation 876 [1/1] (1.67ns)   --->   "%p_mid1204 = add i13 %p_mid1202, i13 6" [../PBDTemp/sourced/layers.c:97]   --->   Operation 876 'add' 'p_mid1204' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 877 [1/1] (0.00ns)   --->   "%lshr_ln112_4_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1204, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 877 'partselect' 'lshr_ln112_4_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_25 : Operation 878 [1/1] (0.69ns)   --->   "%weight_buf_1_load_3_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_4_mid1, i12 %lshr_ln112_4" [../PBDTemp/sourced/layers.c:99]   --->   Operation 878 'select' 'weight_buf_1_load_3_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 879 [1/1] (0.00ns)   --->   "%weight_buf_1_load_3_mid2 = zext i12 %weight_buf_1_load_3_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 879 'zext' 'weight_buf_1_load_3_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 880 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_3 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_3_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 880 'getelementptr' 'weight_buf_1_addr_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 881 [2/2] (3.25ns)   --->   "%weight_buf_1_load_3 = load i12 %weight_buf_1_addr_3" [../PBDTemp/sourced/layers.c:112]   --->   Operation 881 'load' 'weight_buf_1_load_3' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_25 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_2)   --->   "%p_cast5_mid2257 = select i1 %icmp_ln99, i4 0, i4 %tmp_3" [../PBDTemp/sourced/layers.c:99]   --->   Operation 882 'select' 'p_cast5_mid2257' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln101_mid2275)   --->   "%not_exitcond_flatten = xor i1 %icmp_ln99, i1 1" [../PBDTemp/sourced/layers.c:99]   --->   Operation 883 'xor' 'not_exitcond_flatten' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 884 [1/1] (1.13ns)   --->   "%icmp_ln101 = icmp_eq  i3 %k, i3 5" [../PBDTemp/sourced/layers.c:101]   --->   Operation 884 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln97)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 885 [1/1] (0.97ns) (out node of the LUT)   --->   "%icmp_ln101_mid2275 = and i1 %icmp_ln101, i1 %not_exitcond_flatten" [../PBDTemp/sourced/layers.c:101]   --->   Operation 885 'and' 'icmp_ln101_mid2275' <Predicate = (!icmp_ln97)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 886 [1/1] (1.65ns)   --->   "%add_ln99_1 = add i3 %j_mid2197, i3 1" [../PBDTemp/sourced/layers.c:99]   --->   Operation 886 'add' 'add_ln99_1' <Predicate = (!icmp_ln97)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node select_ln99)   --->   "%or_ln99 = or i1 %icmp_ln101_mid2275, i1 %icmp_ln99" [../PBDTemp/sourced/layers.c:99]   --->   Operation 887 'or' 'or_ln99' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 888 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln99 = select i1 %or_ln99, i3 0, i3 %k" [../PBDTemp/sourced/layers.c:99]   --->   Operation 888 'select' 'select_ln99' <Predicate = (!icmp_ln97)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 889 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %add_ln99_1, i1 0" [../PBDTemp/sourced/layers.c:99]   --->   Operation 889 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 890 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln99_2 = select i1 %icmp_ln101_mid2275, i4 %p_mid1, i4 %p_cast5_mid2257" [../PBDTemp/sourced/layers.c:99]   --->   Operation 890 'select' 'select_ln99_2' <Predicate = (!icmp_ln97)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i4 %select_ln99_2" [../PBDTemp/sourced/layers.c:113]   --->   Operation 891 'zext' 'zext_ln113' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 892 [1/1] (3.49ns)   --->   "%mul_ln113 = mul i8 %zext_ln113, i8 13" [../PBDTemp/sourced/layers.c:113]   --->   Operation 892 'mul' 'mul_ln113' <Predicate = (!icmp_ln97)> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i8 %mul_ln113" [../PBDTemp/sourced/layers.c:113]   --->   Operation 893 'zext' 'zext_ln113_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 894 [1/1] (1.82ns)   --->   "%add_ln113 = add i9 %zext_ln113_1, i9 169" [../PBDTemp/sourced/layers.c:113]   --->   Operation 894 'add' 'add_ln113' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 895 [1/1] (0.98ns)   --->   "%select_ln99_8 = select i1 %icmp_ln101_mid2275, i3 %add_ln99_1, i3 %j_mid2197" [../PBDTemp/sourced/layers.c:99]   --->   Operation 895 'select' 'select_ln99_8' <Predicate = (!icmp_ln97)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln99, i1 0" [../PBDTemp/sourced/layers.c:99]   --->   Operation 896 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i4 %tmp_5" [../PBDTemp/sourced/layers.c:113]   --->   Operation 897 'zext' 'zext_ln113_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln113_11 = zext i4 %tmp_5" [../PBDTemp/sourced/layers.c:113]   --->   Operation 898 'zext' 'zext_ln113_11' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 899 [1/1] (1.91ns)   --->   "%add_ln113_10 = add i8 %mul_ln113, i8 %zext_ln113_11" [../PBDTemp/sourced/layers.c:113]   --->   Operation 899 'add' 'add_ln113_10' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln113_12 = zext i8 %add_ln113_10" [../PBDTemp/sourced/layers.c:113]   --->   Operation 900 'zext' 'zext_ln113_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 901 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_1 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_12" [../PBDTemp/sourced/layers.c:113]   --->   Operation 901 'getelementptr' 'l2_buf_0_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 902 [1/1] (1.82ns)   --->   "%add_ln113_11 = add i9 %add_ln113, i9 %zext_ln113_10" [../PBDTemp/sourced/layers.c:113]   --->   Operation 902 'add' 'add_ln113_11' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln113_13 = zext i9 %add_ln113_11" [../PBDTemp/sourced/layers.c:113]   --->   Operation 903 'zext' 'zext_ln113_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 904 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_2 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_13" [../PBDTemp/sourced/layers.c:113]   --->   Operation 904 'getelementptr' 'l2_buf_0_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 905 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_1 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_12" [../PBDTemp/sourced/layers.c:113]   --->   Operation 905 'getelementptr' 'l2_buf_1_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 906 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_2 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_13" [../PBDTemp/sourced/layers.c:113]   --->   Operation 906 'getelementptr' 'l2_buf_1_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_25 : Operation 907 [2/2] (3.25ns)   --->   "%l2_buf_0_load = load i9 %l2_buf_0_addr_1" [../PBDTemp/sourced/layers.c:113]   --->   Operation 907 'load' 'l2_buf_0_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_25 : Operation 908 [2/2] (3.25ns)   --->   "%l2_buf_1_load = load i9 %l2_buf_1_addr_1" [../PBDTemp/sourced/layers.c:113]   --->   Operation 908 'load' 'l2_buf_1_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_25 : Operation 909 [2/2] (3.25ns)   --->   "%l2_buf_0_load_1 = load i9 %l2_buf_0_addr_2" [../PBDTemp/sourced/layers.c:113]   --->   Operation 909 'load' 'l2_buf_0_load_1' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_25 : Operation 910 [2/2] (3.25ns)   --->   "%l2_buf_1_load_1 = load i9 %l2_buf_1_addr_2" [../PBDTemp/sourced/layers.c:113]   --->   Operation 910 'load' 'l2_buf_1_load_1' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_25 : Operation 911 [1/1] (1.65ns)   --->   "%add_ln101 = add i3 %select_ln99, i3 1" [../PBDTemp/sourced/layers.c:101]   --->   Operation 911 'add' 'add_ln101' <Predicate = (!icmp_ln97)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 912 [1/1] (1.18ns)   --->   "%select_ln99_9 = select i1 %icmp_ln99, i6 1, i6 %add_ln99_3" [../PBDTemp/sourced/layers.c:99]   --->   Operation 912 'select' 'select_ln99_9' <Predicate = (!icmp_ln97)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 913 [1/1] (0.00ns)   --->   "%br_ln0 = br void %codeRepl.preheader"   --->   Operation 913 'br' 'br_ln0' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 26 <SV = 13> <Delay = 15.6>
ST_26 : Operation 914 [1/1] (1.67ns)   --->   "%add_ln112_4 = add i13 %empty_33, i13 7" [../PBDTemp/sourced/layers.c:112]   --->   Operation 914 'add' 'add_ln112_4' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 915 [1/1] (0.00ns)   --->   "%lshr_ln112_5 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_4, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 915 'partselect' 'lshr_ln112_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 916 [1/1] (1.67ns)   --->   "%add_ln112_5 = add i13 %empty_33, i13 8" [../PBDTemp/sourced/layers.c:112]   --->   Operation 916 'add' 'add_ln112_5' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 917 [1/1] (0.00ns)   --->   "%lshr_ln112_6 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_5, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 917 'partselect' 'lshr_ln112_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 918 [1/1] (1.67ns)   --->   "%add_ln112_6 = add i13 %empty_33, i13 9" [../PBDTemp/sourced/layers.c:112]   --->   Operation 918 'add' 'add_ln112_6' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 919 [1/1] (0.00ns)   --->   "%lshr_ln112_7 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_6, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 919 'partselect' 'lshr_ln112_7' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 920 [1/1] (1.67ns)   --->   "%add_ln112_7 = add i13 %empty_33, i13 10" [../PBDTemp/sourced/layers.c:112]   --->   Operation 920 'add' 'add_ln112_7' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 921 [1/1] (0.00ns)   --->   "%lshr_ln112_8 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_7, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 921 'partselect' 'lshr_ln112_8' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 922 [1/1] (0.00ns)   --->   "%empty_58 = or i4 %tmp_3, i4 1" [../PBDTemp/sourced/layers.c:99]   --->   Operation 922 'or' 'empty_58' <Predicate = (!icmp_ln99 & !icmp_ln101_mid2275)> <Delay = 0.00>
ST_26 : Operation 923 [1/2] (3.25ns)   --->   "%weight_buf_0_load_2 = load i12 %weight_buf_0_addr_2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 923 'load' 'weight_buf_0_load_2' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_26 : Operation 924 [1/2] (3.25ns)   --->   "%weight_buf_1_load_2 = load i12 %weight_buf_1_addr_2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 924 'load' 'weight_buf_1_load_2' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_26 : Operation 925 [1/2] (3.25ns)   --->   "%weight_buf_0_load_3 = load i12 %weight_buf_0_addr_3" [../PBDTemp/sourced/layers.c:112]   --->   Operation 925 'load' 'weight_buf_0_load_3' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_26 : Operation 926 [1/2] (3.25ns)   --->   "%weight_buf_1_load_3 = load i12 %weight_buf_1_addr_3" [../PBDTemp/sourced/layers.c:112]   --->   Operation 926 'load' 'weight_buf_1_load_3' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_26 : Operation 927 [1/1] (1.67ns)   --->   "%add_ln112_128 = add i13 %p_mid1202, i13 7" [../PBDTemp/sourced/layers.c:112]   --->   Operation 927 'add' 'add_ln112_128' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 928 [1/1] (0.00ns)   --->   "%lshr_ln112_5_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_128, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 928 'partselect' 'lshr_ln112_5_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 929 [1/1] (0.69ns)   --->   "%weight_buf_0_load_3_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_5_mid1, i12 %lshr_ln112_5" [../PBDTemp/sourced/layers.c:99]   --->   Operation 929 'select' 'weight_buf_0_load_3_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 930 [1/1] (0.00ns)   --->   "%weight_buf_0_load_3_mid2 = zext i12 %weight_buf_0_load_3_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 930 'zext' 'weight_buf_0_load_3_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 931 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_4 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_3_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 931 'getelementptr' 'weight_buf_0_addr_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 932 [2/2] (3.25ns)   --->   "%weight_buf_0_load_4 = load i12 %weight_buf_0_addr_4" [../PBDTemp/sourced/layers.c:112]   --->   Operation 932 'load' 'weight_buf_0_load_4' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_26 : Operation 933 [1/1] (1.67ns)   --->   "%add_ln112_129 = add i13 %p_mid1202, i13 8" [../PBDTemp/sourced/layers.c:112]   --->   Operation 933 'add' 'add_ln112_129' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 934 [1/1] (0.00ns)   --->   "%lshr_ln112_6_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_129, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 934 'partselect' 'lshr_ln112_6_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 935 [1/1] (0.69ns)   --->   "%weight_buf_1_load_4_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_6_mid1, i12 %lshr_ln112_6" [../PBDTemp/sourced/layers.c:99]   --->   Operation 935 'select' 'weight_buf_1_load_4_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 936 [1/1] (0.00ns)   --->   "%weight_buf_1_load_4_mid2 = zext i12 %weight_buf_1_load_4_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 936 'zext' 'weight_buf_1_load_4_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 937 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_4 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_4_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 937 'getelementptr' 'weight_buf_1_addr_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 938 [2/2] (3.25ns)   --->   "%weight_buf_1_load_4 = load i12 %weight_buf_1_addr_4" [../PBDTemp/sourced/layers.c:112]   --->   Operation 938 'load' 'weight_buf_1_load_4' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_26 : Operation 939 [1/1] (1.67ns)   --->   "%add_ln112_130 = add i13 %p_mid1202, i13 9" [../PBDTemp/sourced/layers.c:112]   --->   Operation 939 'add' 'add_ln112_130' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 940 [1/1] (0.00ns)   --->   "%lshr_ln112_7_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_130, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 940 'partselect' 'lshr_ln112_7_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 941 [1/1] (0.69ns)   --->   "%weight_buf_0_load_4_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_7_mid1, i12 %lshr_ln112_7" [../PBDTemp/sourced/layers.c:99]   --->   Operation 941 'select' 'weight_buf_0_load_4_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 942 [1/1] (0.00ns)   --->   "%weight_buf_0_load_4_mid2 = zext i12 %weight_buf_0_load_4_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 942 'zext' 'weight_buf_0_load_4_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 943 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_5 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_4_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 943 'getelementptr' 'weight_buf_0_addr_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 944 [2/2] (3.25ns)   --->   "%weight_buf_0_load_5 = load i12 %weight_buf_0_addr_5" [../PBDTemp/sourced/layers.c:112]   --->   Operation 944 'load' 'weight_buf_0_load_5' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_26 : Operation 945 [1/1] (1.67ns)   --->   "%add_ln112_131 = add i13 %p_mid1202, i13 10" [../PBDTemp/sourced/layers.c:112]   --->   Operation 945 'add' 'add_ln112_131' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 946 [1/1] (0.00ns)   --->   "%lshr_ln112_8_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_131, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 946 'partselect' 'lshr_ln112_8_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_26 : Operation 947 [1/1] (0.69ns)   --->   "%weight_buf_1_load_5_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_8_mid1, i12 %lshr_ln112_8" [../PBDTemp/sourced/layers.c:99]   --->   Operation 947 'select' 'weight_buf_1_load_5_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 948 [1/1] (0.00ns)   --->   "%weight_buf_1_load_5_mid2 = zext i12 %weight_buf_1_load_5_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 948 'zext' 'weight_buf_1_load_5_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 949 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_5 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_5_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 949 'getelementptr' 'weight_buf_1_addr_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 950 [2/2] (3.25ns)   --->   "%weight_buf_1_load_5 = load i12 %weight_buf_1_addr_5" [../PBDTemp/sourced/layers.c:112]   --->   Operation 950 'load' 'weight_buf_1_load_5' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_26 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_3)   --->   "%p_cast6_mid2261 = select i1 %icmp_ln99, i4 1, i4 %empty_58" [../PBDTemp/sourced/layers.c:99]   --->   Operation 951 'select' 'p_cast6_mid2261' <Predicate = (!icmp_ln97 & !icmp_ln101_mid2275)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 952 [1/1] (1.82ns)   --->   "%add_ln113_1 = add i9 %zext_ln113_1, i9 338" [../PBDTemp/sourced/layers.c:113]   --->   Operation 952 'add' 'add_ln113_1' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_3)   --->   "%p_mid16 = or i4 %p_mid1, i4 1" [../PBDTemp/sourced/layers.c:99]   --->   Operation 953 'or' 'p_mid16' <Predicate = (!icmp_ln97 & icmp_ln101_mid2275)> <Delay = 0.00>
ST_26 : Operation 954 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln99_3 = select i1 %icmp_ln101_mid2275, i4 %p_mid16, i4 %p_cast6_mid2261" [../PBDTemp/sourced/layers.c:99]   --->   Operation 954 'select' 'select_ln99_3' <Predicate = (!icmp_ln97)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i4 %select_ln99_3" [../PBDTemp/sourced/layers.c:113]   --->   Operation 955 'zext' 'zext_ln113_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 956 [1/1] (3.49ns)   --->   "%mul_ln113_1 = mul i8 %zext_ln113_2, i8 13" [../PBDTemp/sourced/layers.c:113]   --->   Operation 956 'mul' 'mul_ln113_1' <Predicate = (!icmp_ln97)> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 957 [1/1] (1.82ns)   --->   "%add_ln113_12 = add i9 %add_ln113_1, i9 %zext_ln113_10" [../PBDTemp/sourced/layers.c:113]   --->   Operation 957 'add' 'add_ln113_12' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln113_14 = zext i9 %add_ln113_12" [../PBDTemp/sourced/layers.c:113]   --->   Operation 958 'zext' 'zext_ln113_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 959 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_3 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_14" [../PBDTemp/sourced/layers.c:113]   --->   Operation 959 'getelementptr' 'l2_buf_0_addr_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 960 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_3 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_14" [../PBDTemp/sourced/layers.c:113]   --->   Operation 960 'getelementptr' 'l2_buf_1_addr_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 961 [1/2] (3.25ns)   --->   "%l2_buf_0_load = load i9 %l2_buf_0_addr_1" [../PBDTemp/sourced/layers.c:113]   --->   Operation 961 'load' 'l2_buf_0_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_26 : Operation 962 [2/2] (12.3ns)   --->   "%mul2 = fmul i32 %weight_buf_1_load, i32 %l2_buf_0_load" [../PBDTemp/sourced/layers.c:114]   --->   Operation 962 'fmul' 'mul2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 963 [1/2] (3.25ns)   --->   "%l2_buf_1_load = load i9 %l2_buf_1_addr_1" [../PBDTemp/sourced/layers.c:113]   --->   Operation 963 'load' 'l2_buf_1_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_26 : Operation 964 [2/2] (12.3ns)   --->   "%mul43_1 = fmul i32 %weight_buf_0_load_1, i32 %l2_buf_1_load" [../PBDTemp/sourced/layers.c:114]   --->   Operation 964 'fmul' 'mul43_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 965 [1/2] (3.25ns)   --->   "%l2_buf_0_load_1 = load i9 %l2_buf_0_addr_2" [../PBDTemp/sourced/layers.c:113]   --->   Operation 965 'load' 'l2_buf_0_load_1' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_26 : Operation 966 [2/2] (12.3ns)   --->   "%mul43_2 = fmul i32 %weight_buf_1_load_1, i32 %l2_buf_0_load_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 966 'fmul' 'mul43_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 967 [1/2] (3.25ns)   --->   "%l2_buf_1_load_1 = load i9 %l2_buf_1_addr_2" [../PBDTemp/sourced/layers.c:113]   --->   Operation 967 'load' 'l2_buf_1_load_1' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_26 : Operation 968 [2/2] (12.3ns)   --->   "%mul43_3 = fmul i32 %weight_buf_0_load_2, i32 %l2_buf_1_load_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 968 'fmul' 'mul43_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 969 [2/2] (3.25ns)   --->   "%l2_buf_0_load_2 = load i9 %l2_buf_0_addr_3" [../PBDTemp/sourced/layers.c:113]   --->   Operation 969 'load' 'l2_buf_0_load_2' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_26 : Operation 970 [2/2] (3.25ns)   --->   "%l2_buf_1_load_2 = load i9 %l2_buf_1_addr_3" [../PBDTemp/sourced/layers.c:113]   --->   Operation 970 'load' 'l2_buf_1_load_2' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_26 : Operation 971 [1/1] (0.00ns)   --->   "%empty_63 = or i4 %tmp_5, i4 1" [../PBDTemp/sourced/layers.c:99]   --->   Operation 971 'or' 'empty_63' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln113_28 = zext i4 %empty_63" [../PBDTemp/sourced/layers.c:113]   --->   Operation 972 'zext' 'zext_ln113_28' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 973 [1/1] (1.91ns)   --->   "%add_ln113_25 = add i8 %mul_ln113, i8 %zext_ln113_28" [../PBDTemp/sourced/layers.c:113]   --->   Operation 973 'add' 'add_ln113_25' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln113_29 = zext i8 %add_ln113_25" [../PBDTemp/sourced/layers.c:113]   --->   Operation 974 'zext' 'zext_ln113_29' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 975 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_4 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_29" [../PBDTemp/sourced/layers.c:113]   --->   Operation 975 'getelementptr' 'l2_buf_0_addr_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 976 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_4 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_29" [../PBDTemp/sourced/layers.c:113]   --->   Operation 976 'getelementptr' 'l2_buf_1_addr_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 977 [2/2] (3.25ns)   --->   "%l2_buf_0_load_3 = load i9 %l2_buf_0_addr_4" [../PBDTemp/sourced/layers.c:113]   --->   Operation 977 'load' 'l2_buf_0_load_3' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_26 : Operation 978 [2/2] (3.25ns)   --->   "%l2_buf_1_load_3 = load i9 %l2_buf_1_addr_4" [../PBDTemp/sourced/layers.c:113]   --->   Operation 978 'load' 'l2_buf_1_load_3' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 27 <SV = 14> <Delay = 15.6>
ST_27 : Operation 979 [1/1] (1.67ns)   --->   "%add_ln112_8 = add i13 %empty_33, i13 11" [../PBDTemp/sourced/layers.c:112]   --->   Operation 979 'add' 'add_ln112_8' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 980 [1/1] (0.00ns)   --->   "%lshr_ln112_9 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_8, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 980 'partselect' 'lshr_ln112_9' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 981 [1/1] (1.67ns)   --->   "%empty_35 = add i13 %empty_33, i13 12" [../PBDTemp/sourced/layers.c:97]   --->   Operation 981 'add' 'empty_35' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 982 [1/1] (0.00ns)   --->   "%lshr_ln112_s = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_35, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 982 'partselect' 'lshr_ln112_s' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 983 [1/1] (1.67ns)   --->   "%add_ln112_9 = add i13 %empty_33, i13 13" [../PBDTemp/sourced/layers.c:112]   --->   Operation 983 'add' 'add_ln112_9' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 984 [1/1] (0.00ns)   --->   "%lshr_ln112_10 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_9, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 984 'partselect' 'lshr_ln112_10' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 985 [1/1] (1.67ns)   --->   "%add_ln112_10 = add i13 %empty_33, i13 14" [../PBDTemp/sourced/layers.c:112]   --->   Operation 985 'add' 'add_ln112_10' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 986 [1/1] (0.00ns)   --->   "%lshr_ln112_11 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_10, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 986 'partselect' 'lshr_ln112_11' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 987 [1/1] (1.73ns)   --->   "%empty_59 = add i4 %tmp_3, i4 2" [../PBDTemp/sourced/layers.c:99]   --->   Operation 987 'add' 'empty_59' <Predicate = (!icmp_ln99 & !icmp_ln101_mid2275)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 988 [1/2] (3.25ns)   --->   "%weight_buf_0_load_4 = load i12 %weight_buf_0_addr_4" [../PBDTemp/sourced/layers.c:112]   --->   Operation 988 'load' 'weight_buf_0_load_4' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_27 : Operation 989 [1/2] (3.25ns)   --->   "%weight_buf_1_load_4 = load i12 %weight_buf_1_addr_4" [../PBDTemp/sourced/layers.c:112]   --->   Operation 989 'load' 'weight_buf_1_load_4' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_27 : Operation 990 [1/2] (3.25ns)   --->   "%weight_buf_0_load_5 = load i12 %weight_buf_0_addr_5" [../PBDTemp/sourced/layers.c:112]   --->   Operation 990 'load' 'weight_buf_0_load_5' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_27 : Operation 991 [1/2] (3.25ns)   --->   "%weight_buf_1_load_5 = load i12 %weight_buf_1_addr_5" [../PBDTemp/sourced/layers.c:112]   --->   Operation 991 'load' 'weight_buf_1_load_5' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_27 : Operation 992 [1/1] (1.67ns)   --->   "%add_ln112_132 = add i13 %p_mid1202, i13 11" [../PBDTemp/sourced/layers.c:112]   --->   Operation 992 'add' 'add_ln112_132' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 993 [1/1] (0.00ns)   --->   "%lshr_ln112_9_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_132, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 993 'partselect' 'lshr_ln112_9_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 994 [1/1] (0.69ns)   --->   "%weight_buf_0_load_5_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_9_mid1, i12 %lshr_ln112_9" [../PBDTemp/sourced/layers.c:99]   --->   Operation 994 'select' 'weight_buf_0_load_5_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 995 [1/1] (0.00ns)   --->   "%weight_buf_0_load_5_mid2 = zext i12 %weight_buf_0_load_5_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 995 'zext' 'weight_buf_0_load_5_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 996 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_6 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_5_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 996 'getelementptr' 'weight_buf_0_addr_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 997 [2/2] (3.25ns)   --->   "%weight_buf_0_load_6 = load i12 %weight_buf_0_addr_6" [../PBDTemp/sourced/layers.c:112]   --->   Operation 997 'load' 'weight_buf_0_load_6' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_27 : Operation 998 [1/1] (1.67ns)   --->   "%p_mid1206 = add i13 %p_mid1202, i13 12" [../PBDTemp/sourced/layers.c:97]   --->   Operation 998 'add' 'p_mid1206' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 999 [1/1] (0.00ns)   --->   "%lshr_ln112_10_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1206, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 999 'partselect' 'lshr_ln112_10_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 1000 [1/1] (0.69ns)   --->   "%weight_buf_1_load_6_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_10_mid1, i12 %lshr_ln112_s" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1000 'select' 'weight_buf_1_load_6_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1001 [1/1] (0.00ns)   --->   "%weight_buf_1_load_6_mid2 = zext i12 %weight_buf_1_load_6_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1001 'zext' 'weight_buf_1_load_6_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 1002 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_6 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_6_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1002 'getelementptr' 'weight_buf_1_addr_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 1003 [2/2] (3.25ns)   --->   "%weight_buf_1_load_6 = load i12 %weight_buf_1_addr_6" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1003 'load' 'weight_buf_1_load_6' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_27 : Operation 1004 [1/1] (1.67ns)   --->   "%add_ln112_133 = add i13 %p_mid1202, i13 13" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1004 'add' 'add_ln112_133' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1005 [1/1] (0.00ns)   --->   "%lshr_ln112_11_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_133, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1005 'partselect' 'lshr_ln112_11_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 1006 [1/1] (0.69ns)   --->   "%weight_buf_0_load_6_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_11_mid1, i12 %lshr_ln112_10" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1006 'select' 'weight_buf_0_load_6_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1007 [1/1] (0.00ns)   --->   "%weight_buf_0_load_6_mid2 = zext i12 %weight_buf_0_load_6_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1007 'zext' 'weight_buf_0_load_6_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 1008 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_7 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_6_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1008 'getelementptr' 'weight_buf_0_addr_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 1009 [2/2] (3.25ns)   --->   "%weight_buf_0_load_7 = load i12 %weight_buf_0_addr_7" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1009 'load' 'weight_buf_0_load_7' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_27 : Operation 1010 [1/1] (1.67ns)   --->   "%add_ln112_134 = add i13 %p_mid1202, i13 14" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1010 'add' 'add_ln112_134' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1011 [1/1] (0.00ns)   --->   "%lshr_ln112_12_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_134, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1011 'partselect' 'lshr_ln112_12_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 1012 [1/1] (0.69ns)   --->   "%weight_buf_1_load_7_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_12_mid1, i12 %lshr_ln112_11" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1012 'select' 'weight_buf_1_load_7_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1013 [1/1] (0.00ns)   --->   "%weight_buf_1_load_7_mid2 = zext i12 %weight_buf_1_load_7_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1013 'zext' 'weight_buf_1_load_7_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 1014 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_7 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_7_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1014 'getelementptr' 'weight_buf_1_addr_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 1015 [2/2] (3.25ns)   --->   "%weight_buf_1_load_7 = load i12 %weight_buf_1_addr_7" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1015 'load' 'weight_buf_1_load_7' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_27 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_4)   --->   "%p_cast7_mid2265 = select i1 %icmp_ln99, i4 2, i4 %empty_59" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1016 'select' 'p_cast7_mid2265' <Predicate = (!icmp_ln97 & !icmp_ln101_mid2275)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1017 [1/1] (1.73ns)   --->   "%p_mid18 = add i4 %p_mid1, i4 2" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1017 'add' 'p_mid18' <Predicate = (!icmp_ln97 & icmp_ln101_mid2275)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1018 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln99_4 = select i1 %icmp_ln101_mid2275, i4 %p_mid18, i4 %p_cast7_mid2265" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1018 'select' 'select_ln99_4' <Predicate = (!icmp_ln97)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i4 %select_ln99_4" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1019 'zext' 'zext_ln113_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 1020 [1/1] (3.49ns)   --->   "%mul_ln113_2 = mul i8 %zext_ln113_4, i8 13" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1020 'mul' 'mul_ln113_2' <Predicate = (!icmp_ln97)> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1021 [1/2] (12.3ns)   --->   "%mul2 = fmul i32 %weight_buf_1_load, i32 %l2_buf_0_load" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1021 'fmul' 'mul2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1022 [1/2] (12.3ns)   --->   "%mul43_1 = fmul i32 %weight_buf_0_load_1, i32 %l2_buf_1_load" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1022 'fmul' 'mul43_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1023 [1/2] (12.3ns)   --->   "%mul43_2 = fmul i32 %weight_buf_1_load_1, i32 %l2_buf_0_load_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1023 'fmul' 'mul43_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1024 [1/2] (12.3ns)   --->   "%mul43_3 = fmul i32 %weight_buf_0_load_2, i32 %l2_buf_1_load_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1024 'fmul' 'mul43_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1025 [1/2] (3.25ns)   --->   "%l2_buf_0_load_2 = load i9 %l2_buf_0_addr_3" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1025 'load' 'l2_buf_0_load_2' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_27 : Operation 1026 [2/2] (12.3ns)   --->   "%mul43_4 = fmul i32 %weight_buf_1_load_2, i32 %l2_buf_0_load_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1026 'fmul' 'mul43_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1027 [1/2] (3.25ns)   --->   "%l2_buf_1_load_2 = load i9 %l2_buf_1_addr_3" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1027 'load' 'l2_buf_1_load_2' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_27 : Operation 1028 [2/2] (12.3ns)   --->   "%mul43_5 = fmul i32 %weight_buf_0_load_3, i32 %l2_buf_1_load_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1028 'fmul' 'mul43_5' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln113_27 = zext i4 %empty_63" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1029 'zext' 'zext_ln113_27' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 1030 [1/1] (1.82ns)   --->   "%add_ln113_26 = add i9 %add_ln113, i9 %zext_ln113_27" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1030 'add' 'add_ln113_26' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln113_30 = zext i9 %add_ln113_26" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1031 'zext' 'zext_ln113_30' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 1032 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_5 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_30" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1032 'getelementptr' 'l2_buf_0_addr_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 1033 [1/1] (1.82ns)   --->   "%add_ln113_27 = add i9 %add_ln113_1, i9 %zext_ln113_27" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1033 'add' 'add_ln113_27' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln113_31 = zext i9 %add_ln113_27" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1034 'zext' 'zext_ln113_31' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 1035 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_6 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_31" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1035 'getelementptr' 'l2_buf_0_addr_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 1036 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_5 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_30" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1036 'getelementptr' 'l2_buf_1_addr_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 1037 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_6 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_31" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1037 'getelementptr' 'l2_buf_1_addr_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_27 : Operation 1038 [1/2] (3.25ns)   --->   "%l2_buf_0_load_3 = load i9 %l2_buf_0_addr_4" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1038 'load' 'l2_buf_0_load_3' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_27 : Operation 1039 [2/2] (12.3ns)   --->   "%mul2_0_1 = fmul i32 %weight_buf_1_load_3, i32 %l2_buf_0_load_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1039 'fmul' 'mul2_0_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1040 [1/2] (3.25ns)   --->   "%l2_buf_1_load_3 = load i9 %l2_buf_1_addr_4" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1040 'load' 'l2_buf_1_load_3' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_27 : Operation 1041 [2/2] (12.3ns)   --->   "%mul43_1_0_1 = fmul i32 %weight_buf_0_load_4, i32 %l2_buf_1_load_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1041 'fmul' 'mul43_1_0_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1042 [2/2] (3.25ns)   --->   "%l2_buf_0_load_4 = load i9 %l2_buf_0_addr_5" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1042 'load' 'l2_buf_0_load_4' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_27 : Operation 1043 [2/2] (3.25ns)   --->   "%l2_buf_1_load_4 = load i9 %l2_buf_1_addr_5" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1043 'load' 'l2_buf_1_load_4' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_27 : Operation 1044 [2/2] (3.25ns)   --->   "%l2_buf_0_load_5 = load i9 %l2_buf_0_addr_6" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1044 'load' 'l2_buf_0_load_5' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_27 : Operation 1045 [2/2] (3.25ns)   --->   "%l2_buf_1_load_5 = load i9 %l2_buf_1_addr_6" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1045 'load' 'l2_buf_1_load_5' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 28 <SV = 15> <Delay = 15.6>
ST_28 : Operation 1046 [1/1] (1.67ns)   --->   "%add_ln112_11 = add i13 %empty_33, i13 15" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1046 'add' 'add_ln112_11' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1047 [1/1] (0.00ns)   --->   "%lshr_ln112_12 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_11, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1047 'partselect' 'lshr_ln112_12' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_28 : Operation 1048 [1/1] (1.67ns)   --->   "%add_ln112_12 = add i13 %empty_33, i13 16" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1048 'add' 'add_ln112_12' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1049 [1/1] (0.00ns)   --->   "%lshr_ln112_13 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_12, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1049 'partselect' 'lshr_ln112_13' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_28 : Operation 1050 [1/1] (1.67ns)   --->   "%add_ln112_13 = add i13 %empty_33, i13 17" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1050 'add' 'add_ln112_13' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1051 [1/1] (0.00ns)   --->   "%lshr_ln112_14 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_13, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1051 'partselect' 'lshr_ln112_14' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_28 : Operation 1052 [1/1] (1.67ns)   --->   "%empty_36 = add i13 %empty_33, i13 18" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1052 'add' 'empty_36' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1053 [1/1] (0.00ns)   --->   "%lshr_ln112_15 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_36, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1053 'partselect' 'lshr_ln112_15' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_28 : Operation 1054 [1/1] (1.73ns)   --->   "%empty_60 = add i4 %tmp_3, i4 3" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1054 'add' 'empty_60' <Predicate = (!icmp_ln99 & !icmp_ln101_mid2275)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1055 [1/1] (1.73ns)   --->   "%empty_61 = add i4 %tmp_3, i4 4" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1055 'add' 'empty_61' <Predicate = (!icmp_ln99 & !icmp_ln101_mid2275)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1056 [1/2] (3.25ns)   --->   "%weight_buf_0_load_6 = load i12 %weight_buf_0_addr_6" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1056 'load' 'weight_buf_0_load_6' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_28 : Operation 1057 [1/2] (3.25ns)   --->   "%weight_buf_1_load_6 = load i12 %weight_buf_1_addr_6" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1057 'load' 'weight_buf_1_load_6' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_28 : Operation 1058 [1/2] (3.25ns)   --->   "%weight_buf_0_load_7 = load i12 %weight_buf_0_addr_7" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1058 'load' 'weight_buf_0_load_7' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_28 : Operation 1059 [1/2] (3.25ns)   --->   "%weight_buf_1_load_7 = load i12 %weight_buf_1_addr_7" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1059 'load' 'weight_buf_1_load_7' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_28 : Operation 1060 [1/1] (1.67ns)   --->   "%add_ln112_135 = add i13 %p_mid1202, i13 15" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1060 'add' 'add_ln112_135' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1061 [1/1] (0.00ns)   --->   "%lshr_ln112_13_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_135, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1061 'partselect' 'lshr_ln112_13_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_28 : Operation 1062 [1/1] (0.69ns)   --->   "%weight_buf_0_load_7_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_13_mid1, i12 %lshr_ln112_12" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1062 'select' 'weight_buf_0_load_7_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1063 [1/1] (0.00ns)   --->   "%weight_buf_0_load_7_mid2 = zext i12 %weight_buf_0_load_7_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1063 'zext' 'weight_buf_0_load_7_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1064 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_8 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_7_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1064 'getelementptr' 'weight_buf_0_addr_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1065 [2/2] (3.25ns)   --->   "%weight_buf_0_load_8 = load i12 %weight_buf_0_addr_8" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1065 'load' 'weight_buf_0_load_8' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_28 : Operation 1066 [1/1] (1.67ns)   --->   "%add_ln112_136 = add i13 %p_mid1202, i13 16" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1066 'add' 'add_ln112_136' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1067 [1/1] (0.00ns)   --->   "%lshr_ln112_14_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_136, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1067 'partselect' 'lshr_ln112_14_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_28 : Operation 1068 [1/1] (0.69ns)   --->   "%weight_buf_1_load_8_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_14_mid1, i12 %lshr_ln112_13" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1068 'select' 'weight_buf_1_load_8_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1069 [1/1] (0.00ns)   --->   "%weight_buf_1_load_8_mid2 = zext i12 %weight_buf_1_load_8_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1069 'zext' 'weight_buf_1_load_8_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1070 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_8 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_8_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1070 'getelementptr' 'weight_buf_1_addr_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1071 [2/2] (3.25ns)   --->   "%weight_buf_1_load_8 = load i12 %weight_buf_1_addr_8" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1071 'load' 'weight_buf_1_load_8' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_28 : Operation 1072 [1/1] (1.67ns)   --->   "%add_ln112_137 = add i13 %p_mid1202, i13 17" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1072 'add' 'add_ln112_137' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1073 [1/1] (0.00ns)   --->   "%lshr_ln112_15_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_137, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1073 'partselect' 'lshr_ln112_15_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_28 : Operation 1074 [1/1] (0.69ns)   --->   "%weight_buf_0_load_8_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_15_mid1, i12 %lshr_ln112_14" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1074 'select' 'weight_buf_0_load_8_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1075 [1/1] (0.00ns)   --->   "%weight_buf_0_load_8_mid2 = zext i12 %weight_buf_0_load_8_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1075 'zext' 'weight_buf_0_load_8_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1076 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_9 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_8_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1076 'getelementptr' 'weight_buf_0_addr_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1077 [2/2] (3.25ns)   --->   "%weight_buf_0_load_9 = load i12 %weight_buf_0_addr_9" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1077 'load' 'weight_buf_0_load_9' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_28 : Operation 1078 [1/1] (1.67ns)   --->   "%p_mid1208 = add i13 %p_mid1202, i13 18" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1078 'add' 'p_mid1208' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1079 [1/1] (0.00ns)   --->   "%lshr_ln112_16_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1208, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1079 'partselect' 'lshr_ln112_16_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_28 : Operation 1080 [1/1] (0.69ns)   --->   "%weight_buf_1_load_9_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_16_mid1, i12 %lshr_ln112_15" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1080 'select' 'weight_buf_1_load_9_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1081 [1/1] (0.00ns)   --->   "%weight_buf_1_load_9_mid2 = zext i12 %weight_buf_1_load_9_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1081 'zext' 'weight_buf_1_load_9_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1082 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_9 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_9_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1082 'getelementptr' 'weight_buf_1_addr_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1083 [2/2] (3.25ns)   --->   "%weight_buf_1_load_9 = load i12 %weight_buf_1_addr_9" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1083 'load' 'weight_buf_1_load_9' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_28 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_5)   --->   "%p_cast8_mid2269 = select i1 %icmp_ln99, i4 3, i4 %empty_60" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1084 'select' 'p_cast8_mid2269' <Predicate = (!icmp_ln97 & !icmp_ln101_mid2275)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_6)   --->   "%zext_ln101_mid2273 = select i1 %icmp_ln99, i4 4, i4 %empty_61" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1085 'select' 'zext_ln101_mid2273' <Predicate = (!icmp_ln97 & !icmp_ln101_mid2275)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1086 [1/1] (1.73ns)   --->   "%p_mid110 = add i4 %p_mid1, i4 3" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1086 'add' 'p_mid110' <Predicate = (!icmp_ln97 & icmp_ln101_mid2275)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1087 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln99_5 = select i1 %icmp_ln101_mid2275, i4 %p_mid110, i4 %p_cast8_mid2269" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1087 'select' 'select_ln99_5' <Predicate = (!icmp_ln97)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i4 %select_ln99_5" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1088 'zext' 'zext_ln113_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1089 [1/1] (3.49ns)   --->   "%mul_ln113_3 = mul i8 %zext_ln113_6, i8 13" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1089 'mul' 'mul_ln113_3' <Predicate = (!icmp_ln97)> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1090 [1/1] (1.73ns)   --->   "%p_mid112 = add i4 %p_mid1, i4 4" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1090 'add' 'p_mid112' <Predicate = (!icmp_ln97 & icmp_ln101_mid2275)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1091 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln99_6 = select i1 %icmp_ln101_mid2275, i4 %p_mid112, i4 %zext_ln101_mid2273" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1091 'select' 'select_ln99_6' <Predicate = (!icmp_ln97)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1092 [4/4] (10.5ns)   --->   "%somme_4 = fadd i32 %weight_buf_0_load, i32 %mul2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1092 'fadd' 'somme_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1093 [1/2] (12.3ns)   --->   "%mul43_4 = fmul i32 %weight_buf_1_load_2, i32 %l2_buf_0_load_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1093 'fmul' 'mul43_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1094 [1/2] (12.3ns)   --->   "%mul43_5 = fmul i32 %weight_buf_0_load_3, i32 %l2_buf_1_load_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1094 'fmul' 'mul43_5' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1095 [1/2] (12.3ns)   --->   "%mul2_0_1 = fmul i32 %weight_buf_1_load_3, i32 %l2_buf_0_load_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1095 'fmul' 'mul2_0_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1096 [1/2] (12.3ns)   --->   "%mul43_1_0_1 = fmul i32 %weight_buf_0_load_4, i32 %l2_buf_1_load_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1096 'fmul' 'mul43_1_0_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1097 [1/2] (3.25ns)   --->   "%l2_buf_0_load_4 = load i9 %l2_buf_0_addr_5" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1097 'load' 'l2_buf_0_load_4' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_28 : Operation 1098 [2/2] (12.3ns)   --->   "%mul43_2_0_1 = fmul i32 %weight_buf_1_load_4, i32 %l2_buf_0_load_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1098 'fmul' 'mul43_2_0_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1099 [1/2] (3.25ns)   --->   "%l2_buf_1_load_4 = load i9 %l2_buf_1_addr_5" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1099 'load' 'l2_buf_1_load_4' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_28 : Operation 1100 [2/2] (12.3ns)   --->   "%mul43_3_0_1 = fmul i32 %weight_buf_0_load_5, i32 %l2_buf_1_load_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1100 'fmul' 'mul43_3_0_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1101 [1/2] (3.25ns)   --->   "%l2_buf_0_load_5 = load i9 %l2_buf_0_addr_6" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1101 'load' 'l2_buf_0_load_5' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_28 : Operation 1102 [2/2] (12.3ns)   --->   "%mul43_4_0_1 = fmul i32 %weight_buf_1_load_5, i32 %l2_buf_0_load_5" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1102 'fmul' 'mul43_4_0_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1103 [1/2] (3.25ns)   --->   "%l2_buf_1_load_5 = load i9 %l2_buf_1_addr_6" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1103 'load' 'l2_buf_1_load_5' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_28 : Operation 1104 [2/2] (12.3ns)   --->   "%mul43_5_0_1 = fmul i32 %weight_buf_0_load_6, i32 %l2_buf_1_load_5" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1104 'fmul' 'mul43_5_0_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1105 [1/1] (1.73ns)   --->   "%empty_64 = add i4 %tmp_5, i4 2" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1105 'add' 'empty_64' <Predicate = (!icmp_ln97)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln113_44 = zext i4 %empty_64" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1106 'zext' 'zext_ln113_44' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln113_45 = zext i4 %empty_64" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1107 'zext' 'zext_ln113_45' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1108 [1/1] (1.91ns)   --->   "%add_ln113_40 = add i8 %mul_ln113, i8 %zext_ln113_45" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1108 'add' 'add_ln113_40' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln113_46 = zext i8 %add_ln113_40" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1109 'zext' 'zext_ln113_46' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1110 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_7 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_46" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1110 'getelementptr' 'l2_buf_0_addr_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1111 [1/1] (1.82ns)   --->   "%add_ln113_41 = add i9 %add_ln113, i9 %zext_ln113_44" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1111 'add' 'add_ln113_41' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln113_47 = zext i9 %add_ln113_41" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1112 'zext' 'zext_ln113_47' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1113 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_8 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_47" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1113 'getelementptr' 'l2_buf_0_addr_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1114 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_7 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_46" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1114 'getelementptr' 'l2_buf_1_addr_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1115 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_8 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_47" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1115 'getelementptr' 'l2_buf_1_addr_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_28 : Operation 1116 [2/2] (3.25ns)   --->   "%l2_buf_0_load_6 = load i9 %l2_buf_0_addr_7" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1116 'load' 'l2_buf_0_load_6' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_28 : Operation 1117 [2/2] (3.25ns)   --->   "%l2_buf_1_load_6 = load i9 %l2_buf_1_addr_7" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1117 'load' 'l2_buf_1_load_6' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_28 : Operation 1118 [2/2] (3.25ns)   --->   "%l2_buf_0_load_7 = load i9 %l2_buf_0_addr_8" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1118 'load' 'l2_buf_0_load_7' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_28 : Operation 1119 [2/2] (3.25ns)   --->   "%l2_buf_1_load_7 = load i9 %l2_buf_1_addr_8" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1119 'load' 'l2_buf_1_load_7' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 29 <SV = 16> <Delay = 15.6>
ST_29 : Operation 1120 [1/1] (1.67ns)   --->   "%add_ln112_14 = add i13 %empty_33, i13 19" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1120 'add' 'add_ln112_14' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1121 [1/1] (0.00ns)   --->   "%lshr_ln112_16 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_14, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1121 'partselect' 'lshr_ln112_16' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_29 : Operation 1122 [1/1] (1.67ns)   --->   "%add_ln112_15 = add i13 %empty_33, i13 20" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1122 'add' 'add_ln112_15' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1123 [1/1] (0.00ns)   --->   "%lshr_ln112_17 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_15, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1123 'partselect' 'lshr_ln112_17' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_29 : Operation 1124 [1/1] (1.67ns)   --->   "%add_ln112_16 = add i13 %empty_33, i13 21" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1124 'add' 'add_ln112_16' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1125 [1/1] (0.00ns)   --->   "%lshr_ln112_18 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_16, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1125 'partselect' 'lshr_ln112_18' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_29 : Operation 1126 [1/1] (1.67ns)   --->   "%add_ln112_17 = add i13 %empty_33, i13 22" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1126 'add' 'add_ln112_17' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1127 [1/1] (0.00ns)   --->   "%lshr_ln112_19 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_17, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1127 'partselect' 'lshr_ln112_19' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_29 : Operation 1128 [1/2] (3.25ns)   --->   "%weight_buf_0_load_8 = load i12 %weight_buf_0_addr_8" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1128 'load' 'weight_buf_0_load_8' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_29 : Operation 1129 [1/2] (3.25ns)   --->   "%weight_buf_1_load_8 = load i12 %weight_buf_1_addr_8" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1129 'load' 'weight_buf_1_load_8' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_29 : Operation 1130 [1/2] (3.25ns)   --->   "%weight_buf_0_load_9 = load i12 %weight_buf_0_addr_9" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1130 'load' 'weight_buf_0_load_9' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_29 : Operation 1131 [1/2] (3.25ns)   --->   "%weight_buf_1_load_9 = load i12 %weight_buf_1_addr_9" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1131 'load' 'weight_buf_1_load_9' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_29 : Operation 1132 [1/1] (1.67ns)   --->   "%add_ln112_138 = add i13 %p_mid1202, i13 19" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1132 'add' 'add_ln112_138' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1133 [1/1] (0.00ns)   --->   "%lshr_ln112_17_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_138, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1133 'partselect' 'lshr_ln112_17_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_29 : Operation 1134 [1/1] (0.69ns)   --->   "%weight_buf_0_load_9_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_17_mid1, i12 %lshr_ln112_16" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1134 'select' 'weight_buf_0_load_9_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1135 [1/1] (0.00ns)   --->   "%weight_buf_0_load_9_mid2 = zext i12 %weight_buf_0_load_9_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1135 'zext' 'weight_buf_0_load_9_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_29 : Operation 1136 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_10 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_9_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1136 'getelementptr' 'weight_buf_0_addr_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_29 : Operation 1137 [2/2] (3.25ns)   --->   "%weight_buf_0_load_10 = load i12 %weight_buf_0_addr_10" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1137 'load' 'weight_buf_0_load_10' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_29 : Operation 1138 [1/1] (1.67ns)   --->   "%add_ln112_139 = add i13 %p_mid1202, i13 20" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1138 'add' 'add_ln112_139' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1139 [1/1] (0.00ns)   --->   "%lshr_ln112_18_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_139, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1139 'partselect' 'lshr_ln112_18_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_29 : Operation 1140 [1/1] (0.69ns)   --->   "%weight_buf_1_load_10_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_18_mid1, i12 %lshr_ln112_17" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1140 'select' 'weight_buf_1_load_10_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1141 [1/1] (0.00ns)   --->   "%weight_buf_1_load_10_mid2 = zext i12 %weight_buf_1_load_10_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1141 'zext' 'weight_buf_1_load_10_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_29 : Operation 1142 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_10 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_10_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1142 'getelementptr' 'weight_buf_1_addr_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_29 : Operation 1143 [2/2] (3.25ns)   --->   "%weight_buf_1_load_10 = load i12 %weight_buf_1_addr_10" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1143 'load' 'weight_buf_1_load_10' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_29 : Operation 1144 [1/1] (1.67ns)   --->   "%add_ln112_140 = add i13 %p_mid1202, i13 21" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1144 'add' 'add_ln112_140' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1145 [1/1] (0.00ns)   --->   "%lshr_ln112_19_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_140, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1145 'partselect' 'lshr_ln112_19_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_29 : Operation 1146 [1/1] (0.69ns)   --->   "%weight_buf_0_load_10_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_19_mid1, i12 %lshr_ln112_18" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1146 'select' 'weight_buf_0_load_10_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1147 [1/1] (0.00ns)   --->   "%weight_buf_0_load_10_mid2 = zext i12 %weight_buf_0_load_10_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1147 'zext' 'weight_buf_0_load_10_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_29 : Operation 1148 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_11 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_10_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1148 'getelementptr' 'weight_buf_0_addr_11' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_29 : Operation 1149 [2/2] (3.25ns)   --->   "%weight_buf_0_load_11 = load i12 %weight_buf_0_addr_11" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1149 'load' 'weight_buf_0_load_11' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_29 : Operation 1150 [1/1] (1.67ns)   --->   "%add_ln112_141 = add i13 %p_mid1202, i13 22" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1150 'add' 'add_ln112_141' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1151 [1/1] (0.00ns)   --->   "%lshr_ln112_20_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_141, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1151 'partselect' 'lshr_ln112_20_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_29 : Operation 1152 [1/1] (0.69ns)   --->   "%weight_buf_1_load_11_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_20_mid1, i12 %lshr_ln112_19" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1152 'select' 'weight_buf_1_load_11_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1153 [1/1] (0.00ns)   --->   "%weight_buf_1_load_11_mid2 = zext i12 %weight_buf_1_load_11_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1153 'zext' 'weight_buf_1_load_11_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_29 : Operation 1154 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_11 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_11_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1154 'getelementptr' 'weight_buf_1_addr_11' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_29 : Operation 1155 [2/2] (3.25ns)   --->   "%weight_buf_1_load_11 = load i12 %weight_buf_1_addr_11" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1155 'load' 'weight_buf_1_load_11' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_29 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i4 %select_ln99_6" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1156 'zext' 'zext_ln113_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_29 : Operation 1157 [1/1] (3.49ns)   --->   "%mul_ln113_4 = mul i8 %zext_ln113_8, i8 13" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1157 'mul' 'mul_ln113_4' <Predicate = (!icmp_ln97)> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1158 [3/4] (10.5ns)   --->   "%somme_4 = fadd i32 %weight_buf_0_load, i32 %mul2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1158 'fadd' 'somme_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1159 [1/2] (12.3ns)   --->   "%mul43_2_0_1 = fmul i32 %weight_buf_1_load_4, i32 %l2_buf_0_load_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1159 'fmul' 'mul43_2_0_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1160 [1/2] (12.3ns)   --->   "%mul43_3_0_1 = fmul i32 %weight_buf_0_load_5, i32 %l2_buf_1_load_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1160 'fmul' 'mul43_3_0_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1161 [1/2] (12.3ns)   --->   "%mul43_4_0_1 = fmul i32 %weight_buf_1_load_5, i32 %l2_buf_0_load_5" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1161 'fmul' 'mul43_4_0_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1162 [1/2] (12.3ns)   --->   "%mul43_5_0_1 = fmul i32 %weight_buf_0_load_6, i32 %l2_buf_1_load_5" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1162 'fmul' 'mul43_5_0_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1163 [1/1] (1.82ns)   --->   "%add_ln113_42 = add i9 %add_ln113_1, i9 %zext_ln113_44" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1163 'add' 'add_ln113_42' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln113_48 = zext i9 %add_ln113_42" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1164 'zext' 'zext_ln113_48' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_29 : Operation 1165 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_9 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_48" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1165 'getelementptr' 'l2_buf_0_addr_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_29 : Operation 1166 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_9 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_48" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1166 'getelementptr' 'l2_buf_1_addr_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_29 : Operation 1167 [1/2] (3.25ns)   --->   "%l2_buf_0_load_6 = load i9 %l2_buf_0_addr_7" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1167 'load' 'l2_buf_0_load_6' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_29 : Operation 1168 [2/2] (12.3ns)   --->   "%mul2_0_2 = fmul i32 %weight_buf_1_load_6, i32 %l2_buf_0_load_6" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1168 'fmul' 'mul2_0_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1169 [1/2] (3.25ns)   --->   "%l2_buf_1_load_6 = load i9 %l2_buf_1_addr_7" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1169 'load' 'l2_buf_1_load_6' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_29 : Operation 1170 [2/2] (12.3ns)   --->   "%mul43_1_0_2 = fmul i32 %weight_buf_0_load_7, i32 %l2_buf_1_load_6" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1170 'fmul' 'mul43_1_0_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1171 [1/2] (3.25ns)   --->   "%l2_buf_0_load_7 = load i9 %l2_buf_0_addr_8" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1171 'load' 'l2_buf_0_load_7' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_29 : Operation 1172 [2/2] (12.3ns)   --->   "%mul43_2_0_2 = fmul i32 %weight_buf_1_load_7, i32 %l2_buf_0_load_7" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1172 'fmul' 'mul43_2_0_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1173 [1/2] (3.25ns)   --->   "%l2_buf_1_load_7 = load i9 %l2_buf_1_addr_8" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1173 'load' 'l2_buf_1_load_7' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_29 : Operation 1174 [2/2] (12.3ns)   --->   "%mul43_3_0_2 = fmul i32 %weight_buf_0_load_8, i32 %l2_buf_1_load_7" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1174 'fmul' 'mul43_3_0_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1175 [2/2] (3.25ns)   --->   "%l2_buf_0_load_8 = load i9 %l2_buf_0_addr_9" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1175 'load' 'l2_buf_0_load_8' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_29 : Operation 1176 [2/2] (3.25ns)   --->   "%l2_buf_1_load_8 = load i9 %l2_buf_1_addr_9" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1176 'load' 'l2_buf_1_load_8' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_29 : Operation 1177 [1/1] (1.73ns)   --->   "%empty_65 = add i4 %tmp_5, i4 3" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1177 'add' 'empty_65' <Predicate = (!icmp_ln97)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln113_62 = zext i4 %empty_65" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1178 'zext' 'zext_ln113_62' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_29 : Operation 1179 [1/1] (1.91ns)   --->   "%add_ln113_55 = add i8 %mul_ln113, i8 %zext_ln113_62" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1179 'add' 'add_ln113_55' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln113_63 = zext i8 %add_ln113_55" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1180 'zext' 'zext_ln113_63' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_29 : Operation 1181 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_10 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_63" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1181 'getelementptr' 'l2_buf_0_addr_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_29 : Operation 1182 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_10 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_63" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1182 'getelementptr' 'l2_buf_1_addr_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_29 : Operation 1183 [2/2] (3.25ns)   --->   "%l2_buf_0_load_9 = load i9 %l2_buf_0_addr_10" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1183 'load' 'l2_buf_0_load_9' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_29 : Operation 1184 [2/2] (3.25ns)   --->   "%l2_buf_1_load_9 = load i9 %l2_buf_1_addr_10" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1184 'load' 'l2_buf_1_load_9' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 30 <SV = 17> <Delay = 15.6>
ST_30 : Operation 1185 [1/1] (1.67ns)   --->   "%add_ln112_18 = add i13 %empty_33, i13 23" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1185 'add' 'add_ln112_18' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1186 [1/1] (0.00ns)   --->   "%lshr_ln112_20 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_18, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1186 'partselect' 'lshr_ln112_20' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_30 : Operation 1187 [1/1] (1.67ns)   --->   "%empty_37 = add i13 %empty_33, i13 24" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1187 'add' 'empty_37' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1188 [1/1] (0.00ns)   --->   "%lshr_ln112_21 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_37, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1188 'partselect' 'lshr_ln112_21' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_30 : Operation 1189 [1/1] (1.67ns)   --->   "%add_ln112_19 = add i13 %empty_33, i13 25" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1189 'add' 'add_ln112_19' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1190 [1/1] (0.00ns)   --->   "%lshr_ln112_22 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_19, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1190 'partselect' 'lshr_ln112_22' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_30 : Operation 1191 [1/1] (1.67ns)   --->   "%add_ln112_20 = add i13 %empty_33, i13 26" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1191 'add' 'add_ln112_20' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1192 [1/1] (0.00ns)   --->   "%lshr_ln112_23 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_20, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1192 'partselect' 'lshr_ln112_23' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_30 : Operation 1193 [1/2] (3.25ns)   --->   "%weight_buf_0_load_10 = load i12 %weight_buf_0_addr_10" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1193 'load' 'weight_buf_0_load_10' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_30 : Operation 1194 [1/2] (3.25ns)   --->   "%weight_buf_1_load_10 = load i12 %weight_buf_1_addr_10" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1194 'load' 'weight_buf_1_load_10' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_30 : Operation 1195 [1/2] (3.25ns)   --->   "%weight_buf_0_load_11 = load i12 %weight_buf_0_addr_11" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1195 'load' 'weight_buf_0_load_11' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_30 : Operation 1196 [1/2] (3.25ns)   --->   "%weight_buf_1_load_11 = load i12 %weight_buf_1_addr_11" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1196 'load' 'weight_buf_1_load_11' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_30 : Operation 1197 [1/1] (1.67ns)   --->   "%add_ln112_142 = add i13 %p_mid1202, i13 23" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1197 'add' 'add_ln112_142' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1198 [1/1] (0.00ns)   --->   "%lshr_ln112_21_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_142, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1198 'partselect' 'lshr_ln112_21_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_30 : Operation 1199 [1/1] (0.69ns)   --->   "%weight_buf_0_load_11_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_21_mid1, i12 %lshr_ln112_20" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1199 'select' 'weight_buf_0_load_11_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1200 [1/1] (0.00ns)   --->   "%weight_buf_0_load_11_mid2 = zext i12 %weight_buf_0_load_11_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1200 'zext' 'weight_buf_0_load_11_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 1201 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_12 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_11_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1201 'getelementptr' 'weight_buf_0_addr_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 1202 [2/2] (3.25ns)   --->   "%weight_buf_0_load_12 = load i12 %weight_buf_0_addr_12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1202 'load' 'weight_buf_0_load_12' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_30 : Operation 1203 [1/1] (1.67ns)   --->   "%p_mid1210 = add i13 %p_mid1202, i13 24" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1203 'add' 'p_mid1210' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1204 [1/1] (0.00ns)   --->   "%lshr_ln112_22_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1210, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1204 'partselect' 'lshr_ln112_22_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_30 : Operation 1205 [1/1] (0.69ns)   --->   "%weight_buf_1_load_12_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_22_mid1, i12 %lshr_ln112_21" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1205 'select' 'weight_buf_1_load_12_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1206 [1/1] (0.00ns)   --->   "%weight_buf_1_load_12_mid2 = zext i12 %weight_buf_1_load_12_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1206 'zext' 'weight_buf_1_load_12_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 1207 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_12 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_12_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1207 'getelementptr' 'weight_buf_1_addr_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 1208 [2/2] (3.25ns)   --->   "%weight_buf_1_load_12 = load i12 %weight_buf_1_addr_12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1208 'load' 'weight_buf_1_load_12' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_30 : Operation 1209 [1/1] (1.67ns)   --->   "%add_ln112_143 = add i13 %p_mid1202, i13 25" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1209 'add' 'add_ln112_143' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1210 [1/1] (0.00ns)   --->   "%lshr_ln112_23_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_143, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1210 'partselect' 'lshr_ln112_23_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_30 : Operation 1211 [1/1] (0.69ns)   --->   "%weight_buf_0_load_12_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_23_mid1, i12 %lshr_ln112_22" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1211 'select' 'weight_buf_0_load_12_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1212 [1/1] (0.00ns)   --->   "%weight_buf_0_load_12_mid2 = zext i12 %weight_buf_0_load_12_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1212 'zext' 'weight_buf_0_load_12_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 1213 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_13 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_12_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1213 'getelementptr' 'weight_buf_0_addr_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 1214 [2/2] (3.25ns)   --->   "%weight_buf_0_load_13 = load i12 %weight_buf_0_addr_13" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1214 'load' 'weight_buf_0_load_13' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_30 : Operation 1215 [1/1] (1.67ns)   --->   "%add_ln112_144 = add i13 %p_mid1202, i13 26" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1215 'add' 'add_ln112_144' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1216 [1/1] (0.00ns)   --->   "%lshr_ln112_24_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_144, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1216 'partselect' 'lshr_ln112_24_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_30 : Operation 1217 [1/1] (0.69ns)   --->   "%weight_buf_1_load_13_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_24_mid1, i12 %lshr_ln112_23" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1217 'select' 'weight_buf_1_load_13_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1218 [1/1] (0.00ns)   --->   "%weight_buf_1_load_13_mid2 = zext i12 %weight_buf_1_load_13_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1218 'zext' 'weight_buf_1_load_13_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 1219 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_13 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_13_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1219 'getelementptr' 'weight_buf_1_addr_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 1220 [2/2] (3.25ns)   --->   "%weight_buf_1_load_13 = load i12 %weight_buf_1_addr_13" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1220 'load' 'weight_buf_1_load_13' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_30 : Operation 1221 [2/4] (10.5ns)   --->   "%somme_4 = fadd i32 %weight_buf_0_load, i32 %mul2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1221 'fadd' 'somme_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1222 [1/2] (12.3ns)   --->   "%mul2_0_2 = fmul i32 %weight_buf_1_load_6, i32 %l2_buf_0_load_6" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1222 'fmul' 'mul2_0_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1223 [1/2] (12.3ns)   --->   "%mul43_1_0_2 = fmul i32 %weight_buf_0_load_7, i32 %l2_buf_1_load_6" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1223 'fmul' 'mul43_1_0_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1224 [1/2] (12.3ns)   --->   "%mul43_2_0_2 = fmul i32 %weight_buf_1_load_7, i32 %l2_buf_0_load_7" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1224 'fmul' 'mul43_2_0_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1225 [1/2] (12.3ns)   --->   "%mul43_3_0_2 = fmul i32 %weight_buf_0_load_8, i32 %l2_buf_1_load_7" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1225 'fmul' 'mul43_3_0_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1226 [1/2] (3.25ns)   --->   "%l2_buf_0_load_8 = load i9 %l2_buf_0_addr_9" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1226 'load' 'l2_buf_0_load_8' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_30 : Operation 1227 [2/2] (12.3ns)   --->   "%mul43_4_0_2 = fmul i32 %weight_buf_1_load_8, i32 %l2_buf_0_load_8" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1227 'fmul' 'mul43_4_0_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1228 [1/2] (3.25ns)   --->   "%l2_buf_1_load_8 = load i9 %l2_buf_1_addr_9" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1228 'load' 'l2_buf_1_load_8' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_30 : Operation 1229 [2/2] (12.3ns)   --->   "%mul43_5_0_2 = fmul i32 %weight_buf_0_load_9, i32 %l2_buf_1_load_8" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1229 'fmul' 'mul43_5_0_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1230 [1/1] (0.00ns)   --->   "%zext_ln113_61 = zext i4 %empty_65" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1230 'zext' 'zext_ln113_61' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 1231 [1/1] (1.82ns)   --->   "%add_ln113_56 = add i9 %add_ln113, i9 %zext_ln113_61" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1231 'add' 'add_ln113_56' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln113_64 = zext i9 %add_ln113_56" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1232 'zext' 'zext_ln113_64' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 1233 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_11 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_64" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1233 'getelementptr' 'l2_buf_0_addr_11' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 1234 [1/1] (1.82ns)   --->   "%add_ln113_57 = add i9 %add_ln113_1, i9 %zext_ln113_61" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1234 'add' 'add_ln113_57' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln113_65 = zext i9 %add_ln113_57" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1235 'zext' 'zext_ln113_65' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 1236 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_12 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_65" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1236 'getelementptr' 'l2_buf_0_addr_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 1237 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_11 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_64" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1237 'getelementptr' 'l2_buf_1_addr_11' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 1238 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_12 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_65" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1238 'getelementptr' 'l2_buf_1_addr_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 1239 [1/2] (3.25ns)   --->   "%l2_buf_0_load_9 = load i9 %l2_buf_0_addr_10" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1239 'load' 'l2_buf_0_load_9' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_30 : Operation 1240 [2/2] (12.3ns)   --->   "%mul2_0_3 = fmul i32 %weight_buf_1_load_9, i32 %l2_buf_0_load_9" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1240 'fmul' 'mul2_0_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1241 [1/2] (3.25ns)   --->   "%l2_buf_1_load_9 = load i9 %l2_buf_1_addr_10" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1241 'load' 'l2_buf_1_load_9' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_30 : Operation 1242 [2/2] (12.3ns)   --->   "%mul43_1_0_3 = fmul i32 %weight_buf_0_load_10, i32 %l2_buf_1_load_9" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1242 'fmul' 'mul43_1_0_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1243 [2/2] (3.25ns)   --->   "%l2_buf_0_load_10 = load i9 %l2_buf_0_addr_11" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1243 'load' 'l2_buf_0_load_10' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_30 : Operation 1244 [2/2] (3.25ns)   --->   "%l2_buf_1_load_10 = load i9 %l2_buf_1_addr_11" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1244 'load' 'l2_buf_1_load_10' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_30 : Operation 1245 [2/2] (3.25ns)   --->   "%l2_buf_0_load_11 = load i9 %l2_buf_0_addr_12" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1245 'load' 'l2_buf_0_load_11' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_30 : Operation 1246 [2/2] (3.25ns)   --->   "%l2_buf_1_load_11 = load i9 %l2_buf_1_addr_12" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1246 'load' 'l2_buf_1_load_11' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 31 <SV = 18> <Delay = 15.6>
ST_31 : Operation 1247 [1/1] (1.67ns)   --->   "%add_ln112_21 = add i13 %empty_33, i13 27" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1247 'add' 'add_ln112_21' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1248 [1/1] (0.00ns)   --->   "%lshr_ln112_24 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_21, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1248 'partselect' 'lshr_ln112_24' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_31 : Operation 1249 [1/1] (1.67ns)   --->   "%add_ln112_22 = add i13 %empty_33, i13 28" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1249 'add' 'add_ln112_22' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1250 [1/1] (0.00ns)   --->   "%lshr_ln112_25 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_22, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1250 'partselect' 'lshr_ln112_25' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_31 : Operation 1251 [1/1] (1.67ns)   --->   "%add_ln112_23 = add i13 %empty_33, i13 29" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1251 'add' 'add_ln112_23' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1252 [1/1] (0.00ns)   --->   "%lshr_ln112_26 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_23, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1252 'partselect' 'lshr_ln112_26' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_31 : Operation 1253 [1/1] (1.67ns)   --->   "%empty_38 = add i13 %empty_33, i13 30" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1253 'add' 'empty_38' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1254 [1/1] (0.00ns)   --->   "%lshr_ln112_27 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_38, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1254 'partselect' 'lshr_ln112_27' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_31 : Operation 1255 [1/2] (3.25ns)   --->   "%weight_buf_0_load_12 = load i12 %weight_buf_0_addr_12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1255 'load' 'weight_buf_0_load_12' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_31 : Operation 1256 [1/2] (3.25ns)   --->   "%weight_buf_1_load_12 = load i12 %weight_buf_1_addr_12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1256 'load' 'weight_buf_1_load_12' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_31 : Operation 1257 [1/2] (3.25ns)   --->   "%weight_buf_0_load_13 = load i12 %weight_buf_0_addr_13" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1257 'load' 'weight_buf_0_load_13' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_31 : Operation 1258 [1/2] (3.25ns)   --->   "%weight_buf_1_load_13 = load i12 %weight_buf_1_addr_13" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1258 'load' 'weight_buf_1_load_13' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_31 : Operation 1259 [1/1] (1.67ns)   --->   "%add_ln112_145 = add i13 %p_mid1202, i13 27" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1259 'add' 'add_ln112_145' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1260 [1/1] (0.00ns)   --->   "%lshr_ln112_25_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_145, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1260 'partselect' 'lshr_ln112_25_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_31 : Operation 1261 [1/1] (0.69ns)   --->   "%weight_buf_0_load_13_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_25_mid1, i12 %lshr_ln112_24" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1261 'select' 'weight_buf_0_load_13_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1262 [1/1] (0.00ns)   --->   "%weight_buf_0_load_13_mid2 = zext i12 %weight_buf_0_load_13_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1262 'zext' 'weight_buf_0_load_13_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_31 : Operation 1263 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_14 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_13_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1263 'getelementptr' 'weight_buf_0_addr_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_31 : Operation 1264 [2/2] (3.25ns)   --->   "%weight_buf_0_load_14 = load i12 %weight_buf_0_addr_14" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1264 'load' 'weight_buf_0_load_14' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_31 : Operation 1265 [1/1] (1.67ns)   --->   "%add_ln112_146 = add i13 %p_mid1202, i13 28" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1265 'add' 'add_ln112_146' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1266 [1/1] (0.00ns)   --->   "%lshr_ln112_26_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_146, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1266 'partselect' 'lshr_ln112_26_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_31 : Operation 1267 [1/1] (0.69ns)   --->   "%weight_buf_1_load_14_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_26_mid1, i12 %lshr_ln112_25" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1267 'select' 'weight_buf_1_load_14_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1268 [1/1] (0.00ns)   --->   "%weight_buf_1_load_14_mid2 = zext i12 %weight_buf_1_load_14_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1268 'zext' 'weight_buf_1_load_14_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_31 : Operation 1269 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_14 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_14_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1269 'getelementptr' 'weight_buf_1_addr_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_31 : Operation 1270 [2/2] (3.25ns)   --->   "%weight_buf_1_load_14 = load i12 %weight_buf_1_addr_14" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1270 'load' 'weight_buf_1_load_14' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_31 : Operation 1271 [1/1] (1.67ns)   --->   "%add_ln112_147 = add i13 %p_mid1202, i13 29" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1271 'add' 'add_ln112_147' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1272 [1/1] (0.00ns)   --->   "%lshr_ln112_27_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_147, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1272 'partselect' 'lshr_ln112_27_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_31 : Operation 1273 [1/1] (0.69ns)   --->   "%weight_buf_0_load_14_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_27_mid1, i12 %lshr_ln112_26" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1273 'select' 'weight_buf_0_load_14_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1274 [1/1] (0.00ns)   --->   "%weight_buf_0_load_14_mid2 = zext i12 %weight_buf_0_load_14_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1274 'zext' 'weight_buf_0_load_14_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_31 : Operation 1275 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_15 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_14_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1275 'getelementptr' 'weight_buf_0_addr_15' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_31 : Operation 1276 [2/2] (3.25ns)   --->   "%weight_buf_0_load_15 = load i12 %weight_buf_0_addr_15" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1276 'load' 'weight_buf_0_load_15' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_31 : Operation 1277 [1/1] (1.67ns)   --->   "%p_mid1212 = add i13 %p_mid1202, i13 30" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1277 'add' 'p_mid1212' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1278 [1/1] (0.00ns)   --->   "%lshr_ln112_28_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1212, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1278 'partselect' 'lshr_ln112_28_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_31 : Operation 1279 [1/1] (0.69ns)   --->   "%weight_buf_1_load_15_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_28_mid1, i12 %lshr_ln112_27" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1279 'select' 'weight_buf_1_load_15_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1280 [1/1] (0.00ns)   --->   "%weight_buf_1_load_15_mid2 = zext i12 %weight_buf_1_load_15_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1280 'zext' 'weight_buf_1_load_15_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_31 : Operation 1281 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_15 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_15_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1281 'getelementptr' 'weight_buf_1_addr_15' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_31 : Operation 1282 [2/2] (3.25ns)   --->   "%weight_buf_1_load_15 = load i12 %weight_buf_1_addr_15" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1282 'load' 'weight_buf_1_load_15' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_31 : Operation 1283 [1/4] (10.5ns)   --->   "%somme_4 = fadd i32 %weight_buf_0_load, i32 %mul2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1283 'fadd' 'somme_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1284 [1/2] (12.3ns)   --->   "%mul43_4_0_2 = fmul i32 %weight_buf_1_load_8, i32 %l2_buf_0_load_8" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1284 'fmul' 'mul43_4_0_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1285 [1/2] (12.3ns)   --->   "%mul43_5_0_2 = fmul i32 %weight_buf_0_load_9, i32 %l2_buf_1_load_8" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1285 'fmul' 'mul43_5_0_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1286 [1/2] (12.3ns)   --->   "%mul2_0_3 = fmul i32 %weight_buf_1_load_9, i32 %l2_buf_0_load_9" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1286 'fmul' 'mul2_0_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1287 [1/2] (12.3ns)   --->   "%mul43_1_0_3 = fmul i32 %weight_buf_0_load_10, i32 %l2_buf_1_load_9" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1287 'fmul' 'mul43_1_0_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1288 [1/2] (3.25ns)   --->   "%l2_buf_0_load_10 = load i9 %l2_buf_0_addr_11" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1288 'load' 'l2_buf_0_load_10' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_31 : Operation 1289 [2/2] (12.3ns)   --->   "%mul43_2_0_3 = fmul i32 %weight_buf_1_load_10, i32 %l2_buf_0_load_10" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1289 'fmul' 'mul43_2_0_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1290 [1/2] (3.25ns)   --->   "%l2_buf_1_load_10 = load i9 %l2_buf_1_addr_11" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1290 'load' 'l2_buf_1_load_10' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_31 : Operation 1291 [2/2] (12.3ns)   --->   "%mul43_3_0_3 = fmul i32 %weight_buf_0_load_11, i32 %l2_buf_1_load_10" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1291 'fmul' 'mul43_3_0_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1292 [1/2] (3.25ns)   --->   "%l2_buf_0_load_11 = load i9 %l2_buf_0_addr_12" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1292 'load' 'l2_buf_0_load_11' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_31 : Operation 1293 [2/2] (12.3ns)   --->   "%mul43_4_0_3 = fmul i32 %weight_buf_1_load_11, i32 %l2_buf_0_load_11" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1293 'fmul' 'mul43_4_0_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1294 [1/2] (3.25ns)   --->   "%l2_buf_1_load_11 = load i9 %l2_buf_1_addr_12" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1294 'load' 'l2_buf_1_load_11' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_31 : Operation 1295 [2/2] (12.3ns)   --->   "%mul43_5_0_3 = fmul i32 %weight_buf_0_load_12, i32 %l2_buf_1_load_11" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1295 'fmul' 'mul43_5_0_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1296 [1/1] (1.73ns)   --->   "%empty_66 = add i4 %tmp_5, i4 4" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1296 'add' 'empty_66' <Predicate = (!icmp_ln97)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln113_78 = zext i4 %empty_66" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1297 'zext' 'zext_ln113_78' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_31 : Operation 1298 [1/1] (0.00ns)   --->   "%zext_ln113_79 = zext i4 %empty_66" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1298 'zext' 'zext_ln113_79' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_31 : Operation 1299 [1/1] (1.91ns)   --->   "%add_ln113_70 = add i8 %mul_ln113, i8 %zext_ln113_79" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1299 'add' 'add_ln113_70' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1300 [1/1] (0.00ns)   --->   "%zext_ln113_80 = zext i8 %add_ln113_70" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1300 'zext' 'zext_ln113_80' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_31 : Operation 1301 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_13 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_80" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1301 'getelementptr' 'l2_buf_0_addr_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_31 : Operation 1302 [1/1] (1.82ns)   --->   "%add_ln113_71 = add i9 %add_ln113, i9 %zext_ln113_78" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1302 'add' 'add_ln113_71' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln113_81 = zext i9 %add_ln113_71" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1303 'zext' 'zext_ln113_81' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_31 : Operation 1304 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_14 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_81" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1304 'getelementptr' 'l2_buf_0_addr_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_31 : Operation 1305 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_13 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_80" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1305 'getelementptr' 'l2_buf_1_addr_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_31 : Operation 1306 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_14 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_81" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1306 'getelementptr' 'l2_buf_1_addr_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_31 : Operation 1307 [2/2] (3.25ns)   --->   "%l2_buf_0_load_12 = load i9 %l2_buf_0_addr_13" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1307 'load' 'l2_buf_0_load_12' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_31 : Operation 1308 [2/2] (3.25ns)   --->   "%l2_buf_1_load_12 = load i9 %l2_buf_1_addr_13" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1308 'load' 'l2_buf_1_load_12' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_31 : Operation 1309 [2/2] (3.25ns)   --->   "%l2_buf_0_load_13 = load i9 %l2_buf_0_addr_14" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1309 'load' 'l2_buf_0_load_13' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_31 : Operation 1310 [2/2] (3.25ns)   --->   "%l2_buf_1_load_13 = load i9 %l2_buf_1_addr_14" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1310 'load' 'l2_buf_1_load_13' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 32 <SV = 19> <Delay = 15.6>
ST_32 : Operation 1311 [1/1] (1.67ns)   --->   "%add_ln112_24 = add i13 %empty_33, i13 31" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1311 'add' 'add_ln112_24' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1312 [1/1] (0.00ns)   --->   "%lshr_ln112_28 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_24, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1312 'partselect' 'lshr_ln112_28' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_32 : Operation 1313 [1/1] (1.67ns)   --->   "%add_ln112_25 = add i13 %empty_33, i13 32" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1313 'add' 'add_ln112_25' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1314 [1/1] (0.00ns)   --->   "%lshr_ln112_29 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_25, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1314 'partselect' 'lshr_ln112_29' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_32 : Operation 1315 [1/1] (1.67ns)   --->   "%add_ln112_26 = add i13 %empty_33, i13 33" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1315 'add' 'add_ln112_26' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1316 [1/1] (0.00ns)   --->   "%lshr_ln112_30 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_26, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1316 'partselect' 'lshr_ln112_30' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_32 : Operation 1317 [1/1] (1.67ns)   --->   "%add_ln112_27 = add i13 %empty_33, i13 34" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1317 'add' 'add_ln112_27' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1318 [1/1] (0.00ns)   --->   "%lshr_ln112_31 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_27, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1318 'partselect' 'lshr_ln112_31' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_32 : Operation 1319 [1/2] (3.25ns)   --->   "%weight_buf_0_load_14 = load i12 %weight_buf_0_addr_14" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1319 'load' 'weight_buf_0_load_14' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_32 : Operation 1320 [1/2] (3.25ns)   --->   "%weight_buf_1_load_14 = load i12 %weight_buf_1_addr_14" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1320 'load' 'weight_buf_1_load_14' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_32 : Operation 1321 [1/2] (3.25ns)   --->   "%weight_buf_0_load_15 = load i12 %weight_buf_0_addr_15" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1321 'load' 'weight_buf_0_load_15' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_32 : Operation 1322 [1/2] (3.25ns)   --->   "%weight_buf_1_load_15 = load i12 %weight_buf_1_addr_15" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1322 'load' 'weight_buf_1_load_15' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_32 : Operation 1323 [1/1] (1.67ns)   --->   "%add_ln112_148 = add i13 %p_mid1202, i13 31" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1323 'add' 'add_ln112_148' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1324 [1/1] (0.00ns)   --->   "%lshr_ln112_29_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_148, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1324 'partselect' 'lshr_ln112_29_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_32 : Operation 1325 [1/1] (0.69ns)   --->   "%weight_buf_0_load_15_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_29_mid1, i12 %lshr_ln112_28" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1325 'select' 'weight_buf_0_load_15_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1326 [1/1] (0.00ns)   --->   "%weight_buf_0_load_15_mid2 = zext i12 %weight_buf_0_load_15_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1326 'zext' 'weight_buf_0_load_15_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_32 : Operation 1327 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_16 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_15_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1327 'getelementptr' 'weight_buf_0_addr_16' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_32 : Operation 1328 [2/2] (3.25ns)   --->   "%weight_buf_0_load_16 = load i12 %weight_buf_0_addr_16" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1328 'load' 'weight_buf_0_load_16' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_32 : Operation 1329 [1/1] (1.67ns)   --->   "%add_ln112_149 = add i13 %p_mid1202, i13 32" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1329 'add' 'add_ln112_149' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1330 [1/1] (0.00ns)   --->   "%lshr_ln112_30_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_149, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1330 'partselect' 'lshr_ln112_30_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_32 : Operation 1331 [1/1] (0.69ns)   --->   "%weight_buf_1_load_16_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_30_mid1, i12 %lshr_ln112_29" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1331 'select' 'weight_buf_1_load_16_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1332 [1/1] (0.00ns)   --->   "%weight_buf_1_load_16_mid2 = zext i12 %weight_buf_1_load_16_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1332 'zext' 'weight_buf_1_load_16_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_32 : Operation 1333 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_16 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_16_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1333 'getelementptr' 'weight_buf_1_addr_16' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_32 : Operation 1334 [2/2] (3.25ns)   --->   "%weight_buf_1_load_16 = load i12 %weight_buf_1_addr_16" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1334 'load' 'weight_buf_1_load_16' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_32 : Operation 1335 [1/1] (1.67ns)   --->   "%add_ln112_150 = add i13 %p_mid1202, i13 33" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1335 'add' 'add_ln112_150' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1336 [1/1] (0.00ns)   --->   "%lshr_ln112_31_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_150, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1336 'partselect' 'lshr_ln112_31_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_32 : Operation 1337 [1/1] (0.69ns)   --->   "%weight_buf_0_load_16_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_31_mid1, i12 %lshr_ln112_30" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1337 'select' 'weight_buf_0_load_16_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1338 [1/1] (0.00ns)   --->   "%weight_buf_0_load_16_mid2 = zext i12 %weight_buf_0_load_16_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1338 'zext' 'weight_buf_0_load_16_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_32 : Operation 1339 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_17 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_16_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1339 'getelementptr' 'weight_buf_0_addr_17' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_32 : Operation 1340 [2/2] (3.25ns)   --->   "%weight_buf_0_load_17 = load i12 %weight_buf_0_addr_17" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1340 'load' 'weight_buf_0_load_17' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_32 : Operation 1341 [1/1] (1.67ns)   --->   "%add_ln112_151 = add i13 %p_mid1202, i13 34" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1341 'add' 'add_ln112_151' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1342 [1/1] (0.00ns)   --->   "%lshr_ln112_32_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_151, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1342 'partselect' 'lshr_ln112_32_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_32 : Operation 1343 [1/1] (0.69ns)   --->   "%weight_buf_1_load_17_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_32_mid1, i12 %lshr_ln112_31" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1343 'select' 'weight_buf_1_load_17_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1344 [1/1] (0.00ns)   --->   "%weight_buf_1_load_17_mid2 = zext i12 %weight_buf_1_load_17_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1344 'zext' 'weight_buf_1_load_17_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_32 : Operation 1345 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_17 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_17_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1345 'getelementptr' 'weight_buf_1_addr_17' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_32 : Operation 1346 [2/2] (3.25ns)   --->   "%weight_buf_1_load_17 = load i12 %weight_buf_1_addr_17" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1346 'load' 'weight_buf_1_load_17' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_32 : Operation 1347 [1/1] (1.91ns)   --->   "%add_ln113_13 = add i8 %mul_ln113_1, i8 %zext_ln113_11" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1347 'add' 'add_ln113_13' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln113_15 = zext i8 %add_ln113_13" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1348 'zext' 'zext_ln113_15' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_32 : Operation 1349 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_16 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_15" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1349 'getelementptr' 'l2_buf_0_addr_16' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_32 : Operation 1350 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_16 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_15" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1350 'getelementptr' 'l2_buf_1_addr_16' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_32 : Operation 1351 [4/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul43_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1351 'fadd' 'somme_5' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1352 [1/2] (12.3ns)   --->   "%mul43_2_0_3 = fmul i32 %weight_buf_1_load_10, i32 %l2_buf_0_load_10" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1352 'fmul' 'mul43_2_0_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1353 [1/2] (12.3ns)   --->   "%mul43_3_0_3 = fmul i32 %weight_buf_0_load_11, i32 %l2_buf_1_load_10" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1353 'fmul' 'mul43_3_0_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1354 [1/2] (12.3ns)   --->   "%mul43_4_0_3 = fmul i32 %weight_buf_1_load_11, i32 %l2_buf_0_load_11" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1354 'fmul' 'mul43_4_0_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1355 [1/2] (12.3ns)   --->   "%mul43_5_0_3 = fmul i32 %weight_buf_0_load_12, i32 %l2_buf_1_load_11" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1355 'fmul' 'mul43_5_0_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1356 [1/1] (1.82ns)   --->   "%add_ln113_72 = add i9 %add_ln113_1, i9 %zext_ln113_78" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1356 'add' 'add_ln113_72' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln113_82 = zext i9 %add_ln113_72" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1357 'zext' 'zext_ln113_82' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_32 : Operation 1358 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_15 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_82" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1358 'getelementptr' 'l2_buf_0_addr_15' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_32 : Operation 1359 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_15 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_82" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1359 'getelementptr' 'l2_buf_1_addr_15' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_32 : Operation 1360 [1/2] (3.25ns)   --->   "%l2_buf_0_load_12 = load i9 %l2_buf_0_addr_13" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1360 'load' 'l2_buf_0_load_12' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_32 : Operation 1361 [2/2] (12.3ns)   --->   "%mul2_0_4 = fmul i32 %weight_buf_1_load_12, i32 %l2_buf_0_load_12" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1361 'fmul' 'mul2_0_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1362 [1/2] (3.25ns)   --->   "%l2_buf_1_load_12 = load i9 %l2_buf_1_addr_13" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1362 'load' 'l2_buf_1_load_12' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_32 : Operation 1363 [2/2] (12.3ns)   --->   "%mul43_1_0_4 = fmul i32 %weight_buf_0_load_13, i32 %l2_buf_1_load_12" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1363 'fmul' 'mul43_1_0_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1364 [1/2] (3.25ns)   --->   "%l2_buf_0_load_13 = load i9 %l2_buf_0_addr_14" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1364 'load' 'l2_buf_0_load_13' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_32 : Operation 1365 [2/2] (12.3ns)   --->   "%mul43_2_0_4 = fmul i32 %weight_buf_1_load_13, i32 %l2_buf_0_load_13" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1365 'fmul' 'mul43_2_0_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1366 [1/2] (3.25ns)   --->   "%l2_buf_1_load_13 = load i9 %l2_buf_1_addr_14" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1366 'load' 'l2_buf_1_load_13' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_32 : Operation 1367 [2/2] (12.3ns)   --->   "%mul43_3_0_4 = fmul i32 %weight_buf_0_load_14, i32 %l2_buf_1_load_13" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1367 'fmul' 'mul43_3_0_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1368 [2/2] (3.25ns)   --->   "%l2_buf_0_load_14 = load i9 %l2_buf_0_addr_15" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1368 'load' 'l2_buf_0_load_14' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_32 : Operation 1369 [2/2] (3.25ns)   --->   "%l2_buf_1_load_14 = load i9 %l2_buf_1_addr_15" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1369 'load' 'l2_buf_1_load_14' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_32 : Operation 1370 [2/2] (3.25ns)   --->   "%l2_buf_0_load_15 = load i9 %l2_buf_0_addr_16" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1370 'load' 'l2_buf_0_load_15' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_32 : Operation 1371 [2/2] (3.25ns)   --->   "%l2_buf_1_load_15 = load i9 %l2_buf_1_addr_16" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1371 'load' 'l2_buf_1_load_15' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 33 <SV = 20> <Delay = 15.6>
ST_33 : Operation 1372 [1/1] (1.67ns)   --->   "%add_ln112_28 = add i13 %empty_33, i13 35" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1372 'add' 'add_ln112_28' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1373 [1/1] (0.00ns)   --->   "%lshr_ln112_32 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_28, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1373 'partselect' 'lshr_ln112_32' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_33 : Operation 1374 [1/1] (1.67ns)   --->   "%empty_39 = add i13 %empty_33, i13 36" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1374 'add' 'empty_39' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1375 [1/1] (0.00ns)   --->   "%lshr_ln112_33 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_39, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1375 'partselect' 'lshr_ln112_33' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_33 : Operation 1376 [1/1] (1.67ns)   --->   "%add_ln112_29 = add i13 %empty_33, i13 37" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1376 'add' 'add_ln112_29' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1377 [1/1] (0.00ns)   --->   "%lshr_ln112_34 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_29, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1377 'partselect' 'lshr_ln112_34' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_33 : Operation 1378 [1/1] (1.67ns)   --->   "%add_ln112_30 = add i13 %empty_33, i13 38" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1378 'add' 'add_ln112_30' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1379 [1/1] (0.00ns)   --->   "%lshr_ln112_35 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_30, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1379 'partselect' 'lshr_ln112_35' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_33 : Operation 1380 [1/2] (3.25ns)   --->   "%weight_buf_0_load_16 = load i12 %weight_buf_0_addr_16" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1380 'load' 'weight_buf_0_load_16' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_33 : Operation 1381 [1/2] (3.25ns)   --->   "%weight_buf_1_load_16 = load i12 %weight_buf_1_addr_16" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1381 'load' 'weight_buf_1_load_16' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_33 : Operation 1382 [1/2] (3.25ns)   --->   "%weight_buf_0_load_17 = load i12 %weight_buf_0_addr_17" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1382 'load' 'weight_buf_0_load_17' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_33 : Operation 1383 [1/2] (3.25ns)   --->   "%weight_buf_1_load_17 = load i12 %weight_buf_1_addr_17" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1383 'load' 'weight_buf_1_load_17' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_33 : Operation 1384 [1/1] (1.67ns)   --->   "%add_ln112_152 = add i13 %p_mid1202, i13 35" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1384 'add' 'add_ln112_152' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1385 [1/1] (0.00ns)   --->   "%lshr_ln112_33_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_152, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1385 'partselect' 'lshr_ln112_33_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_33 : Operation 1386 [1/1] (0.69ns)   --->   "%weight_buf_0_load_17_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_33_mid1, i12 %lshr_ln112_32" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1386 'select' 'weight_buf_0_load_17_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1387 [1/1] (0.00ns)   --->   "%weight_buf_0_load_17_mid2 = zext i12 %weight_buf_0_load_17_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1387 'zext' 'weight_buf_0_load_17_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 1388 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_18 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_17_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1388 'getelementptr' 'weight_buf_0_addr_18' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 1389 [2/2] (3.25ns)   --->   "%weight_buf_0_load_18 = load i12 %weight_buf_0_addr_18" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1389 'load' 'weight_buf_0_load_18' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_33 : Operation 1390 [1/1] (1.67ns)   --->   "%p_mid1214 = add i13 %p_mid1202, i13 36" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1390 'add' 'p_mid1214' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1391 [1/1] (0.00ns)   --->   "%lshr_ln112_34_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1214, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1391 'partselect' 'lshr_ln112_34_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_33 : Operation 1392 [1/1] (0.69ns)   --->   "%weight_buf_1_load_18_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_34_mid1, i12 %lshr_ln112_33" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1392 'select' 'weight_buf_1_load_18_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1393 [1/1] (0.00ns)   --->   "%weight_buf_1_load_18_mid2 = zext i12 %weight_buf_1_load_18_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1393 'zext' 'weight_buf_1_load_18_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 1394 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_18 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_18_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1394 'getelementptr' 'weight_buf_1_addr_18' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 1395 [2/2] (3.25ns)   --->   "%weight_buf_1_load_18 = load i12 %weight_buf_1_addr_18" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1395 'load' 'weight_buf_1_load_18' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_33 : Operation 1396 [1/1] (1.67ns)   --->   "%add_ln112_153 = add i13 %p_mid1202, i13 37" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1396 'add' 'add_ln112_153' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1397 [1/1] (0.00ns)   --->   "%lshr_ln112_35_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_153, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1397 'partselect' 'lshr_ln112_35_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_33 : Operation 1398 [1/1] (0.69ns)   --->   "%weight_buf_0_load_18_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_35_mid1, i12 %lshr_ln112_34" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1398 'select' 'weight_buf_0_load_18_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1399 [1/1] (0.00ns)   --->   "%weight_buf_0_load_18_mid2 = zext i12 %weight_buf_0_load_18_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1399 'zext' 'weight_buf_0_load_18_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 1400 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_19 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_18_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1400 'getelementptr' 'weight_buf_0_addr_19' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 1401 [2/2] (3.25ns)   --->   "%weight_buf_0_load_19 = load i12 %weight_buf_0_addr_19" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1401 'load' 'weight_buf_0_load_19' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_33 : Operation 1402 [1/1] (1.67ns)   --->   "%add_ln112_154 = add i13 %p_mid1202, i13 38" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1402 'add' 'add_ln112_154' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1403 [1/1] (0.00ns)   --->   "%lshr_ln112_36_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_154, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1403 'partselect' 'lshr_ln112_36_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_33 : Operation 1404 [1/1] (0.69ns)   --->   "%weight_buf_1_load_19_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_36_mid1, i12 %lshr_ln112_35" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1404 'select' 'weight_buf_1_load_19_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1405 [1/1] (0.00ns)   --->   "%weight_buf_1_load_19_mid2 = zext i12 %weight_buf_1_load_19_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1405 'zext' 'weight_buf_1_load_19_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 1406 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_19 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_19_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1406 'getelementptr' 'weight_buf_1_addr_19' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 1407 [2/2] (3.25ns)   --->   "%weight_buf_1_load_19 = load i12 %weight_buf_1_addr_19" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1407 'load' 'weight_buf_1_load_19' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_33 : Operation 1408 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i8 %mul_ln113_1" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1408 'zext' 'zext_ln113_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 1409 [1/1] (1.82ns)   --->   "%add_ln113_2 = add i9 %zext_ln113_3, i9 169" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1409 'add' 'add_ln113_2' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1410 [1/1] (1.82ns)   --->   "%add_ln113_3 = add i9 %zext_ln113_3, i9 338" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1410 'add' 'add_ln113_3' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1411 [1/1] (1.82ns)   --->   "%add_ln113_14 = add i9 %add_ln113_2, i9 %zext_ln113_10" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1411 'add' 'add_ln113_14' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1412 [1/1] (0.00ns)   --->   "%zext_ln113_16 = zext i9 %add_ln113_14" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1412 'zext' 'zext_ln113_16' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 1413 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_17 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_16" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1413 'getelementptr' 'l2_buf_0_addr_17' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 1414 [1/1] (1.82ns)   --->   "%add_ln113_15 = add i9 %add_ln113_3, i9 %zext_ln113_10" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1414 'add' 'add_ln113_15' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1415 [1/1] (0.00ns)   --->   "%zext_ln113_17 = zext i9 %add_ln113_15" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1415 'zext' 'zext_ln113_17' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 1416 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_18 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_17" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1416 'getelementptr' 'l2_buf_0_addr_18' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 1417 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_17 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_16" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1417 'getelementptr' 'l2_buf_1_addr_17' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 1418 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_18 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_17" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1418 'getelementptr' 'l2_buf_1_addr_18' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_33 : Operation 1419 [3/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul43_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1419 'fadd' 'somme_5' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1420 [1/2] (12.3ns)   --->   "%mul2_0_4 = fmul i32 %weight_buf_1_load_12, i32 %l2_buf_0_load_12" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1420 'fmul' 'mul2_0_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1421 [1/2] (12.3ns)   --->   "%mul43_1_0_4 = fmul i32 %weight_buf_0_load_13, i32 %l2_buf_1_load_12" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1421 'fmul' 'mul43_1_0_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1422 [1/2] (12.3ns)   --->   "%mul43_2_0_4 = fmul i32 %weight_buf_1_load_13, i32 %l2_buf_0_load_13" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1422 'fmul' 'mul43_2_0_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1423 [1/2] (12.3ns)   --->   "%mul43_3_0_4 = fmul i32 %weight_buf_0_load_14, i32 %l2_buf_1_load_13" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1423 'fmul' 'mul43_3_0_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1424 [1/2] (3.25ns)   --->   "%l2_buf_0_load_14 = load i9 %l2_buf_0_addr_15" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1424 'load' 'l2_buf_0_load_14' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_33 : Operation 1425 [2/2] (12.3ns)   --->   "%mul43_4_0_4 = fmul i32 %weight_buf_1_load_14, i32 %l2_buf_0_load_14" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1425 'fmul' 'mul43_4_0_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1426 [1/2] (3.25ns)   --->   "%l2_buf_1_load_14 = load i9 %l2_buf_1_addr_15" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1426 'load' 'l2_buf_1_load_14' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_33 : Operation 1427 [2/2] (12.3ns)   --->   "%mul43_5_0_4 = fmul i32 %weight_buf_0_load_15, i32 %l2_buf_1_load_14" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1427 'fmul' 'mul43_5_0_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1428 [1/2] (3.25ns)   --->   "%l2_buf_0_load_15 = load i9 %l2_buf_0_addr_16" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1428 'load' 'l2_buf_0_load_15' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_33 : Operation 1429 [2/2] (12.3ns)   --->   "%mul2_1 = fmul i32 %weight_buf_1_load_15, i32 %l2_buf_0_load_15" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1429 'fmul' 'mul2_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1430 [1/2] (3.25ns)   --->   "%l2_buf_1_load_15 = load i9 %l2_buf_1_addr_16" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1430 'load' 'l2_buf_1_load_15' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_33 : Operation 1431 [2/2] (12.3ns)   --->   "%mul43_1_1 = fmul i32 %weight_buf_0_load_16, i32 %l2_buf_1_load_15" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1431 'fmul' 'mul43_1_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1432 [2/2] (3.25ns)   --->   "%l2_buf_0_load_16 = load i9 %l2_buf_0_addr_17" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1432 'load' 'l2_buf_0_load_16' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_33 : Operation 1433 [2/2] (3.25ns)   --->   "%l2_buf_1_load_16 = load i9 %l2_buf_1_addr_17" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1433 'load' 'l2_buf_1_load_16' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_33 : Operation 1434 [2/2] (3.25ns)   --->   "%l2_buf_0_load_17 = load i9 %l2_buf_0_addr_18" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1434 'load' 'l2_buf_0_load_17' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_33 : Operation 1435 [2/2] (3.25ns)   --->   "%l2_buf_1_load_17 = load i9 %l2_buf_1_addr_18" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1435 'load' 'l2_buf_1_load_17' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 34 <SV = 21> <Delay = 15.6>
ST_34 : Operation 1436 [1/1] (1.67ns)   --->   "%add_ln112_31 = add i13 %empty_33, i13 39" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1436 'add' 'add_ln112_31' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1437 [1/1] (0.00ns)   --->   "%lshr_ln112_36 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_31, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1437 'partselect' 'lshr_ln112_36' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_34 : Operation 1438 [1/1] (1.67ns)   --->   "%add_ln112_32 = add i13 %empty_33, i13 40" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1438 'add' 'add_ln112_32' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1439 [1/1] (0.00ns)   --->   "%lshr_ln112_37 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_32, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1439 'partselect' 'lshr_ln112_37' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_34 : Operation 1440 [1/1] (1.67ns)   --->   "%add_ln112_33 = add i13 %empty_33, i13 41" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1440 'add' 'add_ln112_33' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1441 [1/1] (0.00ns)   --->   "%lshr_ln112_38 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_33, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1441 'partselect' 'lshr_ln112_38' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_34 : Operation 1442 [1/1] (1.67ns)   --->   "%empty_40 = add i13 %empty_33, i13 42" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1442 'add' 'empty_40' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1443 [1/1] (0.00ns)   --->   "%lshr_ln112_39 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_40, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1443 'partselect' 'lshr_ln112_39' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_34 : Operation 1444 [1/2] (3.25ns)   --->   "%weight_buf_0_load_18 = load i12 %weight_buf_0_addr_18" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1444 'load' 'weight_buf_0_load_18' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_34 : Operation 1445 [1/2] (3.25ns)   --->   "%weight_buf_1_load_18 = load i12 %weight_buf_1_addr_18" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1445 'load' 'weight_buf_1_load_18' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_34 : Operation 1446 [1/2] (3.25ns)   --->   "%weight_buf_0_load_19 = load i12 %weight_buf_0_addr_19" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1446 'load' 'weight_buf_0_load_19' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_34 : Operation 1447 [1/2] (3.25ns)   --->   "%weight_buf_1_load_19 = load i12 %weight_buf_1_addr_19" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1447 'load' 'weight_buf_1_load_19' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_34 : Operation 1448 [1/1] (1.67ns)   --->   "%add_ln112_155 = add i13 %p_mid1202, i13 39" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1448 'add' 'add_ln112_155' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1449 [1/1] (0.00ns)   --->   "%lshr_ln112_37_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_155, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1449 'partselect' 'lshr_ln112_37_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_34 : Operation 1450 [1/1] (0.69ns)   --->   "%weight_buf_0_load_19_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_37_mid1, i12 %lshr_ln112_36" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1450 'select' 'weight_buf_0_load_19_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1451 [1/1] (0.00ns)   --->   "%weight_buf_0_load_19_mid2 = zext i12 %weight_buf_0_load_19_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1451 'zext' 'weight_buf_0_load_19_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 1452 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_20 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_19_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1452 'getelementptr' 'weight_buf_0_addr_20' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 1453 [2/2] (3.25ns)   --->   "%weight_buf_0_load_20 = load i12 %weight_buf_0_addr_20" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1453 'load' 'weight_buf_0_load_20' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_34 : Operation 1454 [1/1] (1.67ns)   --->   "%add_ln112_156 = add i13 %p_mid1202, i13 40" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1454 'add' 'add_ln112_156' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1455 [1/1] (0.00ns)   --->   "%lshr_ln112_38_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_156, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1455 'partselect' 'lshr_ln112_38_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_34 : Operation 1456 [1/1] (0.69ns)   --->   "%weight_buf_1_load_20_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_38_mid1, i12 %lshr_ln112_37" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1456 'select' 'weight_buf_1_load_20_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1457 [1/1] (0.00ns)   --->   "%weight_buf_1_load_20_mid2 = zext i12 %weight_buf_1_load_20_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1457 'zext' 'weight_buf_1_load_20_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 1458 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_20 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_20_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1458 'getelementptr' 'weight_buf_1_addr_20' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 1459 [2/2] (3.25ns)   --->   "%weight_buf_1_load_20 = load i12 %weight_buf_1_addr_20" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1459 'load' 'weight_buf_1_load_20' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_34 : Operation 1460 [1/1] (1.67ns)   --->   "%add_ln112_157 = add i13 %p_mid1202, i13 41" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1460 'add' 'add_ln112_157' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1461 [1/1] (0.00ns)   --->   "%lshr_ln112_39_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_157, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1461 'partselect' 'lshr_ln112_39_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_34 : Operation 1462 [1/1] (0.69ns)   --->   "%weight_buf_0_load_20_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_39_mid1, i12 %lshr_ln112_38" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1462 'select' 'weight_buf_0_load_20_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1463 [1/1] (0.00ns)   --->   "%weight_buf_0_load_20_mid2 = zext i12 %weight_buf_0_load_20_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1463 'zext' 'weight_buf_0_load_20_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 1464 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_21 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_20_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1464 'getelementptr' 'weight_buf_0_addr_21' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 1465 [2/2] (3.25ns)   --->   "%weight_buf_0_load_21 = load i12 %weight_buf_0_addr_21" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1465 'load' 'weight_buf_0_load_21' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_34 : Operation 1466 [1/1] (1.67ns)   --->   "%p_mid1216 = add i13 %p_mid1202, i13 42" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1466 'add' 'p_mid1216' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1467 [1/1] (0.00ns)   --->   "%lshr_ln112_40_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1216, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1467 'partselect' 'lshr_ln112_40_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_34 : Operation 1468 [1/1] (0.69ns)   --->   "%weight_buf_1_load_21_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_40_mid1, i12 %lshr_ln112_39" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1468 'select' 'weight_buf_1_load_21_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1469 [1/1] (0.00ns)   --->   "%weight_buf_1_load_21_mid2 = zext i12 %weight_buf_1_load_21_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1469 'zext' 'weight_buf_1_load_21_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 1470 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_21 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_21_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1470 'getelementptr' 'weight_buf_1_addr_21' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 1471 [2/2] (3.25ns)   --->   "%weight_buf_1_load_21 = load i12 %weight_buf_1_addr_21" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1471 'load' 'weight_buf_1_load_21' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_34 : Operation 1472 [2/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul43_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1472 'fadd' 'somme_5' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1473 [1/1] (1.91ns)   --->   "%add_ln113_28 = add i8 %mul_ln113_1, i8 %zext_ln113_28" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1473 'add' 'add_ln113_28' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1474 [1/1] (0.00ns)   --->   "%zext_ln113_32 = zext i8 %add_ln113_28" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1474 'zext' 'zext_ln113_32' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 1475 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_19 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_32" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1475 'getelementptr' 'l2_buf_0_addr_19' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 1476 [1/1] (1.82ns)   --->   "%add_ln113_29 = add i9 %add_ln113_2, i9 %zext_ln113_27" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1476 'add' 'add_ln113_29' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1477 [1/1] (0.00ns)   --->   "%zext_ln113_33 = zext i9 %add_ln113_29" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1477 'zext' 'zext_ln113_33' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 1478 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_20 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_33" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1478 'getelementptr' 'l2_buf_0_addr_20' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 1479 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_19 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_32" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1479 'getelementptr' 'l2_buf_1_addr_19' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 1480 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_20 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_33" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1480 'getelementptr' 'l2_buf_1_addr_20' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 1481 [1/2] (12.3ns)   --->   "%mul43_4_0_4 = fmul i32 %weight_buf_1_load_14, i32 %l2_buf_0_load_14" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1481 'fmul' 'mul43_4_0_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1482 [1/2] (12.3ns)   --->   "%mul43_5_0_4 = fmul i32 %weight_buf_0_load_15, i32 %l2_buf_1_load_14" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1482 'fmul' 'mul43_5_0_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1483 [1/2] (12.3ns)   --->   "%mul2_1 = fmul i32 %weight_buf_1_load_15, i32 %l2_buf_0_load_15" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1483 'fmul' 'mul2_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1484 [1/2] (12.3ns)   --->   "%mul43_1_1 = fmul i32 %weight_buf_0_load_16, i32 %l2_buf_1_load_15" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1484 'fmul' 'mul43_1_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1485 [1/2] (3.25ns)   --->   "%l2_buf_0_load_16 = load i9 %l2_buf_0_addr_17" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1485 'load' 'l2_buf_0_load_16' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_34 : Operation 1486 [2/2] (12.3ns)   --->   "%mul43_2_1 = fmul i32 %weight_buf_1_load_16, i32 %l2_buf_0_load_16" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1486 'fmul' 'mul43_2_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1487 [1/2] (3.25ns)   --->   "%l2_buf_1_load_16 = load i9 %l2_buf_1_addr_17" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1487 'load' 'l2_buf_1_load_16' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_34 : Operation 1488 [2/2] (12.3ns)   --->   "%mul43_3_1 = fmul i32 %weight_buf_0_load_17, i32 %l2_buf_1_load_16" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1488 'fmul' 'mul43_3_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1489 [1/2] (3.25ns)   --->   "%l2_buf_0_load_17 = load i9 %l2_buf_0_addr_18" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1489 'load' 'l2_buf_0_load_17' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_34 : Operation 1490 [2/2] (12.3ns)   --->   "%mul43_4_1 = fmul i32 %weight_buf_1_load_17, i32 %l2_buf_0_load_17" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1490 'fmul' 'mul43_4_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1491 [1/2] (3.25ns)   --->   "%l2_buf_1_load_17 = load i9 %l2_buf_1_addr_18" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1491 'load' 'l2_buf_1_load_17' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_34 : Operation 1492 [2/2] (12.3ns)   --->   "%mul43_5_1 = fmul i32 %weight_buf_0_load_18, i32 %l2_buf_1_load_17" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1492 'fmul' 'mul43_5_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1493 [2/2] (3.25ns)   --->   "%l2_buf_0_load_18 = load i9 %l2_buf_0_addr_19" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1493 'load' 'l2_buf_0_load_18' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_34 : Operation 1494 [2/2] (3.25ns)   --->   "%l2_buf_1_load_18 = load i9 %l2_buf_1_addr_19" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1494 'load' 'l2_buf_1_load_18' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_34 : Operation 1495 [2/2] (3.25ns)   --->   "%l2_buf_0_load_19 = load i9 %l2_buf_0_addr_20" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1495 'load' 'l2_buf_0_load_19' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_34 : Operation 1496 [2/2] (3.25ns)   --->   "%l2_buf_1_load_19 = load i9 %l2_buf_1_addr_20" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1496 'load' 'l2_buf_1_load_19' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 35 <SV = 22> <Delay = 15.6>
ST_35 : Operation 1497 [1/1] (1.67ns)   --->   "%add_ln112_34 = add i13 %empty_33, i13 43" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1497 'add' 'add_ln112_34' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1498 [1/1] (0.00ns)   --->   "%lshr_ln112_40 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_34, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1498 'partselect' 'lshr_ln112_40' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_35 : Operation 1499 [1/1] (1.67ns)   --->   "%add_ln112_35 = add i13 %empty_33, i13 44" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1499 'add' 'add_ln112_35' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1500 [1/1] (0.00ns)   --->   "%lshr_ln112_41 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_35, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1500 'partselect' 'lshr_ln112_41' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_35 : Operation 1501 [1/1] (1.67ns)   --->   "%add_ln112_36 = add i13 %empty_33, i13 45" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1501 'add' 'add_ln112_36' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1502 [1/1] (0.00ns)   --->   "%lshr_ln112_42 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_36, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1502 'partselect' 'lshr_ln112_42' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_35 : Operation 1503 [1/1] (1.67ns)   --->   "%add_ln112_37 = add i13 %empty_33, i13 46" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1503 'add' 'add_ln112_37' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1504 [1/1] (0.00ns)   --->   "%lshr_ln112_43 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_37, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1504 'partselect' 'lshr_ln112_43' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_35 : Operation 1505 [1/2] (3.25ns)   --->   "%weight_buf_0_load_20 = load i12 %weight_buf_0_addr_20" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1505 'load' 'weight_buf_0_load_20' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_35 : Operation 1506 [1/2] (3.25ns)   --->   "%weight_buf_1_load_20 = load i12 %weight_buf_1_addr_20" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1506 'load' 'weight_buf_1_load_20' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_35 : Operation 1507 [1/2] (3.25ns)   --->   "%weight_buf_0_load_21 = load i12 %weight_buf_0_addr_21" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1507 'load' 'weight_buf_0_load_21' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_35 : Operation 1508 [1/2] (3.25ns)   --->   "%weight_buf_1_load_21 = load i12 %weight_buf_1_addr_21" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1508 'load' 'weight_buf_1_load_21' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_35 : Operation 1509 [1/1] (1.67ns)   --->   "%add_ln112_158 = add i13 %p_mid1202, i13 43" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1509 'add' 'add_ln112_158' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1510 [1/1] (0.00ns)   --->   "%lshr_ln112_41_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_158, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1510 'partselect' 'lshr_ln112_41_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_35 : Operation 1511 [1/1] (0.69ns)   --->   "%weight_buf_0_load_21_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_41_mid1, i12 %lshr_ln112_40" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1511 'select' 'weight_buf_0_load_21_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1512 [1/1] (0.00ns)   --->   "%weight_buf_0_load_21_mid2 = zext i12 %weight_buf_0_load_21_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1512 'zext' 'weight_buf_0_load_21_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_35 : Operation 1513 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_22 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_21_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1513 'getelementptr' 'weight_buf_0_addr_22' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_35 : Operation 1514 [2/2] (3.25ns)   --->   "%weight_buf_0_load_22 = load i12 %weight_buf_0_addr_22" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1514 'load' 'weight_buf_0_load_22' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_35 : Operation 1515 [1/1] (1.67ns)   --->   "%add_ln112_159 = add i13 %p_mid1202, i13 44" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1515 'add' 'add_ln112_159' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1516 [1/1] (0.00ns)   --->   "%lshr_ln112_42_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_159, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1516 'partselect' 'lshr_ln112_42_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_35 : Operation 1517 [1/1] (0.69ns)   --->   "%weight_buf_1_load_22_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_42_mid1, i12 %lshr_ln112_41" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1517 'select' 'weight_buf_1_load_22_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1518 [1/1] (0.00ns)   --->   "%weight_buf_1_load_22_mid2 = zext i12 %weight_buf_1_load_22_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1518 'zext' 'weight_buf_1_load_22_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_35 : Operation 1519 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_22 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_22_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1519 'getelementptr' 'weight_buf_1_addr_22' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_35 : Operation 1520 [2/2] (3.25ns)   --->   "%weight_buf_1_load_22 = load i12 %weight_buf_1_addr_22" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1520 'load' 'weight_buf_1_load_22' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_35 : Operation 1521 [1/1] (1.67ns)   --->   "%add_ln112_160 = add i13 %p_mid1202, i13 45" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1521 'add' 'add_ln112_160' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1522 [1/1] (0.00ns)   --->   "%lshr_ln112_43_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_160, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1522 'partselect' 'lshr_ln112_43_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_35 : Operation 1523 [1/1] (0.69ns)   --->   "%weight_buf_0_load_22_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_43_mid1, i12 %lshr_ln112_42" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1523 'select' 'weight_buf_0_load_22_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1524 [1/1] (0.00ns)   --->   "%weight_buf_0_load_22_mid2 = zext i12 %weight_buf_0_load_22_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1524 'zext' 'weight_buf_0_load_22_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_35 : Operation 1525 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_23 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_22_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1525 'getelementptr' 'weight_buf_0_addr_23' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_35 : Operation 1526 [2/2] (3.25ns)   --->   "%weight_buf_0_load_23 = load i12 %weight_buf_0_addr_23" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1526 'load' 'weight_buf_0_load_23' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_35 : Operation 1527 [1/1] (1.67ns)   --->   "%add_ln112_161 = add i13 %p_mid1202, i13 46" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1527 'add' 'add_ln112_161' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1528 [1/1] (0.00ns)   --->   "%lshr_ln112_44_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_161, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1528 'partselect' 'lshr_ln112_44_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_35 : Operation 1529 [1/1] (0.69ns)   --->   "%weight_buf_1_load_23_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_44_mid1, i12 %lshr_ln112_43" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1529 'select' 'weight_buf_1_load_23_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1530 [1/1] (0.00ns)   --->   "%weight_buf_1_load_23_mid2 = zext i12 %weight_buf_1_load_23_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1530 'zext' 'weight_buf_1_load_23_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_35 : Operation 1531 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_23 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_23_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1531 'getelementptr' 'weight_buf_1_addr_23' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_35 : Operation 1532 [2/2] (3.25ns)   --->   "%weight_buf_1_load_23 = load i12 %weight_buf_1_addr_23" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1532 'load' 'weight_buf_1_load_23' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_35 : Operation 1533 [1/4] (10.5ns)   --->   "%somme_5 = fadd i32 %somme_4, i32 %mul43_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1533 'fadd' 'somme_5' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1534 [1/1] (1.82ns)   --->   "%add_ln113_30 = add i9 %add_ln113_3, i9 %zext_ln113_27" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1534 'add' 'add_ln113_30' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln113_34 = zext i9 %add_ln113_30" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1535 'zext' 'zext_ln113_34' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_35 : Operation 1536 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_21 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_34" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1536 'getelementptr' 'l2_buf_0_addr_21' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_35 : Operation 1537 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_21 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_34" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1537 'getelementptr' 'l2_buf_1_addr_21' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_35 : Operation 1538 [1/1] (1.91ns)   --->   "%add_ln113_43 = add i8 %mul_ln113_1, i8 %zext_ln113_45" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1538 'add' 'add_ln113_43' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln113_49 = zext i8 %add_ln113_43" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1539 'zext' 'zext_ln113_49' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_35 : Operation 1540 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_22 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_49" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1540 'getelementptr' 'l2_buf_0_addr_22' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_35 : Operation 1541 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_22 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_49" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1541 'getelementptr' 'l2_buf_1_addr_22' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_35 : Operation 1542 [1/2] (12.3ns)   --->   "%mul43_2_1 = fmul i32 %weight_buf_1_load_16, i32 %l2_buf_0_load_16" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1542 'fmul' 'mul43_2_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1543 [1/2] (12.3ns)   --->   "%mul43_3_1 = fmul i32 %weight_buf_0_load_17, i32 %l2_buf_1_load_16" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1543 'fmul' 'mul43_3_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1544 [1/2] (12.3ns)   --->   "%mul43_4_1 = fmul i32 %weight_buf_1_load_17, i32 %l2_buf_0_load_17" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1544 'fmul' 'mul43_4_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1545 [1/2] (12.3ns)   --->   "%mul43_5_1 = fmul i32 %weight_buf_0_load_18, i32 %l2_buf_1_load_17" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1545 'fmul' 'mul43_5_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1546 [1/2] (3.25ns)   --->   "%l2_buf_0_load_18 = load i9 %l2_buf_0_addr_19" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1546 'load' 'l2_buf_0_load_18' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_35 : Operation 1547 [2/2] (12.3ns)   --->   "%mul2_1_1 = fmul i32 %weight_buf_1_load_18, i32 %l2_buf_0_load_18" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1547 'fmul' 'mul2_1_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1548 [1/2] (3.25ns)   --->   "%l2_buf_1_load_18 = load i9 %l2_buf_1_addr_19" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1548 'load' 'l2_buf_1_load_18' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_35 : Operation 1549 [2/2] (12.3ns)   --->   "%mul43_1_1_1 = fmul i32 %weight_buf_0_load_19, i32 %l2_buf_1_load_18" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1549 'fmul' 'mul43_1_1_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1550 [1/2] (3.25ns)   --->   "%l2_buf_0_load_19 = load i9 %l2_buf_0_addr_20" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1550 'load' 'l2_buf_0_load_19' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_35 : Operation 1551 [2/2] (12.3ns)   --->   "%mul43_2_1_1 = fmul i32 %weight_buf_1_load_19, i32 %l2_buf_0_load_19" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1551 'fmul' 'mul43_2_1_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1552 [1/2] (3.25ns)   --->   "%l2_buf_1_load_19 = load i9 %l2_buf_1_addr_20" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1552 'load' 'l2_buf_1_load_19' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_35 : Operation 1553 [2/2] (12.3ns)   --->   "%mul43_3_1_1 = fmul i32 %weight_buf_0_load_20, i32 %l2_buf_1_load_19" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1553 'fmul' 'mul43_3_1_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1554 [2/2] (3.25ns)   --->   "%l2_buf_0_load_20 = load i9 %l2_buf_0_addr_21" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1554 'load' 'l2_buf_0_load_20' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_35 : Operation 1555 [2/2] (3.25ns)   --->   "%l2_buf_1_load_20 = load i9 %l2_buf_1_addr_21" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1555 'load' 'l2_buf_1_load_20' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_35 : Operation 1556 [2/2] (3.25ns)   --->   "%l2_buf_0_load_21 = load i9 %l2_buf_0_addr_22" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1556 'load' 'l2_buf_0_load_21' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_35 : Operation 1557 [2/2] (3.25ns)   --->   "%l2_buf_1_load_21 = load i9 %l2_buf_1_addr_22" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1557 'load' 'l2_buf_1_load_21' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 36 <SV = 23> <Delay = 15.6>
ST_36 : Operation 1558 [1/1] (1.67ns)   --->   "%add_ln112_38 = add i13 %empty_33, i13 47" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1558 'add' 'add_ln112_38' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1559 [1/1] (0.00ns)   --->   "%lshr_ln112_44 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_38, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1559 'partselect' 'lshr_ln112_44' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_36 : Operation 1560 [1/1] (1.67ns)   --->   "%empty_41 = add i13 %empty_33, i13 48" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1560 'add' 'empty_41' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1561 [1/1] (0.00ns)   --->   "%lshr_ln112_45 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_41, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1561 'partselect' 'lshr_ln112_45' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_36 : Operation 1562 [1/1] (1.67ns)   --->   "%add_ln112_39 = add i13 %empty_33, i13 49" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1562 'add' 'add_ln112_39' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1563 [1/1] (0.00ns)   --->   "%lshr_ln112_46 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_39, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1563 'partselect' 'lshr_ln112_46' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_36 : Operation 1564 [1/1] (1.67ns)   --->   "%add_ln112_40 = add i13 %empty_33, i13 50" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1564 'add' 'add_ln112_40' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1565 [1/1] (0.00ns)   --->   "%lshr_ln112_47 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_40, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1565 'partselect' 'lshr_ln112_47' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_36 : Operation 1566 [1/2] (3.25ns)   --->   "%weight_buf_0_load_22 = load i12 %weight_buf_0_addr_22" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1566 'load' 'weight_buf_0_load_22' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_36 : Operation 1567 [1/2] (3.25ns)   --->   "%weight_buf_1_load_22 = load i12 %weight_buf_1_addr_22" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1567 'load' 'weight_buf_1_load_22' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_36 : Operation 1568 [1/2] (3.25ns)   --->   "%weight_buf_0_load_23 = load i12 %weight_buf_0_addr_23" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1568 'load' 'weight_buf_0_load_23' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_36 : Operation 1569 [1/2] (3.25ns)   --->   "%weight_buf_1_load_23 = load i12 %weight_buf_1_addr_23" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1569 'load' 'weight_buf_1_load_23' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_36 : Operation 1570 [1/1] (1.67ns)   --->   "%add_ln112_162 = add i13 %p_mid1202, i13 47" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1570 'add' 'add_ln112_162' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1571 [1/1] (0.00ns)   --->   "%lshr_ln112_45_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_162, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1571 'partselect' 'lshr_ln112_45_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_36 : Operation 1572 [1/1] (0.69ns)   --->   "%weight_buf_0_load_23_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_45_mid1, i12 %lshr_ln112_44" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1572 'select' 'weight_buf_0_load_23_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1573 [1/1] (0.00ns)   --->   "%weight_buf_0_load_23_mid2 = zext i12 %weight_buf_0_load_23_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1573 'zext' 'weight_buf_0_load_23_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_36 : Operation 1574 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_24 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_23_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1574 'getelementptr' 'weight_buf_0_addr_24' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_36 : Operation 1575 [2/2] (3.25ns)   --->   "%weight_buf_0_load_24 = load i12 %weight_buf_0_addr_24" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1575 'load' 'weight_buf_0_load_24' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_36 : Operation 1576 [1/1] (1.67ns)   --->   "%p_mid1218 = add i13 %p_mid1202, i13 48" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1576 'add' 'p_mid1218' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1577 [1/1] (0.00ns)   --->   "%lshr_ln112_46_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1218, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1577 'partselect' 'lshr_ln112_46_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_36 : Operation 1578 [1/1] (0.69ns)   --->   "%weight_buf_1_load_24_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_46_mid1, i12 %lshr_ln112_45" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1578 'select' 'weight_buf_1_load_24_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1579 [1/1] (0.00ns)   --->   "%weight_buf_1_load_24_mid2 = zext i12 %weight_buf_1_load_24_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1579 'zext' 'weight_buf_1_load_24_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_36 : Operation 1580 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_24 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_24_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1580 'getelementptr' 'weight_buf_1_addr_24' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_36 : Operation 1581 [2/2] (3.25ns)   --->   "%weight_buf_1_load_24 = load i12 %weight_buf_1_addr_24" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1581 'load' 'weight_buf_1_load_24' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_36 : Operation 1582 [1/1] (1.67ns)   --->   "%add_ln112_163 = add i13 %p_mid1202, i13 49" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1582 'add' 'add_ln112_163' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1583 [1/1] (0.00ns)   --->   "%lshr_ln112_47_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_163, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1583 'partselect' 'lshr_ln112_47_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_36 : Operation 1584 [1/1] (0.69ns)   --->   "%weight_buf_0_load_24_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_47_mid1, i12 %lshr_ln112_46" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1584 'select' 'weight_buf_0_load_24_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1585 [1/1] (0.00ns)   --->   "%weight_buf_0_load_24_mid2 = zext i12 %weight_buf_0_load_24_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1585 'zext' 'weight_buf_0_load_24_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_36 : Operation 1586 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_25 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_24_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1586 'getelementptr' 'weight_buf_0_addr_25' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_36 : Operation 1587 [2/2] (3.25ns)   --->   "%weight_buf_0_load_25 = load i12 %weight_buf_0_addr_25" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1587 'load' 'weight_buf_0_load_25' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_36 : Operation 1588 [1/1] (1.67ns)   --->   "%add_ln112_164 = add i13 %p_mid1202, i13 50" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1588 'add' 'add_ln112_164' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1589 [1/1] (0.00ns)   --->   "%lshr_ln112_48_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_164, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1589 'partselect' 'lshr_ln112_48_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_36 : Operation 1590 [1/1] (0.69ns)   --->   "%weight_buf_1_load_25_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_48_mid1, i12 %lshr_ln112_47" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1590 'select' 'weight_buf_1_load_25_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1591 [1/1] (0.00ns)   --->   "%weight_buf_1_load_25_mid2 = zext i12 %weight_buf_1_load_25_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1591 'zext' 'weight_buf_1_load_25_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_36 : Operation 1592 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_25 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_25_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1592 'getelementptr' 'weight_buf_1_addr_25' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_36 : Operation 1593 [2/2] (3.25ns)   --->   "%weight_buf_1_load_25 = load i12 %weight_buf_1_addr_25" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1593 'load' 'weight_buf_1_load_25' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_36 : Operation 1594 [4/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul43_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1594 'fadd' 'somme_6' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1595 [1/1] (1.82ns)   --->   "%add_ln113_44 = add i9 %add_ln113_2, i9 %zext_ln113_44" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1595 'add' 'add_ln113_44' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1596 [1/1] (0.00ns)   --->   "%zext_ln113_50 = zext i9 %add_ln113_44" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1596 'zext' 'zext_ln113_50' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_36 : Operation 1597 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_23 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_50" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1597 'getelementptr' 'l2_buf_0_addr_23' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_36 : Operation 1598 [1/1] (1.82ns)   --->   "%add_ln113_45 = add i9 %add_ln113_3, i9 %zext_ln113_44" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1598 'add' 'add_ln113_45' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1599 [1/1] (0.00ns)   --->   "%zext_ln113_51 = zext i9 %add_ln113_45" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1599 'zext' 'zext_ln113_51' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_36 : Operation 1600 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_24 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_51" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1600 'getelementptr' 'l2_buf_0_addr_24' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_36 : Operation 1601 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_23 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_50" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1601 'getelementptr' 'l2_buf_1_addr_23' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_36 : Operation 1602 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_24 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_51" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1602 'getelementptr' 'l2_buf_1_addr_24' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_36 : Operation 1603 [1/2] (12.3ns)   --->   "%mul2_1_1 = fmul i32 %weight_buf_1_load_18, i32 %l2_buf_0_load_18" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1603 'fmul' 'mul2_1_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1604 [1/2] (12.3ns)   --->   "%mul43_1_1_1 = fmul i32 %weight_buf_0_load_19, i32 %l2_buf_1_load_18" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1604 'fmul' 'mul43_1_1_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1605 [1/2] (12.3ns)   --->   "%mul43_2_1_1 = fmul i32 %weight_buf_1_load_19, i32 %l2_buf_0_load_19" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1605 'fmul' 'mul43_2_1_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1606 [1/2] (12.3ns)   --->   "%mul43_3_1_1 = fmul i32 %weight_buf_0_load_20, i32 %l2_buf_1_load_19" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1606 'fmul' 'mul43_3_1_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1607 [1/2] (3.25ns)   --->   "%l2_buf_0_load_20 = load i9 %l2_buf_0_addr_21" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1607 'load' 'l2_buf_0_load_20' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_36 : Operation 1608 [2/2] (12.3ns)   --->   "%mul43_4_1_1 = fmul i32 %weight_buf_1_load_20, i32 %l2_buf_0_load_20" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1608 'fmul' 'mul43_4_1_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1609 [1/2] (3.25ns)   --->   "%l2_buf_1_load_20 = load i9 %l2_buf_1_addr_21" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1609 'load' 'l2_buf_1_load_20' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_36 : Operation 1610 [2/2] (12.3ns)   --->   "%mul43_5_1_1 = fmul i32 %weight_buf_0_load_21, i32 %l2_buf_1_load_20" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1610 'fmul' 'mul43_5_1_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1611 [1/2] (3.25ns)   --->   "%l2_buf_0_load_21 = load i9 %l2_buf_0_addr_22" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1611 'load' 'l2_buf_0_load_21' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_36 : Operation 1612 [2/2] (12.3ns)   --->   "%mul2_1_2 = fmul i32 %weight_buf_1_load_21, i32 %l2_buf_0_load_21" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1612 'fmul' 'mul2_1_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1613 [1/2] (3.25ns)   --->   "%l2_buf_1_load_21 = load i9 %l2_buf_1_addr_22" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1613 'load' 'l2_buf_1_load_21' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_36 : Operation 1614 [2/2] (12.3ns)   --->   "%mul43_1_1_2 = fmul i32 %weight_buf_0_load_22, i32 %l2_buf_1_load_21" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1614 'fmul' 'mul43_1_1_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1615 [2/2] (3.25ns)   --->   "%l2_buf_0_load_22 = load i9 %l2_buf_0_addr_23" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1615 'load' 'l2_buf_0_load_22' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_36 : Operation 1616 [2/2] (3.25ns)   --->   "%l2_buf_1_load_22 = load i9 %l2_buf_1_addr_23" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1616 'load' 'l2_buf_1_load_22' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_36 : Operation 1617 [2/2] (3.25ns)   --->   "%l2_buf_0_load_23 = load i9 %l2_buf_0_addr_24" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1617 'load' 'l2_buf_0_load_23' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_36 : Operation 1618 [2/2] (3.25ns)   --->   "%l2_buf_1_load_23 = load i9 %l2_buf_1_addr_24" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1618 'load' 'l2_buf_1_load_23' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 37 <SV = 24> <Delay = 15.6>
ST_37 : Operation 1619 [1/1] (1.67ns)   --->   "%add_ln112_41 = add i13 %empty_33, i13 51" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1619 'add' 'add_ln112_41' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1620 [1/1] (0.00ns)   --->   "%lshr_ln112_48 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_41, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1620 'partselect' 'lshr_ln112_48' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_37 : Operation 1621 [1/1] (1.67ns)   --->   "%add_ln112_42 = add i13 %empty_33, i13 52" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1621 'add' 'add_ln112_42' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1622 [1/1] (0.00ns)   --->   "%lshr_ln112_49 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_42, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1622 'partselect' 'lshr_ln112_49' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_37 : Operation 1623 [1/1] (1.67ns)   --->   "%add_ln112_43 = add i13 %empty_33, i13 53" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1623 'add' 'add_ln112_43' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1624 [1/1] (0.00ns)   --->   "%lshr_ln112_50 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_43, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1624 'partselect' 'lshr_ln112_50' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_37 : Operation 1625 [1/1] (1.67ns)   --->   "%empty_42 = add i13 %empty_33, i13 54" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1625 'add' 'empty_42' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1626 [1/1] (0.00ns)   --->   "%lshr_ln112_51 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_42, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1626 'partselect' 'lshr_ln112_51' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_37 : Operation 1627 [1/2] (3.25ns)   --->   "%weight_buf_0_load_24 = load i12 %weight_buf_0_addr_24" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1627 'load' 'weight_buf_0_load_24' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_37 : Operation 1628 [1/2] (3.25ns)   --->   "%weight_buf_1_load_24 = load i12 %weight_buf_1_addr_24" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1628 'load' 'weight_buf_1_load_24' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_37 : Operation 1629 [1/2] (3.25ns)   --->   "%weight_buf_0_load_25 = load i12 %weight_buf_0_addr_25" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1629 'load' 'weight_buf_0_load_25' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_37 : Operation 1630 [1/2] (3.25ns)   --->   "%weight_buf_1_load_25 = load i12 %weight_buf_1_addr_25" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1630 'load' 'weight_buf_1_load_25' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_37 : Operation 1631 [1/1] (1.67ns)   --->   "%add_ln112_165 = add i13 %p_mid1202, i13 51" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1631 'add' 'add_ln112_165' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1632 [1/1] (0.00ns)   --->   "%lshr_ln112_49_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_165, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1632 'partselect' 'lshr_ln112_49_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_37 : Operation 1633 [1/1] (0.69ns)   --->   "%weight_buf_0_load_25_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_49_mid1, i12 %lshr_ln112_48" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1633 'select' 'weight_buf_0_load_25_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1634 [1/1] (0.00ns)   --->   "%weight_buf_0_load_25_mid2 = zext i12 %weight_buf_0_load_25_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1634 'zext' 'weight_buf_0_load_25_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_37 : Operation 1635 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_26 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_25_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1635 'getelementptr' 'weight_buf_0_addr_26' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_37 : Operation 1636 [2/2] (3.25ns)   --->   "%weight_buf_0_load_26 = load i12 %weight_buf_0_addr_26" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1636 'load' 'weight_buf_0_load_26' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_37 : Operation 1637 [1/1] (1.67ns)   --->   "%add_ln112_166 = add i13 %p_mid1202, i13 52" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1637 'add' 'add_ln112_166' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1638 [1/1] (0.00ns)   --->   "%lshr_ln112_50_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_166, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1638 'partselect' 'lshr_ln112_50_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_37 : Operation 1639 [1/1] (0.69ns)   --->   "%weight_buf_1_load_26_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_50_mid1, i12 %lshr_ln112_49" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1639 'select' 'weight_buf_1_load_26_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1640 [1/1] (0.00ns)   --->   "%weight_buf_1_load_26_mid2 = zext i12 %weight_buf_1_load_26_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1640 'zext' 'weight_buf_1_load_26_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_37 : Operation 1641 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_26 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_26_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1641 'getelementptr' 'weight_buf_1_addr_26' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_37 : Operation 1642 [2/2] (3.25ns)   --->   "%weight_buf_1_load_26 = load i12 %weight_buf_1_addr_26" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1642 'load' 'weight_buf_1_load_26' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_37 : Operation 1643 [1/1] (1.67ns)   --->   "%add_ln112_167 = add i13 %p_mid1202, i13 53" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1643 'add' 'add_ln112_167' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1644 [1/1] (0.00ns)   --->   "%lshr_ln112_51_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_167, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1644 'partselect' 'lshr_ln112_51_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_37 : Operation 1645 [1/1] (0.69ns)   --->   "%weight_buf_0_load_26_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_51_mid1, i12 %lshr_ln112_50" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1645 'select' 'weight_buf_0_load_26_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1646 [1/1] (0.00ns)   --->   "%weight_buf_0_load_26_mid2 = zext i12 %weight_buf_0_load_26_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1646 'zext' 'weight_buf_0_load_26_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_37 : Operation 1647 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_27 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_26_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1647 'getelementptr' 'weight_buf_0_addr_27' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_37 : Operation 1648 [2/2] (3.25ns)   --->   "%weight_buf_0_load_27 = load i12 %weight_buf_0_addr_27" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1648 'load' 'weight_buf_0_load_27' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_37 : Operation 1649 [1/1] (1.67ns)   --->   "%p_mid1220 = add i13 %p_mid1202, i13 54" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1649 'add' 'p_mid1220' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1650 [1/1] (0.00ns)   --->   "%lshr_ln112_52_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1220, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1650 'partselect' 'lshr_ln112_52_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_37 : Operation 1651 [1/1] (0.69ns)   --->   "%weight_buf_1_load_27_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_52_mid1, i12 %lshr_ln112_51" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1651 'select' 'weight_buf_1_load_27_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1652 [1/1] (0.00ns)   --->   "%weight_buf_1_load_27_mid2 = zext i12 %weight_buf_1_load_27_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1652 'zext' 'weight_buf_1_load_27_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_37 : Operation 1653 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_27 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_27_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1653 'getelementptr' 'weight_buf_1_addr_27' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_37 : Operation 1654 [2/2] (3.25ns)   --->   "%weight_buf_1_load_27 = load i12 %weight_buf_1_addr_27" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1654 'load' 'weight_buf_1_load_27' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_37 : Operation 1655 [3/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul43_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1655 'fadd' 'somme_6' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1656 [1/1] (1.91ns)   --->   "%add_ln113_58 = add i8 %mul_ln113_1, i8 %zext_ln113_62" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1656 'add' 'add_ln113_58' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1657 [1/1] (0.00ns)   --->   "%zext_ln113_66 = zext i8 %add_ln113_58" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1657 'zext' 'zext_ln113_66' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_37 : Operation 1658 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_25 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_66" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1658 'getelementptr' 'l2_buf_0_addr_25' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_37 : Operation 1659 [1/1] (1.82ns)   --->   "%add_ln113_59 = add i9 %add_ln113_2, i9 %zext_ln113_61" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1659 'add' 'add_ln113_59' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1660 [1/1] (0.00ns)   --->   "%zext_ln113_67 = zext i9 %add_ln113_59" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1660 'zext' 'zext_ln113_67' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_37 : Operation 1661 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_26 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_67" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1661 'getelementptr' 'l2_buf_0_addr_26' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_37 : Operation 1662 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_25 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_66" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1662 'getelementptr' 'l2_buf_1_addr_25' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_37 : Operation 1663 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_26 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_67" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1663 'getelementptr' 'l2_buf_1_addr_26' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_37 : Operation 1664 [1/2] (12.3ns)   --->   "%mul43_4_1_1 = fmul i32 %weight_buf_1_load_20, i32 %l2_buf_0_load_20" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1664 'fmul' 'mul43_4_1_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1665 [1/2] (12.3ns)   --->   "%mul43_5_1_1 = fmul i32 %weight_buf_0_load_21, i32 %l2_buf_1_load_20" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1665 'fmul' 'mul43_5_1_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1666 [1/2] (12.3ns)   --->   "%mul2_1_2 = fmul i32 %weight_buf_1_load_21, i32 %l2_buf_0_load_21" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1666 'fmul' 'mul2_1_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1667 [1/2] (12.3ns)   --->   "%mul43_1_1_2 = fmul i32 %weight_buf_0_load_22, i32 %l2_buf_1_load_21" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1667 'fmul' 'mul43_1_1_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1668 [1/2] (3.25ns)   --->   "%l2_buf_0_load_22 = load i9 %l2_buf_0_addr_23" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1668 'load' 'l2_buf_0_load_22' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_37 : Operation 1669 [2/2] (12.3ns)   --->   "%mul43_2_1_2 = fmul i32 %weight_buf_1_load_22, i32 %l2_buf_0_load_22" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1669 'fmul' 'mul43_2_1_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1670 [1/2] (3.25ns)   --->   "%l2_buf_1_load_22 = load i9 %l2_buf_1_addr_23" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1670 'load' 'l2_buf_1_load_22' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_37 : Operation 1671 [2/2] (12.3ns)   --->   "%mul43_3_1_2 = fmul i32 %weight_buf_0_load_23, i32 %l2_buf_1_load_22" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1671 'fmul' 'mul43_3_1_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1672 [1/2] (3.25ns)   --->   "%l2_buf_0_load_23 = load i9 %l2_buf_0_addr_24" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1672 'load' 'l2_buf_0_load_23' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_37 : Operation 1673 [2/2] (12.3ns)   --->   "%mul43_4_1_2 = fmul i32 %weight_buf_1_load_23, i32 %l2_buf_0_load_23" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1673 'fmul' 'mul43_4_1_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1674 [1/2] (3.25ns)   --->   "%l2_buf_1_load_23 = load i9 %l2_buf_1_addr_24" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1674 'load' 'l2_buf_1_load_23' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_37 : Operation 1675 [2/2] (12.3ns)   --->   "%mul43_5_1_2 = fmul i32 %weight_buf_0_load_24, i32 %l2_buf_1_load_23" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1675 'fmul' 'mul43_5_1_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1676 [2/2] (3.25ns)   --->   "%l2_buf_0_load_24 = load i9 %l2_buf_0_addr_25" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1676 'load' 'l2_buf_0_load_24' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_37 : Operation 1677 [2/2] (3.25ns)   --->   "%l2_buf_1_load_24 = load i9 %l2_buf_1_addr_25" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1677 'load' 'l2_buf_1_load_24' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_37 : Operation 1678 [2/2] (3.25ns)   --->   "%l2_buf_0_load_25 = load i9 %l2_buf_0_addr_26" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1678 'load' 'l2_buf_0_load_25' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_37 : Operation 1679 [2/2] (3.25ns)   --->   "%l2_buf_1_load_25 = load i9 %l2_buf_1_addr_26" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1679 'load' 'l2_buf_1_load_25' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 38 <SV = 25> <Delay = 15.6>
ST_38 : Operation 1680 [1/1] (1.67ns)   --->   "%add_ln112_44 = add i13 %empty_33, i13 55" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1680 'add' 'add_ln112_44' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1681 [1/1] (0.00ns)   --->   "%lshr_ln112_52 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_44, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1681 'partselect' 'lshr_ln112_52' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_38 : Operation 1682 [1/1] (1.67ns)   --->   "%add_ln112_45 = add i13 %empty_33, i13 56" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1682 'add' 'add_ln112_45' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1683 [1/1] (0.00ns)   --->   "%lshr_ln112_53 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_45, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1683 'partselect' 'lshr_ln112_53' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_38 : Operation 1684 [1/1] (1.67ns)   --->   "%add_ln112_46 = add i13 %empty_33, i13 57" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1684 'add' 'add_ln112_46' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1685 [1/1] (0.00ns)   --->   "%lshr_ln112_54 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_46, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1685 'partselect' 'lshr_ln112_54' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_38 : Operation 1686 [1/1] (1.67ns)   --->   "%add_ln112_47 = add i13 %empty_33, i13 58" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1686 'add' 'add_ln112_47' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1687 [1/1] (0.00ns)   --->   "%lshr_ln112_55 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_47, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1687 'partselect' 'lshr_ln112_55' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_38 : Operation 1688 [1/2] (3.25ns)   --->   "%weight_buf_0_load_26 = load i12 %weight_buf_0_addr_26" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1688 'load' 'weight_buf_0_load_26' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_38 : Operation 1689 [1/2] (3.25ns)   --->   "%weight_buf_1_load_26 = load i12 %weight_buf_1_addr_26" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1689 'load' 'weight_buf_1_load_26' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_38 : Operation 1690 [1/2] (3.25ns)   --->   "%weight_buf_0_load_27 = load i12 %weight_buf_0_addr_27" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1690 'load' 'weight_buf_0_load_27' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_38 : Operation 1691 [1/2] (3.25ns)   --->   "%weight_buf_1_load_27 = load i12 %weight_buf_1_addr_27" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1691 'load' 'weight_buf_1_load_27' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_38 : Operation 1692 [1/1] (1.67ns)   --->   "%add_ln112_168 = add i13 %p_mid1202, i13 55" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1692 'add' 'add_ln112_168' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1693 [1/1] (0.00ns)   --->   "%lshr_ln112_53_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_168, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1693 'partselect' 'lshr_ln112_53_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_38 : Operation 1694 [1/1] (0.69ns)   --->   "%weight_buf_0_load_27_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_53_mid1, i12 %lshr_ln112_52" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1694 'select' 'weight_buf_0_load_27_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1695 [1/1] (0.00ns)   --->   "%weight_buf_0_load_27_mid2 = zext i12 %weight_buf_0_load_27_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1695 'zext' 'weight_buf_0_load_27_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 1696 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_28 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_27_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1696 'getelementptr' 'weight_buf_0_addr_28' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 1697 [2/2] (3.25ns)   --->   "%weight_buf_0_load_28 = load i12 %weight_buf_0_addr_28" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1697 'load' 'weight_buf_0_load_28' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_38 : Operation 1698 [1/1] (1.67ns)   --->   "%add_ln112_169 = add i13 %p_mid1202, i13 56" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1698 'add' 'add_ln112_169' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1699 [1/1] (0.00ns)   --->   "%lshr_ln112_54_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_169, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1699 'partselect' 'lshr_ln112_54_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_38 : Operation 1700 [1/1] (0.69ns)   --->   "%weight_buf_1_load_28_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_54_mid1, i12 %lshr_ln112_53" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1700 'select' 'weight_buf_1_load_28_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1701 [1/1] (0.00ns)   --->   "%weight_buf_1_load_28_mid2 = zext i12 %weight_buf_1_load_28_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1701 'zext' 'weight_buf_1_load_28_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 1702 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_28 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_28_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1702 'getelementptr' 'weight_buf_1_addr_28' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 1703 [2/2] (3.25ns)   --->   "%weight_buf_1_load_28 = load i12 %weight_buf_1_addr_28" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1703 'load' 'weight_buf_1_load_28' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_38 : Operation 1704 [1/1] (1.67ns)   --->   "%add_ln112_170 = add i13 %p_mid1202, i13 57" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1704 'add' 'add_ln112_170' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1705 [1/1] (0.00ns)   --->   "%lshr_ln112_55_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_170, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1705 'partselect' 'lshr_ln112_55_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_38 : Operation 1706 [1/1] (0.69ns)   --->   "%weight_buf_0_load_28_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_55_mid1, i12 %lshr_ln112_54" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1706 'select' 'weight_buf_0_load_28_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1707 [1/1] (0.00ns)   --->   "%weight_buf_0_load_28_mid2 = zext i12 %weight_buf_0_load_28_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1707 'zext' 'weight_buf_0_load_28_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 1708 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_29 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_28_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1708 'getelementptr' 'weight_buf_0_addr_29' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 1709 [2/2] (3.25ns)   --->   "%weight_buf_0_load_29 = load i12 %weight_buf_0_addr_29" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1709 'load' 'weight_buf_0_load_29' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_38 : Operation 1710 [1/1] (1.67ns)   --->   "%add_ln112_171 = add i13 %p_mid1202, i13 58" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1710 'add' 'add_ln112_171' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1711 [1/1] (0.00ns)   --->   "%lshr_ln112_56_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_171, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1711 'partselect' 'lshr_ln112_56_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_38 : Operation 1712 [1/1] (0.69ns)   --->   "%weight_buf_1_load_29_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_56_mid1, i12 %lshr_ln112_55" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1712 'select' 'weight_buf_1_load_29_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1713 [1/1] (0.00ns)   --->   "%weight_buf_1_load_29_mid2 = zext i12 %weight_buf_1_load_29_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1713 'zext' 'weight_buf_1_load_29_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 1714 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_29 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_29_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1714 'getelementptr' 'weight_buf_1_addr_29' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 1715 [2/2] (3.25ns)   --->   "%weight_buf_1_load_29 = load i12 %weight_buf_1_addr_29" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1715 'load' 'weight_buf_1_load_29' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_38 : Operation 1716 [2/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul43_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1716 'fadd' 'somme_6' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1717 [1/1] (1.82ns)   --->   "%add_ln113_60 = add i9 %add_ln113_3, i9 %zext_ln113_61" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1717 'add' 'add_ln113_60' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1718 [1/1] (0.00ns)   --->   "%zext_ln113_68 = zext i9 %add_ln113_60" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1718 'zext' 'zext_ln113_68' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 1719 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_27 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_68" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1719 'getelementptr' 'l2_buf_0_addr_27' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 1720 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_27 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_68" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1720 'getelementptr' 'l2_buf_1_addr_27' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 1721 [1/1] (1.91ns)   --->   "%add_ln113_73 = add i8 %mul_ln113_1, i8 %zext_ln113_79" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1721 'add' 'add_ln113_73' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1722 [1/1] (0.00ns)   --->   "%zext_ln113_83 = zext i8 %add_ln113_73" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1722 'zext' 'zext_ln113_83' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 1723 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_28 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_83" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1723 'getelementptr' 'l2_buf_0_addr_28' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 1724 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_28 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_83" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1724 'getelementptr' 'l2_buf_1_addr_28' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 1725 [1/2] (12.3ns)   --->   "%mul43_2_1_2 = fmul i32 %weight_buf_1_load_22, i32 %l2_buf_0_load_22" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1725 'fmul' 'mul43_2_1_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1726 [1/2] (12.3ns)   --->   "%mul43_3_1_2 = fmul i32 %weight_buf_0_load_23, i32 %l2_buf_1_load_22" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1726 'fmul' 'mul43_3_1_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1727 [1/2] (12.3ns)   --->   "%mul43_4_1_2 = fmul i32 %weight_buf_1_load_23, i32 %l2_buf_0_load_23" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1727 'fmul' 'mul43_4_1_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1728 [1/2] (12.3ns)   --->   "%mul43_5_1_2 = fmul i32 %weight_buf_0_load_24, i32 %l2_buf_1_load_23" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1728 'fmul' 'mul43_5_1_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1729 [1/2] (3.25ns)   --->   "%l2_buf_0_load_24 = load i9 %l2_buf_0_addr_25" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1729 'load' 'l2_buf_0_load_24' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_38 : Operation 1730 [2/2] (12.3ns)   --->   "%mul2_1_3 = fmul i32 %weight_buf_1_load_24, i32 %l2_buf_0_load_24" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1730 'fmul' 'mul2_1_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1731 [1/2] (3.25ns)   --->   "%l2_buf_1_load_24 = load i9 %l2_buf_1_addr_25" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1731 'load' 'l2_buf_1_load_24' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_38 : Operation 1732 [2/2] (12.3ns)   --->   "%mul43_1_1_3 = fmul i32 %weight_buf_0_load_25, i32 %l2_buf_1_load_24" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1732 'fmul' 'mul43_1_1_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1733 [1/2] (3.25ns)   --->   "%l2_buf_0_load_25 = load i9 %l2_buf_0_addr_26" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1733 'load' 'l2_buf_0_load_25' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_38 : Operation 1734 [2/2] (12.3ns)   --->   "%mul43_2_1_3 = fmul i32 %weight_buf_1_load_25, i32 %l2_buf_0_load_25" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1734 'fmul' 'mul43_2_1_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1735 [1/2] (3.25ns)   --->   "%l2_buf_1_load_25 = load i9 %l2_buf_1_addr_26" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1735 'load' 'l2_buf_1_load_25' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_38 : Operation 1736 [2/2] (12.3ns)   --->   "%mul43_3_1_3 = fmul i32 %weight_buf_0_load_26, i32 %l2_buf_1_load_25" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1736 'fmul' 'mul43_3_1_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1737 [2/2] (3.25ns)   --->   "%l2_buf_0_load_26 = load i9 %l2_buf_0_addr_27" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1737 'load' 'l2_buf_0_load_26' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_38 : Operation 1738 [2/2] (3.25ns)   --->   "%l2_buf_1_load_26 = load i9 %l2_buf_1_addr_27" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1738 'load' 'l2_buf_1_load_26' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_38 : Operation 1739 [2/2] (3.25ns)   --->   "%l2_buf_0_load_27 = load i9 %l2_buf_0_addr_28" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1739 'load' 'l2_buf_0_load_27' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_38 : Operation 1740 [2/2] (3.25ns)   --->   "%l2_buf_1_load_27 = load i9 %l2_buf_1_addr_28" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1740 'load' 'l2_buf_1_load_27' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 39 <SV = 26> <Delay = 15.6>
ST_39 : Operation 1741 [1/1] (1.67ns)   --->   "%add_ln112_48 = add i13 %empty_33, i13 59" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1741 'add' 'add_ln112_48' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1742 [1/1] (0.00ns)   --->   "%lshr_ln112_56 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_48, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1742 'partselect' 'lshr_ln112_56' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_39 : Operation 1743 [1/1] (1.67ns)   --->   "%empty_43 = add i13 %empty_33, i13 60" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1743 'add' 'empty_43' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1744 [1/1] (0.00ns)   --->   "%lshr_ln112_57 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_43, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1744 'partselect' 'lshr_ln112_57' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_39 : Operation 1745 [1/1] (1.67ns)   --->   "%add_ln112_49 = add i13 %empty_33, i13 61" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1745 'add' 'add_ln112_49' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1746 [1/1] (0.00ns)   --->   "%lshr_ln112_58 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_49, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1746 'partselect' 'lshr_ln112_58' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_39 : Operation 1747 [1/1] (1.67ns)   --->   "%add_ln112_50 = add i13 %empty_33, i13 62" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1747 'add' 'add_ln112_50' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1748 [1/1] (0.00ns)   --->   "%lshr_ln112_59 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_50, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1748 'partselect' 'lshr_ln112_59' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_39 : Operation 1749 [1/2] (3.25ns)   --->   "%weight_buf_0_load_28 = load i12 %weight_buf_0_addr_28" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1749 'load' 'weight_buf_0_load_28' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_39 : Operation 1750 [1/2] (3.25ns)   --->   "%weight_buf_1_load_28 = load i12 %weight_buf_1_addr_28" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1750 'load' 'weight_buf_1_load_28' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_39 : Operation 1751 [1/2] (3.25ns)   --->   "%weight_buf_0_load_29 = load i12 %weight_buf_0_addr_29" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1751 'load' 'weight_buf_0_load_29' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_39 : Operation 1752 [1/2] (3.25ns)   --->   "%weight_buf_1_load_29 = load i12 %weight_buf_1_addr_29" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1752 'load' 'weight_buf_1_load_29' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_39 : Operation 1753 [1/1] (1.67ns)   --->   "%add_ln112_172 = add i13 %p_mid1202, i13 59" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1753 'add' 'add_ln112_172' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1754 [1/1] (0.00ns)   --->   "%lshr_ln112_57_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_172, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1754 'partselect' 'lshr_ln112_57_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_39 : Operation 1755 [1/1] (0.69ns)   --->   "%weight_buf_0_load_29_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_57_mid1, i12 %lshr_ln112_56" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1755 'select' 'weight_buf_0_load_29_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1756 [1/1] (0.00ns)   --->   "%weight_buf_0_load_29_mid2 = zext i12 %weight_buf_0_load_29_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1756 'zext' 'weight_buf_0_load_29_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_39 : Operation 1757 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_30 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_29_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1757 'getelementptr' 'weight_buf_0_addr_30' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_39 : Operation 1758 [2/2] (3.25ns)   --->   "%weight_buf_0_load_30 = load i12 %weight_buf_0_addr_30" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1758 'load' 'weight_buf_0_load_30' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_39 : Operation 1759 [1/1] (1.67ns)   --->   "%p_mid1222 = add i13 %p_mid1202, i13 60" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1759 'add' 'p_mid1222' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1760 [1/1] (0.00ns)   --->   "%lshr_ln112_58_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1222, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1760 'partselect' 'lshr_ln112_58_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_39 : Operation 1761 [1/1] (0.69ns)   --->   "%weight_buf_1_load_30_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_58_mid1, i12 %lshr_ln112_57" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1761 'select' 'weight_buf_1_load_30_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1762 [1/1] (0.00ns)   --->   "%weight_buf_1_load_30_mid2 = zext i12 %weight_buf_1_load_30_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1762 'zext' 'weight_buf_1_load_30_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_39 : Operation 1763 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_30 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_30_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1763 'getelementptr' 'weight_buf_1_addr_30' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_39 : Operation 1764 [2/2] (3.25ns)   --->   "%weight_buf_1_load_30 = load i12 %weight_buf_1_addr_30" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1764 'load' 'weight_buf_1_load_30' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_39 : Operation 1765 [1/1] (1.67ns)   --->   "%add_ln112_173 = add i13 %p_mid1202, i13 61" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1765 'add' 'add_ln112_173' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1766 [1/1] (0.00ns)   --->   "%lshr_ln112_59_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_173, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1766 'partselect' 'lshr_ln112_59_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_39 : Operation 1767 [1/1] (0.69ns)   --->   "%weight_buf_0_load_30_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_59_mid1, i12 %lshr_ln112_58" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1767 'select' 'weight_buf_0_load_30_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1768 [1/1] (0.00ns)   --->   "%weight_buf_0_load_30_mid2 = zext i12 %weight_buf_0_load_30_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1768 'zext' 'weight_buf_0_load_30_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_39 : Operation 1769 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_31 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_30_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1769 'getelementptr' 'weight_buf_0_addr_31' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_39 : Operation 1770 [2/2] (3.25ns)   --->   "%weight_buf_0_load_31 = load i12 %weight_buf_0_addr_31" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1770 'load' 'weight_buf_0_load_31' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_39 : Operation 1771 [1/1] (1.67ns)   --->   "%add_ln112_174 = add i13 %p_mid1202, i13 62" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1771 'add' 'add_ln112_174' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1772 [1/1] (0.00ns)   --->   "%lshr_ln112_60_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_174, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1772 'partselect' 'lshr_ln112_60_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_39 : Operation 1773 [1/1] (0.69ns)   --->   "%weight_buf_1_load_31_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_60_mid1, i12 %lshr_ln112_59" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1773 'select' 'weight_buf_1_load_31_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1774 [1/1] (0.00ns)   --->   "%weight_buf_1_load_31_mid2 = zext i12 %weight_buf_1_load_31_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1774 'zext' 'weight_buf_1_load_31_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_39 : Operation 1775 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_31 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_31_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1775 'getelementptr' 'weight_buf_1_addr_31' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_39 : Operation 1776 [2/2] (3.25ns)   --->   "%weight_buf_1_load_31 = load i12 %weight_buf_1_addr_31" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1776 'load' 'weight_buf_1_load_31' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_39 : Operation 1777 [1/4] (10.5ns)   --->   "%somme_6 = fadd i32 %somme_5, i32 %mul43_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1777 'fadd' 'somme_6' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1778 [1/1] (1.82ns)   --->   "%add_ln113_74 = add i9 %add_ln113_2, i9 %zext_ln113_78" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1778 'add' 'add_ln113_74' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln113_84 = zext i9 %add_ln113_74" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1779 'zext' 'zext_ln113_84' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_39 : Operation 1780 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_29 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_84" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1780 'getelementptr' 'l2_buf_0_addr_29' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_39 : Operation 1781 [1/1] (1.82ns)   --->   "%add_ln113_75 = add i9 %add_ln113_3, i9 %zext_ln113_78" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1781 'add' 'add_ln113_75' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1782 [1/1] (0.00ns)   --->   "%zext_ln113_85 = zext i9 %add_ln113_75" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1782 'zext' 'zext_ln113_85' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_39 : Operation 1783 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_30 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_85" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1783 'getelementptr' 'l2_buf_0_addr_30' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_39 : Operation 1784 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_29 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_84" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1784 'getelementptr' 'l2_buf_1_addr_29' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_39 : Operation 1785 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_30 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_85" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1785 'getelementptr' 'l2_buf_1_addr_30' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_39 : Operation 1786 [1/2] (12.3ns)   --->   "%mul2_1_3 = fmul i32 %weight_buf_1_load_24, i32 %l2_buf_0_load_24" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1786 'fmul' 'mul2_1_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1787 [1/2] (12.3ns)   --->   "%mul43_1_1_3 = fmul i32 %weight_buf_0_load_25, i32 %l2_buf_1_load_24" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1787 'fmul' 'mul43_1_1_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1788 [1/2] (12.3ns)   --->   "%mul43_2_1_3 = fmul i32 %weight_buf_1_load_25, i32 %l2_buf_0_load_25" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1788 'fmul' 'mul43_2_1_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1789 [1/2] (12.3ns)   --->   "%mul43_3_1_3 = fmul i32 %weight_buf_0_load_26, i32 %l2_buf_1_load_25" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1789 'fmul' 'mul43_3_1_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1790 [1/2] (3.25ns)   --->   "%l2_buf_0_load_26 = load i9 %l2_buf_0_addr_27" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1790 'load' 'l2_buf_0_load_26' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_39 : Operation 1791 [2/2] (12.3ns)   --->   "%mul43_4_1_3 = fmul i32 %weight_buf_1_load_26, i32 %l2_buf_0_load_26" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1791 'fmul' 'mul43_4_1_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1792 [1/2] (3.25ns)   --->   "%l2_buf_1_load_26 = load i9 %l2_buf_1_addr_27" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1792 'load' 'l2_buf_1_load_26' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_39 : Operation 1793 [2/2] (12.3ns)   --->   "%mul43_5_1_3 = fmul i32 %weight_buf_0_load_27, i32 %l2_buf_1_load_26" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1793 'fmul' 'mul43_5_1_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1794 [1/2] (3.25ns)   --->   "%l2_buf_0_load_27 = load i9 %l2_buf_0_addr_28" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1794 'load' 'l2_buf_0_load_27' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_39 : Operation 1795 [2/2] (12.3ns)   --->   "%mul2_1_4 = fmul i32 %weight_buf_1_load_27, i32 %l2_buf_0_load_27" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1795 'fmul' 'mul2_1_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1796 [1/2] (3.25ns)   --->   "%l2_buf_1_load_27 = load i9 %l2_buf_1_addr_28" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1796 'load' 'l2_buf_1_load_27' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_39 : Operation 1797 [2/2] (12.3ns)   --->   "%mul43_1_1_4 = fmul i32 %weight_buf_0_load_28, i32 %l2_buf_1_load_27" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1797 'fmul' 'mul43_1_1_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1798 [2/2] (3.25ns)   --->   "%l2_buf_0_load_28 = load i9 %l2_buf_0_addr_29" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1798 'load' 'l2_buf_0_load_28' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_39 : Operation 1799 [2/2] (3.25ns)   --->   "%l2_buf_1_load_28 = load i9 %l2_buf_1_addr_29" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1799 'load' 'l2_buf_1_load_28' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_39 : Operation 1800 [2/2] (3.25ns)   --->   "%l2_buf_0_load_29 = load i9 %l2_buf_0_addr_30" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1800 'load' 'l2_buf_0_load_29' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_39 : Operation 1801 [2/2] (3.25ns)   --->   "%l2_buf_1_load_29 = load i9 %l2_buf_1_addr_30" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1801 'load' 'l2_buf_1_load_29' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 40 <SV = 27> <Delay = 15.6>
ST_40 : Operation 1802 [1/1] (1.67ns)   --->   "%add_ln112_51 = add i13 %empty_33, i13 63" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1802 'add' 'add_ln112_51' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1803 [1/1] (0.00ns)   --->   "%lshr_ln112_60 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_51, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1803 'partselect' 'lshr_ln112_60' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_40 : Operation 1804 [1/1] (1.67ns)   --->   "%add_ln112_52 = add i13 %empty_33, i13 64" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1804 'add' 'add_ln112_52' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1805 [1/1] (0.00ns)   --->   "%lshr_ln112_61 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_52, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1805 'partselect' 'lshr_ln112_61' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_40 : Operation 1806 [1/1] (1.67ns)   --->   "%add_ln112_53 = add i13 %empty_33, i13 65" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1806 'add' 'add_ln112_53' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1807 [1/1] (0.00ns)   --->   "%lshr_ln112_62 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_53, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1807 'partselect' 'lshr_ln112_62' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_40 : Operation 1808 [1/1] (1.67ns)   --->   "%empty_44 = add i13 %empty_33, i13 66" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1808 'add' 'empty_44' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1809 [1/1] (0.00ns)   --->   "%lshr_ln112_63 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_44, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1809 'partselect' 'lshr_ln112_63' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_40 : Operation 1810 [1/2] (3.25ns)   --->   "%weight_buf_0_load_30 = load i12 %weight_buf_0_addr_30" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1810 'load' 'weight_buf_0_load_30' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_40 : Operation 1811 [1/2] (3.25ns)   --->   "%weight_buf_1_load_30 = load i12 %weight_buf_1_addr_30" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1811 'load' 'weight_buf_1_load_30' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_40 : Operation 1812 [1/2] (3.25ns)   --->   "%weight_buf_0_load_31 = load i12 %weight_buf_0_addr_31" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1812 'load' 'weight_buf_0_load_31' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_40 : Operation 1813 [1/2] (3.25ns)   --->   "%weight_buf_1_load_31 = load i12 %weight_buf_1_addr_31" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1813 'load' 'weight_buf_1_load_31' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_40 : Operation 1814 [1/1] (1.67ns)   --->   "%add_ln112_175 = add i13 %p_mid1202, i13 63" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1814 'add' 'add_ln112_175' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1815 [1/1] (0.00ns)   --->   "%lshr_ln112_61_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_175, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1815 'partselect' 'lshr_ln112_61_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_40 : Operation 1816 [1/1] (0.69ns)   --->   "%weight_buf_0_load_31_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_61_mid1, i12 %lshr_ln112_60" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1816 'select' 'weight_buf_0_load_31_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1817 [1/1] (0.00ns)   --->   "%weight_buf_0_load_31_mid2 = zext i12 %weight_buf_0_load_31_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1817 'zext' 'weight_buf_0_load_31_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_40 : Operation 1818 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_32 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_31_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1818 'getelementptr' 'weight_buf_0_addr_32' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_40 : Operation 1819 [2/2] (3.25ns)   --->   "%weight_buf_0_load_32 = load i12 %weight_buf_0_addr_32" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1819 'load' 'weight_buf_0_load_32' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_40 : Operation 1820 [1/1] (1.67ns)   --->   "%add_ln112_176 = add i13 %p_mid1202, i13 64" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1820 'add' 'add_ln112_176' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1821 [1/1] (0.00ns)   --->   "%lshr_ln112_62_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_176, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1821 'partselect' 'lshr_ln112_62_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_40 : Operation 1822 [1/1] (0.69ns)   --->   "%weight_buf_1_load_32_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_62_mid1, i12 %lshr_ln112_61" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1822 'select' 'weight_buf_1_load_32_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1823 [1/1] (0.00ns)   --->   "%weight_buf_1_load_32_mid2 = zext i12 %weight_buf_1_load_32_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1823 'zext' 'weight_buf_1_load_32_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_40 : Operation 1824 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_32 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_32_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1824 'getelementptr' 'weight_buf_1_addr_32' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_40 : Operation 1825 [2/2] (3.25ns)   --->   "%weight_buf_1_load_32 = load i12 %weight_buf_1_addr_32" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1825 'load' 'weight_buf_1_load_32' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_40 : Operation 1826 [1/1] (1.67ns)   --->   "%add_ln112_177 = add i13 %p_mid1202, i13 65" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1826 'add' 'add_ln112_177' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1827 [1/1] (0.00ns)   --->   "%lshr_ln112_63_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_177, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1827 'partselect' 'lshr_ln112_63_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_40 : Operation 1828 [1/1] (0.69ns)   --->   "%weight_buf_0_load_32_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_63_mid1, i12 %lshr_ln112_62" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1828 'select' 'weight_buf_0_load_32_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1829 [1/1] (0.00ns)   --->   "%weight_buf_0_load_32_mid2 = zext i12 %weight_buf_0_load_32_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1829 'zext' 'weight_buf_0_load_32_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_40 : Operation 1830 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_33 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_32_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1830 'getelementptr' 'weight_buf_0_addr_33' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_40 : Operation 1831 [2/2] (3.25ns)   --->   "%weight_buf_0_load_33 = load i12 %weight_buf_0_addr_33" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1831 'load' 'weight_buf_0_load_33' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_40 : Operation 1832 [1/1] (1.67ns)   --->   "%p_mid1224 = add i13 %p_mid1202, i13 66" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1832 'add' 'p_mid1224' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1833 [1/1] (0.00ns)   --->   "%lshr_ln112_64_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1224, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1833 'partselect' 'lshr_ln112_64_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_40 : Operation 1834 [1/1] (0.69ns)   --->   "%weight_buf_1_load_33_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_64_mid1, i12 %lshr_ln112_63" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1834 'select' 'weight_buf_1_load_33_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1835 [1/1] (0.00ns)   --->   "%weight_buf_1_load_33_mid2 = zext i12 %weight_buf_1_load_33_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1835 'zext' 'weight_buf_1_load_33_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_40 : Operation 1836 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_33 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_33_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1836 'getelementptr' 'weight_buf_1_addr_33' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_40 : Operation 1837 [2/2] (3.25ns)   --->   "%weight_buf_1_load_33 = load i12 %weight_buf_1_addr_33" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1837 'load' 'weight_buf_1_load_33' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_40 : Operation 1838 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i8 %mul_ln113_2" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1838 'zext' 'zext_ln113_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_40 : Operation 1839 [1/1] (1.82ns)   --->   "%add_ln113_4 = add i9 %zext_ln113_5, i9 169" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1839 'add' 'add_ln113_4' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1840 [1/1] (1.91ns)   --->   "%add_ln113_16 = add i8 %mul_ln113_2, i8 %zext_ln113_11" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1840 'add' 'add_ln113_16' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1841 [1/1] (0.00ns)   --->   "%zext_ln113_18 = zext i8 %add_ln113_16" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1841 'zext' 'zext_ln113_18' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_40 : Operation 1842 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_31 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_18" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1842 'getelementptr' 'l2_buf_0_addr_31' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_40 : Operation 1843 [1/1] (1.82ns)   --->   "%add_ln113_17 = add i9 %add_ln113_4, i9 %zext_ln113_10" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1843 'add' 'add_ln113_17' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1844 [1/1] (0.00ns)   --->   "%zext_ln113_19 = zext i9 %add_ln113_17" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1844 'zext' 'zext_ln113_19' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_40 : Operation 1845 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_32 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_19" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1845 'getelementptr' 'l2_buf_0_addr_32' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_40 : Operation 1846 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_31 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_18" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1846 'getelementptr' 'l2_buf_1_addr_31' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_40 : Operation 1847 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_32 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_19" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1847 'getelementptr' 'l2_buf_1_addr_32' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_40 : Operation 1848 [4/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul43_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1848 'fadd' 'somme_7' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1849 [1/2] (12.3ns)   --->   "%mul43_4_1_3 = fmul i32 %weight_buf_1_load_26, i32 %l2_buf_0_load_26" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1849 'fmul' 'mul43_4_1_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1850 [1/2] (12.3ns)   --->   "%mul43_5_1_3 = fmul i32 %weight_buf_0_load_27, i32 %l2_buf_1_load_26" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1850 'fmul' 'mul43_5_1_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1851 [1/2] (12.3ns)   --->   "%mul2_1_4 = fmul i32 %weight_buf_1_load_27, i32 %l2_buf_0_load_27" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1851 'fmul' 'mul2_1_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1852 [1/2] (12.3ns)   --->   "%mul43_1_1_4 = fmul i32 %weight_buf_0_load_28, i32 %l2_buf_1_load_27" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1852 'fmul' 'mul43_1_1_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1853 [1/2] (3.25ns)   --->   "%l2_buf_0_load_28 = load i9 %l2_buf_0_addr_29" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1853 'load' 'l2_buf_0_load_28' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_40 : Operation 1854 [2/2] (12.3ns)   --->   "%mul43_2_1_4 = fmul i32 %weight_buf_1_load_28, i32 %l2_buf_0_load_28" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1854 'fmul' 'mul43_2_1_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1855 [1/2] (3.25ns)   --->   "%l2_buf_1_load_28 = load i9 %l2_buf_1_addr_29" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1855 'load' 'l2_buf_1_load_28' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_40 : Operation 1856 [2/2] (12.3ns)   --->   "%mul43_3_1_4 = fmul i32 %weight_buf_0_load_29, i32 %l2_buf_1_load_28" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1856 'fmul' 'mul43_3_1_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1857 [1/2] (3.25ns)   --->   "%l2_buf_0_load_29 = load i9 %l2_buf_0_addr_30" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1857 'load' 'l2_buf_0_load_29' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_40 : Operation 1858 [2/2] (12.3ns)   --->   "%mul43_4_1_4 = fmul i32 %weight_buf_1_load_29, i32 %l2_buf_0_load_29" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1858 'fmul' 'mul43_4_1_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1859 [1/2] (3.25ns)   --->   "%l2_buf_1_load_29 = load i9 %l2_buf_1_addr_30" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1859 'load' 'l2_buf_1_load_29' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_40 : Operation 1860 [2/2] (12.3ns)   --->   "%mul43_5_1_4 = fmul i32 %weight_buf_0_load_30, i32 %l2_buf_1_load_29" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1860 'fmul' 'mul43_5_1_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1861 [2/2] (3.25ns)   --->   "%l2_buf_0_load_30 = load i9 %l2_buf_0_addr_31" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1861 'load' 'l2_buf_0_load_30' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_40 : Operation 1862 [2/2] (3.25ns)   --->   "%l2_buf_1_load_30 = load i9 %l2_buf_1_addr_31" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1862 'load' 'l2_buf_1_load_30' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_40 : Operation 1863 [2/2] (3.25ns)   --->   "%l2_buf_0_load_31 = load i9 %l2_buf_0_addr_32" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1863 'load' 'l2_buf_0_load_31' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_40 : Operation 1864 [2/2] (3.25ns)   --->   "%l2_buf_1_load_31 = load i9 %l2_buf_1_addr_32" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1864 'load' 'l2_buf_1_load_31' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 41 <SV = 28> <Delay = 15.6>
ST_41 : Operation 1865 [1/1] (1.67ns)   --->   "%add_ln112_54 = add i13 %empty_33, i13 67" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1865 'add' 'add_ln112_54' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1866 [1/1] (0.00ns)   --->   "%lshr_ln112_64 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_54, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1866 'partselect' 'lshr_ln112_64' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_41 : Operation 1867 [1/1] (1.67ns)   --->   "%add_ln112_55 = add i13 %empty_33, i13 68" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1867 'add' 'add_ln112_55' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1868 [1/1] (0.00ns)   --->   "%lshr_ln112_65 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_55, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1868 'partselect' 'lshr_ln112_65' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_41 : Operation 1869 [1/1] (1.67ns)   --->   "%add_ln112_56 = add i13 %empty_33, i13 69" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1869 'add' 'add_ln112_56' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1870 [1/1] (0.00ns)   --->   "%lshr_ln112_66 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_56, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1870 'partselect' 'lshr_ln112_66' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_41 : Operation 1871 [1/1] (1.67ns)   --->   "%add_ln112_57 = add i13 %empty_33, i13 70" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1871 'add' 'add_ln112_57' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1872 [1/1] (0.00ns)   --->   "%lshr_ln112_67 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_57, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1872 'partselect' 'lshr_ln112_67' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_41 : Operation 1873 [1/2] (3.25ns)   --->   "%weight_buf_0_load_32 = load i12 %weight_buf_0_addr_32" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1873 'load' 'weight_buf_0_load_32' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_41 : Operation 1874 [1/2] (3.25ns)   --->   "%weight_buf_1_load_32 = load i12 %weight_buf_1_addr_32" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1874 'load' 'weight_buf_1_load_32' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_41 : Operation 1875 [1/2] (3.25ns)   --->   "%weight_buf_0_load_33 = load i12 %weight_buf_0_addr_33" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1875 'load' 'weight_buf_0_load_33' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_41 : Operation 1876 [1/2] (3.25ns)   --->   "%weight_buf_1_load_33 = load i12 %weight_buf_1_addr_33" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1876 'load' 'weight_buf_1_load_33' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_41 : Operation 1877 [1/1] (1.67ns)   --->   "%add_ln112_178 = add i13 %p_mid1202, i13 67" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1877 'add' 'add_ln112_178' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1878 [1/1] (0.00ns)   --->   "%lshr_ln112_65_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_178, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1878 'partselect' 'lshr_ln112_65_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_41 : Operation 1879 [1/1] (0.69ns)   --->   "%weight_buf_0_load_33_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_65_mid1, i12 %lshr_ln112_64" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1879 'select' 'weight_buf_0_load_33_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1880 [1/1] (0.00ns)   --->   "%weight_buf_0_load_33_mid2 = zext i12 %weight_buf_0_load_33_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1880 'zext' 'weight_buf_0_load_33_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_41 : Operation 1881 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_34 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_33_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1881 'getelementptr' 'weight_buf_0_addr_34' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_41 : Operation 1882 [2/2] (3.25ns)   --->   "%weight_buf_0_load_34 = load i12 %weight_buf_0_addr_34" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1882 'load' 'weight_buf_0_load_34' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_41 : Operation 1883 [1/1] (1.67ns)   --->   "%add_ln112_179 = add i13 %p_mid1202, i13 68" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1883 'add' 'add_ln112_179' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1884 [1/1] (0.00ns)   --->   "%lshr_ln112_66_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_179, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1884 'partselect' 'lshr_ln112_66_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_41 : Operation 1885 [1/1] (0.69ns)   --->   "%weight_buf_1_load_34_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_66_mid1, i12 %lshr_ln112_65" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1885 'select' 'weight_buf_1_load_34_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1886 [1/1] (0.00ns)   --->   "%weight_buf_1_load_34_mid2 = zext i12 %weight_buf_1_load_34_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1886 'zext' 'weight_buf_1_load_34_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_41 : Operation 1887 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_34 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_34_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1887 'getelementptr' 'weight_buf_1_addr_34' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_41 : Operation 1888 [2/2] (3.25ns)   --->   "%weight_buf_1_load_34 = load i12 %weight_buf_1_addr_34" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1888 'load' 'weight_buf_1_load_34' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_41 : Operation 1889 [1/1] (1.67ns)   --->   "%add_ln112_180 = add i13 %p_mid1202, i13 69" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1889 'add' 'add_ln112_180' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1890 [1/1] (0.00ns)   --->   "%lshr_ln112_67_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_180, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1890 'partselect' 'lshr_ln112_67_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_41 : Operation 1891 [1/1] (0.69ns)   --->   "%weight_buf_0_load_34_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_67_mid1, i12 %lshr_ln112_66" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1891 'select' 'weight_buf_0_load_34_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1892 [1/1] (0.00ns)   --->   "%weight_buf_0_load_34_mid2 = zext i12 %weight_buf_0_load_34_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1892 'zext' 'weight_buf_0_load_34_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_41 : Operation 1893 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_35 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_34_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1893 'getelementptr' 'weight_buf_0_addr_35' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_41 : Operation 1894 [2/2] (3.25ns)   --->   "%weight_buf_0_load_35 = load i12 %weight_buf_0_addr_35" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1894 'load' 'weight_buf_0_load_35' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_41 : Operation 1895 [1/1] (1.67ns)   --->   "%add_ln112_181 = add i13 %p_mid1202, i13 70" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1895 'add' 'add_ln112_181' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1896 [1/1] (0.00ns)   --->   "%lshr_ln112_68_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_181, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1896 'partselect' 'lshr_ln112_68_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_41 : Operation 1897 [1/1] (0.69ns)   --->   "%weight_buf_1_load_35_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_68_mid1, i12 %lshr_ln112_67" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1897 'select' 'weight_buf_1_load_35_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1898 [1/1] (0.00ns)   --->   "%weight_buf_1_load_35_mid2 = zext i12 %weight_buf_1_load_35_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1898 'zext' 'weight_buf_1_load_35_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_41 : Operation 1899 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_35 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_35_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1899 'getelementptr' 'weight_buf_1_addr_35' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_41 : Operation 1900 [2/2] (3.25ns)   --->   "%weight_buf_1_load_35 = load i12 %weight_buf_1_addr_35" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1900 'load' 'weight_buf_1_load_35' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_41 : Operation 1901 [1/1] (1.82ns)   --->   "%add_ln113_5 = add i9 %zext_ln113_5, i9 338" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1901 'add' 'add_ln113_5' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1902 [1/1] (1.82ns)   --->   "%add_ln113_18 = add i9 %add_ln113_5, i9 %zext_ln113_10" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1902 'add' 'add_ln113_18' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1903 [1/1] (0.00ns)   --->   "%zext_ln113_20 = zext i9 %add_ln113_18" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1903 'zext' 'zext_ln113_20' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_41 : Operation 1904 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_33 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_20" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1904 'getelementptr' 'l2_buf_0_addr_33' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_41 : Operation 1905 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_33 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_20" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1905 'getelementptr' 'l2_buf_1_addr_33' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_41 : Operation 1906 [3/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul43_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1906 'fadd' 'somme_7' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1907 [1/1] (1.91ns)   --->   "%add_ln113_31 = add i8 %mul_ln113_2, i8 %zext_ln113_28" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1907 'add' 'add_ln113_31' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1908 [1/1] (0.00ns)   --->   "%zext_ln113_35 = zext i8 %add_ln113_31" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1908 'zext' 'zext_ln113_35' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_41 : Operation 1909 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_34 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_35" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1909 'getelementptr' 'l2_buf_0_addr_34' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_41 : Operation 1910 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_34 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_35" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1910 'getelementptr' 'l2_buf_1_addr_34' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_41 : Operation 1911 [1/2] (12.3ns)   --->   "%mul43_2_1_4 = fmul i32 %weight_buf_1_load_28, i32 %l2_buf_0_load_28" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1911 'fmul' 'mul43_2_1_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1912 [1/2] (12.3ns)   --->   "%mul43_3_1_4 = fmul i32 %weight_buf_0_load_29, i32 %l2_buf_1_load_28" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1912 'fmul' 'mul43_3_1_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1913 [1/2] (12.3ns)   --->   "%mul43_4_1_4 = fmul i32 %weight_buf_1_load_29, i32 %l2_buf_0_load_29" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1913 'fmul' 'mul43_4_1_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1914 [1/2] (12.3ns)   --->   "%mul43_5_1_4 = fmul i32 %weight_buf_0_load_30, i32 %l2_buf_1_load_29" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1914 'fmul' 'mul43_5_1_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1915 [1/2] (3.25ns)   --->   "%l2_buf_0_load_30 = load i9 %l2_buf_0_addr_31" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1915 'load' 'l2_buf_0_load_30' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_41 : Operation 1916 [2/2] (12.3ns)   --->   "%mul2_2 = fmul i32 %weight_buf_1_load_30, i32 %l2_buf_0_load_30" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1916 'fmul' 'mul2_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1917 [1/2] (3.25ns)   --->   "%l2_buf_1_load_30 = load i9 %l2_buf_1_addr_31" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1917 'load' 'l2_buf_1_load_30' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_41 : Operation 1918 [2/2] (12.3ns)   --->   "%mul43_1_2 = fmul i32 %weight_buf_0_load_31, i32 %l2_buf_1_load_30" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1918 'fmul' 'mul43_1_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1919 [1/2] (3.25ns)   --->   "%l2_buf_0_load_31 = load i9 %l2_buf_0_addr_32" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1919 'load' 'l2_buf_0_load_31' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_41 : Operation 1920 [2/2] (12.3ns)   --->   "%mul43_2_2 = fmul i32 %weight_buf_1_load_31, i32 %l2_buf_0_load_31" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1920 'fmul' 'mul43_2_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1921 [1/2] (3.25ns)   --->   "%l2_buf_1_load_31 = load i9 %l2_buf_1_addr_32" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1921 'load' 'l2_buf_1_load_31' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_41 : Operation 1922 [2/2] (12.3ns)   --->   "%mul43_3_2 = fmul i32 %weight_buf_0_load_32, i32 %l2_buf_1_load_31" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1922 'fmul' 'mul43_3_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1923 [2/2] (3.25ns)   --->   "%l2_buf_0_load_32 = load i9 %l2_buf_0_addr_33" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1923 'load' 'l2_buf_0_load_32' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_41 : Operation 1924 [2/2] (3.25ns)   --->   "%l2_buf_1_load_32 = load i9 %l2_buf_1_addr_33" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1924 'load' 'l2_buf_1_load_32' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_41 : Operation 1925 [2/2] (3.25ns)   --->   "%l2_buf_0_load_33 = load i9 %l2_buf_0_addr_34" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1925 'load' 'l2_buf_0_load_33' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_41 : Operation 1926 [2/2] (3.25ns)   --->   "%l2_buf_1_load_33 = load i9 %l2_buf_1_addr_34" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1926 'load' 'l2_buf_1_load_33' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 42 <SV = 29> <Delay = 15.6>
ST_42 : Operation 1927 [1/1] (1.67ns)   --->   "%add_ln112_58 = add i13 %empty_33, i13 71" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1927 'add' 'add_ln112_58' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1928 [1/1] (0.00ns)   --->   "%lshr_ln112_68 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_58, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1928 'partselect' 'lshr_ln112_68' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_42 : Operation 1929 [1/1] (1.67ns)   --->   "%empty_45 = add i13 %empty_33, i13 72" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1929 'add' 'empty_45' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1930 [1/1] (0.00ns)   --->   "%lshr_ln112_69 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_45, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1930 'partselect' 'lshr_ln112_69' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_42 : Operation 1931 [1/1] (1.67ns)   --->   "%add_ln112_59 = add i13 %empty_33, i13 73" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1931 'add' 'add_ln112_59' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1932 [1/1] (0.00ns)   --->   "%lshr_ln112_70 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_59, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1932 'partselect' 'lshr_ln112_70' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_42 : Operation 1933 [1/1] (1.67ns)   --->   "%add_ln112_60 = add i13 %empty_33, i13 74" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1933 'add' 'add_ln112_60' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1934 [1/1] (0.00ns)   --->   "%lshr_ln112_71 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_60, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1934 'partselect' 'lshr_ln112_71' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_42 : Operation 1935 [1/2] (3.25ns)   --->   "%weight_buf_0_load_34 = load i12 %weight_buf_0_addr_34" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1935 'load' 'weight_buf_0_load_34' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_42 : Operation 1936 [1/2] (3.25ns)   --->   "%weight_buf_1_load_34 = load i12 %weight_buf_1_addr_34" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1936 'load' 'weight_buf_1_load_34' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_42 : Operation 1937 [1/2] (3.25ns)   --->   "%weight_buf_0_load_35 = load i12 %weight_buf_0_addr_35" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1937 'load' 'weight_buf_0_load_35' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_42 : Operation 1938 [1/2] (3.25ns)   --->   "%weight_buf_1_load_35 = load i12 %weight_buf_1_addr_35" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1938 'load' 'weight_buf_1_load_35' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_42 : Operation 1939 [1/1] (1.67ns)   --->   "%add_ln112_182 = add i13 %p_mid1202, i13 71" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1939 'add' 'add_ln112_182' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1940 [1/1] (0.00ns)   --->   "%lshr_ln112_69_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_182, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1940 'partselect' 'lshr_ln112_69_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_42 : Operation 1941 [1/1] (0.69ns)   --->   "%weight_buf_0_load_35_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_69_mid1, i12 %lshr_ln112_68" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1941 'select' 'weight_buf_0_load_35_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1942 [1/1] (0.00ns)   --->   "%weight_buf_0_load_35_mid2 = zext i12 %weight_buf_0_load_35_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1942 'zext' 'weight_buf_0_load_35_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 1943 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_36 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_35_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1943 'getelementptr' 'weight_buf_0_addr_36' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 1944 [2/2] (3.25ns)   --->   "%weight_buf_0_load_36 = load i12 %weight_buf_0_addr_36" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1944 'load' 'weight_buf_0_load_36' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_42 : Operation 1945 [1/1] (1.67ns)   --->   "%p_mid1226 = add i13 %p_mid1202, i13 72" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1945 'add' 'p_mid1226' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1946 [1/1] (0.00ns)   --->   "%lshr_ln112_70_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1226, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1946 'partselect' 'lshr_ln112_70_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_42 : Operation 1947 [1/1] (0.69ns)   --->   "%weight_buf_1_load_36_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_70_mid1, i12 %lshr_ln112_69" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1947 'select' 'weight_buf_1_load_36_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1948 [1/1] (0.00ns)   --->   "%weight_buf_1_load_36_mid2 = zext i12 %weight_buf_1_load_36_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1948 'zext' 'weight_buf_1_load_36_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 1949 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_36 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_36_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1949 'getelementptr' 'weight_buf_1_addr_36' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 1950 [2/2] (3.25ns)   --->   "%weight_buf_1_load_36 = load i12 %weight_buf_1_addr_36" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1950 'load' 'weight_buf_1_load_36' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_42 : Operation 1951 [1/1] (1.67ns)   --->   "%add_ln112_183 = add i13 %p_mid1202, i13 73" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1951 'add' 'add_ln112_183' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1952 [1/1] (0.00ns)   --->   "%lshr_ln112_71_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_183, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1952 'partselect' 'lshr_ln112_71_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_42 : Operation 1953 [1/1] (0.69ns)   --->   "%weight_buf_0_load_36_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_71_mid1, i12 %lshr_ln112_70" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1953 'select' 'weight_buf_0_load_36_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1954 [1/1] (0.00ns)   --->   "%weight_buf_0_load_36_mid2 = zext i12 %weight_buf_0_load_36_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1954 'zext' 'weight_buf_0_load_36_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 1955 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_37 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_36_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1955 'getelementptr' 'weight_buf_0_addr_37' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 1956 [2/2] (3.25ns)   --->   "%weight_buf_0_load_37 = load i12 %weight_buf_0_addr_37" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1956 'load' 'weight_buf_0_load_37' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_42 : Operation 1957 [1/1] (1.67ns)   --->   "%add_ln112_184 = add i13 %p_mid1202, i13 74" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1957 'add' 'add_ln112_184' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1958 [1/1] (0.00ns)   --->   "%lshr_ln112_72_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_184, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1958 'partselect' 'lshr_ln112_72_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_42 : Operation 1959 [1/1] (0.69ns)   --->   "%weight_buf_1_load_37_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_72_mid1, i12 %lshr_ln112_71" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1959 'select' 'weight_buf_1_load_37_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1960 [1/1] (0.00ns)   --->   "%weight_buf_1_load_37_mid2 = zext i12 %weight_buf_1_load_37_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 1960 'zext' 'weight_buf_1_load_37_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 1961 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_37 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_37_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1961 'getelementptr' 'weight_buf_1_addr_37' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 1962 [2/2] (3.25ns)   --->   "%weight_buf_1_load_37 = load i12 %weight_buf_1_addr_37" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1962 'load' 'weight_buf_1_load_37' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_42 : Operation 1963 [2/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul43_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1963 'fadd' 'somme_7' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1964 [1/1] (1.82ns)   --->   "%add_ln113_32 = add i9 %add_ln113_4, i9 %zext_ln113_27" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1964 'add' 'add_ln113_32' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln113_36 = zext i9 %add_ln113_32" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1965 'zext' 'zext_ln113_36' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 1966 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_35 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_36" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1966 'getelementptr' 'l2_buf_0_addr_35' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 1967 [1/1] (1.82ns)   --->   "%add_ln113_33 = add i9 %add_ln113_5, i9 %zext_ln113_27" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1967 'add' 'add_ln113_33' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1968 [1/1] (0.00ns)   --->   "%zext_ln113_37 = zext i9 %add_ln113_33" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1968 'zext' 'zext_ln113_37' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 1969 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_36 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_37" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1969 'getelementptr' 'l2_buf_0_addr_36' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 1970 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_35 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_36" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1970 'getelementptr' 'l2_buf_1_addr_35' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 1971 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_36 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_37" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1971 'getelementptr' 'l2_buf_1_addr_36' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 1972 [1/2] (12.3ns)   --->   "%mul2_2 = fmul i32 %weight_buf_1_load_30, i32 %l2_buf_0_load_30" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1972 'fmul' 'mul2_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1973 [1/2] (12.3ns)   --->   "%mul43_1_2 = fmul i32 %weight_buf_0_load_31, i32 %l2_buf_1_load_30" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1973 'fmul' 'mul43_1_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1974 [1/2] (12.3ns)   --->   "%mul43_2_2 = fmul i32 %weight_buf_1_load_31, i32 %l2_buf_0_load_31" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1974 'fmul' 'mul43_2_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1975 [1/2] (12.3ns)   --->   "%mul43_3_2 = fmul i32 %weight_buf_0_load_32, i32 %l2_buf_1_load_31" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1975 'fmul' 'mul43_3_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1976 [1/2] (3.25ns)   --->   "%l2_buf_0_load_32 = load i9 %l2_buf_0_addr_33" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1976 'load' 'l2_buf_0_load_32' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_42 : Operation 1977 [2/2] (12.3ns)   --->   "%mul43_4_2 = fmul i32 %weight_buf_1_load_32, i32 %l2_buf_0_load_32" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1977 'fmul' 'mul43_4_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1978 [1/2] (3.25ns)   --->   "%l2_buf_1_load_32 = load i9 %l2_buf_1_addr_33" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1978 'load' 'l2_buf_1_load_32' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_42 : Operation 1979 [2/2] (12.3ns)   --->   "%mul43_5_2 = fmul i32 %weight_buf_0_load_33, i32 %l2_buf_1_load_32" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1979 'fmul' 'mul43_5_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1980 [1/2] (3.25ns)   --->   "%l2_buf_0_load_33 = load i9 %l2_buf_0_addr_34" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1980 'load' 'l2_buf_0_load_33' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_42 : Operation 1981 [2/2] (12.3ns)   --->   "%mul2_2_1 = fmul i32 %weight_buf_1_load_33, i32 %l2_buf_0_load_33" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1981 'fmul' 'mul2_2_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1982 [1/2] (3.25ns)   --->   "%l2_buf_1_load_33 = load i9 %l2_buf_1_addr_34" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1982 'load' 'l2_buf_1_load_33' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_42 : Operation 1983 [2/2] (12.3ns)   --->   "%mul43_1_2_1 = fmul i32 %weight_buf_0_load_34, i32 %l2_buf_1_load_33" [../PBDTemp/sourced/layers.c:114]   --->   Operation 1983 'fmul' 'mul43_1_2_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1984 [2/2] (3.25ns)   --->   "%l2_buf_0_load_34 = load i9 %l2_buf_0_addr_35" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1984 'load' 'l2_buf_0_load_34' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_42 : Operation 1985 [2/2] (3.25ns)   --->   "%l2_buf_1_load_34 = load i9 %l2_buf_1_addr_35" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1985 'load' 'l2_buf_1_load_34' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_42 : Operation 1986 [2/2] (3.25ns)   --->   "%l2_buf_0_load_35 = load i9 %l2_buf_0_addr_36" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1986 'load' 'l2_buf_0_load_35' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_42 : Operation 1987 [2/2] (3.25ns)   --->   "%l2_buf_1_load_35 = load i9 %l2_buf_1_addr_36" [../PBDTemp/sourced/layers.c:113]   --->   Operation 1987 'load' 'l2_buf_1_load_35' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 43 <SV = 30> <Delay = 15.6>
ST_43 : Operation 1988 [1/1] (1.67ns)   --->   "%add_ln112_61 = add i13 %empty_33, i13 75" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1988 'add' 'add_ln112_61' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1989 [1/1] (0.00ns)   --->   "%lshr_ln112_72 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_61, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1989 'partselect' 'lshr_ln112_72' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_43 : Operation 1990 [1/1] (1.67ns)   --->   "%add_ln112_62 = add i13 %empty_33, i13 76" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1990 'add' 'add_ln112_62' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1991 [1/1] (0.00ns)   --->   "%lshr_ln112_73 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_62, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1991 'partselect' 'lshr_ln112_73' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_43 : Operation 1992 [1/1] (1.67ns)   --->   "%add_ln112_63 = add i13 %empty_33, i13 77" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1992 'add' 'add_ln112_63' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1993 [1/1] (0.00ns)   --->   "%lshr_ln112_74 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_63, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1993 'partselect' 'lshr_ln112_74' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_43 : Operation 1994 [1/1] (1.67ns)   --->   "%empty_46 = add i13 %empty_33, i13 78" [../PBDTemp/sourced/layers.c:97]   --->   Operation 1994 'add' 'empty_46' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1995 [1/1] (0.00ns)   --->   "%lshr_ln112_75 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_46, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1995 'partselect' 'lshr_ln112_75' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_43 : Operation 1996 [1/2] (3.25ns)   --->   "%weight_buf_0_load_36 = load i12 %weight_buf_0_addr_36" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1996 'load' 'weight_buf_0_load_36' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_43 : Operation 1997 [1/2] (3.25ns)   --->   "%weight_buf_1_load_36 = load i12 %weight_buf_1_addr_36" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1997 'load' 'weight_buf_1_load_36' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_43 : Operation 1998 [1/2] (3.25ns)   --->   "%weight_buf_0_load_37 = load i12 %weight_buf_0_addr_37" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1998 'load' 'weight_buf_0_load_37' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_43 : Operation 1999 [1/2] (3.25ns)   --->   "%weight_buf_1_load_37 = load i12 %weight_buf_1_addr_37" [../PBDTemp/sourced/layers.c:112]   --->   Operation 1999 'load' 'weight_buf_1_load_37' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_43 : Operation 2000 [1/1] (1.67ns)   --->   "%add_ln112_185 = add i13 %p_mid1202, i13 75" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2000 'add' 'add_ln112_185' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2001 [1/1] (0.00ns)   --->   "%lshr_ln112_73_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_185, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2001 'partselect' 'lshr_ln112_73_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_43 : Operation 2002 [1/1] (0.69ns)   --->   "%weight_buf_0_load_37_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_73_mid1, i12 %lshr_ln112_72" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2002 'select' 'weight_buf_0_load_37_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2003 [1/1] (0.00ns)   --->   "%weight_buf_0_load_37_mid2 = zext i12 %weight_buf_0_load_37_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2003 'zext' 'weight_buf_0_load_37_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_43 : Operation 2004 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_38 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_37_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2004 'getelementptr' 'weight_buf_0_addr_38' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_43 : Operation 2005 [2/2] (3.25ns)   --->   "%weight_buf_0_load_38 = load i12 %weight_buf_0_addr_38" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2005 'load' 'weight_buf_0_load_38' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_43 : Operation 2006 [1/1] (1.67ns)   --->   "%add_ln112_186 = add i13 %p_mid1202, i13 76" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2006 'add' 'add_ln112_186' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2007 [1/1] (0.00ns)   --->   "%lshr_ln112_74_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_186, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2007 'partselect' 'lshr_ln112_74_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_43 : Operation 2008 [1/1] (0.69ns)   --->   "%weight_buf_1_load_38_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_74_mid1, i12 %lshr_ln112_73" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2008 'select' 'weight_buf_1_load_38_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2009 [1/1] (0.00ns)   --->   "%weight_buf_1_load_38_mid2 = zext i12 %weight_buf_1_load_38_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2009 'zext' 'weight_buf_1_load_38_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_43 : Operation 2010 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_38 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_38_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2010 'getelementptr' 'weight_buf_1_addr_38' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_43 : Operation 2011 [2/2] (3.25ns)   --->   "%weight_buf_1_load_38 = load i12 %weight_buf_1_addr_38" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2011 'load' 'weight_buf_1_load_38' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_43 : Operation 2012 [1/1] (1.67ns)   --->   "%add_ln112_187 = add i13 %p_mid1202, i13 77" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2012 'add' 'add_ln112_187' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2013 [1/1] (0.00ns)   --->   "%lshr_ln112_75_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_187, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2013 'partselect' 'lshr_ln112_75_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_43 : Operation 2014 [1/1] (0.69ns)   --->   "%weight_buf_0_load_38_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_75_mid1, i12 %lshr_ln112_74" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2014 'select' 'weight_buf_0_load_38_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2015 [1/1] (0.00ns)   --->   "%weight_buf_0_load_38_mid2 = zext i12 %weight_buf_0_load_38_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2015 'zext' 'weight_buf_0_load_38_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_43 : Operation 2016 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_39 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_38_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2016 'getelementptr' 'weight_buf_0_addr_39' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_43 : Operation 2017 [2/2] (3.25ns)   --->   "%weight_buf_0_load_39 = load i12 %weight_buf_0_addr_39" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2017 'load' 'weight_buf_0_load_39' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_43 : Operation 2018 [1/1] (1.67ns)   --->   "%p_mid1228 = add i13 %p_mid1202, i13 78" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2018 'add' 'p_mid1228' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2019 [1/1] (0.00ns)   --->   "%lshr_ln112_76_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1228, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2019 'partselect' 'lshr_ln112_76_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_43 : Operation 2020 [1/1] (0.69ns)   --->   "%weight_buf_1_load_39_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_76_mid1, i12 %lshr_ln112_75" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2020 'select' 'weight_buf_1_load_39_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2021 [1/1] (0.00ns)   --->   "%weight_buf_1_load_39_mid2 = zext i12 %weight_buf_1_load_39_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2021 'zext' 'weight_buf_1_load_39_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_43 : Operation 2022 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_39 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_39_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2022 'getelementptr' 'weight_buf_1_addr_39' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_43 : Operation 2023 [2/2] (3.25ns)   --->   "%weight_buf_1_load_39 = load i12 %weight_buf_1_addr_39" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2023 'load' 'weight_buf_1_load_39' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_43 : Operation 2024 [1/4] (10.5ns)   --->   "%somme_7 = fadd i32 %somme_6, i32 %mul43_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2024 'fadd' 'somme_7' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2025 [1/1] (1.91ns)   --->   "%add_ln113_46 = add i8 %mul_ln113_2, i8 %zext_ln113_45" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2025 'add' 'add_ln113_46' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2026 [1/1] (0.00ns)   --->   "%zext_ln113_52 = zext i8 %add_ln113_46" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2026 'zext' 'zext_ln113_52' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_43 : Operation 2027 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_37 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_52" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2027 'getelementptr' 'l2_buf_0_addr_37' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_43 : Operation 2028 [1/1] (1.82ns)   --->   "%add_ln113_47 = add i9 %add_ln113_4, i9 %zext_ln113_44" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2028 'add' 'add_ln113_47' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2029 [1/1] (0.00ns)   --->   "%zext_ln113_53 = zext i9 %add_ln113_47" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2029 'zext' 'zext_ln113_53' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_43 : Operation 2030 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_38 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_53" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2030 'getelementptr' 'l2_buf_0_addr_38' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_43 : Operation 2031 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_37 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_52" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2031 'getelementptr' 'l2_buf_1_addr_37' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_43 : Operation 2032 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_38 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_53" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2032 'getelementptr' 'l2_buf_1_addr_38' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_43 : Operation 2033 [1/2] (12.3ns)   --->   "%mul43_4_2 = fmul i32 %weight_buf_1_load_32, i32 %l2_buf_0_load_32" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2033 'fmul' 'mul43_4_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2034 [1/2] (12.3ns)   --->   "%mul43_5_2 = fmul i32 %weight_buf_0_load_33, i32 %l2_buf_1_load_32" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2034 'fmul' 'mul43_5_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2035 [1/2] (12.3ns)   --->   "%mul2_2_1 = fmul i32 %weight_buf_1_load_33, i32 %l2_buf_0_load_33" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2035 'fmul' 'mul2_2_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2036 [1/2] (12.3ns)   --->   "%mul43_1_2_1 = fmul i32 %weight_buf_0_load_34, i32 %l2_buf_1_load_33" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2036 'fmul' 'mul43_1_2_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2037 [1/2] (3.25ns)   --->   "%l2_buf_0_load_34 = load i9 %l2_buf_0_addr_35" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2037 'load' 'l2_buf_0_load_34' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_43 : Operation 2038 [2/2] (12.3ns)   --->   "%mul43_2_2_1 = fmul i32 %weight_buf_1_load_34, i32 %l2_buf_0_load_34" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2038 'fmul' 'mul43_2_2_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2039 [1/2] (3.25ns)   --->   "%l2_buf_1_load_34 = load i9 %l2_buf_1_addr_35" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2039 'load' 'l2_buf_1_load_34' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_43 : Operation 2040 [2/2] (12.3ns)   --->   "%mul43_3_2_1 = fmul i32 %weight_buf_0_load_35, i32 %l2_buf_1_load_34" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2040 'fmul' 'mul43_3_2_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2041 [1/2] (3.25ns)   --->   "%l2_buf_0_load_35 = load i9 %l2_buf_0_addr_36" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2041 'load' 'l2_buf_0_load_35' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_43 : Operation 2042 [2/2] (12.3ns)   --->   "%mul43_4_2_1 = fmul i32 %weight_buf_1_load_35, i32 %l2_buf_0_load_35" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2042 'fmul' 'mul43_4_2_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2043 [1/2] (3.25ns)   --->   "%l2_buf_1_load_35 = load i9 %l2_buf_1_addr_36" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2043 'load' 'l2_buf_1_load_35' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_43 : Operation 2044 [2/2] (12.3ns)   --->   "%mul43_5_2_1 = fmul i32 %weight_buf_0_load_36, i32 %l2_buf_1_load_35" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2044 'fmul' 'mul43_5_2_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2045 [2/2] (3.25ns)   --->   "%l2_buf_0_load_36 = load i9 %l2_buf_0_addr_37" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2045 'load' 'l2_buf_0_load_36' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_43 : Operation 2046 [2/2] (3.25ns)   --->   "%l2_buf_1_load_36 = load i9 %l2_buf_1_addr_37" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2046 'load' 'l2_buf_1_load_36' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_43 : Operation 2047 [2/2] (3.25ns)   --->   "%l2_buf_0_load_37 = load i9 %l2_buf_0_addr_38" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2047 'load' 'l2_buf_0_load_37' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_43 : Operation 2048 [2/2] (3.25ns)   --->   "%l2_buf_1_load_37 = load i9 %l2_buf_1_addr_38" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2048 'load' 'l2_buf_1_load_37' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 44 <SV = 31> <Delay = 15.6>
ST_44 : Operation 2049 [1/1] (1.67ns)   --->   "%add_ln112_64 = add i13 %empty_33, i13 79" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2049 'add' 'add_ln112_64' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2050 [1/1] (0.00ns)   --->   "%lshr_ln112_76 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_64, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2050 'partselect' 'lshr_ln112_76' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_44 : Operation 2051 [1/1] (1.67ns)   --->   "%add_ln112_65 = add i13 %empty_33, i13 80" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2051 'add' 'add_ln112_65' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2052 [1/1] (0.00ns)   --->   "%lshr_ln112_77 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_65, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2052 'partselect' 'lshr_ln112_77' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_44 : Operation 2053 [1/1] (1.67ns)   --->   "%add_ln112_66 = add i13 %empty_33, i13 81" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2053 'add' 'add_ln112_66' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2054 [1/1] (0.00ns)   --->   "%lshr_ln112_78 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_66, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2054 'partselect' 'lshr_ln112_78' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_44 : Operation 2055 [1/1] (1.67ns)   --->   "%add_ln112_67 = add i13 %empty_33, i13 82" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2055 'add' 'add_ln112_67' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2056 [1/1] (0.00ns)   --->   "%lshr_ln112_79 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_67, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2056 'partselect' 'lshr_ln112_79' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_44 : Operation 2057 [1/2] (3.25ns)   --->   "%weight_buf_0_load_38 = load i12 %weight_buf_0_addr_38" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2057 'load' 'weight_buf_0_load_38' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_44 : Operation 2058 [1/2] (3.25ns)   --->   "%weight_buf_1_load_38 = load i12 %weight_buf_1_addr_38" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2058 'load' 'weight_buf_1_load_38' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_44 : Operation 2059 [1/2] (3.25ns)   --->   "%weight_buf_0_load_39 = load i12 %weight_buf_0_addr_39" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2059 'load' 'weight_buf_0_load_39' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_44 : Operation 2060 [1/2] (3.25ns)   --->   "%weight_buf_1_load_39 = load i12 %weight_buf_1_addr_39" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2060 'load' 'weight_buf_1_load_39' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_44 : Operation 2061 [1/1] (1.67ns)   --->   "%add_ln112_188 = add i13 %p_mid1202, i13 79" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2061 'add' 'add_ln112_188' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2062 [1/1] (0.00ns)   --->   "%lshr_ln112_77_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_188, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2062 'partselect' 'lshr_ln112_77_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_44 : Operation 2063 [1/1] (0.69ns)   --->   "%weight_buf_0_load_39_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_77_mid1, i12 %lshr_ln112_76" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2063 'select' 'weight_buf_0_load_39_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2064 [1/1] (0.00ns)   --->   "%weight_buf_0_load_39_mid2 = zext i12 %weight_buf_0_load_39_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2064 'zext' 'weight_buf_0_load_39_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_44 : Operation 2065 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_40 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_39_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2065 'getelementptr' 'weight_buf_0_addr_40' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_44 : Operation 2066 [2/2] (3.25ns)   --->   "%weight_buf_0_load_40 = load i12 %weight_buf_0_addr_40" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2066 'load' 'weight_buf_0_load_40' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_44 : Operation 2067 [1/1] (1.67ns)   --->   "%add_ln112_189 = add i13 %p_mid1202, i13 80" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2067 'add' 'add_ln112_189' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2068 [1/1] (0.00ns)   --->   "%lshr_ln112_78_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_189, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2068 'partselect' 'lshr_ln112_78_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_44 : Operation 2069 [1/1] (0.69ns)   --->   "%weight_buf_1_load_40_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_78_mid1, i12 %lshr_ln112_77" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2069 'select' 'weight_buf_1_load_40_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2070 [1/1] (0.00ns)   --->   "%weight_buf_1_load_40_mid2 = zext i12 %weight_buf_1_load_40_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2070 'zext' 'weight_buf_1_load_40_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_44 : Operation 2071 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_40 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_40_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2071 'getelementptr' 'weight_buf_1_addr_40' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_44 : Operation 2072 [2/2] (3.25ns)   --->   "%weight_buf_1_load_40 = load i12 %weight_buf_1_addr_40" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2072 'load' 'weight_buf_1_load_40' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_44 : Operation 2073 [1/1] (1.67ns)   --->   "%add_ln112_190 = add i13 %p_mid1202, i13 81" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2073 'add' 'add_ln112_190' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2074 [1/1] (0.00ns)   --->   "%lshr_ln112_79_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_190, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2074 'partselect' 'lshr_ln112_79_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_44 : Operation 2075 [1/1] (0.69ns)   --->   "%weight_buf_0_load_40_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_79_mid1, i12 %lshr_ln112_78" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2075 'select' 'weight_buf_0_load_40_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2076 [1/1] (0.00ns)   --->   "%weight_buf_0_load_40_mid2 = zext i12 %weight_buf_0_load_40_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2076 'zext' 'weight_buf_0_load_40_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_44 : Operation 2077 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_41 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_40_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2077 'getelementptr' 'weight_buf_0_addr_41' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_44 : Operation 2078 [2/2] (3.25ns)   --->   "%weight_buf_0_load_41 = load i12 %weight_buf_0_addr_41" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2078 'load' 'weight_buf_0_load_41' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_44 : Operation 2079 [1/1] (1.67ns)   --->   "%add_ln112_191 = add i13 %p_mid1202, i13 82" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2079 'add' 'add_ln112_191' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2080 [1/1] (0.00ns)   --->   "%lshr_ln112_80_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_191, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2080 'partselect' 'lshr_ln112_80_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_44 : Operation 2081 [1/1] (0.69ns)   --->   "%weight_buf_1_load_41_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_80_mid1, i12 %lshr_ln112_79" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2081 'select' 'weight_buf_1_load_41_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2082 [1/1] (0.00ns)   --->   "%weight_buf_1_load_41_mid2 = zext i12 %weight_buf_1_load_41_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2082 'zext' 'weight_buf_1_load_41_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_44 : Operation 2083 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_41 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_41_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2083 'getelementptr' 'weight_buf_1_addr_41' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_44 : Operation 2084 [2/2] (3.25ns)   --->   "%weight_buf_1_load_41 = load i12 %weight_buf_1_addr_41" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2084 'load' 'weight_buf_1_load_41' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_44 : Operation 2085 [4/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul43_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2085 'fadd' 'somme_8' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2086 [1/1] (1.82ns)   --->   "%add_ln113_48 = add i9 %add_ln113_5, i9 %zext_ln113_44" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2086 'add' 'add_ln113_48' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2087 [1/1] (0.00ns)   --->   "%zext_ln113_54 = zext i9 %add_ln113_48" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2087 'zext' 'zext_ln113_54' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_44 : Operation 2088 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_39 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_54" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2088 'getelementptr' 'l2_buf_0_addr_39' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_44 : Operation 2089 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_39 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_54" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2089 'getelementptr' 'l2_buf_1_addr_39' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_44 : Operation 2090 [1/1] (1.91ns)   --->   "%add_ln113_61 = add i8 %mul_ln113_2, i8 %zext_ln113_62" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2090 'add' 'add_ln113_61' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2091 [1/1] (0.00ns)   --->   "%zext_ln113_69 = zext i8 %add_ln113_61" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2091 'zext' 'zext_ln113_69' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_44 : Operation 2092 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_40 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_69" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2092 'getelementptr' 'l2_buf_0_addr_40' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_44 : Operation 2093 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_40 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_69" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2093 'getelementptr' 'l2_buf_1_addr_40' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_44 : Operation 2094 [1/2] (12.3ns)   --->   "%mul43_2_2_1 = fmul i32 %weight_buf_1_load_34, i32 %l2_buf_0_load_34" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2094 'fmul' 'mul43_2_2_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2095 [1/2] (12.3ns)   --->   "%mul43_3_2_1 = fmul i32 %weight_buf_0_load_35, i32 %l2_buf_1_load_34" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2095 'fmul' 'mul43_3_2_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2096 [1/2] (12.3ns)   --->   "%mul43_4_2_1 = fmul i32 %weight_buf_1_load_35, i32 %l2_buf_0_load_35" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2096 'fmul' 'mul43_4_2_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2097 [1/2] (12.3ns)   --->   "%mul43_5_2_1 = fmul i32 %weight_buf_0_load_36, i32 %l2_buf_1_load_35" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2097 'fmul' 'mul43_5_2_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2098 [1/2] (3.25ns)   --->   "%l2_buf_0_load_36 = load i9 %l2_buf_0_addr_37" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2098 'load' 'l2_buf_0_load_36' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_44 : Operation 2099 [2/2] (12.3ns)   --->   "%mul2_2_2 = fmul i32 %weight_buf_1_load_36, i32 %l2_buf_0_load_36" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2099 'fmul' 'mul2_2_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2100 [1/2] (3.25ns)   --->   "%l2_buf_1_load_36 = load i9 %l2_buf_1_addr_37" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2100 'load' 'l2_buf_1_load_36' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_44 : Operation 2101 [2/2] (12.3ns)   --->   "%mul43_1_2_2 = fmul i32 %weight_buf_0_load_37, i32 %l2_buf_1_load_36" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2101 'fmul' 'mul43_1_2_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2102 [1/2] (3.25ns)   --->   "%l2_buf_0_load_37 = load i9 %l2_buf_0_addr_38" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2102 'load' 'l2_buf_0_load_37' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_44 : Operation 2103 [2/2] (12.3ns)   --->   "%mul43_2_2_2 = fmul i32 %weight_buf_1_load_37, i32 %l2_buf_0_load_37" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2103 'fmul' 'mul43_2_2_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2104 [1/2] (3.25ns)   --->   "%l2_buf_1_load_37 = load i9 %l2_buf_1_addr_38" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2104 'load' 'l2_buf_1_load_37' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_44 : Operation 2105 [2/2] (12.3ns)   --->   "%mul43_3_2_2 = fmul i32 %weight_buf_0_load_38, i32 %l2_buf_1_load_37" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2105 'fmul' 'mul43_3_2_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2106 [2/2] (3.25ns)   --->   "%l2_buf_0_load_38 = load i9 %l2_buf_0_addr_39" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2106 'load' 'l2_buf_0_load_38' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_44 : Operation 2107 [2/2] (3.25ns)   --->   "%l2_buf_1_load_38 = load i9 %l2_buf_1_addr_39" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2107 'load' 'l2_buf_1_load_38' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_44 : Operation 2108 [2/2] (3.25ns)   --->   "%l2_buf_0_load_39 = load i9 %l2_buf_0_addr_40" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2108 'load' 'l2_buf_0_load_39' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_44 : Operation 2109 [2/2] (3.25ns)   --->   "%l2_buf_1_load_39 = load i9 %l2_buf_1_addr_40" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2109 'load' 'l2_buf_1_load_39' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 45 <SV = 32> <Delay = 15.6>
ST_45 : Operation 2110 [1/1] (1.67ns)   --->   "%add_ln112_68 = add i13 %empty_33, i13 83" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2110 'add' 'add_ln112_68' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2111 [1/1] (0.00ns)   --->   "%lshr_ln112_80 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_68, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2111 'partselect' 'lshr_ln112_80' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 2112 [1/1] (1.67ns)   --->   "%empty_47 = add i13 %empty_33, i13 84" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2112 'add' 'empty_47' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2113 [1/1] (0.00ns)   --->   "%lshr_ln112_81 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_47, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2113 'partselect' 'lshr_ln112_81' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 2114 [1/1] (1.67ns)   --->   "%add_ln112_69 = add i13 %empty_33, i13 85" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2114 'add' 'add_ln112_69' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2115 [1/1] (0.00ns)   --->   "%lshr_ln112_82 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_69, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2115 'partselect' 'lshr_ln112_82' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 2116 [1/1] (1.67ns)   --->   "%add_ln112_70 = add i13 %empty_33, i13 86" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2116 'add' 'add_ln112_70' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2117 [1/1] (0.00ns)   --->   "%lshr_ln112_83 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_70, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2117 'partselect' 'lshr_ln112_83' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 2118 [1/2] (3.25ns)   --->   "%weight_buf_0_load_40 = load i12 %weight_buf_0_addr_40" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2118 'load' 'weight_buf_0_load_40' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_45 : Operation 2119 [1/2] (3.25ns)   --->   "%weight_buf_1_load_40 = load i12 %weight_buf_1_addr_40" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2119 'load' 'weight_buf_1_load_40' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_45 : Operation 2120 [1/2] (3.25ns)   --->   "%weight_buf_0_load_41 = load i12 %weight_buf_0_addr_41" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2120 'load' 'weight_buf_0_load_41' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_45 : Operation 2121 [1/2] (3.25ns)   --->   "%weight_buf_1_load_41 = load i12 %weight_buf_1_addr_41" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2121 'load' 'weight_buf_1_load_41' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_45 : Operation 2122 [1/1] (1.67ns)   --->   "%add_ln112_192 = add i13 %p_mid1202, i13 83" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2122 'add' 'add_ln112_192' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2123 [1/1] (0.00ns)   --->   "%lshr_ln112_81_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_192, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2123 'partselect' 'lshr_ln112_81_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 2124 [1/1] (0.69ns)   --->   "%weight_buf_0_load_41_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_81_mid1, i12 %lshr_ln112_80" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2124 'select' 'weight_buf_0_load_41_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2125 [1/1] (0.00ns)   --->   "%weight_buf_0_load_41_mid2 = zext i12 %weight_buf_0_load_41_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2125 'zext' 'weight_buf_0_load_41_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 2126 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_42 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_41_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2126 'getelementptr' 'weight_buf_0_addr_42' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 2127 [2/2] (3.25ns)   --->   "%weight_buf_0_load_42 = load i12 %weight_buf_0_addr_42" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2127 'load' 'weight_buf_0_load_42' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_45 : Operation 2128 [1/1] (1.67ns)   --->   "%p_mid1230 = add i13 %p_mid1202, i13 84" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2128 'add' 'p_mid1230' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2129 [1/1] (0.00ns)   --->   "%lshr_ln112_82_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1230, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2129 'partselect' 'lshr_ln112_82_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 2130 [1/1] (0.69ns)   --->   "%weight_buf_1_load_42_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_82_mid1, i12 %lshr_ln112_81" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2130 'select' 'weight_buf_1_load_42_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2131 [1/1] (0.00ns)   --->   "%weight_buf_1_load_42_mid2 = zext i12 %weight_buf_1_load_42_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2131 'zext' 'weight_buf_1_load_42_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 2132 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_42 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_42_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2132 'getelementptr' 'weight_buf_1_addr_42' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 2133 [2/2] (3.25ns)   --->   "%weight_buf_1_load_42 = load i12 %weight_buf_1_addr_42" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2133 'load' 'weight_buf_1_load_42' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_45 : Operation 2134 [1/1] (1.67ns)   --->   "%add_ln112_193 = add i13 %p_mid1202, i13 85" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2134 'add' 'add_ln112_193' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2135 [1/1] (0.00ns)   --->   "%lshr_ln112_83_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_193, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2135 'partselect' 'lshr_ln112_83_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 2136 [1/1] (0.69ns)   --->   "%weight_buf_0_load_42_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_83_mid1, i12 %lshr_ln112_82" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2136 'select' 'weight_buf_0_load_42_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2137 [1/1] (0.00ns)   --->   "%weight_buf_0_load_42_mid2 = zext i12 %weight_buf_0_load_42_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2137 'zext' 'weight_buf_0_load_42_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 2138 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_43 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_42_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2138 'getelementptr' 'weight_buf_0_addr_43' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 2139 [2/2] (3.25ns)   --->   "%weight_buf_0_load_43 = load i12 %weight_buf_0_addr_43" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2139 'load' 'weight_buf_0_load_43' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_45 : Operation 2140 [1/1] (1.67ns)   --->   "%add_ln112_194 = add i13 %p_mid1202, i13 86" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2140 'add' 'add_ln112_194' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2141 [1/1] (0.00ns)   --->   "%lshr_ln112_84_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_194, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2141 'partselect' 'lshr_ln112_84_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_45 : Operation 2142 [1/1] (0.69ns)   --->   "%weight_buf_1_load_43_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_84_mid1, i12 %lshr_ln112_83" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2142 'select' 'weight_buf_1_load_43_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2143 [1/1] (0.00ns)   --->   "%weight_buf_1_load_43_mid2 = zext i12 %weight_buf_1_load_43_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2143 'zext' 'weight_buf_1_load_43_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 2144 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_43 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_43_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2144 'getelementptr' 'weight_buf_1_addr_43' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 2145 [2/2] (3.25ns)   --->   "%weight_buf_1_load_43 = load i12 %weight_buf_1_addr_43" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2145 'load' 'weight_buf_1_load_43' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_45 : Operation 2146 [3/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul43_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2146 'fadd' 'somme_8' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2147 [1/1] (1.82ns)   --->   "%add_ln113_62 = add i9 %add_ln113_4, i9 %zext_ln113_61" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2147 'add' 'add_ln113_62' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2148 [1/1] (0.00ns)   --->   "%zext_ln113_70 = zext i9 %add_ln113_62" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2148 'zext' 'zext_ln113_70' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 2149 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_41 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_70" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2149 'getelementptr' 'l2_buf_0_addr_41' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 2150 [1/1] (1.82ns)   --->   "%add_ln113_63 = add i9 %add_ln113_5, i9 %zext_ln113_61" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2150 'add' 'add_ln113_63' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2151 [1/1] (0.00ns)   --->   "%zext_ln113_71 = zext i9 %add_ln113_63" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2151 'zext' 'zext_ln113_71' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 2152 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_42 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_71" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2152 'getelementptr' 'l2_buf_0_addr_42' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 2153 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_41 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_70" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2153 'getelementptr' 'l2_buf_1_addr_41' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 2154 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_42 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_71" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2154 'getelementptr' 'l2_buf_1_addr_42' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_45 : Operation 2155 [1/2] (12.3ns)   --->   "%mul2_2_2 = fmul i32 %weight_buf_1_load_36, i32 %l2_buf_0_load_36" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2155 'fmul' 'mul2_2_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2156 [1/2] (12.3ns)   --->   "%mul43_1_2_2 = fmul i32 %weight_buf_0_load_37, i32 %l2_buf_1_load_36" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2156 'fmul' 'mul43_1_2_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2157 [1/2] (12.3ns)   --->   "%mul43_2_2_2 = fmul i32 %weight_buf_1_load_37, i32 %l2_buf_0_load_37" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2157 'fmul' 'mul43_2_2_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2158 [1/2] (12.3ns)   --->   "%mul43_3_2_2 = fmul i32 %weight_buf_0_load_38, i32 %l2_buf_1_load_37" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2158 'fmul' 'mul43_3_2_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2159 [1/2] (3.25ns)   --->   "%l2_buf_0_load_38 = load i9 %l2_buf_0_addr_39" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2159 'load' 'l2_buf_0_load_38' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_45 : Operation 2160 [2/2] (12.3ns)   --->   "%mul43_4_2_2 = fmul i32 %weight_buf_1_load_38, i32 %l2_buf_0_load_38" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2160 'fmul' 'mul43_4_2_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2161 [1/2] (3.25ns)   --->   "%l2_buf_1_load_38 = load i9 %l2_buf_1_addr_39" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2161 'load' 'l2_buf_1_load_38' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_45 : Operation 2162 [2/2] (12.3ns)   --->   "%mul43_5_2_2 = fmul i32 %weight_buf_0_load_39, i32 %l2_buf_1_load_38" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2162 'fmul' 'mul43_5_2_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2163 [1/2] (3.25ns)   --->   "%l2_buf_0_load_39 = load i9 %l2_buf_0_addr_40" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2163 'load' 'l2_buf_0_load_39' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_45 : Operation 2164 [2/2] (12.3ns)   --->   "%mul2_2_3 = fmul i32 %weight_buf_1_load_39, i32 %l2_buf_0_load_39" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2164 'fmul' 'mul2_2_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2165 [1/2] (3.25ns)   --->   "%l2_buf_1_load_39 = load i9 %l2_buf_1_addr_40" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2165 'load' 'l2_buf_1_load_39' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_45 : Operation 2166 [2/2] (12.3ns)   --->   "%mul43_1_2_3 = fmul i32 %weight_buf_0_load_40, i32 %l2_buf_1_load_39" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2166 'fmul' 'mul43_1_2_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2167 [2/2] (3.25ns)   --->   "%l2_buf_0_load_40 = load i9 %l2_buf_0_addr_41" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2167 'load' 'l2_buf_0_load_40' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_45 : Operation 2168 [2/2] (3.25ns)   --->   "%l2_buf_1_load_40 = load i9 %l2_buf_1_addr_41" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2168 'load' 'l2_buf_1_load_40' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_45 : Operation 2169 [2/2] (3.25ns)   --->   "%l2_buf_0_load_41 = load i9 %l2_buf_0_addr_42" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2169 'load' 'l2_buf_0_load_41' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_45 : Operation 2170 [2/2] (3.25ns)   --->   "%l2_buf_1_load_41 = load i9 %l2_buf_1_addr_42" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2170 'load' 'l2_buf_1_load_41' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 46 <SV = 33> <Delay = 15.6>
ST_46 : Operation 2171 [1/1] (1.67ns)   --->   "%add_ln112_71 = add i13 %empty_33, i13 87" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2171 'add' 'add_ln112_71' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2172 [1/1] (0.00ns)   --->   "%lshr_ln112_84 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_71, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2172 'partselect' 'lshr_ln112_84' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_46 : Operation 2173 [1/1] (1.67ns)   --->   "%add_ln112_72 = add i13 %empty_33, i13 88" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2173 'add' 'add_ln112_72' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2174 [1/1] (0.00ns)   --->   "%lshr_ln112_85 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_72, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2174 'partselect' 'lshr_ln112_85' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_46 : Operation 2175 [1/1] (1.67ns)   --->   "%add_ln112_73 = add i13 %empty_33, i13 89" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2175 'add' 'add_ln112_73' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2176 [1/1] (0.00ns)   --->   "%lshr_ln112_86 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_73, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2176 'partselect' 'lshr_ln112_86' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_46 : Operation 2177 [1/1] (1.67ns)   --->   "%empty_48 = add i13 %empty_33, i13 90" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2177 'add' 'empty_48' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2178 [1/1] (0.00ns)   --->   "%lshr_ln112_87 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_48, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2178 'partselect' 'lshr_ln112_87' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_46 : Operation 2179 [1/2] (3.25ns)   --->   "%weight_buf_0_load_42 = load i12 %weight_buf_0_addr_42" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2179 'load' 'weight_buf_0_load_42' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_46 : Operation 2180 [1/2] (3.25ns)   --->   "%weight_buf_1_load_42 = load i12 %weight_buf_1_addr_42" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2180 'load' 'weight_buf_1_load_42' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_46 : Operation 2181 [1/2] (3.25ns)   --->   "%weight_buf_0_load_43 = load i12 %weight_buf_0_addr_43" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2181 'load' 'weight_buf_0_load_43' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_46 : Operation 2182 [1/2] (3.25ns)   --->   "%weight_buf_1_load_43 = load i12 %weight_buf_1_addr_43" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2182 'load' 'weight_buf_1_load_43' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_46 : Operation 2183 [1/1] (1.67ns)   --->   "%add_ln112_195 = add i13 %p_mid1202, i13 87" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2183 'add' 'add_ln112_195' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2184 [1/1] (0.00ns)   --->   "%lshr_ln112_85_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_195, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2184 'partselect' 'lshr_ln112_85_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_46 : Operation 2185 [1/1] (0.69ns)   --->   "%weight_buf_0_load_43_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_85_mid1, i12 %lshr_ln112_84" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2185 'select' 'weight_buf_0_load_43_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2186 [1/1] (0.00ns)   --->   "%weight_buf_0_load_43_mid2 = zext i12 %weight_buf_0_load_43_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2186 'zext' 'weight_buf_0_load_43_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 2187 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_44 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_43_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2187 'getelementptr' 'weight_buf_0_addr_44' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 2188 [2/2] (3.25ns)   --->   "%weight_buf_0_load_44 = load i12 %weight_buf_0_addr_44" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2188 'load' 'weight_buf_0_load_44' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_46 : Operation 2189 [1/1] (1.67ns)   --->   "%add_ln112_196 = add i13 %p_mid1202, i13 88" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2189 'add' 'add_ln112_196' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2190 [1/1] (0.00ns)   --->   "%lshr_ln112_86_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_196, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2190 'partselect' 'lshr_ln112_86_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_46 : Operation 2191 [1/1] (0.69ns)   --->   "%weight_buf_1_load_44_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_86_mid1, i12 %lshr_ln112_85" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2191 'select' 'weight_buf_1_load_44_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2192 [1/1] (0.00ns)   --->   "%weight_buf_1_load_44_mid2 = zext i12 %weight_buf_1_load_44_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2192 'zext' 'weight_buf_1_load_44_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 2193 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_44 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_44_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2193 'getelementptr' 'weight_buf_1_addr_44' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 2194 [2/2] (3.25ns)   --->   "%weight_buf_1_load_44 = load i12 %weight_buf_1_addr_44" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2194 'load' 'weight_buf_1_load_44' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_46 : Operation 2195 [1/1] (1.67ns)   --->   "%add_ln112_197 = add i13 %p_mid1202, i13 89" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2195 'add' 'add_ln112_197' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2196 [1/1] (0.00ns)   --->   "%lshr_ln112_87_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_197, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2196 'partselect' 'lshr_ln112_87_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_46 : Operation 2197 [1/1] (0.69ns)   --->   "%weight_buf_0_load_44_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_87_mid1, i12 %lshr_ln112_86" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2197 'select' 'weight_buf_0_load_44_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2198 [1/1] (0.00ns)   --->   "%weight_buf_0_load_44_mid2 = zext i12 %weight_buf_0_load_44_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2198 'zext' 'weight_buf_0_load_44_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 2199 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_45 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_44_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2199 'getelementptr' 'weight_buf_0_addr_45' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 2200 [2/2] (3.25ns)   --->   "%weight_buf_0_load_45 = load i12 %weight_buf_0_addr_45" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2200 'load' 'weight_buf_0_load_45' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_46 : Operation 2201 [1/1] (1.67ns)   --->   "%p_mid1232 = add i13 %p_mid1202, i13 90" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2201 'add' 'p_mid1232' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2202 [1/1] (0.00ns)   --->   "%lshr_ln112_88_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1232, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2202 'partselect' 'lshr_ln112_88_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_46 : Operation 2203 [1/1] (0.69ns)   --->   "%weight_buf_1_load_45_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_88_mid1, i12 %lshr_ln112_87" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2203 'select' 'weight_buf_1_load_45_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2204 [1/1] (0.00ns)   --->   "%weight_buf_1_load_45_mid2 = zext i12 %weight_buf_1_load_45_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2204 'zext' 'weight_buf_1_load_45_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 2205 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_45 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_45_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2205 'getelementptr' 'weight_buf_1_addr_45' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 2206 [2/2] (3.25ns)   --->   "%weight_buf_1_load_45 = load i12 %weight_buf_1_addr_45" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2206 'load' 'weight_buf_1_load_45' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_46 : Operation 2207 [2/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul43_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2207 'fadd' 'somme_8' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2208 [1/1] (1.91ns)   --->   "%add_ln113_76 = add i8 %mul_ln113_2, i8 %zext_ln113_79" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2208 'add' 'add_ln113_76' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2209 [1/1] (0.00ns)   --->   "%zext_ln113_86 = zext i8 %add_ln113_76" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2209 'zext' 'zext_ln113_86' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 2210 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_43 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_86" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2210 'getelementptr' 'l2_buf_0_addr_43' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 2211 [1/1] (1.82ns)   --->   "%add_ln113_77 = add i9 %add_ln113_4, i9 %zext_ln113_78" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2211 'add' 'add_ln113_77' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2212 [1/1] (0.00ns)   --->   "%zext_ln113_87 = zext i9 %add_ln113_77" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2212 'zext' 'zext_ln113_87' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 2213 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_44 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_87" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2213 'getelementptr' 'l2_buf_0_addr_44' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 2214 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_43 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_86" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2214 'getelementptr' 'l2_buf_1_addr_43' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 2215 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_44 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_87" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2215 'getelementptr' 'l2_buf_1_addr_44' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 2216 [1/2] (12.3ns)   --->   "%mul43_4_2_2 = fmul i32 %weight_buf_1_load_38, i32 %l2_buf_0_load_38" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2216 'fmul' 'mul43_4_2_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2217 [1/2] (12.3ns)   --->   "%mul43_5_2_2 = fmul i32 %weight_buf_0_load_39, i32 %l2_buf_1_load_38" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2217 'fmul' 'mul43_5_2_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2218 [1/2] (12.3ns)   --->   "%mul2_2_3 = fmul i32 %weight_buf_1_load_39, i32 %l2_buf_0_load_39" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2218 'fmul' 'mul2_2_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2219 [1/2] (12.3ns)   --->   "%mul43_1_2_3 = fmul i32 %weight_buf_0_load_40, i32 %l2_buf_1_load_39" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2219 'fmul' 'mul43_1_2_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2220 [1/2] (3.25ns)   --->   "%l2_buf_0_load_40 = load i9 %l2_buf_0_addr_41" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2220 'load' 'l2_buf_0_load_40' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_46 : Operation 2221 [2/2] (12.3ns)   --->   "%mul43_2_2_3 = fmul i32 %weight_buf_1_load_40, i32 %l2_buf_0_load_40" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2221 'fmul' 'mul43_2_2_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2222 [1/2] (3.25ns)   --->   "%l2_buf_1_load_40 = load i9 %l2_buf_1_addr_41" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2222 'load' 'l2_buf_1_load_40' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_46 : Operation 2223 [2/2] (12.3ns)   --->   "%mul43_3_2_3 = fmul i32 %weight_buf_0_load_41, i32 %l2_buf_1_load_40" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2223 'fmul' 'mul43_3_2_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2224 [1/2] (3.25ns)   --->   "%l2_buf_0_load_41 = load i9 %l2_buf_0_addr_42" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2224 'load' 'l2_buf_0_load_41' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_46 : Operation 2225 [2/2] (12.3ns)   --->   "%mul43_4_2_3 = fmul i32 %weight_buf_1_load_41, i32 %l2_buf_0_load_41" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2225 'fmul' 'mul43_4_2_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2226 [1/2] (3.25ns)   --->   "%l2_buf_1_load_41 = load i9 %l2_buf_1_addr_42" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2226 'load' 'l2_buf_1_load_41' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_46 : Operation 2227 [2/2] (12.3ns)   --->   "%mul43_5_2_3 = fmul i32 %weight_buf_0_load_42, i32 %l2_buf_1_load_41" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2227 'fmul' 'mul43_5_2_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2228 [2/2] (3.25ns)   --->   "%l2_buf_0_load_42 = load i9 %l2_buf_0_addr_43" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2228 'load' 'l2_buf_0_load_42' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_46 : Operation 2229 [2/2] (3.25ns)   --->   "%l2_buf_1_load_42 = load i9 %l2_buf_1_addr_43" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2229 'load' 'l2_buf_1_load_42' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_46 : Operation 2230 [2/2] (3.25ns)   --->   "%l2_buf_0_load_43 = load i9 %l2_buf_0_addr_44" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2230 'load' 'l2_buf_0_load_43' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_46 : Operation 2231 [2/2] (3.25ns)   --->   "%l2_buf_1_load_43 = load i9 %l2_buf_1_addr_44" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2231 'load' 'l2_buf_1_load_43' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 47 <SV = 34> <Delay = 15.6>
ST_47 : Operation 2232 [1/1] (1.67ns)   --->   "%add_ln112_74 = add i13 %empty_33, i13 91" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2232 'add' 'add_ln112_74' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2233 [1/1] (0.00ns)   --->   "%lshr_ln112_88 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_74, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2233 'partselect' 'lshr_ln112_88' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_47 : Operation 2234 [1/1] (1.67ns)   --->   "%add_ln112_75 = add i13 %empty_33, i13 92" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2234 'add' 'add_ln112_75' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2235 [1/1] (0.00ns)   --->   "%lshr_ln112_89 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_75, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2235 'partselect' 'lshr_ln112_89' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_47 : Operation 2236 [1/1] (1.67ns)   --->   "%add_ln112_76 = add i13 %empty_33, i13 93" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2236 'add' 'add_ln112_76' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2237 [1/1] (0.00ns)   --->   "%lshr_ln112_90 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_76, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2237 'partselect' 'lshr_ln112_90' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_47 : Operation 2238 [1/1] (1.67ns)   --->   "%add_ln112_77 = add i13 %empty_33, i13 94" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2238 'add' 'add_ln112_77' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2239 [1/1] (0.00ns)   --->   "%lshr_ln112_91 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_77, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2239 'partselect' 'lshr_ln112_91' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_47 : Operation 2240 [1/2] (3.25ns)   --->   "%weight_buf_0_load_44 = load i12 %weight_buf_0_addr_44" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2240 'load' 'weight_buf_0_load_44' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_47 : Operation 2241 [1/2] (3.25ns)   --->   "%weight_buf_1_load_44 = load i12 %weight_buf_1_addr_44" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2241 'load' 'weight_buf_1_load_44' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_47 : Operation 2242 [1/2] (3.25ns)   --->   "%weight_buf_0_load_45 = load i12 %weight_buf_0_addr_45" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2242 'load' 'weight_buf_0_load_45' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_47 : Operation 2243 [1/2] (3.25ns)   --->   "%weight_buf_1_load_45 = load i12 %weight_buf_1_addr_45" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2243 'load' 'weight_buf_1_load_45' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_47 : Operation 2244 [1/1] (1.67ns)   --->   "%add_ln112_198 = add i13 %p_mid1202, i13 91" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2244 'add' 'add_ln112_198' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2245 [1/1] (0.00ns)   --->   "%lshr_ln112_89_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_198, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2245 'partselect' 'lshr_ln112_89_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_47 : Operation 2246 [1/1] (0.69ns)   --->   "%weight_buf_0_load_45_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_89_mid1, i12 %lshr_ln112_88" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2246 'select' 'weight_buf_0_load_45_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2247 [1/1] (0.00ns)   --->   "%weight_buf_0_load_45_mid2 = zext i12 %weight_buf_0_load_45_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2247 'zext' 'weight_buf_0_load_45_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_47 : Operation 2248 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_46 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_45_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2248 'getelementptr' 'weight_buf_0_addr_46' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_47 : Operation 2249 [2/2] (3.25ns)   --->   "%weight_buf_0_load_46 = load i12 %weight_buf_0_addr_46" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2249 'load' 'weight_buf_0_load_46' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_47 : Operation 2250 [1/1] (1.67ns)   --->   "%add_ln112_199 = add i13 %p_mid1202, i13 92" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2250 'add' 'add_ln112_199' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2251 [1/1] (0.00ns)   --->   "%lshr_ln112_90_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_199, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2251 'partselect' 'lshr_ln112_90_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_47 : Operation 2252 [1/1] (0.69ns)   --->   "%weight_buf_1_load_46_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_90_mid1, i12 %lshr_ln112_89" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2252 'select' 'weight_buf_1_load_46_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2253 [1/1] (0.00ns)   --->   "%weight_buf_1_load_46_mid2 = zext i12 %weight_buf_1_load_46_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2253 'zext' 'weight_buf_1_load_46_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_47 : Operation 2254 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_46 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_46_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2254 'getelementptr' 'weight_buf_1_addr_46' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_47 : Operation 2255 [2/2] (3.25ns)   --->   "%weight_buf_1_load_46 = load i12 %weight_buf_1_addr_46" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2255 'load' 'weight_buf_1_load_46' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_47 : Operation 2256 [1/1] (1.67ns)   --->   "%add_ln112_200 = add i13 %p_mid1202, i13 93" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2256 'add' 'add_ln112_200' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2257 [1/1] (0.00ns)   --->   "%lshr_ln112_91_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_200, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2257 'partselect' 'lshr_ln112_91_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_47 : Operation 2258 [1/1] (0.69ns)   --->   "%weight_buf_0_load_46_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_91_mid1, i12 %lshr_ln112_90" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2258 'select' 'weight_buf_0_load_46_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2259 [1/1] (0.00ns)   --->   "%weight_buf_0_load_46_mid2 = zext i12 %weight_buf_0_load_46_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2259 'zext' 'weight_buf_0_load_46_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_47 : Operation 2260 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_47 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_46_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2260 'getelementptr' 'weight_buf_0_addr_47' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_47 : Operation 2261 [2/2] (3.25ns)   --->   "%weight_buf_0_load_47 = load i12 %weight_buf_0_addr_47" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2261 'load' 'weight_buf_0_load_47' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_47 : Operation 2262 [1/1] (1.67ns)   --->   "%add_ln112_201 = add i13 %p_mid1202, i13 94" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2262 'add' 'add_ln112_201' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2263 [1/1] (0.00ns)   --->   "%lshr_ln112_92_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_201, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2263 'partselect' 'lshr_ln112_92_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_47 : Operation 2264 [1/1] (0.69ns)   --->   "%weight_buf_1_load_47_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_92_mid1, i12 %lshr_ln112_91" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2264 'select' 'weight_buf_1_load_47_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2265 [1/1] (0.00ns)   --->   "%weight_buf_1_load_47_mid2 = zext i12 %weight_buf_1_load_47_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2265 'zext' 'weight_buf_1_load_47_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_47 : Operation 2266 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_47 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_47_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2266 'getelementptr' 'weight_buf_1_addr_47' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_47 : Operation 2267 [2/2] (3.25ns)   --->   "%weight_buf_1_load_47 = load i12 %weight_buf_1_addr_47" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2267 'load' 'weight_buf_1_load_47' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_47 : Operation 2268 [1/1] (1.91ns)   --->   "%add_ln113_19 = add i8 %mul_ln113_3, i8 %zext_ln113_11" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2268 'add' 'add_ln113_19' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2269 [1/1] (0.00ns)   --->   "%zext_ln113_21 = zext i8 %add_ln113_19" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2269 'zext' 'zext_ln113_21' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_47 : Operation 2270 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_46 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_21" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2270 'getelementptr' 'l2_buf_0_addr_46' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_47 : Operation 2271 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_46 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_21" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2271 'getelementptr' 'l2_buf_1_addr_46' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_47 : Operation 2272 [1/4] (10.5ns)   --->   "%somme_8 = fadd i32 %somme_7, i32 %mul43_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2272 'fadd' 'somme_8' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2273 [1/1] (1.82ns)   --->   "%add_ln113_78 = add i9 %add_ln113_5, i9 %zext_ln113_78" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2273 'add' 'add_ln113_78' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2274 [1/1] (0.00ns)   --->   "%zext_ln113_88 = zext i9 %add_ln113_78" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2274 'zext' 'zext_ln113_88' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_47 : Operation 2275 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_45 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_88" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2275 'getelementptr' 'l2_buf_0_addr_45' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_47 : Operation 2276 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_45 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_88" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2276 'getelementptr' 'l2_buf_1_addr_45' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_47 : Operation 2277 [1/2] (12.3ns)   --->   "%mul43_2_2_3 = fmul i32 %weight_buf_1_load_40, i32 %l2_buf_0_load_40" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2277 'fmul' 'mul43_2_2_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2278 [1/2] (12.3ns)   --->   "%mul43_3_2_3 = fmul i32 %weight_buf_0_load_41, i32 %l2_buf_1_load_40" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2278 'fmul' 'mul43_3_2_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2279 [1/2] (12.3ns)   --->   "%mul43_4_2_3 = fmul i32 %weight_buf_1_load_41, i32 %l2_buf_0_load_41" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2279 'fmul' 'mul43_4_2_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2280 [1/2] (12.3ns)   --->   "%mul43_5_2_3 = fmul i32 %weight_buf_0_load_42, i32 %l2_buf_1_load_41" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2280 'fmul' 'mul43_5_2_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2281 [1/2] (3.25ns)   --->   "%l2_buf_0_load_42 = load i9 %l2_buf_0_addr_43" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2281 'load' 'l2_buf_0_load_42' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_47 : Operation 2282 [2/2] (12.3ns)   --->   "%mul2_2_4 = fmul i32 %weight_buf_1_load_42, i32 %l2_buf_0_load_42" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2282 'fmul' 'mul2_2_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2283 [1/2] (3.25ns)   --->   "%l2_buf_1_load_42 = load i9 %l2_buf_1_addr_43" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2283 'load' 'l2_buf_1_load_42' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_47 : Operation 2284 [2/2] (12.3ns)   --->   "%mul43_1_2_4 = fmul i32 %weight_buf_0_load_43, i32 %l2_buf_1_load_42" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2284 'fmul' 'mul43_1_2_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2285 [1/2] (3.25ns)   --->   "%l2_buf_0_load_43 = load i9 %l2_buf_0_addr_44" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2285 'load' 'l2_buf_0_load_43' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_47 : Operation 2286 [2/2] (12.3ns)   --->   "%mul43_2_2_4 = fmul i32 %weight_buf_1_load_43, i32 %l2_buf_0_load_43" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2286 'fmul' 'mul43_2_2_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2287 [1/2] (3.25ns)   --->   "%l2_buf_1_load_43 = load i9 %l2_buf_1_addr_44" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2287 'load' 'l2_buf_1_load_43' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_47 : Operation 2288 [2/2] (12.3ns)   --->   "%mul43_3_2_4 = fmul i32 %weight_buf_0_load_44, i32 %l2_buf_1_load_43" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2288 'fmul' 'mul43_3_2_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2289 [2/2] (3.25ns)   --->   "%l2_buf_0_load_44 = load i9 %l2_buf_0_addr_45" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2289 'load' 'l2_buf_0_load_44' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_47 : Operation 2290 [2/2] (3.25ns)   --->   "%l2_buf_1_load_44 = load i9 %l2_buf_1_addr_45" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2290 'load' 'l2_buf_1_load_44' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_47 : Operation 2291 [2/2] (3.25ns)   --->   "%l2_buf_0_load_45 = load i9 %l2_buf_0_addr_46" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2291 'load' 'l2_buf_0_load_45' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_47 : Operation 2292 [2/2] (3.25ns)   --->   "%l2_buf_1_load_45 = load i9 %l2_buf_1_addr_46" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2292 'load' 'l2_buf_1_load_45' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 48 <SV = 35> <Delay = 15.6>
ST_48 : Operation 2293 [1/1] (1.67ns)   --->   "%add_ln112_78 = add i13 %empty_33, i13 95" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2293 'add' 'add_ln112_78' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2294 [1/1] (0.00ns)   --->   "%lshr_ln112_92 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_78, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2294 'partselect' 'lshr_ln112_92' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_48 : Operation 2295 [1/1] (1.67ns)   --->   "%empty_49 = add i13 %empty_33, i13 96" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2295 'add' 'empty_49' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2296 [1/1] (0.00ns)   --->   "%lshr_ln112_93 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_49, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2296 'partselect' 'lshr_ln112_93' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_48 : Operation 2297 [1/1] (1.67ns)   --->   "%add_ln112_79 = add i13 %empty_33, i13 97" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2297 'add' 'add_ln112_79' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2298 [1/1] (0.00ns)   --->   "%lshr_ln112_94 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_79, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2298 'partselect' 'lshr_ln112_94' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_48 : Operation 2299 [1/1] (1.67ns)   --->   "%add_ln112_80 = add i13 %empty_33, i13 98" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2299 'add' 'add_ln112_80' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2300 [1/1] (0.00ns)   --->   "%lshr_ln112_95 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_80, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2300 'partselect' 'lshr_ln112_95' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_48 : Operation 2301 [1/2] (3.25ns)   --->   "%weight_buf_0_load_46 = load i12 %weight_buf_0_addr_46" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2301 'load' 'weight_buf_0_load_46' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_48 : Operation 2302 [1/2] (3.25ns)   --->   "%weight_buf_1_load_46 = load i12 %weight_buf_1_addr_46" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2302 'load' 'weight_buf_1_load_46' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_48 : Operation 2303 [1/2] (3.25ns)   --->   "%weight_buf_0_load_47 = load i12 %weight_buf_0_addr_47" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2303 'load' 'weight_buf_0_load_47' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_48 : Operation 2304 [1/2] (3.25ns)   --->   "%weight_buf_1_load_47 = load i12 %weight_buf_1_addr_47" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2304 'load' 'weight_buf_1_load_47' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_48 : Operation 2305 [1/1] (1.67ns)   --->   "%add_ln112_202 = add i13 %p_mid1202, i13 95" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2305 'add' 'add_ln112_202' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2306 [1/1] (0.00ns)   --->   "%lshr_ln112_93_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_202, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2306 'partselect' 'lshr_ln112_93_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_48 : Operation 2307 [1/1] (0.69ns)   --->   "%weight_buf_0_load_47_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_93_mid1, i12 %lshr_ln112_92" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2307 'select' 'weight_buf_0_load_47_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2308 [1/1] (0.00ns)   --->   "%weight_buf_0_load_47_mid2 = zext i12 %weight_buf_0_load_47_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2308 'zext' 'weight_buf_0_load_47_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_48 : Operation 2309 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_48 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_47_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2309 'getelementptr' 'weight_buf_0_addr_48' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_48 : Operation 2310 [2/2] (3.25ns)   --->   "%weight_buf_0_load_48 = load i12 %weight_buf_0_addr_48" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2310 'load' 'weight_buf_0_load_48' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_48 : Operation 2311 [1/1] (1.67ns)   --->   "%p_mid1234 = add i13 %p_mid1202, i13 96" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2311 'add' 'p_mid1234' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2312 [1/1] (0.00ns)   --->   "%lshr_ln112_94_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1234, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2312 'partselect' 'lshr_ln112_94_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_48 : Operation 2313 [1/1] (0.69ns)   --->   "%weight_buf_1_load_48_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_94_mid1, i12 %lshr_ln112_93" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2313 'select' 'weight_buf_1_load_48_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2314 [1/1] (0.00ns)   --->   "%weight_buf_1_load_48_mid2 = zext i12 %weight_buf_1_load_48_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2314 'zext' 'weight_buf_1_load_48_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_48 : Operation 2315 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_48 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_48_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2315 'getelementptr' 'weight_buf_1_addr_48' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_48 : Operation 2316 [2/2] (3.25ns)   --->   "%weight_buf_1_load_48 = load i12 %weight_buf_1_addr_48" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2316 'load' 'weight_buf_1_load_48' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_48 : Operation 2317 [1/1] (1.67ns)   --->   "%add_ln112_203 = add i13 %p_mid1202, i13 97" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2317 'add' 'add_ln112_203' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2318 [1/1] (0.00ns)   --->   "%lshr_ln112_95_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_203, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2318 'partselect' 'lshr_ln112_95_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_48 : Operation 2319 [1/1] (0.69ns)   --->   "%weight_buf_0_load_48_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_95_mid1, i12 %lshr_ln112_94" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2319 'select' 'weight_buf_0_load_48_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2320 [1/1] (0.00ns)   --->   "%weight_buf_0_load_48_mid2 = zext i12 %weight_buf_0_load_48_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2320 'zext' 'weight_buf_0_load_48_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_48 : Operation 2321 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_49 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_48_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2321 'getelementptr' 'weight_buf_0_addr_49' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_48 : Operation 2322 [2/2] (3.25ns)   --->   "%weight_buf_0_load_49 = load i12 %weight_buf_0_addr_49" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2322 'load' 'weight_buf_0_load_49' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_48 : Operation 2323 [1/1] (1.67ns)   --->   "%add_ln112_204 = add i13 %p_mid1202, i13 98" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2323 'add' 'add_ln112_204' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2324 [1/1] (0.00ns)   --->   "%lshr_ln112_96_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_204, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2324 'partselect' 'lshr_ln112_96_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_48 : Operation 2325 [1/1] (0.69ns)   --->   "%weight_buf_1_load_49_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_96_mid1, i12 %lshr_ln112_95" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2325 'select' 'weight_buf_1_load_49_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2326 [1/1] (0.00ns)   --->   "%weight_buf_1_load_49_mid2 = zext i12 %weight_buf_1_load_49_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2326 'zext' 'weight_buf_1_load_49_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_48 : Operation 2327 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_49 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_49_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2327 'getelementptr' 'weight_buf_1_addr_49' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_48 : Operation 2328 [2/2] (3.25ns)   --->   "%weight_buf_1_load_49 = load i12 %weight_buf_1_addr_49" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2328 'load' 'weight_buf_1_load_49' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_48 : Operation 2329 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i8 %mul_ln113_3" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2329 'zext' 'zext_ln113_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_48 : Operation 2330 [1/1] (1.82ns)   --->   "%add_ln113_6 = add i9 %zext_ln113_7, i9 169" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2330 'add' 'add_ln113_6' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2331 [1/1] (1.82ns)   --->   "%add_ln113_7 = add i9 %zext_ln113_7, i9 338" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2331 'add' 'add_ln113_7' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2332 [1/1] (1.82ns)   --->   "%add_ln113_20 = add i9 %add_ln113_6, i9 %zext_ln113_10" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2332 'add' 'add_ln113_20' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2333 [1/1] (0.00ns)   --->   "%zext_ln113_22 = zext i9 %add_ln113_20" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2333 'zext' 'zext_ln113_22' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_48 : Operation 2334 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_47 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_22" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2334 'getelementptr' 'l2_buf_0_addr_47' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_48 : Operation 2335 [1/1] (1.82ns)   --->   "%add_ln113_21 = add i9 %add_ln113_7, i9 %zext_ln113_10" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2335 'add' 'add_ln113_21' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2336 [1/1] (0.00ns)   --->   "%zext_ln113_23 = zext i9 %add_ln113_21" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2336 'zext' 'zext_ln113_23' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_48 : Operation 2337 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_48 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_23" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2337 'getelementptr' 'l2_buf_0_addr_48' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_48 : Operation 2338 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_47 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_22" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2338 'getelementptr' 'l2_buf_1_addr_47' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_48 : Operation 2339 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_48 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_23" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2339 'getelementptr' 'l2_buf_1_addr_48' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_48 : Operation 2340 [4/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_8, i32 %mul43_5" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2340 'fadd' 'somme_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2341 [1/2] (12.3ns)   --->   "%mul2_2_4 = fmul i32 %weight_buf_1_load_42, i32 %l2_buf_0_load_42" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2341 'fmul' 'mul2_2_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2342 [1/2] (12.3ns)   --->   "%mul43_1_2_4 = fmul i32 %weight_buf_0_load_43, i32 %l2_buf_1_load_42" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2342 'fmul' 'mul43_1_2_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2343 [1/2] (12.3ns)   --->   "%mul43_2_2_4 = fmul i32 %weight_buf_1_load_43, i32 %l2_buf_0_load_43" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2343 'fmul' 'mul43_2_2_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2344 [1/2] (12.3ns)   --->   "%mul43_3_2_4 = fmul i32 %weight_buf_0_load_44, i32 %l2_buf_1_load_43" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2344 'fmul' 'mul43_3_2_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2345 [1/2] (3.25ns)   --->   "%l2_buf_0_load_44 = load i9 %l2_buf_0_addr_45" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2345 'load' 'l2_buf_0_load_44' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_48 : Operation 2346 [2/2] (12.3ns)   --->   "%mul43_4_2_4 = fmul i32 %weight_buf_1_load_44, i32 %l2_buf_0_load_44" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2346 'fmul' 'mul43_4_2_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2347 [1/2] (3.25ns)   --->   "%l2_buf_1_load_44 = load i9 %l2_buf_1_addr_45" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2347 'load' 'l2_buf_1_load_44' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_48 : Operation 2348 [2/2] (12.3ns)   --->   "%mul43_5_2_4 = fmul i32 %weight_buf_0_load_45, i32 %l2_buf_1_load_44" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2348 'fmul' 'mul43_5_2_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2349 [1/2] (3.25ns)   --->   "%l2_buf_0_load_45 = load i9 %l2_buf_0_addr_46" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2349 'load' 'l2_buf_0_load_45' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_48 : Operation 2350 [2/2] (12.3ns)   --->   "%mul2_3 = fmul i32 %weight_buf_1_load_45, i32 %l2_buf_0_load_45" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2350 'fmul' 'mul2_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2351 [1/2] (3.25ns)   --->   "%l2_buf_1_load_45 = load i9 %l2_buf_1_addr_46" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2351 'load' 'l2_buf_1_load_45' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_48 : Operation 2352 [2/2] (12.3ns)   --->   "%mul43_1_3 = fmul i32 %weight_buf_0_load_46, i32 %l2_buf_1_load_45" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2352 'fmul' 'mul43_1_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2353 [2/2] (3.25ns)   --->   "%l2_buf_0_load_46 = load i9 %l2_buf_0_addr_47" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2353 'load' 'l2_buf_0_load_46' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_48 : Operation 2354 [2/2] (3.25ns)   --->   "%l2_buf_1_load_46 = load i9 %l2_buf_1_addr_47" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2354 'load' 'l2_buf_1_load_46' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_48 : Operation 2355 [2/2] (3.25ns)   --->   "%l2_buf_0_load_47 = load i9 %l2_buf_0_addr_48" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2355 'load' 'l2_buf_0_load_47' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_48 : Operation 2356 [2/2] (3.25ns)   --->   "%l2_buf_1_load_47 = load i9 %l2_buf_1_addr_48" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2356 'load' 'l2_buf_1_load_47' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 49 <SV = 36> <Delay = 15.6>
ST_49 : Operation 2357 [1/1] (1.67ns)   --->   "%add_ln112_81 = add i13 %empty_33, i13 99" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2357 'add' 'add_ln112_81' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2358 [1/1] (0.00ns)   --->   "%lshr_ln112_96 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_81, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2358 'partselect' 'lshr_ln112_96' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_49 : Operation 2359 [1/1] (1.67ns)   --->   "%add_ln112_82 = add i13 %empty_33, i13 100" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2359 'add' 'add_ln112_82' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2360 [1/1] (0.00ns)   --->   "%lshr_ln112_97 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_82, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2360 'partselect' 'lshr_ln112_97' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_49 : Operation 2361 [1/1] (1.67ns)   --->   "%add_ln112_83 = add i13 %empty_33, i13 101" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2361 'add' 'add_ln112_83' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2362 [1/1] (0.00ns)   --->   "%lshr_ln112_98 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_83, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2362 'partselect' 'lshr_ln112_98' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_49 : Operation 2363 [1/1] (1.67ns)   --->   "%empty_50 = add i13 %empty_33, i13 102" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2363 'add' 'empty_50' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2364 [1/1] (0.00ns)   --->   "%lshr_ln112_99 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_50, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2364 'partselect' 'lshr_ln112_99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_49 : Operation 2365 [1/2] (3.25ns)   --->   "%weight_buf_0_load_48 = load i12 %weight_buf_0_addr_48" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2365 'load' 'weight_buf_0_load_48' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_49 : Operation 2366 [1/2] (3.25ns)   --->   "%weight_buf_1_load_48 = load i12 %weight_buf_1_addr_48" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2366 'load' 'weight_buf_1_load_48' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_49 : Operation 2367 [1/2] (3.25ns)   --->   "%weight_buf_0_load_49 = load i12 %weight_buf_0_addr_49" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2367 'load' 'weight_buf_0_load_49' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_49 : Operation 2368 [1/2] (3.25ns)   --->   "%weight_buf_1_load_49 = load i12 %weight_buf_1_addr_49" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2368 'load' 'weight_buf_1_load_49' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_49 : Operation 2369 [1/1] (1.67ns)   --->   "%add_ln112_205 = add i13 %p_mid1202, i13 99" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2369 'add' 'add_ln112_205' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2370 [1/1] (0.00ns)   --->   "%lshr_ln112_97_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_205, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2370 'partselect' 'lshr_ln112_97_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_49 : Operation 2371 [1/1] (0.69ns)   --->   "%weight_buf_0_load_49_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_97_mid1, i12 %lshr_ln112_96" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2371 'select' 'weight_buf_0_load_49_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2372 [1/1] (0.00ns)   --->   "%weight_buf_0_load_49_mid2 = zext i12 %weight_buf_0_load_49_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2372 'zext' 'weight_buf_0_load_49_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_49 : Operation 2373 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_50 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_49_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2373 'getelementptr' 'weight_buf_0_addr_50' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_49 : Operation 2374 [2/2] (3.25ns)   --->   "%weight_buf_0_load_50 = load i12 %weight_buf_0_addr_50" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2374 'load' 'weight_buf_0_load_50' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_49 : Operation 2375 [1/1] (1.67ns)   --->   "%add_ln112_206 = add i13 %p_mid1202, i13 100" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2375 'add' 'add_ln112_206' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2376 [1/1] (0.00ns)   --->   "%lshr_ln112_98_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_206, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2376 'partselect' 'lshr_ln112_98_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_49 : Operation 2377 [1/1] (0.69ns)   --->   "%weight_buf_1_load_50_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_98_mid1, i12 %lshr_ln112_97" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2377 'select' 'weight_buf_1_load_50_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2378 [1/1] (0.00ns)   --->   "%weight_buf_1_load_50_mid2 = zext i12 %weight_buf_1_load_50_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2378 'zext' 'weight_buf_1_load_50_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_49 : Operation 2379 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_50 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_50_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2379 'getelementptr' 'weight_buf_1_addr_50' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_49 : Operation 2380 [2/2] (3.25ns)   --->   "%weight_buf_1_load_50 = load i12 %weight_buf_1_addr_50" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2380 'load' 'weight_buf_1_load_50' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_49 : Operation 2381 [1/1] (1.67ns)   --->   "%add_ln112_207 = add i13 %p_mid1202, i13 101" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2381 'add' 'add_ln112_207' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2382 [1/1] (0.00ns)   --->   "%lshr_ln112_99_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_207, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2382 'partselect' 'lshr_ln112_99_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_49 : Operation 2383 [1/1] (0.69ns)   --->   "%weight_buf_0_load_50_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_99_mid1, i12 %lshr_ln112_98" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2383 'select' 'weight_buf_0_load_50_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2384 [1/1] (0.00ns)   --->   "%weight_buf_0_load_50_mid2 = zext i12 %weight_buf_0_load_50_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2384 'zext' 'weight_buf_0_load_50_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_49 : Operation 2385 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_51 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_50_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2385 'getelementptr' 'weight_buf_0_addr_51' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_49 : Operation 2386 [2/2] (3.25ns)   --->   "%weight_buf_0_load_51 = load i12 %weight_buf_0_addr_51" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2386 'load' 'weight_buf_0_load_51' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_49 : Operation 2387 [1/1] (1.67ns)   --->   "%p_mid1236 = add i13 %p_mid1202, i13 102" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2387 'add' 'p_mid1236' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2388 [1/1] (0.00ns)   --->   "%lshr_ln112_100_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1236, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2388 'partselect' 'lshr_ln112_100_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_49 : Operation 2389 [1/1] (0.69ns)   --->   "%weight_buf_1_load_51_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_100_mid1, i12 %lshr_ln112_99" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2389 'select' 'weight_buf_1_load_51_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2390 [1/1] (0.00ns)   --->   "%weight_buf_1_load_51_mid2 = zext i12 %weight_buf_1_load_51_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2390 'zext' 'weight_buf_1_load_51_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_49 : Operation 2391 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_51 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_51_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2391 'getelementptr' 'weight_buf_1_addr_51' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_49 : Operation 2392 [2/2] (3.25ns)   --->   "%weight_buf_1_load_51 = load i12 %weight_buf_1_addr_51" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2392 'load' 'weight_buf_1_load_51' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_49 : Operation 2393 [3/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_8, i32 %mul43_5" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2393 'fadd' 'somme_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2394 [1/1] (1.91ns)   --->   "%add_ln113_34 = add i8 %mul_ln113_3, i8 %zext_ln113_28" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2394 'add' 'add_ln113_34' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2395 [1/1] (0.00ns)   --->   "%zext_ln113_38 = zext i8 %add_ln113_34" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2395 'zext' 'zext_ln113_38' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_49 : Operation 2396 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_49 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_38" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2396 'getelementptr' 'l2_buf_0_addr_49' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_49 : Operation 2397 [1/1] (1.82ns)   --->   "%add_ln113_35 = add i9 %add_ln113_6, i9 %zext_ln113_27" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2397 'add' 'add_ln113_35' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2398 [1/1] (0.00ns)   --->   "%zext_ln113_39 = zext i9 %add_ln113_35" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2398 'zext' 'zext_ln113_39' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_49 : Operation 2399 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_50 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_39" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2399 'getelementptr' 'l2_buf_0_addr_50' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_49 : Operation 2400 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_49 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_38" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2400 'getelementptr' 'l2_buf_1_addr_49' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_49 : Operation 2401 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_50 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_39" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2401 'getelementptr' 'l2_buf_1_addr_50' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_49 : Operation 2402 [1/2] (12.3ns)   --->   "%mul43_4_2_4 = fmul i32 %weight_buf_1_load_44, i32 %l2_buf_0_load_44" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2402 'fmul' 'mul43_4_2_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2403 [1/2] (12.3ns)   --->   "%mul43_5_2_4 = fmul i32 %weight_buf_0_load_45, i32 %l2_buf_1_load_44" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2403 'fmul' 'mul43_5_2_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2404 [1/2] (12.3ns)   --->   "%mul2_3 = fmul i32 %weight_buf_1_load_45, i32 %l2_buf_0_load_45" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2404 'fmul' 'mul2_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2405 [1/2] (12.3ns)   --->   "%mul43_1_3 = fmul i32 %weight_buf_0_load_46, i32 %l2_buf_1_load_45" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2405 'fmul' 'mul43_1_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2406 [1/2] (3.25ns)   --->   "%l2_buf_0_load_46 = load i9 %l2_buf_0_addr_47" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2406 'load' 'l2_buf_0_load_46' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_49 : Operation 2407 [2/2] (12.3ns)   --->   "%mul43_2_3 = fmul i32 %weight_buf_1_load_46, i32 %l2_buf_0_load_46" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2407 'fmul' 'mul43_2_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2408 [1/2] (3.25ns)   --->   "%l2_buf_1_load_46 = load i9 %l2_buf_1_addr_47" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2408 'load' 'l2_buf_1_load_46' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_49 : Operation 2409 [2/2] (12.3ns)   --->   "%mul43_3_3 = fmul i32 %weight_buf_0_load_47, i32 %l2_buf_1_load_46" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2409 'fmul' 'mul43_3_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2410 [1/2] (3.25ns)   --->   "%l2_buf_0_load_47 = load i9 %l2_buf_0_addr_48" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2410 'load' 'l2_buf_0_load_47' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_49 : Operation 2411 [2/2] (12.3ns)   --->   "%mul43_4_3 = fmul i32 %weight_buf_1_load_47, i32 %l2_buf_0_load_47" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2411 'fmul' 'mul43_4_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2412 [1/2] (3.25ns)   --->   "%l2_buf_1_load_47 = load i9 %l2_buf_1_addr_48" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2412 'load' 'l2_buf_1_load_47' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_49 : Operation 2413 [2/2] (12.3ns)   --->   "%mul43_5_3 = fmul i32 %weight_buf_0_load_48, i32 %l2_buf_1_load_47" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2413 'fmul' 'mul43_5_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2414 [2/2] (3.25ns)   --->   "%l2_buf_0_load_48 = load i9 %l2_buf_0_addr_49" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2414 'load' 'l2_buf_0_load_48' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_49 : Operation 2415 [2/2] (3.25ns)   --->   "%l2_buf_1_load_48 = load i9 %l2_buf_1_addr_49" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2415 'load' 'l2_buf_1_load_48' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_49 : Operation 2416 [2/2] (3.25ns)   --->   "%l2_buf_0_load_49 = load i9 %l2_buf_0_addr_50" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2416 'load' 'l2_buf_0_load_49' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_49 : Operation 2417 [2/2] (3.25ns)   --->   "%l2_buf_1_load_49 = load i9 %l2_buf_1_addr_50" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2417 'load' 'l2_buf_1_load_49' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 50 <SV = 37> <Delay = 15.6>
ST_50 : Operation 2418 [1/1] (1.67ns)   --->   "%add_ln112_84 = add i13 %empty_33, i13 103" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2418 'add' 'add_ln112_84' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2419 [1/1] (0.00ns)   --->   "%lshr_ln112_100 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_84, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2419 'partselect' 'lshr_ln112_100' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_50 : Operation 2420 [1/1] (1.67ns)   --->   "%add_ln112_85 = add i13 %empty_33, i13 104" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2420 'add' 'add_ln112_85' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2421 [1/1] (0.00ns)   --->   "%lshr_ln112_101 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_85, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2421 'partselect' 'lshr_ln112_101' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_50 : Operation 2422 [1/1] (1.67ns)   --->   "%add_ln112_86 = add i13 %empty_33, i13 105" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2422 'add' 'add_ln112_86' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2423 [1/1] (0.00ns)   --->   "%lshr_ln112_102 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_86, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2423 'partselect' 'lshr_ln112_102' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_50 : Operation 2424 [1/1] (1.67ns)   --->   "%add_ln112_87 = add i13 %empty_33, i13 106" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2424 'add' 'add_ln112_87' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2425 [1/1] (0.00ns)   --->   "%lshr_ln112_103 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_87, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2425 'partselect' 'lshr_ln112_103' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_50 : Operation 2426 [1/2] (3.25ns)   --->   "%weight_buf_0_load_50 = load i12 %weight_buf_0_addr_50" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2426 'load' 'weight_buf_0_load_50' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_50 : Operation 2427 [1/2] (3.25ns)   --->   "%weight_buf_1_load_50 = load i12 %weight_buf_1_addr_50" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2427 'load' 'weight_buf_1_load_50' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_50 : Operation 2428 [1/2] (3.25ns)   --->   "%weight_buf_0_load_51 = load i12 %weight_buf_0_addr_51" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2428 'load' 'weight_buf_0_load_51' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_50 : Operation 2429 [1/2] (3.25ns)   --->   "%weight_buf_1_load_51 = load i12 %weight_buf_1_addr_51" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2429 'load' 'weight_buf_1_load_51' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_50 : Operation 2430 [1/1] (1.67ns)   --->   "%add_ln112_208 = add i13 %p_mid1202, i13 103" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2430 'add' 'add_ln112_208' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2431 [1/1] (0.00ns)   --->   "%lshr_ln112_101_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_208, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2431 'partselect' 'lshr_ln112_101_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_50 : Operation 2432 [1/1] (0.69ns)   --->   "%weight_buf_0_load_51_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_101_mid1, i12 %lshr_ln112_100" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2432 'select' 'weight_buf_0_load_51_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 2433 [1/1] (0.00ns)   --->   "%weight_buf_0_load_51_mid2 = zext i12 %weight_buf_0_load_51_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2433 'zext' 'weight_buf_0_load_51_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 2434 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_52 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_51_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2434 'getelementptr' 'weight_buf_0_addr_52' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 2435 [2/2] (3.25ns)   --->   "%weight_buf_0_load_52 = load i12 %weight_buf_0_addr_52" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2435 'load' 'weight_buf_0_load_52' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_50 : Operation 2436 [1/1] (1.67ns)   --->   "%add_ln112_209 = add i13 %p_mid1202, i13 104" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2436 'add' 'add_ln112_209' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2437 [1/1] (0.00ns)   --->   "%lshr_ln112_102_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_209, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2437 'partselect' 'lshr_ln112_102_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_50 : Operation 2438 [1/1] (0.69ns)   --->   "%weight_buf_1_load_52_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_102_mid1, i12 %lshr_ln112_101" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2438 'select' 'weight_buf_1_load_52_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 2439 [1/1] (0.00ns)   --->   "%weight_buf_1_load_52_mid2 = zext i12 %weight_buf_1_load_52_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2439 'zext' 'weight_buf_1_load_52_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 2440 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_52 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_52_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2440 'getelementptr' 'weight_buf_1_addr_52' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 2441 [2/2] (3.25ns)   --->   "%weight_buf_1_load_52 = load i12 %weight_buf_1_addr_52" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2441 'load' 'weight_buf_1_load_52' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_50 : Operation 2442 [1/1] (1.67ns)   --->   "%add_ln112_210 = add i13 %p_mid1202, i13 105" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2442 'add' 'add_ln112_210' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2443 [1/1] (0.00ns)   --->   "%lshr_ln112_103_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_210, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2443 'partselect' 'lshr_ln112_103_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_50 : Operation 2444 [1/1] (0.69ns)   --->   "%weight_buf_0_load_52_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_103_mid1, i12 %lshr_ln112_102" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2444 'select' 'weight_buf_0_load_52_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 2445 [1/1] (0.00ns)   --->   "%weight_buf_0_load_52_mid2 = zext i12 %weight_buf_0_load_52_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2445 'zext' 'weight_buf_0_load_52_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 2446 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_53 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_52_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2446 'getelementptr' 'weight_buf_0_addr_53' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 2447 [2/2] (3.25ns)   --->   "%weight_buf_0_load_53 = load i12 %weight_buf_0_addr_53" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2447 'load' 'weight_buf_0_load_53' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_50 : Operation 2448 [1/1] (1.67ns)   --->   "%add_ln112_211 = add i13 %p_mid1202, i13 106" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2448 'add' 'add_ln112_211' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2449 [1/1] (0.00ns)   --->   "%lshr_ln112_104_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_211, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2449 'partselect' 'lshr_ln112_104_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_50 : Operation 2450 [1/1] (0.69ns)   --->   "%weight_buf_1_load_53_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_104_mid1, i12 %lshr_ln112_103" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2450 'select' 'weight_buf_1_load_53_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 2451 [1/1] (0.00ns)   --->   "%weight_buf_1_load_53_mid2 = zext i12 %weight_buf_1_load_53_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2451 'zext' 'weight_buf_1_load_53_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 2452 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_53 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_53_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2452 'getelementptr' 'weight_buf_1_addr_53' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 2453 [2/2] (3.25ns)   --->   "%weight_buf_1_load_53 = load i12 %weight_buf_1_addr_53" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2453 'load' 'weight_buf_1_load_53' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_50 : Operation 2454 [2/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_8, i32 %mul43_5" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2454 'fadd' 'somme_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2455 [1/1] (1.82ns)   --->   "%add_ln113_36 = add i9 %add_ln113_7, i9 %zext_ln113_27" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2455 'add' 'add_ln113_36' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2456 [1/1] (0.00ns)   --->   "%zext_ln113_40 = zext i9 %add_ln113_36" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2456 'zext' 'zext_ln113_40' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 2457 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_51 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_40" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2457 'getelementptr' 'l2_buf_0_addr_51' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 2458 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_51 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_40" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2458 'getelementptr' 'l2_buf_1_addr_51' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 2459 [1/1] (1.91ns)   --->   "%add_ln113_49 = add i8 %mul_ln113_3, i8 %zext_ln113_45" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2459 'add' 'add_ln113_49' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2460 [1/1] (0.00ns)   --->   "%zext_ln113_55 = zext i8 %add_ln113_49" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2460 'zext' 'zext_ln113_55' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 2461 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_52 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_55" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2461 'getelementptr' 'l2_buf_0_addr_52' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 2462 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_52 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_55" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2462 'getelementptr' 'l2_buf_1_addr_52' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 2463 [1/2] (12.3ns)   --->   "%mul43_2_3 = fmul i32 %weight_buf_1_load_46, i32 %l2_buf_0_load_46" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2463 'fmul' 'mul43_2_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2464 [1/2] (12.3ns)   --->   "%mul43_3_3 = fmul i32 %weight_buf_0_load_47, i32 %l2_buf_1_load_46" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2464 'fmul' 'mul43_3_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2465 [1/2] (12.3ns)   --->   "%mul43_4_3 = fmul i32 %weight_buf_1_load_47, i32 %l2_buf_0_load_47" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2465 'fmul' 'mul43_4_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2466 [1/2] (12.3ns)   --->   "%mul43_5_3 = fmul i32 %weight_buf_0_load_48, i32 %l2_buf_1_load_47" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2466 'fmul' 'mul43_5_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2467 [1/2] (3.25ns)   --->   "%l2_buf_0_load_48 = load i9 %l2_buf_0_addr_49" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2467 'load' 'l2_buf_0_load_48' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_50 : Operation 2468 [2/2] (12.3ns)   --->   "%mul2_3_1 = fmul i32 %weight_buf_1_load_48, i32 %l2_buf_0_load_48" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2468 'fmul' 'mul2_3_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2469 [1/2] (3.25ns)   --->   "%l2_buf_1_load_48 = load i9 %l2_buf_1_addr_49" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2469 'load' 'l2_buf_1_load_48' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_50 : Operation 2470 [2/2] (12.3ns)   --->   "%mul43_1_3_1 = fmul i32 %weight_buf_0_load_49, i32 %l2_buf_1_load_48" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2470 'fmul' 'mul43_1_3_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2471 [1/2] (3.25ns)   --->   "%l2_buf_0_load_49 = load i9 %l2_buf_0_addr_50" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2471 'load' 'l2_buf_0_load_49' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_50 : Operation 2472 [2/2] (12.3ns)   --->   "%mul43_2_3_1 = fmul i32 %weight_buf_1_load_49, i32 %l2_buf_0_load_49" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2472 'fmul' 'mul43_2_3_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2473 [1/2] (3.25ns)   --->   "%l2_buf_1_load_49 = load i9 %l2_buf_1_addr_50" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2473 'load' 'l2_buf_1_load_49' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_50 : Operation 2474 [2/2] (12.3ns)   --->   "%mul43_3_3_1 = fmul i32 %weight_buf_0_load_50, i32 %l2_buf_1_load_49" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2474 'fmul' 'mul43_3_3_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2475 [2/2] (3.25ns)   --->   "%l2_buf_0_load_50 = load i9 %l2_buf_0_addr_51" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2475 'load' 'l2_buf_0_load_50' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_50 : Operation 2476 [2/2] (3.25ns)   --->   "%l2_buf_1_load_50 = load i9 %l2_buf_1_addr_51" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2476 'load' 'l2_buf_1_load_50' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_50 : Operation 2477 [2/2] (3.25ns)   --->   "%l2_buf_0_load_51 = load i9 %l2_buf_0_addr_52" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2477 'load' 'l2_buf_0_load_51' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_50 : Operation 2478 [2/2] (3.25ns)   --->   "%l2_buf_1_load_51 = load i9 %l2_buf_1_addr_52" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2478 'load' 'l2_buf_1_load_51' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 51 <SV = 38> <Delay = 15.6>
ST_51 : Operation 2479 [1/1] (1.67ns)   --->   "%add_ln112_88 = add i13 %empty_33, i13 107" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2479 'add' 'add_ln112_88' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2480 [1/1] (0.00ns)   --->   "%lshr_ln112_104 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_88, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2480 'partselect' 'lshr_ln112_104' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_51 : Operation 2481 [1/1] (1.67ns)   --->   "%empty_51 = add i13 %empty_33, i13 108" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2481 'add' 'empty_51' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2482 [1/1] (0.00ns)   --->   "%lshr_ln112_105 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_51, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2482 'partselect' 'lshr_ln112_105' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_51 : Operation 2483 [1/1] (1.67ns)   --->   "%add_ln112_89 = add i13 %empty_33, i13 109" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2483 'add' 'add_ln112_89' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2484 [1/1] (0.00ns)   --->   "%lshr_ln112_106 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_89, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2484 'partselect' 'lshr_ln112_106' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_51 : Operation 2485 [1/1] (1.67ns)   --->   "%add_ln112_90 = add i13 %empty_33, i13 110" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2485 'add' 'add_ln112_90' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2486 [1/1] (0.00ns)   --->   "%lshr_ln112_107 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_90, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2486 'partselect' 'lshr_ln112_107' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_51 : Operation 2487 [1/2] (3.25ns)   --->   "%weight_buf_0_load_52 = load i12 %weight_buf_0_addr_52" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2487 'load' 'weight_buf_0_load_52' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_51 : Operation 2488 [1/2] (3.25ns)   --->   "%weight_buf_1_load_52 = load i12 %weight_buf_1_addr_52" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2488 'load' 'weight_buf_1_load_52' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_51 : Operation 2489 [1/2] (3.25ns)   --->   "%weight_buf_0_load_53 = load i12 %weight_buf_0_addr_53" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2489 'load' 'weight_buf_0_load_53' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_51 : Operation 2490 [1/2] (3.25ns)   --->   "%weight_buf_1_load_53 = load i12 %weight_buf_1_addr_53" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2490 'load' 'weight_buf_1_load_53' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_51 : Operation 2491 [1/1] (1.67ns)   --->   "%add_ln112_212 = add i13 %p_mid1202, i13 107" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2491 'add' 'add_ln112_212' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2492 [1/1] (0.00ns)   --->   "%lshr_ln112_105_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_212, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2492 'partselect' 'lshr_ln112_105_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_51 : Operation 2493 [1/1] (0.69ns)   --->   "%weight_buf_0_load_53_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_105_mid1, i12 %lshr_ln112_104" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2493 'select' 'weight_buf_0_load_53_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 2494 [1/1] (0.00ns)   --->   "%weight_buf_0_load_53_mid2 = zext i12 %weight_buf_0_load_53_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2494 'zext' 'weight_buf_0_load_53_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_51 : Operation 2495 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_54 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_53_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2495 'getelementptr' 'weight_buf_0_addr_54' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_51 : Operation 2496 [2/2] (3.25ns)   --->   "%weight_buf_0_load_54 = load i12 %weight_buf_0_addr_54" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2496 'load' 'weight_buf_0_load_54' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_51 : Operation 2497 [1/1] (1.67ns)   --->   "%p_mid1238 = add i13 %p_mid1202, i13 108" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2497 'add' 'p_mid1238' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2498 [1/1] (0.00ns)   --->   "%lshr_ln112_106_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1238, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2498 'partselect' 'lshr_ln112_106_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_51 : Operation 2499 [1/1] (0.69ns)   --->   "%weight_buf_1_load_54_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_106_mid1, i12 %lshr_ln112_105" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2499 'select' 'weight_buf_1_load_54_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 2500 [1/1] (0.00ns)   --->   "%weight_buf_1_load_54_mid2 = zext i12 %weight_buf_1_load_54_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2500 'zext' 'weight_buf_1_load_54_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_51 : Operation 2501 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_54 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_54_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2501 'getelementptr' 'weight_buf_1_addr_54' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_51 : Operation 2502 [2/2] (3.25ns)   --->   "%weight_buf_1_load_54 = load i12 %weight_buf_1_addr_54" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2502 'load' 'weight_buf_1_load_54' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_51 : Operation 2503 [1/1] (1.67ns)   --->   "%add_ln112_213 = add i13 %p_mid1202, i13 109" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2503 'add' 'add_ln112_213' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2504 [1/1] (0.00ns)   --->   "%lshr_ln112_107_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_213, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2504 'partselect' 'lshr_ln112_107_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_51 : Operation 2505 [1/1] (0.69ns)   --->   "%weight_buf_0_load_54_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_107_mid1, i12 %lshr_ln112_106" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2505 'select' 'weight_buf_0_load_54_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 2506 [1/1] (0.00ns)   --->   "%weight_buf_0_load_54_mid2 = zext i12 %weight_buf_0_load_54_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2506 'zext' 'weight_buf_0_load_54_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_51 : Operation 2507 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_55 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_54_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2507 'getelementptr' 'weight_buf_0_addr_55' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_51 : Operation 2508 [2/2] (3.25ns)   --->   "%weight_buf_0_load_55 = load i12 %weight_buf_0_addr_55" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2508 'load' 'weight_buf_0_load_55' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_51 : Operation 2509 [1/1] (1.67ns)   --->   "%add_ln112_214 = add i13 %p_mid1202, i13 110" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2509 'add' 'add_ln112_214' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2510 [1/1] (0.00ns)   --->   "%lshr_ln112_108_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_214, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2510 'partselect' 'lshr_ln112_108_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_51 : Operation 2511 [1/1] (0.69ns)   --->   "%weight_buf_1_load_55_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_108_mid1, i12 %lshr_ln112_107" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2511 'select' 'weight_buf_1_load_55_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 2512 [1/1] (0.00ns)   --->   "%weight_buf_1_load_55_mid2 = zext i12 %weight_buf_1_load_55_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2512 'zext' 'weight_buf_1_load_55_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_51 : Operation 2513 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_55 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_55_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2513 'getelementptr' 'weight_buf_1_addr_55' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_51 : Operation 2514 [2/2] (3.25ns)   --->   "%weight_buf_1_load_55 = load i12 %weight_buf_1_addr_55" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2514 'load' 'weight_buf_1_load_55' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_51 : Operation 2515 [1/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_8, i32 %mul43_5" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2515 'fadd' 'somme_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2516 [1/1] (1.82ns)   --->   "%add_ln113_50 = add i9 %add_ln113_6, i9 %zext_ln113_44" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2516 'add' 'add_ln113_50' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2517 [1/1] (0.00ns)   --->   "%zext_ln113_56 = zext i9 %add_ln113_50" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2517 'zext' 'zext_ln113_56' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_51 : Operation 2518 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_53 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_56" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2518 'getelementptr' 'l2_buf_0_addr_53' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_51 : Operation 2519 [1/1] (1.82ns)   --->   "%add_ln113_51 = add i9 %add_ln113_7, i9 %zext_ln113_44" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2519 'add' 'add_ln113_51' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2520 [1/1] (0.00ns)   --->   "%zext_ln113_57 = zext i9 %add_ln113_51" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2520 'zext' 'zext_ln113_57' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_51 : Operation 2521 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_54 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_57" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2521 'getelementptr' 'l2_buf_0_addr_54' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_51 : Operation 2522 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_53 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_56" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2522 'getelementptr' 'l2_buf_1_addr_53' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_51 : Operation 2523 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_54 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_57" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2523 'getelementptr' 'l2_buf_1_addr_54' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_51 : Operation 2524 [1/2] (12.3ns)   --->   "%mul2_3_1 = fmul i32 %weight_buf_1_load_48, i32 %l2_buf_0_load_48" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2524 'fmul' 'mul2_3_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2525 [1/2] (12.3ns)   --->   "%mul43_1_3_1 = fmul i32 %weight_buf_0_load_49, i32 %l2_buf_1_load_48" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2525 'fmul' 'mul43_1_3_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2526 [1/2] (12.3ns)   --->   "%mul43_2_3_1 = fmul i32 %weight_buf_1_load_49, i32 %l2_buf_0_load_49" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2526 'fmul' 'mul43_2_3_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2527 [1/2] (12.3ns)   --->   "%mul43_3_3_1 = fmul i32 %weight_buf_0_load_50, i32 %l2_buf_1_load_49" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2527 'fmul' 'mul43_3_3_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2528 [1/2] (3.25ns)   --->   "%l2_buf_0_load_50 = load i9 %l2_buf_0_addr_51" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2528 'load' 'l2_buf_0_load_50' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_51 : Operation 2529 [2/2] (12.3ns)   --->   "%mul43_4_3_1 = fmul i32 %weight_buf_1_load_50, i32 %l2_buf_0_load_50" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2529 'fmul' 'mul43_4_3_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2530 [1/2] (3.25ns)   --->   "%l2_buf_1_load_50 = load i9 %l2_buf_1_addr_51" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2530 'load' 'l2_buf_1_load_50' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_51 : Operation 2531 [2/2] (12.3ns)   --->   "%mul43_5_3_1 = fmul i32 %weight_buf_0_load_51, i32 %l2_buf_1_load_50" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2531 'fmul' 'mul43_5_3_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2532 [1/2] (3.25ns)   --->   "%l2_buf_0_load_51 = load i9 %l2_buf_0_addr_52" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2532 'load' 'l2_buf_0_load_51' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_51 : Operation 2533 [2/2] (12.3ns)   --->   "%mul2_3_2 = fmul i32 %weight_buf_1_load_51, i32 %l2_buf_0_load_51" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2533 'fmul' 'mul2_3_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2534 [1/2] (3.25ns)   --->   "%l2_buf_1_load_51 = load i9 %l2_buf_1_addr_52" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2534 'load' 'l2_buf_1_load_51' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_51 : Operation 2535 [2/2] (12.3ns)   --->   "%mul43_1_3_2 = fmul i32 %weight_buf_0_load_52, i32 %l2_buf_1_load_51" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2535 'fmul' 'mul43_1_3_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2536 [2/2] (3.25ns)   --->   "%l2_buf_0_load_52 = load i9 %l2_buf_0_addr_53" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2536 'load' 'l2_buf_0_load_52' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_51 : Operation 2537 [2/2] (3.25ns)   --->   "%l2_buf_1_load_52 = load i9 %l2_buf_1_addr_53" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2537 'load' 'l2_buf_1_load_52' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_51 : Operation 2538 [2/2] (3.25ns)   --->   "%l2_buf_0_load_53 = load i9 %l2_buf_0_addr_54" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2538 'load' 'l2_buf_0_load_53' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_51 : Operation 2539 [2/2] (3.25ns)   --->   "%l2_buf_1_load_53 = load i9 %l2_buf_1_addr_54" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2539 'load' 'l2_buf_1_load_53' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 52 <SV = 39> <Delay = 15.6>
ST_52 : Operation 2540 [1/1] (1.67ns)   --->   "%add_ln112_91 = add i13 %empty_33, i13 111" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2540 'add' 'add_ln112_91' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2541 [1/1] (0.00ns)   --->   "%lshr_ln112_108 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_91, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2541 'partselect' 'lshr_ln112_108' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_52 : Operation 2542 [1/1] (1.67ns)   --->   "%add_ln112_92 = add i13 %empty_33, i13 112" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2542 'add' 'add_ln112_92' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2543 [1/1] (0.00ns)   --->   "%lshr_ln112_109 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_92, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2543 'partselect' 'lshr_ln112_109' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_52 : Operation 2544 [1/1] (1.67ns)   --->   "%add_ln112_93 = add i13 %empty_33, i13 113" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2544 'add' 'add_ln112_93' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2545 [1/1] (0.00ns)   --->   "%lshr_ln112_110 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_93, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2545 'partselect' 'lshr_ln112_110' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_52 : Operation 2546 [1/1] (1.67ns)   --->   "%empty_52 = add i13 %empty_33, i13 114" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2546 'add' 'empty_52' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2547 [1/1] (0.00ns)   --->   "%lshr_ln112_111 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_52, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2547 'partselect' 'lshr_ln112_111' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_52 : Operation 2548 [1/2] (3.25ns)   --->   "%weight_buf_0_load_54 = load i12 %weight_buf_0_addr_54" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2548 'load' 'weight_buf_0_load_54' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_52 : Operation 2549 [1/2] (3.25ns)   --->   "%weight_buf_1_load_54 = load i12 %weight_buf_1_addr_54" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2549 'load' 'weight_buf_1_load_54' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_52 : Operation 2550 [1/2] (3.25ns)   --->   "%weight_buf_0_load_55 = load i12 %weight_buf_0_addr_55" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2550 'load' 'weight_buf_0_load_55' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_52 : Operation 2551 [1/2] (3.25ns)   --->   "%weight_buf_1_load_55 = load i12 %weight_buf_1_addr_55" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2551 'load' 'weight_buf_1_load_55' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_52 : Operation 2552 [1/1] (1.67ns)   --->   "%add_ln112_215 = add i13 %p_mid1202, i13 111" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2552 'add' 'add_ln112_215' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2553 [1/1] (0.00ns)   --->   "%lshr_ln112_109_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_215, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2553 'partselect' 'lshr_ln112_109_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_52 : Operation 2554 [1/1] (0.69ns)   --->   "%weight_buf_0_load_55_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_109_mid1, i12 %lshr_ln112_108" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2554 'select' 'weight_buf_0_load_55_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 2555 [1/1] (0.00ns)   --->   "%weight_buf_0_load_55_mid2 = zext i12 %weight_buf_0_load_55_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2555 'zext' 'weight_buf_0_load_55_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_52 : Operation 2556 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_56 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_55_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2556 'getelementptr' 'weight_buf_0_addr_56' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_52 : Operation 2557 [2/2] (3.25ns)   --->   "%weight_buf_0_load_56 = load i12 %weight_buf_0_addr_56" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2557 'load' 'weight_buf_0_load_56' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_52 : Operation 2558 [1/1] (1.67ns)   --->   "%add_ln112_216 = add i13 %p_mid1202, i13 112" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2558 'add' 'add_ln112_216' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2559 [1/1] (0.00ns)   --->   "%lshr_ln112_110_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_216, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2559 'partselect' 'lshr_ln112_110_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_52 : Operation 2560 [1/1] (0.69ns)   --->   "%weight_buf_1_load_56_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_110_mid1, i12 %lshr_ln112_109" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2560 'select' 'weight_buf_1_load_56_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 2561 [1/1] (0.00ns)   --->   "%weight_buf_1_load_56_mid2 = zext i12 %weight_buf_1_load_56_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2561 'zext' 'weight_buf_1_load_56_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_52 : Operation 2562 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_56 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_56_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2562 'getelementptr' 'weight_buf_1_addr_56' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_52 : Operation 2563 [2/2] (3.25ns)   --->   "%weight_buf_1_load_56 = load i12 %weight_buf_1_addr_56" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2563 'load' 'weight_buf_1_load_56' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_52 : Operation 2564 [1/1] (1.67ns)   --->   "%add_ln112_217 = add i13 %p_mid1202, i13 113" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2564 'add' 'add_ln112_217' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2565 [1/1] (0.00ns)   --->   "%lshr_ln112_111_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_217, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2565 'partselect' 'lshr_ln112_111_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_52 : Operation 2566 [1/1] (0.69ns)   --->   "%weight_buf_0_load_56_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_111_mid1, i12 %lshr_ln112_110" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2566 'select' 'weight_buf_0_load_56_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 2567 [1/1] (0.00ns)   --->   "%weight_buf_0_load_56_mid2 = zext i12 %weight_buf_0_load_56_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2567 'zext' 'weight_buf_0_load_56_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_52 : Operation 2568 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_57 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_56_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2568 'getelementptr' 'weight_buf_0_addr_57' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_52 : Operation 2569 [2/2] (3.25ns)   --->   "%weight_buf_0_load_57 = load i12 %weight_buf_0_addr_57" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2569 'load' 'weight_buf_0_load_57' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_52 : Operation 2570 [1/1] (1.67ns)   --->   "%p_mid1240 = add i13 %p_mid1202, i13 114" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2570 'add' 'p_mid1240' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2571 [1/1] (0.00ns)   --->   "%lshr_ln112_112_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1240, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2571 'partselect' 'lshr_ln112_112_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_52 : Operation 2572 [1/1] (0.69ns)   --->   "%weight_buf_1_load_57_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_112_mid1, i12 %lshr_ln112_111" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2572 'select' 'weight_buf_1_load_57_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 2573 [1/1] (0.00ns)   --->   "%weight_buf_1_load_57_mid2 = zext i12 %weight_buf_1_load_57_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2573 'zext' 'weight_buf_1_load_57_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_52 : Operation 2574 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_57 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_57_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2574 'getelementptr' 'weight_buf_1_addr_57' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_52 : Operation 2575 [2/2] (3.25ns)   --->   "%weight_buf_1_load_57 = load i12 %weight_buf_1_addr_57" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2575 'load' 'weight_buf_1_load_57' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_52 : Operation 2576 [4/4] (10.5ns)   --->   "%somme_4_0_1 = fadd i32 %somme_2, i32 %mul2_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2576 'fadd' 'somme_4_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2577 [1/1] (1.91ns)   --->   "%add_ln113_64 = add i8 %mul_ln113_3, i8 %zext_ln113_62" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2577 'add' 'add_ln113_64' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2578 [1/1] (0.00ns)   --->   "%zext_ln113_72 = zext i8 %add_ln113_64" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2578 'zext' 'zext_ln113_72' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_52 : Operation 2579 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_55 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_72" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2579 'getelementptr' 'l2_buf_0_addr_55' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_52 : Operation 2580 [1/1] (1.82ns)   --->   "%add_ln113_65 = add i9 %add_ln113_6, i9 %zext_ln113_61" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2580 'add' 'add_ln113_65' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2581 [1/1] (0.00ns)   --->   "%zext_ln113_73 = zext i9 %add_ln113_65" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2581 'zext' 'zext_ln113_73' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_52 : Operation 2582 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_56 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_73" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2582 'getelementptr' 'l2_buf_0_addr_56' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_52 : Operation 2583 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_55 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_72" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2583 'getelementptr' 'l2_buf_1_addr_55' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_52 : Operation 2584 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_56 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_73" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2584 'getelementptr' 'l2_buf_1_addr_56' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_52 : Operation 2585 [1/1] (1.91ns)   --->   "%add_ln113_79 = add i8 %mul_ln113_3, i8 %zext_ln113_79" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2585 'add' 'add_ln113_79' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2586 [1/1] (1.91ns)   --->   "%add_ln113_82 = add i8 %mul_ln113_4, i8 %zext_ln113_79" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2586 'add' 'add_ln113_82' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2587 [1/2] (12.3ns)   --->   "%mul43_4_3_1 = fmul i32 %weight_buf_1_load_50, i32 %l2_buf_0_load_50" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2587 'fmul' 'mul43_4_3_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2588 [1/2] (12.3ns)   --->   "%mul43_5_3_1 = fmul i32 %weight_buf_0_load_51, i32 %l2_buf_1_load_50" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2588 'fmul' 'mul43_5_3_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2589 [1/2] (12.3ns)   --->   "%mul2_3_2 = fmul i32 %weight_buf_1_load_51, i32 %l2_buf_0_load_51" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2589 'fmul' 'mul2_3_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2590 [1/2] (12.3ns)   --->   "%mul43_1_3_2 = fmul i32 %weight_buf_0_load_52, i32 %l2_buf_1_load_51" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2590 'fmul' 'mul43_1_3_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2591 [1/2] (3.25ns)   --->   "%l2_buf_0_load_52 = load i9 %l2_buf_0_addr_53" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2591 'load' 'l2_buf_0_load_52' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_52 : Operation 2592 [2/2] (12.3ns)   --->   "%mul43_2_3_2 = fmul i32 %weight_buf_1_load_52, i32 %l2_buf_0_load_52" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2592 'fmul' 'mul43_2_3_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2593 [1/2] (3.25ns)   --->   "%l2_buf_1_load_52 = load i9 %l2_buf_1_addr_53" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2593 'load' 'l2_buf_1_load_52' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_52 : Operation 2594 [2/2] (12.3ns)   --->   "%mul43_3_3_2 = fmul i32 %weight_buf_0_load_53, i32 %l2_buf_1_load_52" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2594 'fmul' 'mul43_3_3_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2595 [1/2] (3.25ns)   --->   "%l2_buf_0_load_53 = load i9 %l2_buf_0_addr_54" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2595 'load' 'l2_buf_0_load_53' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_52 : Operation 2596 [2/2] (12.3ns)   --->   "%mul43_4_3_2 = fmul i32 %weight_buf_1_load_53, i32 %l2_buf_0_load_53" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2596 'fmul' 'mul43_4_3_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2597 [1/2] (3.25ns)   --->   "%l2_buf_1_load_53 = load i9 %l2_buf_1_addr_54" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2597 'load' 'l2_buf_1_load_53' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_52 : Operation 2598 [2/2] (12.3ns)   --->   "%mul43_5_3_2 = fmul i32 %weight_buf_0_load_54, i32 %l2_buf_1_load_53" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2598 'fmul' 'mul43_5_3_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2599 [2/2] (3.25ns)   --->   "%l2_buf_0_load_54 = load i9 %l2_buf_0_addr_55" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2599 'load' 'l2_buf_0_load_54' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_52 : Operation 2600 [2/2] (3.25ns)   --->   "%l2_buf_1_load_54 = load i9 %l2_buf_1_addr_55" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2600 'load' 'l2_buf_1_load_54' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_52 : Operation 2601 [2/2] (3.25ns)   --->   "%l2_buf_0_load_55 = load i9 %l2_buf_0_addr_56" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2601 'load' 'l2_buf_0_load_55' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_52 : Operation 2602 [2/2] (3.25ns)   --->   "%l2_buf_1_load_55 = load i9 %l2_buf_1_addr_56" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2602 'load' 'l2_buf_1_load_55' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 53 <SV = 40> <Delay = 15.6>
ST_53 : Operation 2603 [1/1] (1.67ns)   --->   "%add_ln112_94 = add i13 %empty_33, i13 115" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2603 'add' 'add_ln112_94' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2604 [1/1] (0.00ns)   --->   "%lshr_ln112_112 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_94, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2604 'partselect' 'lshr_ln112_112' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_53 : Operation 2605 [1/1] (1.67ns)   --->   "%add_ln112_95 = add i13 %empty_33, i13 116" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2605 'add' 'add_ln112_95' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2606 [1/1] (0.00ns)   --->   "%lshr_ln112_113 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_95, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2606 'partselect' 'lshr_ln112_113' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_53 : Operation 2607 [1/1] (1.67ns)   --->   "%add_ln112_96 = add i13 %empty_33, i13 117" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2607 'add' 'add_ln112_96' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2608 [1/1] (0.00ns)   --->   "%lshr_ln112_114 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_96, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2608 'partselect' 'lshr_ln112_114' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_53 : Operation 2609 [1/1] (1.67ns)   --->   "%add_ln112_97 = add i13 %empty_33, i13 118" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2609 'add' 'add_ln112_97' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2610 [1/1] (0.00ns)   --->   "%lshr_ln112_115 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_97, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2610 'partselect' 'lshr_ln112_115' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_53 : Operation 2611 [1/2] (3.25ns)   --->   "%weight_buf_0_load_56 = load i12 %weight_buf_0_addr_56" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2611 'load' 'weight_buf_0_load_56' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_53 : Operation 2612 [1/2] (3.25ns)   --->   "%weight_buf_1_load_56 = load i12 %weight_buf_1_addr_56" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2612 'load' 'weight_buf_1_load_56' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_53 : Operation 2613 [1/2] (3.25ns)   --->   "%weight_buf_0_load_57 = load i12 %weight_buf_0_addr_57" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2613 'load' 'weight_buf_0_load_57' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_53 : Operation 2614 [1/2] (3.25ns)   --->   "%weight_buf_1_load_57 = load i12 %weight_buf_1_addr_57" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2614 'load' 'weight_buf_1_load_57' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_53 : Operation 2615 [1/1] (1.67ns)   --->   "%add_ln112_218 = add i13 %p_mid1202, i13 115" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2615 'add' 'add_ln112_218' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2616 [1/1] (0.00ns)   --->   "%lshr_ln112_113_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_218, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2616 'partselect' 'lshr_ln112_113_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_53 : Operation 2617 [1/1] (0.69ns)   --->   "%weight_buf_0_load_57_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_113_mid1, i12 %lshr_ln112_112" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2617 'select' 'weight_buf_0_load_57_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2618 [1/1] (0.00ns)   --->   "%weight_buf_0_load_57_mid2 = zext i12 %weight_buf_0_load_57_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2618 'zext' 'weight_buf_0_load_57_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_53 : Operation 2619 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_58 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_57_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2619 'getelementptr' 'weight_buf_0_addr_58' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_53 : Operation 2620 [2/2] (3.25ns)   --->   "%weight_buf_0_load_58 = load i12 %weight_buf_0_addr_58" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2620 'load' 'weight_buf_0_load_58' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_53 : Operation 2621 [1/1] (1.67ns)   --->   "%add_ln112_219 = add i13 %p_mid1202, i13 116" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2621 'add' 'add_ln112_219' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2622 [1/1] (0.00ns)   --->   "%lshr_ln112_114_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_219, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2622 'partselect' 'lshr_ln112_114_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_53 : Operation 2623 [1/1] (0.69ns)   --->   "%weight_buf_1_load_58_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_114_mid1, i12 %lshr_ln112_113" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2623 'select' 'weight_buf_1_load_58_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2624 [1/1] (0.00ns)   --->   "%weight_buf_1_load_58_mid2 = zext i12 %weight_buf_1_load_58_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2624 'zext' 'weight_buf_1_load_58_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_53 : Operation 2625 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_58 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_58_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2625 'getelementptr' 'weight_buf_1_addr_58' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_53 : Operation 2626 [2/2] (3.25ns)   --->   "%weight_buf_1_load_58 = load i12 %weight_buf_1_addr_58" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2626 'load' 'weight_buf_1_load_58' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_53 : Operation 2627 [1/1] (1.67ns)   --->   "%add_ln112_220 = add i13 %p_mid1202, i13 117" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2627 'add' 'add_ln112_220' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2628 [1/1] (0.00ns)   --->   "%lshr_ln112_115_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_220, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2628 'partselect' 'lshr_ln112_115_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_53 : Operation 2629 [1/1] (0.69ns)   --->   "%weight_buf_0_load_58_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_115_mid1, i12 %lshr_ln112_114" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2629 'select' 'weight_buf_0_load_58_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2630 [1/1] (0.00ns)   --->   "%weight_buf_0_load_58_mid2 = zext i12 %weight_buf_0_load_58_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2630 'zext' 'weight_buf_0_load_58_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_53 : Operation 2631 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_59 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_58_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2631 'getelementptr' 'weight_buf_0_addr_59' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_53 : Operation 2632 [2/2] (3.25ns)   --->   "%weight_buf_0_load_59 = load i12 %weight_buf_0_addr_59" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2632 'load' 'weight_buf_0_load_59' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_53 : Operation 2633 [1/1] (1.67ns)   --->   "%add_ln112_221 = add i13 %p_mid1202, i13 118" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2633 'add' 'add_ln112_221' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2634 [1/1] (0.00ns)   --->   "%lshr_ln112_116_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_221, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2634 'partselect' 'lshr_ln112_116_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_53 : Operation 2635 [1/1] (0.69ns)   --->   "%weight_buf_1_load_59_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_116_mid1, i12 %lshr_ln112_115" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2635 'select' 'weight_buf_1_load_59_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2636 [1/1] (0.00ns)   --->   "%weight_buf_1_load_59_mid2 = zext i12 %weight_buf_1_load_59_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2636 'zext' 'weight_buf_1_load_59_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_53 : Operation 2637 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_59 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_59_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2637 'getelementptr' 'weight_buf_1_addr_59' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_53 : Operation 2638 [2/2] (3.25ns)   --->   "%weight_buf_1_load_59 = load i12 %weight_buf_1_addr_59" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2638 'load' 'weight_buf_1_load_59' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_53 : Operation 2639 [3/4] (10.5ns)   --->   "%somme_4_0_1 = fadd i32 %somme_2, i32 %mul2_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2639 'fadd' 'somme_4_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2640 [1/1] (1.82ns)   --->   "%add_ln113_66 = add i9 %add_ln113_7, i9 %zext_ln113_61" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2640 'add' 'add_ln113_66' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2641 [1/1] (0.00ns)   --->   "%zext_ln113_74 = zext i9 %add_ln113_66" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2641 'zext' 'zext_ln113_74' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_53 : Operation 2642 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_57 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_74" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2642 'getelementptr' 'l2_buf_0_addr_57' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_53 : Operation 2643 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_57 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_74" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2643 'getelementptr' 'l2_buf_1_addr_57' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_53 : Operation 2644 [1/1] (0.00ns)   --->   "%zext_ln113_89 = zext i8 %add_ln113_79" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2644 'zext' 'zext_ln113_89' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_53 : Operation 2645 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_58 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_89" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2645 'getelementptr' 'l2_buf_0_addr_58' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_53 : Operation 2646 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_58 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_89" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2646 'getelementptr' 'l2_buf_1_addr_58' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_53 : Operation 2647 [1/2] (12.3ns)   --->   "%mul43_2_3_2 = fmul i32 %weight_buf_1_load_52, i32 %l2_buf_0_load_52" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2647 'fmul' 'mul43_2_3_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2648 [1/2] (12.3ns)   --->   "%mul43_3_3_2 = fmul i32 %weight_buf_0_load_53, i32 %l2_buf_1_load_52" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2648 'fmul' 'mul43_3_3_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2649 [1/2] (12.3ns)   --->   "%mul43_4_3_2 = fmul i32 %weight_buf_1_load_53, i32 %l2_buf_0_load_53" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2649 'fmul' 'mul43_4_3_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2650 [1/2] (12.3ns)   --->   "%mul43_5_3_2 = fmul i32 %weight_buf_0_load_54, i32 %l2_buf_1_load_53" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2650 'fmul' 'mul43_5_3_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2651 [1/2] (3.25ns)   --->   "%l2_buf_0_load_54 = load i9 %l2_buf_0_addr_55" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2651 'load' 'l2_buf_0_load_54' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_53 : Operation 2652 [2/2] (12.3ns)   --->   "%mul2_3_3 = fmul i32 %weight_buf_1_load_54, i32 %l2_buf_0_load_54" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2652 'fmul' 'mul2_3_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2653 [1/2] (3.25ns)   --->   "%l2_buf_1_load_54 = load i9 %l2_buf_1_addr_55" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2653 'load' 'l2_buf_1_load_54' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_53 : Operation 2654 [2/2] (12.3ns)   --->   "%mul43_1_3_3 = fmul i32 %weight_buf_0_load_55, i32 %l2_buf_1_load_54" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2654 'fmul' 'mul43_1_3_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2655 [1/2] (3.25ns)   --->   "%l2_buf_0_load_55 = load i9 %l2_buf_0_addr_56" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2655 'load' 'l2_buf_0_load_55' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_53 : Operation 2656 [2/2] (12.3ns)   --->   "%mul43_2_3_3 = fmul i32 %weight_buf_1_load_55, i32 %l2_buf_0_load_55" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2656 'fmul' 'mul43_2_3_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2657 [1/2] (3.25ns)   --->   "%l2_buf_1_load_55 = load i9 %l2_buf_1_addr_56" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2657 'load' 'l2_buf_1_load_55' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_53 : Operation 2658 [2/2] (12.3ns)   --->   "%mul43_3_3_3 = fmul i32 %weight_buf_0_load_56, i32 %l2_buf_1_load_55" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2658 'fmul' 'mul43_3_3_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2659 [2/2] (3.25ns)   --->   "%l2_buf_0_load_56 = load i9 %l2_buf_0_addr_57" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2659 'load' 'l2_buf_0_load_56' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_53 : Operation 2660 [2/2] (3.25ns)   --->   "%l2_buf_1_load_56 = load i9 %l2_buf_1_addr_57" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2660 'load' 'l2_buf_1_load_56' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_53 : Operation 2661 [2/2] (3.25ns)   --->   "%l2_buf_0_load_57 = load i9 %l2_buf_0_addr_58" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2661 'load' 'l2_buf_0_load_57' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_53 : Operation 2662 [2/2] (3.25ns)   --->   "%l2_buf_1_load_57 = load i9 %l2_buf_1_addr_58" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2662 'load' 'l2_buf_1_load_57' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 54 <SV = 41> <Delay = 15.6>
ST_54 : Operation 2663 [1/1] (1.67ns)   --->   "%add_ln112_98 = add i13 %empty_33, i13 119" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2663 'add' 'add_ln112_98' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2664 [1/1] (0.00ns)   --->   "%lshr_ln112_116 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_98, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2664 'partselect' 'lshr_ln112_116' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_54 : Operation 2665 [1/1] (1.67ns)   --->   "%empty_53 = add i13 %empty_33, i13 120" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2665 'add' 'empty_53' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2666 [1/1] (0.00ns)   --->   "%lshr_ln112_117 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_53, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2666 'partselect' 'lshr_ln112_117' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_54 : Operation 2667 [1/1] (1.67ns)   --->   "%add_ln112_99 = add i13 %empty_33, i13 121" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2667 'add' 'add_ln112_99' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2668 [1/1] (0.00ns)   --->   "%lshr_ln112_118 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_99, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2668 'partselect' 'lshr_ln112_118' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_54 : Operation 2669 [1/1] (1.67ns)   --->   "%add_ln112_100 = add i13 %empty_33, i13 122" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2669 'add' 'add_ln112_100' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2670 [1/1] (0.00ns)   --->   "%lshr_ln112_119 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_100, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2670 'partselect' 'lshr_ln112_119' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_54 : Operation 2671 [1/2] (3.25ns)   --->   "%weight_buf_0_load_58 = load i12 %weight_buf_0_addr_58" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2671 'load' 'weight_buf_0_load_58' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_54 : Operation 2672 [1/2] (3.25ns)   --->   "%weight_buf_1_load_58 = load i12 %weight_buf_1_addr_58" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2672 'load' 'weight_buf_1_load_58' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_54 : Operation 2673 [1/2] (3.25ns)   --->   "%weight_buf_0_load_59 = load i12 %weight_buf_0_addr_59" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2673 'load' 'weight_buf_0_load_59' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_54 : Operation 2674 [1/2] (3.25ns)   --->   "%weight_buf_1_load_59 = load i12 %weight_buf_1_addr_59" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2674 'load' 'weight_buf_1_load_59' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_54 : Operation 2675 [1/1] (1.67ns)   --->   "%add_ln112_222 = add i13 %p_mid1202, i13 119" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2675 'add' 'add_ln112_222' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2676 [1/1] (0.00ns)   --->   "%lshr_ln112_117_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_222, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2676 'partselect' 'lshr_ln112_117_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_54 : Operation 2677 [1/1] (0.69ns)   --->   "%weight_buf_0_load_59_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_117_mid1, i12 %lshr_ln112_116" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2677 'select' 'weight_buf_0_load_59_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2678 [1/1] (0.00ns)   --->   "%weight_buf_0_load_59_mid2 = zext i12 %weight_buf_0_load_59_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2678 'zext' 'weight_buf_0_load_59_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 2679 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_60 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_59_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2679 'getelementptr' 'weight_buf_0_addr_60' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 2680 [2/2] (3.25ns)   --->   "%weight_buf_0_load_60 = load i12 %weight_buf_0_addr_60" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2680 'load' 'weight_buf_0_load_60' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_54 : Operation 2681 [1/1] (1.67ns)   --->   "%p_mid1242 = add i13 %p_mid1202, i13 120" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2681 'add' 'p_mid1242' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2682 [1/1] (0.00ns)   --->   "%lshr_ln112_118_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1242, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2682 'partselect' 'lshr_ln112_118_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_54 : Operation 2683 [1/1] (0.69ns)   --->   "%weight_buf_1_load_60_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_118_mid1, i12 %lshr_ln112_117" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2683 'select' 'weight_buf_1_load_60_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2684 [1/1] (0.00ns)   --->   "%weight_buf_1_load_60_mid2 = zext i12 %weight_buf_1_load_60_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2684 'zext' 'weight_buf_1_load_60_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 2685 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_60 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_60_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2685 'getelementptr' 'weight_buf_1_addr_60' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 2686 [2/2] (3.25ns)   --->   "%weight_buf_1_load_60 = load i12 %weight_buf_1_addr_60" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2686 'load' 'weight_buf_1_load_60' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_54 : Operation 2687 [1/1] (1.67ns)   --->   "%add_ln112_223 = add i13 %p_mid1202, i13 121" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2687 'add' 'add_ln112_223' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2688 [1/1] (0.00ns)   --->   "%lshr_ln112_119_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_223, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2688 'partselect' 'lshr_ln112_119_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_54 : Operation 2689 [1/1] (0.69ns)   --->   "%weight_buf_0_load_60_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_119_mid1, i12 %lshr_ln112_118" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2689 'select' 'weight_buf_0_load_60_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2690 [1/1] (0.00ns)   --->   "%weight_buf_0_load_60_mid2 = zext i12 %weight_buf_0_load_60_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2690 'zext' 'weight_buf_0_load_60_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 2691 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_61 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_60_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2691 'getelementptr' 'weight_buf_0_addr_61' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 2692 [2/2] (3.25ns)   --->   "%weight_buf_0_load_61 = load i12 %weight_buf_0_addr_61" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2692 'load' 'weight_buf_0_load_61' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_54 : Operation 2693 [1/1] (1.67ns)   --->   "%add_ln112_224 = add i13 %p_mid1202, i13 122" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2693 'add' 'add_ln112_224' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2694 [1/1] (0.00ns)   --->   "%lshr_ln112_120_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_224, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2694 'partselect' 'lshr_ln112_120_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_54 : Operation 2695 [1/1] (0.69ns)   --->   "%weight_buf_1_load_61_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_120_mid1, i12 %lshr_ln112_119" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2695 'select' 'weight_buf_1_load_61_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2696 [1/1] (0.00ns)   --->   "%weight_buf_1_load_61_mid2 = zext i12 %weight_buf_1_load_61_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2696 'zext' 'weight_buf_1_load_61_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 2697 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_61 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_61_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2697 'getelementptr' 'weight_buf_1_addr_61' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 2698 [2/2] (3.25ns)   --->   "%weight_buf_1_load_61 = load i12 %weight_buf_1_addr_61" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2698 'load' 'weight_buf_1_load_61' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_54 : Operation 2699 [2/4] (10.5ns)   --->   "%somme_4_0_1 = fadd i32 %somme_2, i32 %mul2_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2699 'fadd' 'somme_4_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2700 [1/1] (1.82ns)   --->   "%add_ln113_80 = add i9 %add_ln113_6, i9 %zext_ln113_78" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2700 'add' 'add_ln113_80' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2701 [1/1] (0.00ns)   --->   "%zext_ln113_90 = zext i9 %add_ln113_80" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2701 'zext' 'zext_ln113_90' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 2702 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_59 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_90" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2702 'getelementptr' 'l2_buf_0_addr_59' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 2703 [1/1] (1.82ns)   --->   "%add_ln113_81 = add i9 %add_ln113_7, i9 %zext_ln113_78" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2703 'add' 'add_ln113_81' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2704 [1/1] (0.00ns)   --->   "%zext_ln113_91 = zext i9 %add_ln113_81" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2704 'zext' 'zext_ln113_91' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 2705 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_60 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_91" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2705 'getelementptr' 'l2_buf_0_addr_60' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 2706 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_59 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_90" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2706 'getelementptr' 'l2_buf_1_addr_59' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 2707 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_60 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_91" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2707 'getelementptr' 'l2_buf_1_addr_60' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 2708 [1/2] (12.3ns)   --->   "%mul2_3_3 = fmul i32 %weight_buf_1_load_54, i32 %l2_buf_0_load_54" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2708 'fmul' 'mul2_3_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2709 [1/2] (12.3ns)   --->   "%mul43_1_3_3 = fmul i32 %weight_buf_0_load_55, i32 %l2_buf_1_load_54" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2709 'fmul' 'mul43_1_3_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2710 [1/2] (12.3ns)   --->   "%mul43_2_3_3 = fmul i32 %weight_buf_1_load_55, i32 %l2_buf_0_load_55" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2710 'fmul' 'mul43_2_3_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2711 [1/2] (12.3ns)   --->   "%mul43_3_3_3 = fmul i32 %weight_buf_0_load_56, i32 %l2_buf_1_load_55" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2711 'fmul' 'mul43_3_3_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2712 [1/2] (3.25ns)   --->   "%l2_buf_0_load_56 = load i9 %l2_buf_0_addr_57" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2712 'load' 'l2_buf_0_load_56' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_54 : Operation 2713 [2/2] (12.3ns)   --->   "%mul43_4_3_3 = fmul i32 %weight_buf_1_load_56, i32 %l2_buf_0_load_56" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2713 'fmul' 'mul43_4_3_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2714 [1/2] (3.25ns)   --->   "%l2_buf_1_load_56 = load i9 %l2_buf_1_addr_57" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2714 'load' 'l2_buf_1_load_56' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_54 : Operation 2715 [2/2] (12.3ns)   --->   "%mul43_5_3_3 = fmul i32 %weight_buf_0_load_57, i32 %l2_buf_1_load_56" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2715 'fmul' 'mul43_5_3_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2716 [1/2] (3.25ns)   --->   "%l2_buf_0_load_57 = load i9 %l2_buf_0_addr_58" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2716 'load' 'l2_buf_0_load_57' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_54 : Operation 2717 [2/2] (12.3ns)   --->   "%mul2_3_4 = fmul i32 %weight_buf_1_load_57, i32 %l2_buf_0_load_57" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2717 'fmul' 'mul2_3_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2718 [1/2] (3.25ns)   --->   "%l2_buf_1_load_57 = load i9 %l2_buf_1_addr_58" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2718 'load' 'l2_buf_1_load_57' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_54 : Operation 2719 [2/2] (12.3ns)   --->   "%mul43_1_3_4 = fmul i32 %weight_buf_0_load_58, i32 %l2_buf_1_load_57" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2719 'fmul' 'mul43_1_3_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2720 [2/2] (3.25ns)   --->   "%l2_buf_0_load_58 = load i9 %l2_buf_0_addr_59" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2720 'load' 'l2_buf_0_load_58' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_54 : Operation 2721 [2/2] (3.25ns)   --->   "%l2_buf_1_load_58 = load i9 %l2_buf_1_addr_59" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2721 'load' 'l2_buf_1_load_58' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_54 : Operation 2722 [2/2] (3.25ns)   --->   "%l2_buf_0_load_59 = load i9 %l2_buf_0_addr_60" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2722 'load' 'l2_buf_0_load_59' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_54 : Operation 2723 [2/2] (3.25ns)   --->   "%l2_buf_1_load_59 = load i9 %l2_buf_1_addr_60" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2723 'load' 'l2_buf_1_load_59' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 55 <SV = 42> <Delay = 15.6>
ST_55 : Operation 2724 [1/1] (1.67ns)   --->   "%add_ln112_101 = add i13 %empty_33, i13 123" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2724 'add' 'add_ln112_101' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2725 [1/1] (0.00ns)   --->   "%lshr_ln112_120 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_101, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2725 'partselect' 'lshr_ln112_120' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_55 : Operation 2726 [1/1] (1.67ns)   --->   "%add_ln112_102 = add i13 %empty_33, i13 124" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2726 'add' 'add_ln112_102' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2727 [1/1] (0.00ns)   --->   "%lshr_ln112_121 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_102, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2727 'partselect' 'lshr_ln112_121' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_55 : Operation 2728 [1/1] (1.67ns)   --->   "%add_ln112_103 = add i13 %empty_33, i13 125" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2728 'add' 'add_ln112_103' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2729 [1/1] (0.00ns)   --->   "%lshr_ln112_122 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_103, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2729 'partselect' 'lshr_ln112_122' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_55 : Operation 2730 [1/1] (1.67ns)   --->   "%empty_54 = add i13 %empty_33, i13 126" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2730 'add' 'empty_54' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2731 [1/1] (0.00ns)   --->   "%lshr_ln112_123 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_54, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2731 'partselect' 'lshr_ln112_123' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_55 : Operation 2732 [1/2] (3.25ns)   --->   "%weight_buf_0_load_60 = load i12 %weight_buf_0_addr_60" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2732 'load' 'weight_buf_0_load_60' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_55 : Operation 2733 [1/2] (3.25ns)   --->   "%weight_buf_1_load_60 = load i12 %weight_buf_1_addr_60" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2733 'load' 'weight_buf_1_load_60' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_55 : Operation 2734 [1/2] (3.25ns)   --->   "%weight_buf_0_load_61 = load i12 %weight_buf_0_addr_61" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2734 'load' 'weight_buf_0_load_61' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_55 : Operation 2735 [1/2] (3.25ns)   --->   "%weight_buf_1_load_61 = load i12 %weight_buf_1_addr_61" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2735 'load' 'weight_buf_1_load_61' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_55 : Operation 2736 [1/1] (1.67ns)   --->   "%add_ln112_225 = add i13 %p_mid1202, i13 123" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2736 'add' 'add_ln112_225' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2737 [1/1] (0.00ns)   --->   "%lshr_ln112_121_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_225, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2737 'partselect' 'lshr_ln112_121_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_55 : Operation 2738 [1/1] (0.69ns)   --->   "%weight_buf_0_load_61_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_121_mid1, i12 %lshr_ln112_120" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2738 'select' 'weight_buf_0_load_61_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2739 [1/1] (0.00ns)   --->   "%weight_buf_0_load_61_mid2 = zext i12 %weight_buf_0_load_61_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2739 'zext' 'weight_buf_0_load_61_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_55 : Operation 2740 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_62 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_61_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2740 'getelementptr' 'weight_buf_0_addr_62' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_55 : Operation 2741 [2/2] (3.25ns)   --->   "%weight_buf_0_load_62 = load i12 %weight_buf_0_addr_62" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2741 'load' 'weight_buf_0_load_62' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_55 : Operation 2742 [1/1] (1.67ns)   --->   "%add_ln112_226 = add i13 %p_mid1202, i13 124" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2742 'add' 'add_ln112_226' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2743 [1/1] (0.00ns)   --->   "%lshr_ln112_122_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_226, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2743 'partselect' 'lshr_ln112_122_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_55 : Operation 2744 [1/1] (0.69ns)   --->   "%weight_buf_1_load_62_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_122_mid1, i12 %lshr_ln112_121" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2744 'select' 'weight_buf_1_load_62_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2745 [1/1] (0.00ns)   --->   "%weight_buf_1_load_62_mid2 = zext i12 %weight_buf_1_load_62_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2745 'zext' 'weight_buf_1_load_62_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_55 : Operation 2746 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_62 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_62_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2746 'getelementptr' 'weight_buf_1_addr_62' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_55 : Operation 2747 [2/2] (3.25ns)   --->   "%weight_buf_1_load_62 = load i12 %weight_buf_1_addr_62" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2747 'load' 'weight_buf_1_load_62' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_55 : Operation 2748 [1/1] (1.67ns)   --->   "%add_ln112_227 = add i13 %p_mid1202, i13 125" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2748 'add' 'add_ln112_227' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2749 [1/1] (0.00ns)   --->   "%lshr_ln112_123_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_227, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2749 'partselect' 'lshr_ln112_123_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_55 : Operation 2750 [1/1] (0.69ns)   --->   "%weight_buf_0_load_62_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_123_mid1, i12 %lshr_ln112_122" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2750 'select' 'weight_buf_0_load_62_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2751 [1/1] (0.00ns)   --->   "%weight_buf_0_load_62_mid2 = zext i12 %weight_buf_0_load_62_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2751 'zext' 'weight_buf_0_load_62_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_55 : Operation 2752 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_63 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_62_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2752 'getelementptr' 'weight_buf_0_addr_63' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_55 : Operation 2753 [2/2] (3.25ns)   --->   "%weight_buf_0_load_63 = load i12 %weight_buf_0_addr_63" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2753 'load' 'weight_buf_0_load_63' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_55 : Operation 2754 [1/1] (1.67ns)   --->   "%p_mid1244 = add i13 %p_mid1202, i13 126" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2754 'add' 'p_mid1244' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2755 [1/1] (0.00ns)   --->   "%lshr_ln112_124_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1244, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2755 'partselect' 'lshr_ln112_124_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_55 : Operation 2756 [1/1] (0.69ns)   --->   "%weight_buf_1_load_63_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_124_mid1, i12 %lshr_ln112_123" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2756 'select' 'weight_buf_1_load_63_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2757 [1/1] (0.00ns)   --->   "%weight_buf_1_load_63_mid2 = zext i12 %weight_buf_1_load_63_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2757 'zext' 'weight_buf_1_load_63_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_55 : Operation 2758 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_63 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_63_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2758 'getelementptr' 'weight_buf_1_addr_63' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_55 : Operation 2759 [2/2] (3.25ns)   --->   "%weight_buf_1_load_63 = load i12 %weight_buf_1_addr_63" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2759 'load' 'weight_buf_1_load_63' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_55 : Operation 2760 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i8 %mul_ln113_4" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2760 'zext' 'zext_ln113_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_55 : Operation 2761 [1/1] (1.82ns)   --->   "%add_ln113_8 = add i9 %zext_ln113_9, i9 169" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2761 'add' 'add_ln113_8' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2762 [1/1] (1.91ns)   --->   "%add_ln113_22 = add i8 %mul_ln113_4, i8 %zext_ln113_11" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2762 'add' 'add_ln113_22' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2763 [1/1] (0.00ns)   --->   "%zext_ln113_24 = zext i8 %add_ln113_22" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2763 'zext' 'zext_ln113_24' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_55 : Operation 2764 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_61 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_24" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2764 'getelementptr' 'l2_buf_0_addr_61' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_55 : Operation 2765 [1/1] (1.82ns)   --->   "%add_ln113_23 = add i9 %add_ln113_8, i9 %zext_ln113_10" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2765 'add' 'add_ln113_23' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2766 [1/1] (0.00ns)   --->   "%zext_ln113_25 = zext i9 %add_ln113_23" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2766 'zext' 'zext_ln113_25' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_55 : Operation 2767 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_62 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_25" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2767 'getelementptr' 'l2_buf_0_addr_62' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_55 : Operation 2768 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_61 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_24" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2768 'getelementptr' 'l2_buf_1_addr_61' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_55 : Operation 2769 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_62 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_25" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2769 'getelementptr' 'l2_buf_1_addr_62' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_55 : Operation 2770 [1/1] (1.91ns)   --->   "%add_ln113_37 = add i8 %mul_ln113_4, i8 %zext_ln113_28" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2770 'add' 'add_ln113_37' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2771 [1/4] (10.5ns)   --->   "%somme_4_0_1 = fadd i32 %somme_2, i32 %mul2_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2771 'fadd' 'somme_4_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2772 [1/1] (1.91ns)   --->   "%add_ln113_52 = add i8 %mul_ln113_4, i8 %zext_ln113_45" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2772 'add' 'add_ln113_52' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2773 [1/1] (1.91ns)   --->   "%add_ln113_67 = add i8 %mul_ln113_4, i8 %zext_ln113_62" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2773 'add' 'add_ln113_67' <Predicate = (!icmp_ln97)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2774 [1/2] (12.3ns)   --->   "%mul43_4_3_3 = fmul i32 %weight_buf_1_load_56, i32 %l2_buf_0_load_56" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2774 'fmul' 'mul43_4_3_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2775 [1/2] (12.3ns)   --->   "%mul43_5_3_3 = fmul i32 %weight_buf_0_load_57, i32 %l2_buf_1_load_56" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2775 'fmul' 'mul43_5_3_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2776 [1/2] (12.3ns)   --->   "%mul2_3_4 = fmul i32 %weight_buf_1_load_57, i32 %l2_buf_0_load_57" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2776 'fmul' 'mul2_3_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2777 [1/2] (12.3ns)   --->   "%mul43_1_3_4 = fmul i32 %weight_buf_0_load_58, i32 %l2_buf_1_load_57" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2777 'fmul' 'mul43_1_3_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2778 [1/2] (3.25ns)   --->   "%l2_buf_0_load_58 = load i9 %l2_buf_0_addr_59" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2778 'load' 'l2_buf_0_load_58' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_55 : Operation 2779 [2/2] (12.3ns)   --->   "%mul43_2_3_4 = fmul i32 %weight_buf_1_load_58, i32 %l2_buf_0_load_58" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2779 'fmul' 'mul43_2_3_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2780 [1/2] (3.25ns)   --->   "%l2_buf_1_load_58 = load i9 %l2_buf_1_addr_59" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2780 'load' 'l2_buf_1_load_58' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_55 : Operation 2781 [2/2] (12.3ns)   --->   "%mul43_3_3_4 = fmul i32 %weight_buf_0_load_59, i32 %l2_buf_1_load_58" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2781 'fmul' 'mul43_3_3_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2782 [1/2] (3.25ns)   --->   "%l2_buf_0_load_59 = load i9 %l2_buf_0_addr_60" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2782 'load' 'l2_buf_0_load_59' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_55 : Operation 2783 [2/2] (12.3ns)   --->   "%mul43_4_3_4 = fmul i32 %weight_buf_1_load_59, i32 %l2_buf_0_load_59" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2783 'fmul' 'mul43_4_3_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2784 [1/2] (3.25ns)   --->   "%l2_buf_1_load_59 = load i9 %l2_buf_1_addr_60" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2784 'load' 'l2_buf_1_load_59' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_55 : Operation 2785 [2/2] (12.3ns)   --->   "%mul43_5_3_4 = fmul i32 %weight_buf_0_load_60, i32 %l2_buf_1_load_59" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2785 'fmul' 'mul43_5_3_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2786 [2/2] (3.25ns)   --->   "%l2_buf_0_load_60 = load i9 %l2_buf_0_addr_61" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2786 'load' 'l2_buf_0_load_60' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_55 : Operation 2787 [2/2] (3.25ns)   --->   "%l2_buf_1_load_60 = load i9 %l2_buf_1_addr_61" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2787 'load' 'l2_buf_1_load_60' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_55 : Operation 2788 [2/2] (3.25ns)   --->   "%l2_buf_0_load_61 = load i9 %l2_buf_0_addr_62" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2788 'load' 'l2_buf_0_load_61' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_55 : Operation 2789 [2/2] (3.25ns)   --->   "%l2_buf_1_load_61 = load i9 %l2_buf_1_addr_62" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2789 'load' 'l2_buf_1_load_61' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 56 <SV = 43> <Delay = 15.6>
ST_56 : Operation 2790 [1/1] (1.67ns)   --->   "%add_ln112_104 = add i13 %empty_33, i13 127" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2790 'add' 'add_ln112_104' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2791 [1/1] (0.00ns)   --->   "%lshr_ln112_124 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_104, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2791 'partselect' 'lshr_ln112_124' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_56 : Operation 2792 [1/1] (1.67ns)   --->   "%add_ln112_105 = add i13 %empty_33, i13 128" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2792 'add' 'add_ln112_105' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2793 [1/1] (0.00ns)   --->   "%lshr_ln112_125 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_105, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2793 'partselect' 'lshr_ln112_125' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_56 : Operation 2794 [1/1] (1.67ns)   --->   "%add_ln112_106 = add i13 %empty_33, i13 129" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2794 'add' 'add_ln112_106' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2795 [1/1] (0.00ns)   --->   "%lshr_ln112_126 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_106, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2795 'partselect' 'lshr_ln112_126' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_56 : Operation 2796 [1/1] (1.67ns)   --->   "%add_ln112_107 = add i13 %empty_33, i13 130" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2796 'add' 'add_ln112_107' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2797 [1/1] (0.00ns)   --->   "%lshr_ln112_127 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_107, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2797 'partselect' 'lshr_ln112_127' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_56 : Operation 2798 [1/2] (3.25ns)   --->   "%weight_buf_0_load_62 = load i12 %weight_buf_0_addr_62" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2798 'load' 'weight_buf_0_load_62' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_56 : Operation 2799 [1/2] (3.25ns)   --->   "%weight_buf_1_load_62 = load i12 %weight_buf_1_addr_62" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2799 'load' 'weight_buf_1_load_62' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_56 : Operation 2800 [1/2] (3.25ns)   --->   "%weight_buf_0_load_63 = load i12 %weight_buf_0_addr_63" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2800 'load' 'weight_buf_0_load_63' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_56 : Operation 2801 [1/2] (3.25ns)   --->   "%weight_buf_1_load_63 = load i12 %weight_buf_1_addr_63" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2801 'load' 'weight_buf_1_load_63' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_56 : Operation 2802 [1/1] (1.67ns)   --->   "%add_ln112_228 = add i13 %p_mid1202, i13 127" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2802 'add' 'add_ln112_228' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2803 [1/1] (0.00ns)   --->   "%lshr_ln112_125_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_228, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2803 'partselect' 'lshr_ln112_125_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_56 : Operation 2804 [1/1] (0.69ns)   --->   "%weight_buf_0_load_63_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_125_mid1, i12 %lshr_ln112_124" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2804 'select' 'weight_buf_0_load_63_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2805 [1/1] (0.00ns)   --->   "%weight_buf_0_load_63_mid2 = zext i12 %weight_buf_0_load_63_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2805 'zext' 'weight_buf_0_load_63_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_56 : Operation 2806 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_64 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_63_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2806 'getelementptr' 'weight_buf_0_addr_64' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_56 : Operation 2807 [2/2] (3.25ns)   --->   "%weight_buf_0_load_64 = load i12 %weight_buf_0_addr_64" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2807 'load' 'weight_buf_0_load_64' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_56 : Operation 2808 [1/1] (1.67ns)   --->   "%add_ln112_229 = add i13 %p_mid1202, i13 128" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2808 'add' 'add_ln112_229' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2809 [1/1] (0.00ns)   --->   "%lshr_ln112_126_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_229, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2809 'partselect' 'lshr_ln112_126_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_56 : Operation 2810 [1/1] (0.69ns)   --->   "%weight_buf_1_load_64_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_126_mid1, i12 %lshr_ln112_125" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2810 'select' 'weight_buf_1_load_64_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2811 [1/1] (0.00ns)   --->   "%weight_buf_1_load_64_mid2 = zext i12 %weight_buf_1_load_64_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2811 'zext' 'weight_buf_1_load_64_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_56 : Operation 2812 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_64 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_64_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2812 'getelementptr' 'weight_buf_1_addr_64' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_56 : Operation 2813 [2/2] (3.25ns)   --->   "%weight_buf_1_load_64 = load i12 %weight_buf_1_addr_64" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2813 'load' 'weight_buf_1_load_64' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_56 : Operation 2814 [1/1] (1.67ns)   --->   "%add_ln112_230 = add i13 %p_mid1202, i13 129" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2814 'add' 'add_ln112_230' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2815 [1/1] (0.00ns)   --->   "%lshr_ln112_127_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_230, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2815 'partselect' 'lshr_ln112_127_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_56 : Operation 2816 [1/1] (0.69ns)   --->   "%weight_buf_0_load_64_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_127_mid1, i12 %lshr_ln112_126" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2816 'select' 'weight_buf_0_load_64_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2817 [1/1] (0.00ns)   --->   "%weight_buf_0_load_64_mid2 = zext i12 %weight_buf_0_load_64_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2817 'zext' 'weight_buf_0_load_64_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_56 : Operation 2818 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_65 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_64_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2818 'getelementptr' 'weight_buf_0_addr_65' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_56 : Operation 2819 [2/2] (3.25ns)   --->   "%weight_buf_0_load_65 = load i12 %weight_buf_0_addr_65" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2819 'load' 'weight_buf_0_load_65' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_56 : Operation 2820 [1/1] (1.67ns)   --->   "%add_ln112_231 = add i13 %p_mid1202, i13 130" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2820 'add' 'add_ln112_231' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2821 [1/1] (0.00ns)   --->   "%lshr_ln112_128_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_231, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2821 'partselect' 'lshr_ln112_128_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_56 : Operation 2822 [1/1] (0.69ns)   --->   "%weight_buf_1_load_65_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_128_mid1, i12 %lshr_ln112_127" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2822 'select' 'weight_buf_1_load_65_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2823 [1/1] (0.00ns)   --->   "%weight_buf_1_load_65_mid2 = zext i12 %weight_buf_1_load_65_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2823 'zext' 'weight_buf_1_load_65_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_56 : Operation 2824 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_65 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_65_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2824 'getelementptr' 'weight_buf_1_addr_65' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_56 : Operation 2825 [2/2] (3.25ns)   --->   "%weight_buf_1_load_65 = load i12 %weight_buf_1_addr_65" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2825 'load' 'weight_buf_1_load_65' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_56 : Operation 2826 [1/1] (1.82ns)   --->   "%add_ln113_9 = add i9 %zext_ln113_9, i9 338" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2826 'add' 'add_ln113_9' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2827 [1/1] (1.82ns)   --->   "%add_ln113_24 = add i9 %add_ln113_9, i9 %zext_ln113_10" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2827 'add' 'add_ln113_24' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2828 [1/1] (0.00ns)   --->   "%zext_ln113_26 = zext i9 %add_ln113_24" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2828 'zext' 'zext_ln113_26' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_56 : Operation 2829 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_63 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_26" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2829 'getelementptr' 'l2_buf_0_addr_63' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_56 : Operation 2830 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_63 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_26" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2830 'getelementptr' 'l2_buf_1_addr_63' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_56 : Operation 2831 [1/1] (0.00ns)   --->   "%zext_ln113_41 = zext i8 %add_ln113_37" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2831 'zext' 'zext_ln113_41' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_56 : Operation 2832 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_64 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_41" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2832 'getelementptr' 'l2_buf_0_addr_64' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_56 : Operation 2833 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_64 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_41" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2833 'getelementptr' 'l2_buf_1_addr_64' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_56 : Operation 2834 [4/4] (10.5ns)   --->   "%somme_5_0_1 = fadd i32 %somme_4_0_1, i32 %mul43_1_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2834 'fadd' 'somme_5_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2835 [1/2] (12.3ns)   --->   "%mul43_2_3_4 = fmul i32 %weight_buf_1_load_58, i32 %l2_buf_0_load_58" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2835 'fmul' 'mul43_2_3_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2836 [1/2] (12.3ns)   --->   "%mul43_3_3_4 = fmul i32 %weight_buf_0_load_59, i32 %l2_buf_1_load_58" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2836 'fmul' 'mul43_3_3_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2837 [1/2] (12.3ns)   --->   "%mul43_4_3_4 = fmul i32 %weight_buf_1_load_59, i32 %l2_buf_0_load_59" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2837 'fmul' 'mul43_4_3_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2838 [1/2] (12.3ns)   --->   "%mul43_5_3_4 = fmul i32 %weight_buf_0_load_60, i32 %l2_buf_1_load_59" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2838 'fmul' 'mul43_5_3_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2839 [1/2] (3.25ns)   --->   "%l2_buf_0_load_60 = load i9 %l2_buf_0_addr_61" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2839 'load' 'l2_buf_0_load_60' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_56 : Operation 2840 [2/2] (12.3ns)   --->   "%mul2_4 = fmul i32 %weight_buf_1_load_60, i32 %l2_buf_0_load_60" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2840 'fmul' 'mul2_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2841 [1/2] (3.25ns)   --->   "%l2_buf_1_load_60 = load i9 %l2_buf_1_addr_61" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2841 'load' 'l2_buf_1_load_60' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_56 : Operation 2842 [2/2] (12.3ns)   --->   "%mul43_1_4 = fmul i32 %weight_buf_0_load_61, i32 %l2_buf_1_load_60" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2842 'fmul' 'mul43_1_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2843 [1/2] (3.25ns)   --->   "%l2_buf_0_load_61 = load i9 %l2_buf_0_addr_62" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2843 'load' 'l2_buf_0_load_61' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_56 : Operation 2844 [2/2] (12.3ns)   --->   "%mul43_2_4 = fmul i32 %weight_buf_1_load_61, i32 %l2_buf_0_load_61" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2844 'fmul' 'mul43_2_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2845 [1/2] (3.25ns)   --->   "%l2_buf_1_load_61 = load i9 %l2_buf_1_addr_62" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2845 'load' 'l2_buf_1_load_61' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_56 : Operation 2846 [2/2] (12.3ns)   --->   "%mul43_3_4 = fmul i32 %weight_buf_0_load_62, i32 %l2_buf_1_load_61" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2846 'fmul' 'mul43_3_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2847 [2/2] (3.25ns)   --->   "%l2_buf_0_load_62 = load i9 %l2_buf_0_addr_63" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2847 'load' 'l2_buf_0_load_62' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_56 : Operation 2848 [2/2] (3.25ns)   --->   "%l2_buf_1_load_62 = load i9 %l2_buf_1_addr_63" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2848 'load' 'l2_buf_1_load_62' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_56 : Operation 2849 [2/2] (3.25ns)   --->   "%l2_buf_0_load_63 = load i9 %l2_buf_0_addr_64" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2849 'load' 'l2_buf_0_load_63' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_56 : Operation 2850 [2/2] (3.25ns)   --->   "%l2_buf_1_load_63 = load i9 %l2_buf_1_addr_64" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2850 'load' 'l2_buf_1_load_63' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 57 <SV = 44> <Delay = 15.6>
ST_57 : Operation 2851 [1/1] (1.67ns)   --->   "%add_ln112_108 = add i13 %empty_33, i13 131" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2851 'add' 'add_ln112_108' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2852 [1/1] (0.00ns)   --->   "%lshr_ln112_128 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_108, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2852 'partselect' 'lshr_ln112_128' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_57 : Operation 2853 [1/1] (1.67ns)   --->   "%empty_55 = add i13 %empty_33, i13 132" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2853 'add' 'empty_55' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2854 [1/1] (0.00ns)   --->   "%lshr_ln112_129 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_55, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2854 'partselect' 'lshr_ln112_129' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_57 : Operation 2855 [1/1] (1.67ns)   --->   "%add_ln112_109 = add i13 %empty_33, i13 133" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2855 'add' 'add_ln112_109' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2856 [1/1] (0.00ns)   --->   "%lshr_ln112_130 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_109, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2856 'partselect' 'lshr_ln112_130' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_57 : Operation 2857 [1/1] (1.67ns)   --->   "%add_ln112_110 = add i13 %empty_33, i13 134" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2857 'add' 'add_ln112_110' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2858 [1/1] (0.00ns)   --->   "%lshr_ln112_131 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_110, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2858 'partselect' 'lshr_ln112_131' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_57 : Operation 2859 [1/2] (3.25ns)   --->   "%weight_buf_0_load_64 = load i12 %weight_buf_0_addr_64" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2859 'load' 'weight_buf_0_load_64' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_57 : Operation 2860 [1/2] (3.25ns)   --->   "%weight_buf_1_load_64 = load i12 %weight_buf_1_addr_64" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2860 'load' 'weight_buf_1_load_64' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_57 : Operation 2861 [1/2] (3.25ns)   --->   "%weight_buf_0_load_65 = load i12 %weight_buf_0_addr_65" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2861 'load' 'weight_buf_0_load_65' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_57 : Operation 2862 [1/2] (3.25ns)   --->   "%weight_buf_1_load_65 = load i12 %weight_buf_1_addr_65" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2862 'load' 'weight_buf_1_load_65' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_57 : Operation 2863 [1/1] (1.67ns)   --->   "%add_ln112_232 = add i13 %p_mid1202, i13 131" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2863 'add' 'add_ln112_232' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2864 [1/1] (0.00ns)   --->   "%lshr_ln112_129_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_232, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2864 'partselect' 'lshr_ln112_129_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_57 : Operation 2865 [1/1] (0.69ns)   --->   "%weight_buf_0_load_65_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_129_mid1, i12 %lshr_ln112_128" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2865 'select' 'weight_buf_0_load_65_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2866 [1/1] (0.00ns)   --->   "%weight_buf_0_load_65_mid2 = zext i12 %weight_buf_0_load_65_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2866 'zext' 'weight_buf_0_load_65_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 2867 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_66 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_65_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2867 'getelementptr' 'weight_buf_0_addr_66' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 2868 [2/2] (3.25ns)   --->   "%weight_buf_0_load_66 = load i12 %weight_buf_0_addr_66" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2868 'load' 'weight_buf_0_load_66' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_57 : Operation 2869 [1/1] (1.67ns)   --->   "%p_mid1246 = add i13 %p_mid1202, i13 132" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2869 'add' 'p_mid1246' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2870 [1/1] (0.00ns)   --->   "%lshr_ln112_130_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1246, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2870 'partselect' 'lshr_ln112_130_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_57 : Operation 2871 [1/1] (0.69ns)   --->   "%weight_buf_1_load_66_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_130_mid1, i12 %lshr_ln112_129" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2871 'select' 'weight_buf_1_load_66_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2872 [1/1] (0.00ns)   --->   "%weight_buf_1_load_66_mid2 = zext i12 %weight_buf_1_load_66_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2872 'zext' 'weight_buf_1_load_66_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 2873 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_66 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_66_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2873 'getelementptr' 'weight_buf_1_addr_66' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 2874 [2/2] (3.25ns)   --->   "%weight_buf_1_load_66 = load i12 %weight_buf_1_addr_66" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2874 'load' 'weight_buf_1_load_66' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_57 : Operation 2875 [1/1] (1.67ns)   --->   "%add_ln112_233 = add i13 %p_mid1202, i13 133" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2875 'add' 'add_ln112_233' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2876 [1/1] (0.00ns)   --->   "%lshr_ln112_131_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_233, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2876 'partselect' 'lshr_ln112_131_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_57 : Operation 2877 [1/1] (0.69ns)   --->   "%weight_buf_0_load_66_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_131_mid1, i12 %lshr_ln112_130" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2877 'select' 'weight_buf_0_load_66_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2878 [1/1] (0.00ns)   --->   "%weight_buf_0_load_66_mid2 = zext i12 %weight_buf_0_load_66_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2878 'zext' 'weight_buf_0_load_66_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 2879 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_67 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_66_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2879 'getelementptr' 'weight_buf_0_addr_67' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 2880 [2/2] (3.25ns)   --->   "%weight_buf_0_load_67 = load i12 %weight_buf_0_addr_67" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2880 'load' 'weight_buf_0_load_67' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_57 : Operation 2881 [1/1] (1.67ns)   --->   "%add_ln112_234 = add i13 %p_mid1202, i13 134" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2881 'add' 'add_ln112_234' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2882 [1/1] (0.00ns)   --->   "%lshr_ln112_132_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_234, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2882 'partselect' 'lshr_ln112_132_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_57 : Operation 2883 [1/1] (0.69ns)   --->   "%weight_buf_1_load_67_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_132_mid1, i12 %lshr_ln112_131" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2883 'select' 'weight_buf_1_load_67_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2884 [1/1] (0.00ns)   --->   "%weight_buf_1_load_67_mid2 = zext i12 %weight_buf_1_load_67_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2884 'zext' 'weight_buf_1_load_67_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 2885 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_67 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_67_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2885 'getelementptr' 'weight_buf_1_addr_67' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 2886 [2/2] (3.25ns)   --->   "%weight_buf_1_load_67 = load i12 %weight_buf_1_addr_67" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2886 'load' 'weight_buf_1_load_67' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_57 : Operation 2887 [1/1] (1.82ns)   --->   "%add_ln113_38 = add i9 %add_ln113_8, i9 %zext_ln113_27" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2887 'add' 'add_ln113_38' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2888 [1/1] (0.00ns)   --->   "%zext_ln113_42 = zext i9 %add_ln113_38" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2888 'zext' 'zext_ln113_42' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 2889 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_65 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_42" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2889 'getelementptr' 'l2_buf_0_addr_65' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 2890 [1/1] (1.82ns)   --->   "%add_ln113_39 = add i9 %add_ln113_9, i9 %zext_ln113_27" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2890 'add' 'add_ln113_39' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2891 [1/1] (0.00ns)   --->   "%zext_ln113_43 = zext i9 %add_ln113_39" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2891 'zext' 'zext_ln113_43' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 2892 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_66 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_43" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2892 'getelementptr' 'l2_buf_0_addr_66' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 2893 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_65 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_42" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2893 'getelementptr' 'l2_buf_1_addr_65' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 2894 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_66 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_43" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2894 'getelementptr' 'l2_buf_1_addr_66' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_57 : Operation 2895 [3/4] (10.5ns)   --->   "%somme_5_0_1 = fadd i32 %somme_4_0_1, i32 %mul43_1_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2895 'fadd' 'somme_5_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2896 [1/2] (12.3ns)   --->   "%mul2_4 = fmul i32 %weight_buf_1_load_60, i32 %l2_buf_0_load_60" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2896 'fmul' 'mul2_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2897 [1/2] (12.3ns)   --->   "%mul43_1_4 = fmul i32 %weight_buf_0_load_61, i32 %l2_buf_1_load_60" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2897 'fmul' 'mul43_1_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2898 [1/2] (12.3ns)   --->   "%mul43_2_4 = fmul i32 %weight_buf_1_load_61, i32 %l2_buf_0_load_61" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2898 'fmul' 'mul43_2_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2899 [1/2] (12.3ns)   --->   "%mul43_3_4 = fmul i32 %weight_buf_0_load_62, i32 %l2_buf_1_load_61" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2899 'fmul' 'mul43_3_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2900 [1/2] (3.25ns)   --->   "%l2_buf_0_load_62 = load i9 %l2_buf_0_addr_63" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2900 'load' 'l2_buf_0_load_62' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_57 : Operation 2901 [2/2] (12.3ns)   --->   "%mul43_4_4 = fmul i32 %weight_buf_1_load_62, i32 %l2_buf_0_load_62" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2901 'fmul' 'mul43_4_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2902 [1/2] (3.25ns)   --->   "%l2_buf_1_load_62 = load i9 %l2_buf_1_addr_63" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2902 'load' 'l2_buf_1_load_62' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_57 : Operation 2903 [2/2] (12.3ns)   --->   "%mul43_5_4 = fmul i32 %weight_buf_0_load_63, i32 %l2_buf_1_load_62" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2903 'fmul' 'mul43_5_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2904 [1/2] (3.25ns)   --->   "%l2_buf_0_load_63 = load i9 %l2_buf_0_addr_64" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2904 'load' 'l2_buf_0_load_63' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_57 : Operation 2905 [2/2] (12.3ns)   --->   "%mul2_4_1 = fmul i32 %weight_buf_1_load_63, i32 %l2_buf_0_load_63" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2905 'fmul' 'mul2_4_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2906 [1/2] (3.25ns)   --->   "%l2_buf_1_load_63 = load i9 %l2_buf_1_addr_64" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2906 'load' 'l2_buf_1_load_63' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_57 : Operation 2907 [2/2] (12.3ns)   --->   "%mul43_1_4_1 = fmul i32 %weight_buf_0_load_64, i32 %l2_buf_1_load_63" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2907 'fmul' 'mul43_1_4_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2908 [2/2] (3.25ns)   --->   "%l2_buf_0_load_64 = load i9 %l2_buf_0_addr_65" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2908 'load' 'l2_buf_0_load_64' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_57 : Operation 2909 [2/2] (3.25ns)   --->   "%l2_buf_1_load_64 = load i9 %l2_buf_1_addr_65" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2909 'load' 'l2_buf_1_load_64' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_57 : Operation 2910 [2/2] (3.25ns)   --->   "%l2_buf_0_load_65 = load i9 %l2_buf_0_addr_66" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2910 'load' 'l2_buf_0_load_65' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_57 : Operation 2911 [2/2] (3.25ns)   --->   "%l2_buf_1_load_65 = load i9 %l2_buf_1_addr_66" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2911 'load' 'l2_buf_1_load_65' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 58 <SV = 45> <Delay = 15.6>
ST_58 : Operation 2912 [1/1] (1.67ns)   --->   "%add_ln112_111 = add i13 %empty_33, i13 135" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2912 'add' 'add_ln112_111' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2913 [1/1] (0.00ns)   --->   "%lshr_ln112_132 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_111, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2913 'partselect' 'lshr_ln112_132' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_58 : Operation 2914 [1/1] (1.67ns)   --->   "%add_ln112_112 = add i13 %empty_33, i13 136" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2914 'add' 'add_ln112_112' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2915 [1/1] (0.00ns)   --->   "%lshr_ln112_133 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_112, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2915 'partselect' 'lshr_ln112_133' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_58 : Operation 2916 [1/1] (1.67ns)   --->   "%add_ln112_113 = add i13 %empty_33, i13 137" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2916 'add' 'add_ln112_113' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2917 [1/1] (0.00ns)   --->   "%lshr_ln112_134 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_113, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2917 'partselect' 'lshr_ln112_134' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_58 : Operation 2918 [1/1] (1.67ns)   --->   "%empty_56 = add i13 %empty_33, i13 138" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2918 'add' 'empty_56' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2919 [1/1] (0.00ns)   --->   "%lshr_ln112_135 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_56, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2919 'partselect' 'lshr_ln112_135' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_58 : Operation 2920 [1/2] (3.25ns)   --->   "%weight_buf_0_load_66 = load i12 %weight_buf_0_addr_66" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2920 'load' 'weight_buf_0_load_66' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_58 : Operation 2921 [1/2] (3.25ns)   --->   "%weight_buf_1_load_66 = load i12 %weight_buf_1_addr_66" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2921 'load' 'weight_buf_1_load_66' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_58 : Operation 2922 [1/2] (3.25ns)   --->   "%weight_buf_0_load_67 = load i12 %weight_buf_0_addr_67" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2922 'load' 'weight_buf_0_load_67' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_58 : Operation 2923 [1/2] (3.25ns)   --->   "%weight_buf_1_load_67 = load i12 %weight_buf_1_addr_67" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2923 'load' 'weight_buf_1_load_67' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_58 : Operation 2924 [1/1] (1.67ns)   --->   "%add_ln112_235 = add i13 %p_mid1202, i13 135" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2924 'add' 'add_ln112_235' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2925 [1/1] (0.00ns)   --->   "%lshr_ln112_133_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_235, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2925 'partselect' 'lshr_ln112_133_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_58 : Operation 2926 [1/1] (0.69ns)   --->   "%weight_buf_0_load_67_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_133_mid1, i12 %lshr_ln112_132" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2926 'select' 'weight_buf_0_load_67_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2927 [1/1] (0.00ns)   --->   "%weight_buf_0_load_67_mid2 = zext i12 %weight_buf_0_load_67_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2927 'zext' 'weight_buf_0_load_67_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 2928 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_68 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_67_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2928 'getelementptr' 'weight_buf_0_addr_68' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 2929 [2/2] (3.25ns)   --->   "%weight_buf_0_load_68 = load i12 %weight_buf_0_addr_68" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2929 'load' 'weight_buf_0_load_68' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_58 : Operation 2930 [1/1] (1.67ns)   --->   "%add_ln112_236 = add i13 %p_mid1202, i13 136" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2930 'add' 'add_ln112_236' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2931 [1/1] (0.00ns)   --->   "%lshr_ln112_134_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_236, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2931 'partselect' 'lshr_ln112_134_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_58 : Operation 2932 [1/1] (0.69ns)   --->   "%weight_buf_1_load_68_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_134_mid1, i12 %lshr_ln112_133" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2932 'select' 'weight_buf_1_load_68_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2933 [1/1] (0.00ns)   --->   "%weight_buf_1_load_68_mid2 = zext i12 %weight_buf_1_load_68_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2933 'zext' 'weight_buf_1_load_68_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 2934 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_68 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_68_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2934 'getelementptr' 'weight_buf_1_addr_68' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 2935 [2/2] (3.25ns)   --->   "%weight_buf_1_load_68 = load i12 %weight_buf_1_addr_68" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2935 'load' 'weight_buf_1_load_68' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_58 : Operation 2936 [1/1] (1.67ns)   --->   "%add_ln112_237 = add i13 %p_mid1202, i13 137" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2936 'add' 'add_ln112_237' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2937 [1/1] (0.00ns)   --->   "%lshr_ln112_135_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_237, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2937 'partselect' 'lshr_ln112_135_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_58 : Operation 2938 [1/1] (0.69ns)   --->   "%weight_buf_0_load_68_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_135_mid1, i12 %lshr_ln112_134" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2938 'select' 'weight_buf_0_load_68_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2939 [1/1] (0.00ns)   --->   "%weight_buf_0_load_68_mid2 = zext i12 %weight_buf_0_load_68_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2939 'zext' 'weight_buf_0_load_68_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 2940 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_69 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_68_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2940 'getelementptr' 'weight_buf_0_addr_69' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 2941 [2/2] (3.25ns)   --->   "%weight_buf_0_load_69 = load i12 %weight_buf_0_addr_69" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2941 'load' 'weight_buf_0_load_69' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_58 : Operation 2942 [1/1] (1.67ns)   --->   "%p_mid1248 = add i13 %p_mid1202, i13 138" [../PBDTemp/sourced/layers.c:97]   --->   Operation 2942 'add' 'p_mid1248' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2943 [1/1] (0.00ns)   --->   "%lshr_ln112_136_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1248, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2943 'partselect' 'lshr_ln112_136_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_58 : Operation 2944 [1/1] (0.69ns)   --->   "%weight_buf_1_load_69_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_136_mid1, i12 %lshr_ln112_135" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2944 'select' 'weight_buf_1_load_69_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2945 [1/1] (0.00ns)   --->   "%weight_buf_1_load_69_mid2 = zext i12 %weight_buf_1_load_69_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2945 'zext' 'weight_buf_1_load_69_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 2946 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_69 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_69_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2946 'getelementptr' 'weight_buf_1_addr_69' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 2947 [2/2] (3.25ns)   --->   "%weight_buf_1_load_69 = load i12 %weight_buf_1_addr_69" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2947 'load' 'weight_buf_1_load_69' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_58 : Operation 2948 [2/4] (10.5ns)   --->   "%somme_5_0_1 = fadd i32 %somme_4_0_1, i32 %mul43_1_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2948 'fadd' 'somme_5_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2949 [1/1] (0.00ns)   --->   "%zext_ln113_58 = zext i8 %add_ln113_52" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2949 'zext' 'zext_ln113_58' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 2950 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_67 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_58" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2950 'getelementptr' 'l2_buf_0_addr_67' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 2951 [1/1] (1.82ns)   --->   "%add_ln113_53 = add i9 %add_ln113_8, i9 %zext_ln113_44" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2951 'add' 'add_ln113_53' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2952 [1/1] (0.00ns)   --->   "%zext_ln113_59 = zext i9 %add_ln113_53" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2952 'zext' 'zext_ln113_59' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 2953 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_68 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_59" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2953 'getelementptr' 'l2_buf_0_addr_68' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 2954 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_67 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_58" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2954 'getelementptr' 'l2_buf_1_addr_67' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 2955 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_68 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_59" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2955 'getelementptr' 'l2_buf_1_addr_68' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 2956 [1/2] (12.3ns)   --->   "%mul43_4_4 = fmul i32 %weight_buf_1_load_62, i32 %l2_buf_0_load_62" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2956 'fmul' 'mul43_4_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2957 [1/2] (12.3ns)   --->   "%mul43_5_4 = fmul i32 %weight_buf_0_load_63, i32 %l2_buf_1_load_62" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2957 'fmul' 'mul43_5_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2958 [1/2] (12.3ns)   --->   "%mul2_4_1 = fmul i32 %weight_buf_1_load_63, i32 %l2_buf_0_load_63" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2958 'fmul' 'mul2_4_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2959 [1/2] (12.3ns)   --->   "%mul43_1_4_1 = fmul i32 %weight_buf_0_load_64, i32 %l2_buf_1_load_63" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2959 'fmul' 'mul43_1_4_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2960 [1/2] (3.25ns)   --->   "%l2_buf_0_load_64 = load i9 %l2_buf_0_addr_65" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2960 'load' 'l2_buf_0_load_64' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_58 : Operation 2961 [2/2] (12.3ns)   --->   "%mul43_2_4_1 = fmul i32 %weight_buf_1_load_64, i32 %l2_buf_0_load_64" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2961 'fmul' 'mul43_2_4_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2962 [1/2] (3.25ns)   --->   "%l2_buf_1_load_64 = load i9 %l2_buf_1_addr_65" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2962 'load' 'l2_buf_1_load_64' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_58 : Operation 2963 [2/2] (12.3ns)   --->   "%mul43_3_4_1 = fmul i32 %weight_buf_0_load_65, i32 %l2_buf_1_load_64" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2963 'fmul' 'mul43_3_4_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2964 [1/2] (3.25ns)   --->   "%l2_buf_0_load_65 = load i9 %l2_buf_0_addr_66" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2964 'load' 'l2_buf_0_load_65' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_58 : Operation 2965 [2/2] (12.3ns)   --->   "%mul43_4_4_1 = fmul i32 %weight_buf_1_load_65, i32 %l2_buf_0_load_65" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2965 'fmul' 'mul43_4_4_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2966 [1/2] (3.25ns)   --->   "%l2_buf_1_load_65 = load i9 %l2_buf_1_addr_66" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2966 'load' 'l2_buf_1_load_65' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_58 : Operation 2967 [2/2] (12.3ns)   --->   "%mul43_5_4_1 = fmul i32 %weight_buf_0_load_66, i32 %l2_buf_1_load_65" [../PBDTemp/sourced/layers.c:114]   --->   Operation 2967 'fmul' 'mul43_5_4_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2968 [2/2] (3.25ns)   --->   "%l2_buf_0_load_66 = load i9 %l2_buf_0_addr_67" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2968 'load' 'l2_buf_0_load_66' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_58 : Operation 2969 [2/2] (3.25ns)   --->   "%l2_buf_1_load_66 = load i9 %l2_buf_1_addr_67" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2969 'load' 'l2_buf_1_load_66' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_58 : Operation 2970 [2/2] (3.25ns)   --->   "%l2_buf_0_load_67 = load i9 %l2_buf_0_addr_68" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2970 'load' 'l2_buf_0_load_67' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_58 : Operation 2971 [2/2] (3.25ns)   --->   "%l2_buf_1_load_67 = load i9 %l2_buf_1_addr_68" [../PBDTemp/sourced/layers.c:113]   --->   Operation 2971 'load' 'l2_buf_1_load_67' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 59 <SV = 46> <Delay = 15.6>
ST_59 : Operation 2972 [1/1] (1.67ns)   --->   "%add_ln112_114 = add i13 %empty_33, i13 139" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2972 'add' 'add_ln112_114' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2973 [1/1] (0.00ns)   --->   "%lshr_ln112_136 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_114, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2973 'partselect' 'lshr_ln112_136' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_59 : Operation 2974 [1/1] (1.67ns)   --->   "%add_ln112_115 = add i13 %empty_33, i13 140" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2974 'add' 'add_ln112_115' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2975 [1/1] (0.00ns)   --->   "%lshr_ln112_137 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_115, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2975 'partselect' 'lshr_ln112_137' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_59 : Operation 2976 [1/1] (1.67ns)   --->   "%add_ln112_116 = add i13 %empty_33, i13 141" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2976 'add' 'add_ln112_116' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2977 [1/1] (0.00ns)   --->   "%lshr_ln112_138 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_116, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2977 'partselect' 'lshr_ln112_138' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_59 : Operation 2978 [1/1] (1.67ns)   --->   "%add_ln112_117 = add i13 %empty_33, i13 142" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2978 'add' 'add_ln112_117' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2979 [1/1] (0.00ns)   --->   "%lshr_ln112_139 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_117, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2979 'partselect' 'lshr_ln112_139' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_59 : Operation 2980 [1/2] (3.25ns)   --->   "%weight_buf_0_load_68 = load i12 %weight_buf_0_addr_68" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2980 'load' 'weight_buf_0_load_68' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_59 : Operation 2981 [1/2] (3.25ns)   --->   "%weight_buf_1_load_68 = load i12 %weight_buf_1_addr_68" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2981 'load' 'weight_buf_1_load_68' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_59 : Operation 2982 [1/2] (3.25ns)   --->   "%weight_buf_0_load_69 = load i12 %weight_buf_0_addr_69" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2982 'load' 'weight_buf_0_load_69' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_59 : Operation 2983 [1/2] (3.25ns)   --->   "%weight_buf_1_load_69 = load i12 %weight_buf_1_addr_69" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2983 'load' 'weight_buf_1_load_69' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_59 : Operation 2984 [1/1] (1.67ns)   --->   "%add_ln112_238 = add i13 %p_mid1202, i13 139" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2984 'add' 'add_ln112_238' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2985 [1/1] (0.00ns)   --->   "%lshr_ln112_137_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_238, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2985 'partselect' 'lshr_ln112_137_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_59 : Operation 2986 [1/1] (0.69ns)   --->   "%weight_buf_0_load_69_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_137_mid1, i12 %lshr_ln112_136" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2986 'select' 'weight_buf_0_load_69_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2987 [1/1] (0.00ns)   --->   "%weight_buf_0_load_69_mid2 = zext i12 %weight_buf_0_load_69_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2987 'zext' 'weight_buf_0_load_69_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_59 : Operation 2988 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_70 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_69_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2988 'getelementptr' 'weight_buf_0_addr_70' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_59 : Operation 2989 [2/2] (3.25ns)   --->   "%weight_buf_0_load_70 = load i12 %weight_buf_0_addr_70" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2989 'load' 'weight_buf_0_load_70' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_59 : Operation 2990 [1/1] (1.67ns)   --->   "%add_ln112_239 = add i13 %p_mid1202, i13 140" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2990 'add' 'add_ln112_239' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2991 [1/1] (0.00ns)   --->   "%lshr_ln112_138_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_239, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2991 'partselect' 'lshr_ln112_138_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_59 : Operation 2992 [1/1] (0.69ns)   --->   "%weight_buf_1_load_70_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_138_mid1, i12 %lshr_ln112_137" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2992 'select' 'weight_buf_1_load_70_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2993 [1/1] (0.00ns)   --->   "%weight_buf_1_load_70_mid2 = zext i12 %weight_buf_1_load_70_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2993 'zext' 'weight_buf_1_load_70_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_59 : Operation 2994 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_70 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_70_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2994 'getelementptr' 'weight_buf_1_addr_70' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_59 : Operation 2995 [2/2] (3.25ns)   --->   "%weight_buf_1_load_70 = load i12 %weight_buf_1_addr_70" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2995 'load' 'weight_buf_1_load_70' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_59 : Operation 2996 [1/1] (1.67ns)   --->   "%add_ln112_240 = add i13 %p_mid1202, i13 141" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2996 'add' 'add_ln112_240' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2997 [1/1] (0.00ns)   --->   "%lshr_ln112_139_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_240, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 2997 'partselect' 'lshr_ln112_139_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_59 : Operation 2998 [1/1] (0.69ns)   --->   "%weight_buf_0_load_70_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_139_mid1, i12 %lshr_ln112_138" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2998 'select' 'weight_buf_0_load_70_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2999 [1/1] (0.00ns)   --->   "%weight_buf_0_load_70_mid2 = zext i12 %weight_buf_0_load_70_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 2999 'zext' 'weight_buf_0_load_70_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_59 : Operation 3000 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_71 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_70_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3000 'getelementptr' 'weight_buf_0_addr_71' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_59 : Operation 3001 [2/2] (3.25ns)   --->   "%weight_buf_0_load_71 = load i12 %weight_buf_0_addr_71" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3001 'load' 'weight_buf_0_load_71' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_59 : Operation 3002 [1/1] (1.67ns)   --->   "%add_ln112_241 = add i13 %p_mid1202, i13 142" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3002 'add' 'add_ln112_241' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3003 [1/1] (0.00ns)   --->   "%lshr_ln112_140_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_241, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3003 'partselect' 'lshr_ln112_140_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_59 : Operation 3004 [1/1] (0.69ns)   --->   "%weight_buf_1_load_71_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_140_mid1, i12 %lshr_ln112_139" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3004 'select' 'weight_buf_1_load_71_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 3005 [1/1] (0.00ns)   --->   "%weight_buf_1_load_71_mid2 = zext i12 %weight_buf_1_load_71_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3005 'zext' 'weight_buf_1_load_71_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_59 : Operation 3006 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_71 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_71_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3006 'getelementptr' 'weight_buf_1_addr_71' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_59 : Operation 3007 [2/2] (3.25ns)   --->   "%weight_buf_1_load_71 = load i12 %weight_buf_1_addr_71" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3007 'load' 'weight_buf_1_load_71' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_59 : Operation 3008 [1/4] (10.5ns)   --->   "%somme_5_0_1 = fadd i32 %somme_4_0_1, i32 %mul43_1_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3008 'fadd' 'somme_5_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3009 [1/1] (1.82ns)   --->   "%add_ln113_54 = add i9 %add_ln113_9, i9 %zext_ln113_44" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3009 'add' 'add_ln113_54' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3010 [1/1] (0.00ns)   --->   "%zext_ln113_60 = zext i9 %add_ln113_54" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3010 'zext' 'zext_ln113_60' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_59 : Operation 3011 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_69 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_60" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3011 'getelementptr' 'l2_buf_0_addr_69' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_59 : Operation 3012 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_69 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_60" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3012 'getelementptr' 'l2_buf_1_addr_69' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_59 : Operation 3013 [1/1] (0.00ns)   --->   "%zext_ln113_75 = zext i8 %add_ln113_67" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3013 'zext' 'zext_ln113_75' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_59 : Operation 3014 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_70 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_75" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3014 'getelementptr' 'l2_buf_0_addr_70' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_59 : Operation 3015 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_70 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_75" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3015 'getelementptr' 'l2_buf_1_addr_70' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_59 : Operation 3016 [1/2] (12.3ns)   --->   "%mul43_2_4_1 = fmul i32 %weight_buf_1_load_64, i32 %l2_buf_0_load_64" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3016 'fmul' 'mul43_2_4_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3017 [1/2] (12.3ns)   --->   "%mul43_3_4_1 = fmul i32 %weight_buf_0_load_65, i32 %l2_buf_1_load_64" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3017 'fmul' 'mul43_3_4_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3018 [1/2] (12.3ns)   --->   "%mul43_4_4_1 = fmul i32 %weight_buf_1_load_65, i32 %l2_buf_0_load_65" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3018 'fmul' 'mul43_4_4_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3019 [1/2] (12.3ns)   --->   "%mul43_5_4_1 = fmul i32 %weight_buf_0_load_66, i32 %l2_buf_1_load_65" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3019 'fmul' 'mul43_5_4_1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3020 [1/2] (3.25ns)   --->   "%l2_buf_0_load_66 = load i9 %l2_buf_0_addr_67" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3020 'load' 'l2_buf_0_load_66' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_59 : Operation 3021 [2/2] (12.3ns)   --->   "%mul2_4_2 = fmul i32 %weight_buf_1_load_66, i32 %l2_buf_0_load_66" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3021 'fmul' 'mul2_4_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3022 [1/2] (3.25ns)   --->   "%l2_buf_1_load_66 = load i9 %l2_buf_1_addr_67" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3022 'load' 'l2_buf_1_load_66' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_59 : Operation 3023 [2/2] (12.3ns)   --->   "%mul43_1_4_2 = fmul i32 %weight_buf_0_load_67, i32 %l2_buf_1_load_66" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3023 'fmul' 'mul43_1_4_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3024 [1/2] (3.25ns)   --->   "%l2_buf_0_load_67 = load i9 %l2_buf_0_addr_68" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3024 'load' 'l2_buf_0_load_67' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_59 : Operation 3025 [2/2] (12.3ns)   --->   "%mul43_2_4_2 = fmul i32 %weight_buf_1_load_67, i32 %l2_buf_0_load_67" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3025 'fmul' 'mul43_2_4_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3026 [1/2] (3.25ns)   --->   "%l2_buf_1_load_67 = load i9 %l2_buf_1_addr_68" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3026 'load' 'l2_buf_1_load_67' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_59 : Operation 3027 [2/2] (12.3ns)   --->   "%mul43_3_4_2 = fmul i32 %weight_buf_0_load_68, i32 %l2_buf_1_load_67" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3027 'fmul' 'mul43_3_4_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 3028 [2/2] (3.25ns)   --->   "%l2_buf_0_load_68 = load i9 %l2_buf_0_addr_69" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3028 'load' 'l2_buf_0_load_68' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_59 : Operation 3029 [2/2] (3.25ns)   --->   "%l2_buf_1_load_68 = load i9 %l2_buf_1_addr_69" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3029 'load' 'l2_buf_1_load_68' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_59 : Operation 3030 [2/2] (3.25ns)   --->   "%l2_buf_0_load_69 = load i9 %l2_buf_0_addr_70" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3030 'load' 'l2_buf_0_load_69' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_59 : Operation 3031 [2/2] (3.25ns)   --->   "%l2_buf_1_load_69 = load i9 %l2_buf_1_addr_70" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3031 'load' 'l2_buf_1_load_69' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 60 <SV = 47> <Delay = 15.6>
ST_60 : Operation 3032 [1/1] (1.67ns)   --->   "%add_ln112_118 = add i13 %empty_33, i13 143" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3032 'add' 'add_ln112_118' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3033 [1/1] (0.00ns)   --->   "%lshr_ln112_140 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_118, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3033 'partselect' 'lshr_ln112_140' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_60 : Operation 3034 [1/1] (1.67ns)   --->   "%empty_57 = add i13 %empty_33, i13 144" [../PBDTemp/sourced/layers.c:97]   --->   Operation 3034 'add' 'empty_57' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3035 [1/1] (0.00ns)   --->   "%lshr_ln112_141 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %empty_57, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3035 'partselect' 'lshr_ln112_141' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_60 : Operation 3036 [1/1] (1.67ns)   --->   "%add_ln112_119 = add i13 %empty_33, i13 145" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3036 'add' 'add_ln112_119' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3037 [1/1] (0.00ns)   --->   "%lshr_ln112_142 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_119, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3037 'partselect' 'lshr_ln112_142' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_60 : Operation 3038 [1/1] (1.67ns)   --->   "%add_ln112_120 = add i13 %empty_33, i13 146" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3038 'add' 'add_ln112_120' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3039 [1/1] (0.00ns)   --->   "%lshr_ln112_143 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_120, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3039 'partselect' 'lshr_ln112_143' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_60 : Operation 3040 [1/2] (3.25ns)   --->   "%weight_buf_0_load_70 = load i12 %weight_buf_0_addr_70" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3040 'load' 'weight_buf_0_load_70' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_60 : Operation 3041 [1/2] (3.25ns)   --->   "%weight_buf_1_load_70 = load i12 %weight_buf_1_addr_70" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3041 'load' 'weight_buf_1_load_70' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_60 : Operation 3042 [1/2] (3.25ns)   --->   "%weight_buf_0_load_71 = load i12 %weight_buf_0_addr_71" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3042 'load' 'weight_buf_0_load_71' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_60 : Operation 3043 [1/2] (3.25ns)   --->   "%weight_buf_1_load_71 = load i12 %weight_buf_1_addr_71" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3043 'load' 'weight_buf_1_load_71' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_60 : Operation 3044 [1/1] (1.67ns)   --->   "%add_ln112_242 = add i13 %p_mid1202, i13 143" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3044 'add' 'add_ln112_242' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3045 [1/1] (0.00ns)   --->   "%lshr_ln112_141_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_242, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3045 'partselect' 'lshr_ln112_141_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_60 : Operation 3046 [1/1] (0.69ns)   --->   "%weight_buf_0_load_71_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_141_mid1, i12 %lshr_ln112_140" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3046 'select' 'weight_buf_0_load_71_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 3047 [1/1] (0.00ns)   --->   "%weight_buf_0_load_71_mid2 = zext i12 %weight_buf_0_load_71_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3047 'zext' 'weight_buf_0_load_71_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_60 : Operation 3048 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_72 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_71_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3048 'getelementptr' 'weight_buf_0_addr_72' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_60 : Operation 3049 [2/2] (3.25ns)   --->   "%weight_buf_0_load_72 = load i12 %weight_buf_0_addr_72" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3049 'load' 'weight_buf_0_load_72' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_60 : Operation 3050 [1/1] (1.67ns)   --->   "%p_mid1250 = add i13 %p_mid1202, i13 144" [../PBDTemp/sourced/layers.c:97]   --->   Operation 3050 'add' 'p_mid1250' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3051 [1/1] (0.00ns)   --->   "%lshr_ln112_142_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %p_mid1250, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3051 'partselect' 'lshr_ln112_142_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_60 : Operation 3052 [1/1] (0.69ns)   --->   "%weight_buf_1_load_72_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_142_mid1, i12 %lshr_ln112_141" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3052 'select' 'weight_buf_1_load_72_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 3053 [1/1] (0.00ns)   --->   "%weight_buf_1_load_72_mid2 = zext i12 %weight_buf_1_load_72_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3053 'zext' 'weight_buf_1_load_72_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_60 : Operation 3054 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_72 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_72_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3054 'getelementptr' 'weight_buf_1_addr_72' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_60 : Operation 3055 [2/2] (3.25ns)   --->   "%weight_buf_1_load_72 = load i12 %weight_buf_1_addr_72" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3055 'load' 'weight_buf_1_load_72' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_60 : Operation 3056 [1/1] (1.67ns)   --->   "%add_ln112_243 = add i13 %p_mid1202, i13 145" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3056 'add' 'add_ln112_243' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3057 [1/1] (0.00ns)   --->   "%lshr_ln112_143_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_243, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3057 'partselect' 'lshr_ln112_143_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_60 : Operation 3058 [1/1] (0.69ns)   --->   "%weight_buf_0_load_72_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_143_mid1, i12 %lshr_ln112_142" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3058 'select' 'weight_buf_0_load_72_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 3059 [1/1] (0.00ns)   --->   "%weight_buf_0_load_72_mid2 = zext i12 %weight_buf_0_load_72_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3059 'zext' 'weight_buf_0_load_72_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_60 : Operation 3060 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_73 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_72_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3060 'getelementptr' 'weight_buf_0_addr_73' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_60 : Operation 3061 [2/2] (3.25ns)   --->   "%weight_buf_0_load_73 = load i12 %weight_buf_0_addr_73" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3061 'load' 'weight_buf_0_load_73' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_60 : Operation 3062 [1/1] (1.67ns)   --->   "%add_ln112_244 = add i13 %p_mid1202, i13 146" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3062 'add' 'add_ln112_244' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3063 [1/1] (0.00ns)   --->   "%lshr_ln112_144_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_244, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3063 'partselect' 'lshr_ln112_144_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_60 : Operation 3064 [1/1] (0.69ns)   --->   "%weight_buf_1_load_73_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_144_mid1, i12 %lshr_ln112_143" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3064 'select' 'weight_buf_1_load_73_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 3065 [1/1] (0.00ns)   --->   "%weight_buf_1_load_73_mid2 = zext i12 %weight_buf_1_load_73_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3065 'zext' 'weight_buf_1_load_73_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_60 : Operation 3066 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_73 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_73_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3066 'getelementptr' 'weight_buf_1_addr_73' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_60 : Operation 3067 [2/2] (3.25ns)   --->   "%weight_buf_1_load_73 = load i12 %weight_buf_1_addr_73" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3067 'load' 'weight_buf_1_load_73' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_60 : Operation 3068 [4/4] (10.5ns)   --->   "%somme_6_0_1 = fadd i32 %somme_5_0_1, i32 %mul43_2_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3068 'fadd' 'somme_6_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3069 [1/1] (1.82ns)   --->   "%add_ln113_68 = add i9 %add_ln113_8, i9 %zext_ln113_61" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3069 'add' 'add_ln113_68' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3070 [1/1] (0.00ns)   --->   "%zext_ln113_76 = zext i9 %add_ln113_68" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3070 'zext' 'zext_ln113_76' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_60 : Operation 3071 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_71 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_76" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3071 'getelementptr' 'l2_buf_0_addr_71' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_60 : Operation 3072 [1/1] (1.82ns)   --->   "%add_ln113_69 = add i9 %add_ln113_9, i9 %zext_ln113_61" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3072 'add' 'add_ln113_69' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3073 [1/1] (0.00ns)   --->   "%zext_ln113_77 = zext i9 %add_ln113_69" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3073 'zext' 'zext_ln113_77' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_60 : Operation 3074 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_72 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_77" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3074 'getelementptr' 'l2_buf_0_addr_72' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_60 : Operation 3075 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_71 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_76" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3075 'getelementptr' 'l2_buf_1_addr_71' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_60 : Operation 3076 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_72 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_77" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3076 'getelementptr' 'l2_buf_1_addr_72' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_60 : Operation 3077 [1/1] (1.82ns)   --->   "%add_ln113_83 = add i9 %add_ln113_8, i9 %zext_ln113_78" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3077 'add' 'add_ln113_83' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3078 [1/1] (1.82ns)   --->   "%add_ln113_84 = add i9 %add_ln113_9, i9 %zext_ln113_78" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3078 'add' 'add_ln113_84' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3079 [1/2] (12.3ns)   --->   "%mul2_4_2 = fmul i32 %weight_buf_1_load_66, i32 %l2_buf_0_load_66" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3079 'fmul' 'mul2_4_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3080 [1/2] (12.3ns)   --->   "%mul43_1_4_2 = fmul i32 %weight_buf_0_load_67, i32 %l2_buf_1_load_66" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3080 'fmul' 'mul43_1_4_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3081 [1/2] (12.3ns)   --->   "%mul43_2_4_2 = fmul i32 %weight_buf_1_load_67, i32 %l2_buf_0_load_67" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3081 'fmul' 'mul43_2_4_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3082 [1/2] (12.3ns)   --->   "%mul43_3_4_2 = fmul i32 %weight_buf_0_load_68, i32 %l2_buf_1_load_67" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3082 'fmul' 'mul43_3_4_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3083 [1/2] (3.25ns)   --->   "%l2_buf_0_load_68 = load i9 %l2_buf_0_addr_69" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3083 'load' 'l2_buf_0_load_68' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_60 : Operation 3084 [2/2] (12.3ns)   --->   "%mul43_4_4_2 = fmul i32 %weight_buf_1_load_68, i32 %l2_buf_0_load_68" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3084 'fmul' 'mul43_4_4_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3085 [1/2] (3.25ns)   --->   "%l2_buf_1_load_68 = load i9 %l2_buf_1_addr_69" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3085 'load' 'l2_buf_1_load_68' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_60 : Operation 3086 [2/2] (12.3ns)   --->   "%mul43_5_4_2 = fmul i32 %weight_buf_0_load_69, i32 %l2_buf_1_load_68" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3086 'fmul' 'mul43_5_4_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3087 [1/2] (3.25ns)   --->   "%l2_buf_0_load_69 = load i9 %l2_buf_0_addr_70" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3087 'load' 'l2_buf_0_load_69' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_60 : Operation 3088 [2/2] (12.3ns)   --->   "%mul2_4_3 = fmul i32 %weight_buf_1_load_69, i32 %l2_buf_0_load_69" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3088 'fmul' 'mul2_4_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3089 [1/2] (3.25ns)   --->   "%l2_buf_1_load_69 = load i9 %l2_buf_1_addr_70" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3089 'load' 'l2_buf_1_load_69' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_60 : Operation 3090 [2/2] (12.3ns)   --->   "%mul43_1_4_3 = fmul i32 %weight_buf_0_load_70, i32 %l2_buf_1_load_69" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3090 'fmul' 'mul43_1_4_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3091 [2/2] (3.25ns)   --->   "%l2_buf_0_load_70 = load i9 %l2_buf_0_addr_71" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3091 'load' 'l2_buf_0_load_70' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_60 : Operation 3092 [2/2] (3.25ns)   --->   "%l2_buf_1_load_70 = load i9 %l2_buf_1_addr_71" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3092 'load' 'l2_buf_1_load_70' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_60 : Operation 3093 [2/2] (3.25ns)   --->   "%l2_buf_0_load_71 = load i9 %l2_buf_0_addr_72" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3093 'load' 'l2_buf_0_load_71' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_60 : Operation 3094 [2/2] (3.25ns)   --->   "%l2_buf_1_load_71 = load i9 %l2_buf_1_addr_72" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3094 'load' 'l2_buf_1_load_71' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 61 <SV = 48> <Delay = 15.6>
ST_61 : Operation 3095 [1/1] (1.63ns)   --->   "%add_ln97_1 = add i11 %indvar_flatten276, i11 1" [../PBDTemp/sourced/layers.c:97]   --->   Operation 3095 'add' 'add_ln97_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3096 [1/1] (1.67ns)   --->   "%add_ln112_121 = add i13 %empty_33, i13 147" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3096 'add' 'add_ln112_121' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3097 [1/1] (0.00ns)   --->   "%lshr_ln112_144 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_121, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3097 'partselect' 'lshr_ln112_144' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_61 : Operation 3098 [1/1] (1.67ns)   --->   "%add_ln112_122 = add i13 %empty_33, i13 148" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3098 'add' 'add_ln112_122' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3099 [1/1] (0.00ns)   --->   "%lshr_ln112_145 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_122, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3099 'partselect' 'lshr_ln112_145' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_61 : Operation 3100 [1/1] (1.67ns)   --->   "%add_ln112_123 = add i13 %empty_33, i13 149" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3100 'add' 'add_ln112_123' <Predicate = (!icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3101 [1/1] (0.00ns)   --->   "%lshr_ln112_146 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_123, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3101 'partselect' 'lshr_ln112_146' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_61 : Operation 3102 [1/2] (3.25ns)   --->   "%weight_buf_0_load_72 = load i12 %weight_buf_0_addr_72" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3102 'load' 'weight_buf_0_load_72' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_61 : Operation 3103 [1/2] (3.25ns)   --->   "%weight_buf_1_load_72 = load i12 %weight_buf_1_addr_72" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3103 'load' 'weight_buf_1_load_72' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_61 : Operation 3104 [1/2] (3.25ns)   --->   "%weight_buf_0_load_73 = load i12 %weight_buf_0_addr_73" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3104 'load' 'weight_buf_0_load_73' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_61 : Operation 3105 [1/2] (3.25ns)   --->   "%weight_buf_1_load_73 = load i12 %weight_buf_1_addr_73" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3105 'load' 'weight_buf_1_load_73' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_61 : Operation 3106 [1/1] (1.67ns)   --->   "%add_ln112_245 = add i13 %p_mid1202, i13 147" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3106 'add' 'add_ln112_245' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3107 [1/1] (0.00ns)   --->   "%lshr_ln112_145_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_245, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3107 'partselect' 'lshr_ln112_145_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_61 : Operation 3108 [1/1] (0.69ns)   --->   "%weight_buf_0_load_73_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_145_mid1, i12 %lshr_ln112_144" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3108 'select' 'weight_buf_0_load_73_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 3109 [1/1] (0.00ns)   --->   "%weight_buf_0_load_73_mid2 = zext i12 %weight_buf_0_load_73_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3109 'zext' 'weight_buf_0_load_73_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_61 : Operation 3110 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_74 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_73_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3110 'getelementptr' 'weight_buf_0_addr_74' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_61 : Operation 3111 [2/2] (3.25ns)   --->   "%weight_buf_0_load_74 = load i12 %weight_buf_0_addr_74" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3111 'load' 'weight_buf_0_load_74' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_61 : Operation 3112 [1/1] (1.67ns)   --->   "%add_ln112_246 = add i13 %p_mid1202, i13 148" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3112 'add' 'add_ln112_246' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3113 [1/1] (0.00ns)   --->   "%lshr_ln112_146_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_246, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3113 'partselect' 'lshr_ln112_146_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_61 : Operation 3114 [1/1] (0.69ns)   --->   "%weight_buf_1_load_74_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_146_mid1, i12 %lshr_ln112_145" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3114 'select' 'weight_buf_1_load_74_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 3115 [1/1] (0.00ns)   --->   "%weight_buf_1_load_74_mid2 = zext i12 %weight_buf_1_load_74_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3115 'zext' 'weight_buf_1_load_74_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_61 : Operation 3116 [1/1] (0.00ns)   --->   "%weight_buf_1_addr_74 = getelementptr i32 %weight_buf_1, i64 0, i64 %weight_buf_1_load_74_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3116 'getelementptr' 'weight_buf_1_addr_74' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_61 : Operation 3117 [2/2] (3.25ns)   --->   "%weight_buf_1_load_74 = load i12 %weight_buf_1_addr_74" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3117 'load' 'weight_buf_1_load_74' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_61 : Operation 3118 [1/1] (1.67ns)   --->   "%add_ln112_247 = add i13 %p_mid1202, i13 149" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3118 'add' 'add_ln112_247' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3119 [1/1] (0.00ns)   --->   "%lshr_ln112_147_mid1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %add_ln112_247, i32 1, i32 12" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3119 'partselect' 'lshr_ln112_147_mid1' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00>
ST_61 : Operation 3120 [1/1] (0.69ns)   --->   "%weight_buf_0_load_74_mid2_v = select i1 %icmp_ln99, i12 %lshr_ln112_147_mid1, i12 %lshr_ln112_146" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3120 'select' 'weight_buf_0_load_74_mid2_v' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 3121 [1/1] (0.00ns)   --->   "%weight_buf_0_load_74_mid2 = zext i12 %weight_buf_0_load_74_mid2_v" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3121 'zext' 'weight_buf_0_load_74_mid2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_61 : Operation 3122 [1/1] (0.00ns)   --->   "%weight_buf_0_addr_75 = getelementptr i32 %weight_buf_0, i64 0, i64 %weight_buf_0_load_74_mid2" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3122 'getelementptr' 'weight_buf_0_addr_75' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_61 : Operation 3123 [2/2] (3.25ns)   --->   "%weight_buf_0_load_75 = load i12 %weight_buf_0_addr_75" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3123 'load' 'weight_buf_0_load_75' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_61 : Operation 3124 [3/4] (10.5ns)   --->   "%somme_6_0_1 = fadd i32 %somme_5_0_1, i32 %mul43_2_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3124 'fadd' 'somme_6_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3125 [1/1] (0.00ns)   --->   "%zext_ln113_92 = zext i8 %add_ln113_82" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3125 'zext' 'zext_ln113_92' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_61 : Operation 3126 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_73 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_92" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3126 'getelementptr' 'l2_buf_0_addr_73' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_61 : Operation 3127 [1/1] (0.00ns)   --->   "%zext_ln113_93 = zext i9 %add_ln113_83" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3127 'zext' 'zext_ln113_93' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_61 : Operation 3128 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_74 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_93" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3128 'getelementptr' 'l2_buf_0_addr_74' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_61 : Operation 3129 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_73 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_92" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3129 'getelementptr' 'l2_buf_1_addr_73' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_61 : Operation 3130 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_74 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_93" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3130 'getelementptr' 'l2_buf_1_addr_74' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_61 : Operation 3131 [1/2] (12.3ns)   --->   "%mul43_4_4_2 = fmul i32 %weight_buf_1_load_68, i32 %l2_buf_0_load_68" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3131 'fmul' 'mul43_4_4_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3132 [1/2] (12.3ns)   --->   "%mul43_5_4_2 = fmul i32 %weight_buf_0_load_69, i32 %l2_buf_1_load_68" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3132 'fmul' 'mul43_5_4_2' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3133 [1/2] (12.3ns)   --->   "%mul2_4_3 = fmul i32 %weight_buf_1_load_69, i32 %l2_buf_0_load_69" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3133 'fmul' 'mul2_4_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3134 [1/2] (12.3ns)   --->   "%mul43_1_4_3 = fmul i32 %weight_buf_0_load_70, i32 %l2_buf_1_load_69" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3134 'fmul' 'mul43_1_4_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3135 [1/2] (3.25ns)   --->   "%l2_buf_0_load_70 = load i9 %l2_buf_0_addr_71" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3135 'load' 'l2_buf_0_load_70' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_61 : Operation 3136 [2/2] (12.3ns)   --->   "%mul43_2_4_3 = fmul i32 %weight_buf_1_load_70, i32 %l2_buf_0_load_70" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3136 'fmul' 'mul43_2_4_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3137 [1/2] (3.25ns)   --->   "%l2_buf_1_load_70 = load i9 %l2_buf_1_addr_71" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3137 'load' 'l2_buf_1_load_70' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_61 : Operation 3138 [2/2] (12.3ns)   --->   "%mul43_3_4_3 = fmul i32 %weight_buf_0_load_71, i32 %l2_buf_1_load_70" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3138 'fmul' 'mul43_3_4_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3139 [1/2] (3.25ns)   --->   "%l2_buf_0_load_71 = load i9 %l2_buf_0_addr_72" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3139 'load' 'l2_buf_0_load_71' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_61 : Operation 3140 [2/2] (12.3ns)   --->   "%mul43_4_4_3 = fmul i32 %weight_buf_1_load_71, i32 %l2_buf_0_load_71" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3140 'fmul' 'mul43_4_4_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3141 [1/2] (3.25ns)   --->   "%l2_buf_1_load_71 = load i9 %l2_buf_1_addr_72" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3141 'load' 'l2_buf_1_load_71' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_61 : Operation 3142 [2/2] (12.3ns)   --->   "%mul43_5_4_3 = fmul i32 %weight_buf_0_load_72, i32 %l2_buf_1_load_71" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3142 'fmul' 'mul43_5_4_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3143 [2/2] (3.25ns)   --->   "%l2_buf_0_load_72 = load i9 %l2_buf_0_addr_73" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3143 'load' 'l2_buf_0_load_72' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_61 : Operation 3144 [2/2] (3.25ns)   --->   "%l2_buf_1_load_72 = load i9 %l2_buf_1_addr_73" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3144 'load' 'l2_buf_1_load_72' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_61 : Operation 3145 [2/2] (3.25ns)   --->   "%l2_buf_0_load_73 = load i9 %l2_buf_0_addr_74" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3145 'load' 'l2_buf_0_load_73' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_61 : Operation 3146 [2/2] (3.25ns)   --->   "%l2_buf_1_load_73 = load i9 %l2_buf_1_addr_74" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3146 'load' 'l2_buf_1_load_73' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 62 <SV = 49> <Delay = 15.6>
ST_62 : Operation 3147 [1/2] (3.25ns)   --->   "%weight_buf_0_load_74 = load i12 %weight_buf_0_addr_74" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3147 'load' 'weight_buf_0_load_74' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_62 : Operation 3148 [1/2] (3.25ns)   --->   "%weight_buf_1_load_74 = load i12 %weight_buf_1_addr_74" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3148 'load' 'weight_buf_1_load_74' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_62 : Operation 3149 [1/2] (3.25ns)   --->   "%weight_buf_0_load_75 = load i12 %weight_buf_0_addr_75" [../PBDTemp/sourced/layers.c:112]   --->   Operation 3149 'load' 'weight_buf_0_load_75' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3900> <RAM>
ST_62 : Operation 3150 [2/4] (10.5ns)   --->   "%somme_6_0_1 = fadd i32 %somme_5_0_1, i32 %mul43_2_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3150 'fadd' 'somme_6_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3151 [1/1] (0.00ns)   --->   "%zext_ln113_94 = zext i9 %add_ln113_84" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3151 'zext' 'zext_ln113_94' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_62 : Operation 3152 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_75 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln113_94" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3152 'getelementptr' 'l2_buf_0_addr_75' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_62 : Operation 3153 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_75 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln113_94" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3153 'getelementptr' 'l2_buf_1_addr_75' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_62 : Operation 3154 [1/2] (12.3ns)   --->   "%mul43_2_4_3 = fmul i32 %weight_buf_1_load_70, i32 %l2_buf_0_load_70" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3154 'fmul' 'mul43_2_4_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3155 [1/2] (12.3ns)   --->   "%mul43_3_4_3 = fmul i32 %weight_buf_0_load_71, i32 %l2_buf_1_load_70" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3155 'fmul' 'mul43_3_4_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3156 [1/2] (12.3ns)   --->   "%mul43_4_4_3 = fmul i32 %weight_buf_1_load_71, i32 %l2_buf_0_load_71" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3156 'fmul' 'mul43_4_4_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3157 [1/2] (12.3ns)   --->   "%mul43_5_4_3 = fmul i32 %weight_buf_0_load_72, i32 %l2_buf_1_load_71" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3157 'fmul' 'mul43_5_4_3' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3158 [1/2] (3.25ns)   --->   "%l2_buf_0_load_72 = load i9 %l2_buf_0_addr_73" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3158 'load' 'l2_buf_0_load_72' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_62 : Operation 3159 [2/2] (12.3ns)   --->   "%mul2_4_4 = fmul i32 %weight_buf_1_load_72, i32 %l2_buf_0_load_72" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3159 'fmul' 'mul2_4_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3160 [1/2] (3.25ns)   --->   "%l2_buf_1_load_72 = load i9 %l2_buf_1_addr_73" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3160 'load' 'l2_buf_1_load_72' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_62 : Operation 3161 [2/2] (12.3ns)   --->   "%mul43_1_4_4 = fmul i32 %weight_buf_0_load_73, i32 %l2_buf_1_load_72" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3161 'fmul' 'mul43_1_4_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3162 [1/2] (3.25ns)   --->   "%l2_buf_0_load_73 = load i9 %l2_buf_0_addr_74" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3162 'load' 'l2_buf_0_load_73' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_62 : Operation 3163 [2/2] (12.3ns)   --->   "%mul43_2_4_4 = fmul i32 %weight_buf_1_load_73, i32 %l2_buf_0_load_73" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3163 'fmul' 'mul43_2_4_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3164 [1/2] (3.25ns)   --->   "%l2_buf_1_load_73 = load i9 %l2_buf_1_addr_74" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3164 'load' 'l2_buf_1_load_73' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_62 : Operation 3165 [2/2] (12.3ns)   --->   "%mul43_3_4_4 = fmul i32 %weight_buf_0_load_74, i32 %l2_buf_1_load_73" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3165 'fmul' 'mul43_3_4_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3166 [2/2] (3.25ns)   --->   "%l2_buf_0_load_74 = load i9 %l2_buf_0_addr_75" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3166 'load' 'l2_buf_0_load_74' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_62 : Operation 3167 [2/2] (3.25ns)   --->   "%l2_buf_1_load_74 = load i9 %l2_buf_1_addr_75" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3167 'load' 'l2_buf_1_load_74' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>

State 63 <SV = 50> <Delay = 15.6>
ST_63 : Operation 3168 [1/4] (10.5ns)   --->   "%somme_6_0_1 = fadd i32 %somme_5_0_1, i32 %mul43_2_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3168 'fadd' 'somme_6_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3169 [1/2] (12.3ns)   --->   "%mul2_4_4 = fmul i32 %weight_buf_1_load_72, i32 %l2_buf_0_load_72" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3169 'fmul' 'mul2_4_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3170 [1/2] (12.3ns)   --->   "%mul43_1_4_4 = fmul i32 %weight_buf_0_load_73, i32 %l2_buf_1_load_72" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3170 'fmul' 'mul43_1_4_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3171 [1/2] (12.3ns)   --->   "%mul43_2_4_4 = fmul i32 %weight_buf_1_load_73, i32 %l2_buf_0_load_73" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3171 'fmul' 'mul43_2_4_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3172 [1/2] (12.3ns)   --->   "%mul43_3_4_4 = fmul i32 %weight_buf_0_load_74, i32 %l2_buf_1_load_73" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3172 'fmul' 'mul43_3_4_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3173 [1/2] (3.25ns)   --->   "%l2_buf_0_load_74 = load i9 %l2_buf_0_addr_75" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3173 'load' 'l2_buf_0_load_74' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_63 : Operation 3174 [2/2] (12.3ns)   --->   "%mul43_4_4_4 = fmul i32 %weight_buf_1_load_74, i32 %l2_buf_0_load_74" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3174 'fmul' 'mul43_4_4_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3175 [1/2] (3.25ns)   --->   "%l2_buf_1_load_74 = load i9 %l2_buf_1_addr_75" [../PBDTemp/sourced/layers.c:113]   --->   Operation 3175 'load' 'l2_buf_1_load_74' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 507> <RAM>
ST_63 : Operation 3176 [2/2] (12.3ns)   --->   "%mul43_5_4_4 = fmul i32 %weight_buf_0_load_75, i32 %l2_buf_1_load_74" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3176 'fmul' 'mul43_5_4_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 51> <Delay = 12.3>
ST_64 : Operation 3177 [4/4] (10.5ns)   --->   "%somme_7_0_1 = fadd i32 %somme_6_0_1, i32 %mul43_3_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3177 'fadd' 'somme_7_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3178 [1/2] (12.3ns)   --->   "%mul43_4_4_4 = fmul i32 %weight_buf_1_load_74, i32 %l2_buf_0_load_74" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3178 'fmul' 'mul43_4_4_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3179 [1/2] (12.3ns)   --->   "%mul43_5_4_4 = fmul i32 %weight_buf_0_load_75, i32 %l2_buf_1_load_74" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3179 'fmul' 'mul43_5_4_4' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 52> <Delay = 10.5>
ST_65 : Operation 3180 [3/4] (10.5ns)   --->   "%somme_7_0_1 = fadd i32 %somme_6_0_1, i32 %mul43_3_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3180 'fadd' 'somme_7_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 53> <Delay = 10.5>
ST_66 : Operation 3181 [2/4] (10.5ns)   --->   "%somme_7_0_1 = fadd i32 %somme_6_0_1, i32 %mul43_3_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3181 'fadd' 'somme_7_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 54> <Delay = 10.5>
ST_67 : Operation 3182 [1/4] (10.5ns)   --->   "%somme_7_0_1 = fadd i32 %somme_6_0_1, i32 %mul43_3_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3182 'fadd' 'somme_7_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 55> <Delay = 10.5>
ST_68 : Operation 3183 [4/4] (10.5ns)   --->   "%somme_8_0_1 = fadd i32 %somme_7_0_1, i32 %mul43_4_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3183 'fadd' 'somme_8_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 56> <Delay = 10.5>
ST_69 : Operation 3184 [3/4] (10.5ns)   --->   "%somme_8_0_1 = fadd i32 %somme_7_0_1, i32 %mul43_4_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3184 'fadd' 'somme_8_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 57> <Delay = 10.5>
ST_70 : Operation 3185 [2/4] (10.5ns)   --->   "%somme_8_0_1 = fadd i32 %somme_7_0_1, i32 %mul43_4_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3185 'fadd' 'somme_8_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 58> <Delay = 10.5>
ST_71 : Operation 3186 [1/4] (10.5ns)   --->   "%somme_8_0_1 = fadd i32 %somme_7_0_1, i32 %mul43_4_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3186 'fadd' 'somme_8_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 59> <Delay = 10.5>
ST_72 : Operation 3187 [4/4] (10.5ns)   --->   "%somme_2_0_1 = fadd i32 %somme_8_0_1, i32 %mul43_5_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3187 'fadd' 'somme_2_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 60> <Delay = 10.5>
ST_73 : Operation 3188 [3/4] (10.5ns)   --->   "%somme_2_0_1 = fadd i32 %somme_8_0_1, i32 %mul43_5_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3188 'fadd' 'somme_2_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 61> <Delay = 10.5>
ST_74 : Operation 3189 [2/4] (10.5ns)   --->   "%somme_2_0_1 = fadd i32 %somme_8_0_1, i32 %mul43_5_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3189 'fadd' 'somme_2_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 62> <Delay = 10.5>
ST_75 : Operation 3190 [1/4] (10.5ns)   --->   "%somme_2_0_1 = fadd i32 %somme_8_0_1, i32 %mul43_5_0_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3190 'fadd' 'somme_2_0_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 63> <Delay = 10.5>
ST_76 : Operation 3191 [4/4] (10.5ns)   --->   "%somme_4_0_2 = fadd i32 %somme_2_0_1, i32 %mul2_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3191 'fadd' 'somme_4_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 64> <Delay = 10.5>
ST_77 : Operation 3192 [3/4] (10.5ns)   --->   "%somme_4_0_2 = fadd i32 %somme_2_0_1, i32 %mul2_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3192 'fadd' 'somme_4_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 65> <Delay = 10.5>
ST_78 : Operation 3193 [2/4] (10.5ns)   --->   "%somme_4_0_2 = fadd i32 %somme_2_0_1, i32 %mul2_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3193 'fadd' 'somme_4_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 66> <Delay = 10.5>
ST_79 : Operation 3194 [1/4] (10.5ns)   --->   "%somme_4_0_2 = fadd i32 %somme_2_0_1, i32 %mul2_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3194 'fadd' 'somme_4_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 67> <Delay = 10.5>
ST_80 : Operation 3195 [4/4] (10.5ns)   --->   "%somme_5_0_2 = fadd i32 %somme_4_0_2, i32 %mul43_1_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3195 'fadd' 'somme_5_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 68> <Delay = 10.5>
ST_81 : Operation 3196 [3/4] (10.5ns)   --->   "%somme_5_0_2 = fadd i32 %somme_4_0_2, i32 %mul43_1_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3196 'fadd' 'somme_5_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 69> <Delay = 10.5>
ST_82 : Operation 3197 [2/4] (10.5ns)   --->   "%somme_5_0_2 = fadd i32 %somme_4_0_2, i32 %mul43_1_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3197 'fadd' 'somme_5_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 70> <Delay = 10.5>
ST_83 : Operation 3198 [1/4] (10.5ns)   --->   "%somme_5_0_2 = fadd i32 %somme_4_0_2, i32 %mul43_1_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3198 'fadd' 'somme_5_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 71> <Delay = 10.5>
ST_84 : Operation 3199 [4/4] (10.5ns)   --->   "%somme_6_0_2 = fadd i32 %somme_5_0_2, i32 %mul43_2_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3199 'fadd' 'somme_6_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 72> <Delay = 10.5>
ST_85 : Operation 3200 [3/4] (10.5ns)   --->   "%somme_6_0_2 = fadd i32 %somme_5_0_2, i32 %mul43_2_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3200 'fadd' 'somme_6_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 73> <Delay = 10.5>
ST_86 : Operation 3201 [2/4] (10.5ns)   --->   "%somme_6_0_2 = fadd i32 %somme_5_0_2, i32 %mul43_2_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3201 'fadd' 'somme_6_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 74> <Delay = 10.5>
ST_87 : Operation 3202 [1/4] (10.5ns)   --->   "%somme_6_0_2 = fadd i32 %somme_5_0_2, i32 %mul43_2_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3202 'fadd' 'somme_6_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 75> <Delay = 10.5>
ST_88 : Operation 3203 [4/4] (10.5ns)   --->   "%somme_7_0_2 = fadd i32 %somme_6_0_2, i32 %mul43_3_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3203 'fadd' 'somme_7_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 76> <Delay = 10.5>
ST_89 : Operation 3204 [3/4] (10.5ns)   --->   "%somme_7_0_2 = fadd i32 %somme_6_0_2, i32 %mul43_3_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3204 'fadd' 'somme_7_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 77> <Delay = 10.5>
ST_90 : Operation 3205 [2/4] (10.5ns)   --->   "%somme_7_0_2 = fadd i32 %somme_6_0_2, i32 %mul43_3_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3205 'fadd' 'somme_7_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 78> <Delay = 10.5>
ST_91 : Operation 3206 [1/4] (10.5ns)   --->   "%somme_7_0_2 = fadd i32 %somme_6_0_2, i32 %mul43_3_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3206 'fadd' 'somme_7_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 79> <Delay = 10.5>
ST_92 : Operation 3207 [4/4] (10.5ns)   --->   "%somme_8_0_2 = fadd i32 %somme_7_0_2, i32 %mul43_4_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3207 'fadd' 'somme_8_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 80> <Delay = 10.5>
ST_93 : Operation 3208 [3/4] (10.5ns)   --->   "%somme_8_0_2 = fadd i32 %somme_7_0_2, i32 %mul43_4_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3208 'fadd' 'somme_8_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 81> <Delay = 10.5>
ST_94 : Operation 3209 [2/4] (10.5ns)   --->   "%somme_8_0_2 = fadd i32 %somme_7_0_2, i32 %mul43_4_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3209 'fadd' 'somme_8_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 82> <Delay = 10.5>
ST_95 : Operation 3210 [1/4] (10.5ns)   --->   "%somme_8_0_2 = fadd i32 %somme_7_0_2, i32 %mul43_4_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3210 'fadd' 'somme_8_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 83> <Delay = 10.5>
ST_96 : Operation 3211 [4/4] (10.5ns)   --->   "%somme_2_0_2 = fadd i32 %somme_8_0_2, i32 %mul43_5_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3211 'fadd' 'somme_2_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 84> <Delay = 10.5>
ST_97 : Operation 3212 [3/4] (10.5ns)   --->   "%somme_2_0_2 = fadd i32 %somme_8_0_2, i32 %mul43_5_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3212 'fadd' 'somme_2_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 85> <Delay = 10.5>
ST_98 : Operation 3213 [2/4] (10.5ns)   --->   "%somme_2_0_2 = fadd i32 %somme_8_0_2, i32 %mul43_5_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3213 'fadd' 'somme_2_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 86> <Delay = 10.5>
ST_99 : Operation 3214 [1/4] (10.5ns)   --->   "%somme_2_0_2 = fadd i32 %somme_8_0_2, i32 %mul43_5_0_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3214 'fadd' 'somme_2_0_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 87> <Delay = 10.5>
ST_100 : Operation 3215 [4/4] (10.5ns)   --->   "%somme_4_0_3 = fadd i32 %somme_2_0_2, i32 %mul2_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3215 'fadd' 'somme_4_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 88> <Delay = 10.5>
ST_101 : Operation 3216 [3/4] (10.5ns)   --->   "%somme_4_0_3 = fadd i32 %somme_2_0_2, i32 %mul2_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3216 'fadd' 'somme_4_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 89> <Delay = 10.5>
ST_102 : Operation 3217 [2/4] (10.5ns)   --->   "%somme_4_0_3 = fadd i32 %somme_2_0_2, i32 %mul2_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3217 'fadd' 'somme_4_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 90> <Delay = 10.5>
ST_103 : Operation 3218 [1/4] (10.5ns)   --->   "%somme_4_0_3 = fadd i32 %somme_2_0_2, i32 %mul2_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3218 'fadd' 'somme_4_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 91> <Delay = 10.5>
ST_104 : Operation 3219 [4/4] (10.5ns)   --->   "%somme_5_0_3 = fadd i32 %somme_4_0_3, i32 %mul43_1_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3219 'fadd' 'somme_5_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 92> <Delay = 10.5>
ST_105 : Operation 3220 [3/4] (10.5ns)   --->   "%somme_5_0_3 = fadd i32 %somme_4_0_3, i32 %mul43_1_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3220 'fadd' 'somme_5_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 93> <Delay = 10.5>
ST_106 : Operation 3221 [2/4] (10.5ns)   --->   "%somme_5_0_3 = fadd i32 %somme_4_0_3, i32 %mul43_1_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3221 'fadd' 'somme_5_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 94> <Delay = 10.5>
ST_107 : Operation 3222 [1/4] (10.5ns)   --->   "%somme_5_0_3 = fadd i32 %somme_4_0_3, i32 %mul43_1_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3222 'fadd' 'somme_5_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 95> <Delay = 10.5>
ST_108 : Operation 3223 [4/4] (10.5ns)   --->   "%somme_6_0_3 = fadd i32 %somme_5_0_3, i32 %mul43_2_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3223 'fadd' 'somme_6_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 96> <Delay = 10.5>
ST_109 : Operation 3224 [3/4] (10.5ns)   --->   "%somme_6_0_3 = fadd i32 %somme_5_0_3, i32 %mul43_2_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3224 'fadd' 'somme_6_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 97> <Delay = 10.5>
ST_110 : Operation 3225 [2/4] (10.5ns)   --->   "%somme_6_0_3 = fadd i32 %somme_5_0_3, i32 %mul43_2_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3225 'fadd' 'somme_6_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 98> <Delay = 10.5>
ST_111 : Operation 3226 [1/4] (10.5ns)   --->   "%somme_6_0_3 = fadd i32 %somme_5_0_3, i32 %mul43_2_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3226 'fadd' 'somme_6_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 99> <Delay = 10.5>
ST_112 : Operation 3227 [4/4] (10.5ns)   --->   "%somme_7_0_3 = fadd i32 %somme_6_0_3, i32 %mul43_3_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3227 'fadd' 'somme_7_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 100> <Delay = 10.5>
ST_113 : Operation 3228 [3/4] (10.5ns)   --->   "%somme_7_0_3 = fadd i32 %somme_6_0_3, i32 %mul43_3_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3228 'fadd' 'somme_7_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 101> <Delay = 10.5>
ST_114 : Operation 3229 [2/4] (10.5ns)   --->   "%somme_7_0_3 = fadd i32 %somme_6_0_3, i32 %mul43_3_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3229 'fadd' 'somme_7_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 102> <Delay = 10.5>
ST_115 : Operation 3230 [1/4] (10.5ns)   --->   "%somme_7_0_3 = fadd i32 %somme_6_0_3, i32 %mul43_3_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3230 'fadd' 'somme_7_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 103> <Delay = 10.5>
ST_116 : Operation 3231 [4/4] (10.5ns)   --->   "%somme_8_0_3 = fadd i32 %somme_7_0_3, i32 %mul43_4_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3231 'fadd' 'somme_8_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 104> <Delay = 10.5>
ST_117 : Operation 3232 [3/4] (10.5ns)   --->   "%somme_8_0_3 = fadd i32 %somme_7_0_3, i32 %mul43_4_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3232 'fadd' 'somme_8_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 105> <Delay = 10.5>
ST_118 : Operation 3233 [2/4] (10.5ns)   --->   "%somme_8_0_3 = fadd i32 %somme_7_0_3, i32 %mul43_4_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3233 'fadd' 'somme_8_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 106> <Delay = 10.5>
ST_119 : Operation 3234 [1/4] (10.5ns)   --->   "%somme_8_0_3 = fadd i32 %somme_7_0_3, i32 %mul43_4_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3234 'fadd' 'somme_8_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 107> <Delay = 10.5>
ST_120 : Operation 3235 [4/4] (10.5ns)   --->   "%somme_2_0_3 = fadd i32 %somme_8_0_3, i32 %mul43_5_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3235 'fadd' 'somme_2_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 108> <Delay = 10.5>
ST_121 : Operation 3236 [3/4] (10.5ns)   --->   "%somme_2_0_3 = fadd i32 %somme_8_0_3, i32 %mul43_5_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3236 'fadd' 'somme_2_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 109> <Delay = 10.5>
ST_122 : Operation 3237 [2/4] (10.5ns)   --->   "%somme_2_0_3 = fadd i32 %somme_8_0_3, i32 %mul43_5_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3237 'fadd' 'somme_2_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 110> <Delay = 10.5>
ST_123 : Operation 3238 [1/4] (10.5ns)   --->   "%somme_2_0_3 = fadd i32 %somme_8_0_3, i32 %mul43_5_0_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3238 'fadd' 'somme_2_0_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 111> <Delay = 10.5>
ST_124 : Operation 3239 [4/4] (10.5ns)   --->   "%somme_4_0_4 = fadd i32 %somme_2_0_3, i32 %mul2_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3239 'fadd' 'somme_4_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 112> <Delay = 10.5>
ST_125 : Operation 3240 [3/4] (10.5ns)   --->   "%somme_4_0_4 = fadd i32 %somme_2_0_3, i32 %mul2_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3240 'fadd' 'somme_4_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 113> <Delay = 10.5>
ST_126 : Operation 3241 [2/4] (10.5ns)   --->   "%somme_4_0_4 = fadd i32 %somme_2_0_3, i32 %mul2_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3241 'fadd' 'somme_4_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 114> <Delay = 10.5>
ST_127 : Operation 3242 [1/4] (10.5ns)   --->   "%somme_4_0_4 = fadd i32 %somme_2_0_3, i32 %mul2_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3242 'fadd' 'somme_4_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 115> <Delay = 10.5>
ST_128 : Operation 3243 [4/4] (10.5ns)   --->   "%somme_5_0_4 = fadd i32 %somme_4_0_4, i32 %mul43_1_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3243 'fadd' 'somme_5_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 116> <Delay = 10.5>
ST_129 : Operation 3244 [3/4] (10.5ns)   --->   "%somme_5_0_4 = fadd i32 %somme_4_0_4, i32 %mul43_1_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3244 'fadd' 'somme_5_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 117> <Delay = 10.5>
ST_130 : Operation 3245 [2/4] (10.5ns)   --->   "%somme_5_0_4 = fadd i32 %somme_4_0_4, i32 %mul43_1_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3245 'fadd' 'somme_5_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 118> <Delay = 10.5>
ST_131 : Operation 3246 [1/4] (10.5ns)   --->   "%somme_5_0_4 = fadd i32 %somme_4_0_4, i32 %mul43_1_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3246 'fadd' 'somme_5_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 119> <Delay = 10.5>
ST_132 : Operation 3247 [4/4] (10.5ns)   --->   "%somme_6_0_4 = fadd i32 %somme_5_0_4, i32 %mul43_2_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3247 'fadd' 'somme_6_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 120> <Delay = 10.5>
ST_133 : Operation 3248 [3/4] (10.5ns)   --->   "%somme_6_0_4 = fadd i32 %somme_5_0_4, i32 %mul43_2_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3248 'fadd' 'somme_6_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 121> <Delay = 10.5>
ST_134 : Operation 3249 [2/4] (10.5ns)   --->   "%somme_6_0_4 = fadd i32 %somme_5_0_4, i32 %mul43_2_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3249 'fadd' 'somme_6_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 122> <Delay = 10.5>
ST_135 : Operation 3250 [1/4] (10.5ns)   --->   "%somme_6_0_4 = fadd i32 %somme_5_0_4, i32 %mul43_2_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3250 'fadd' 'somme_6_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 123> <Delay = 10.5>
ST_136 : Operation 3251 [4/4] (10.5ns)   --->   "%somme_7_0_4 = fadd i32 %somme_6_0_4, i32 %mul43_3_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3251 'fadd' 'somme_7_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 124> <Delay = 10.5>
ST_137 : Operation 3252 [3/4] (10.5ns)   --->   "%somme_7_0_4 = fadd i32 %somme_6_0_4, i32 %mul43_3_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3252 'fadd' 'somme_7_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 125> <Delay = 10.5>
ST_138 : Operation 3253 [2/4] (10.5ns)   --->   "%somme_7_0_4 = fadd i32 %somme_6_0_4, i32 %mul43_3_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3253 'fadd' 'somme_7_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 126> <Delay = 10.5>
ST_139 : Operation 3254 [1/4] (10.5ns)   --->   "%somme_7_0_4 = fadd i32 %somme_6_0_4, i32 %mul43_3_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3254 'fadd' 'somme_7_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 127> <Delay = 10.5>
ST_140 : Operation 3255 [4/4] (10.5ns)   --->   "%somme_8_0_4 = fadd i32 %somme_7_0_4, i32 %mul43_4_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3255 'fadd' 'somme_8_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 128> <Delay = 10.5>
ST_141 : Operation 3256 [3/4] (10.5ns)   --->   "%somme_8_0_4 = fadd i32 %somme_7_0_4, i32 %mul43_4_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3256 'fadd' 'somme_8_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 129> <Delay = 10.5>
ST_142 : Operation 3257 [2/4] (10.5ns)   --->   "%somme_8_0_4 = fadd i32 %somme_7_0_4, i32 %mul43_4_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3257 'fadd' 'somme_8_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 130> <Delay = 10.5>
ST_143 : Operation 3258 [1/4] (10.5ns)   --->   "%somme_8_0_4 = fadd i32 %somme_7_0_4, i32 %mul43_4_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3258 'fadd' 'somme_8_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 131> <Delay = 10.5>
ST_144 : Operation 3259 [4/4] (10.5ns)   --->   "%somme_2_0_4 = fadd i32 %somme_8_0_4, i32 %mul43_5_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3259 'fadd' 'somme_2_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 132> <Delay = 10.5>
ST_145 : Operation 3260 [3/4] (10.5ns)   --->   "%somme_2_0_4 = fadd i32 %somme_8_0_4, i32 %mul43_5_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3260 'fadd' 'somme_2_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 133> <Delay = 10.5>
ST_146 : Operation 3261 [2/4] (10.5ns)   --->   "%somme_2_0_4 = fadd i32 %somme_8_0_4, i32 %mul43_5_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3261 'fadd' 'somme_2_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 134> <Delay = 10.5>
ST_147 : Operation 3262 [1/4] (10.5ns)   --->   "%somme_2_0_4 = fadd i32 %somme_8_0_4, i32 %mul43_5_0_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3262 'fadd' 'somme_2_0_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 135> <Delay = 10.5>
ST_148 : Operation 3263 [4/4] (10.5ns)   --->   "%somme_4_1 = fadd i32 %somme_2_0_4, i32 %mul2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3263 'fadd' 'somme_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 136> <Delay = 10.5>
ST_149 : Operation 3264 [3/4] (10.5ns)   --->   "%somme_4_1 = fadd i32 %somme_2_0_4, i32 %mul2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3264 'fadd' 'somme_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 137> <Delay = 10.5>
ST_150 : Operation 3265 [2/4] (10.5ns)   --->   "%somme_4_1 = fadd i32 %somme_2_0_4, i32 %mul2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3265 'fadd' 'somme_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 138> <Delay = 10.5>
ST_151 : Operation 3266 [1/4] (10.5ns)   --->   "%somme_4_1 = fadd i32 %somme_2_0_4, i32 %mul2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3266 'fadd' 'somme_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 139> <Delay = 10.5>
ST_152 : Operation 3267 [4/4] (10.5ns)   --->   "%somme_5_1 = fadd i32 %somme_4_1, i32 %mul43_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3267 'fadd' 'somme_5_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 140> <Delay = 10.5>
ST_153 : Operation 3268 [3/4] (10.5ns)   --->   "%somme_5_1 = fadd i32 %somme_4_1, i32 %mul43_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3268 'fadd' 'somme_5_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 141> <Delay = 10.5>
ST_154 : Operation 3269 [2/4] (10.5ns)   --->   "%somme_5_1 = fadd i32 %somme_4_1, i32 %mul43_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3269 'fadd' 'somme_5_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 142> <Delay = 10.5>
ST_155 : Operation 3270 [1/4] (10.5ns)   --->   "%somme_5_1 = fadd i32 %somme_4_1, i32 %mul43_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3270 'fadd' 'somme_5_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 143> <Delay = 10.5>
ST_156 : Operation 3271 [4/4] (10.5ns)   --->   "%somme_6_1 = fadd i32 %somme_5_1, i32 %mul43_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3271 'fadd' 'somme_6_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 144> <Delay = 10.5>
ST_157 : Operation 3272 [3/4] (10.5ns)   --->   "%somme_6_1 = fadd i32 %somme_5_1, i32 %mul43_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3272 'fadd' 'somme_6_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 145> <Delay = 10.5>
ST_158 : Operation 3273 [2/4] (10.5ns)   --->   "%somme_6_1 = fadd i32 %somme_5_1, i32 %mul43_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3273 'fadd' 'somme_6_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 146> <Delay = 10.5>
ST_159 : Operation 3274 [1/4] (10.5ns)   --->   "%somme_6_1 = fadd i32 %somme_5_1, i32 %mul43_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3274 'fadd' 'somme_6_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 147> <Delay = 10.5>
ST_160 : Operation 3275 [4/4] (10.5ns)   --->   "%somme_7_1 = fadd i32 %somme_6_1, i32 %mul43_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3275 'fadd' 'somme_7_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 148> <Delay = 10.5>
ST_161 : Operation 3276 [3/4] (10.5ns)   --->   "%somme_7_1 = fadd i32 %somme_6_1, i32 %mul43_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3276 'fadd' 'somme_7_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 149> <Delay = 10.5>
ST_162 : Operation 3277 [2/4] (10.5ns)   --->   "%somme_7_1 = fadd i32 %somme_6_1, i32 %mul43_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3277 'fadd' 'somme_7_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 150> <Delay = 10.5>
ST_163 : Operation 3278 [1/4] (10.5ns)   --->   "%somme_7_1 = fadd i32 %somme_6_1, i32 %mul43_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3278 'fadd' 'somme_7_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 151> <Delay = 10.5>
ST_164 : Operation 3279 [4/4] (10.5ns)   --->   "%somme_8_1 = fadd i32 %somme_7_1, i32 %mul43_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3279 'fadd' 'somme_8_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 152> <Delay = 10.5>
ST_165 : Operation 3280 [3/4] (10.5ns)   --->   "%somme_8_1 = fadd i32 %somme_7_1, i32 %mul43_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3280 'fadd' 'somme_8_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 153> <Delay = 10.5>
ST_166 : Operation 3281 [2/4] (10.5ns)   --->   "%somme_8_1 = fadd i32 %somme_7_1, i32 %mul43_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3281 'fadd' 'somme_8_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 154> <Delay = 10.5>
ST_167 : Operation 3282 [1/4] (10.5ns)   --->   "%somme_8_1 = fadd i32 %somme_7_1, i32 %mul43_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3282 'fadd' 'somme_8_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 155> <Delay = 10.5>
ST_168 : Operation 3283 [4/4] (10.5ns)   --->   "%somme_2_1 = fadd i32 %somme_8_1, i32 %mul43_5_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3283 'fadd' 'somme_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 156> <Delay = 10.5>
ST_169 : Operation 3284 [3/4] (10.5ns)   --->   "%somme_2_1 = fadd i32 %somme_8_1, i32 %mul43_5_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3284 'fadd' 'somme_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 157> <Delay = 10.5>
ST_170 : Operation 3285 [2/4] (10.5ns)   --->   "%somme_2_1 = fadd i32 %somme_8_1, i32 %mul43_5_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3285 'fadd' 'somme_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 158> <Delay = 10.5>
ST_171 : Operation 3286 [1/4] (10.5ns)   --->   "%somme_2_1 = fadd i32 %somme_8_1, i32 %mul43_5_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3286 'fadd' 'somme_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 159> <Delay = 10.5>
ST_172 : Operation 3287 [4/4] (10.5ns)   --->   "%somme_4_1_1 = fadd i32 %somme_2_1, i32 %mul2_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3287 'fadd' 'somme_4_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 160> <Delay = 10.5>
ST_173 : Operation 3288 [3/4] (10.5ns)   --->   "%somme_4_1_1 = fadd i32 %somme_2_1, i32 %mul2_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3288 'fadd' 'somme_4_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 161> <Delay = 10.5>
ST_174 : Operation 3289 [2/4] (10.5ns)   --->   "%somme_4_1_1 = fadd i32 %somme_2_1, i32 %mul2_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3289 'fadd' 'somme_4_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 162> <Delay = 10.5>
ST_175 : Operation 3290 [1/4] (10.5ns)   --->   "%somme_4_1_1 = fadd i32 %somme_2_1, i32 %mul2_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3290 'fadd' 'somme_4_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 163> <Delay = 10.5>
ST_176 : Operation 3291 [4/4] (10.5ns)   --->   "%somme_5_1_1 = fadd i32 %somme_4_1_1, i32 %mul43_1_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3291 'fadd' 'somme_5_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 164> <Delay = 10.5>
ST_177 : Operation 3292 [3/4] (10.5ns)   --->   "%somme_5_1_1 = fadd i32 %somme_4_1_1, i32 %mul43_1_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3292 'fadd' 'somme_5_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 165> <Delay = 10.5>
ST_178 : Operation 3293 [2/4] (10.5ns)   --->   "%somme_5_1_1 = fadd i32 %somme_4_1_1, i32 %mul43_1_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3293 'fadd' 'somme_5_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 166> <Delay = 10.5>
ST_179 : Operation 3294 [1/4] (10.5ns)   --->   "%somme_5_1_1 = fadd i32 %somme_4_1_1, i32 %mul43_1_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3294 'fadd' 'somme_5_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 167> <Delay = 10.5>
ST_180 : Operation 3295 [4/4] (10.5ns)   --->   "%somme_6_1_1 = fadd i32 %somme_5_1_1, i32 %mul43_2_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3295 'fadd' 'somme_6_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 168> <Delay = 10.5>
ST_181 : Operation 3296 [3/4] (10.5ns)   --->   "%somme_6_1_1 = fadd i32 %somme_5_1_1, i32 %mul43_2_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3296 'fadd' 'somme_6_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 169> <Delay = 10.5>
ST_182 : Operation 3297 [2/4] (10.5ns)   --->   "%somme_6_1_1 = fadd i32 %somme_5_1_1, i32 %mul43_2_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3297 'fadd' 'somme_6_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 170> <Delay = 10.5>
ST_183 : Operation 3298 [1/4] (10.5ns)   --->   "%somme_6_1_1 = fadd i32 %somme_5_1_1, i32 %mul43_2_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3298 'fadd' 'somme_6_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 171> <Delay = 10.5>
ST_184 : Operation 3299 [4/4] (10.5ns)   --->   "%somme_7_1_1 = fadd i32 %somme_6_1_1, i32 %mul43_3_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3299 'fadd' 'somme_7_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 172> <Delay = 10.5>
ST_185 : Operation 3300 [3/4] (10.5ns)   --->   "%somme_7_1_1 = fadd i32 %somme_6_1_1, i32 %mul43_3_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3300 'fadd' 'somme_7_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 173> <Delay = 10.5>
ST_186 : Operation 3301 [2/4] (10.5ns)   --->   "%somme_7_1_1 = fadd i32 %somme_6_1_1, i32 %mul43_3_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3301 'fadd' 'somme_7_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 174> <Delay = 10.5>
ST_187 : Operation 3302 [1/4] (10.5ns)   --->   "%somme_7_1_1 = fadd i32 %somme_6_1_1, i32 %mul43_3_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3302 'fadd' 'somme_7_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 175> <Delay = 10.5>
ST_188 : Operation 3303 [4/4] (10.5ns)   --->   "%somme_8_1_1 = fadd i32 %somme_7_1_1, i32 %mul43_4_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3303 'fadd' 'somme_8_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 176> <Delay = 10.5>
ST_189 : Operation 3304 [3/4] (10.5ns)   --->   "%somme_8_1_1 = fadd i32 %somme_7_1_1, i32 %mul43_4_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3304 'fadd' 'somme_8_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 177> <Delay = 10.5>
ST_190 : Operation 3305 [2/4] (10.5ns)   --->   "%somme_8_1_1 = fadd i32 %somme_7_1_1, i32 %mul43_4_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3305 'fadd' 'somme_8_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 178> <Delay = 10.5>
ST_191 : Operation 3306 [1/4] (10.5ns)   --->   "%somme_8_1_1 = fadd i32 %somme_7_1_1, i32 %mul43_4_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3306 'fadd' 'somme_8_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 179> <Delay = 10.5>
ST_192 : Operation 3307 [4/4] (10.5ns)   --->   "%somme_2_1_1 = fadd i32 %somme_8_1_1, i32 %mul43_5_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3307 'fadd' 'somme_2_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 180> <Delay = 10.5>
ST_193 : Operation 3308 [3/4] (10.5ns)   --->   "%somme_2_1_1 = fadd i32 %somme_8_1_1, i32 %mul43_5_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3308 'fadd' 'somme_2_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 181> <Delay = 10.5>
ST_194 : Operation 3309 [2/4] (10.5ns)   --->   "%somme_2_1_1 = fadd i32 %somme_8_1_1, i32 %mul43_5_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3309 'fadd' 'somme_2_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 182> <Delay = 10.5>
ST_195 : Operation 3310 [1/4] (10.5ns)   --->   "%somme_2_1_1 = fadd i32 %somme_8_1_1, i32 %mul43_5_1_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3310 'fadd' 'somme_2_1_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 183> <Delay = 10.5>
ST_196 : Operation 3311 [4/4] (10.5ns)   --->   "%somme_4_1_2 = fadd i32 %somme_2_1_1, i32 %mul2_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3311 'fadd' 'somme_4_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 184> <Delay = 10.5>
ST_197 : Operation 3312 [3/4] (10.5ns)   --->   "%somme_4_1_2 = fadd i32 %somme_2_1_1, i32 %mul2_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3312 'fadd' 'somme_4_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 185> <Delay = 10.5>
ST_198 : Operation 3313 [2/4] (10.5ns)   --->   "%somme_4_1_2 = fadd i32 %somme_2_1_1, i32 %mul2_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3313 'fadd' 'somme_4_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 186> <Delay = 10.5>
ST_199 : Operation 3314 [1/4] (10.5ns)   --->   "%somme_4_1_2 = fadd i32 %somme_2_1_1, i32 %mul2_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3314 'fadd' 'somme_4_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 187> <Delay = 10.5>
ST_200 : Operation 3315 [4/4] (10.5ns)   --->   "%somme_5_1_2 = fadd i32 %somme_4_1_2, i32 %mul43_1_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3315 'fadd' 'somme_5_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 188> <Delay = 10.5>
ST_201 : Operation 3316 [3/4] (10.5ns)   --->   "%somme_5_1_2 = fadd i32 %somme_4_1_2, i32 %mul43_1_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3316 'fadd' 'somme_5_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 189> <Delay = 10.5>
ST_202 : Operation 3317 [2/4] (10.5ns)   --->   "%somme_5_1_2 = fadd i32 %somme_4_1_2, i32 %mul43_1_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3317 'fadd' 'somme_5_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 190> <Delay = 10.5>
ST_203 : Operation 3318 [1/4] (10.5ns)   --->   "%somme_5_1_2 = fadd i32 %somme_4_1_2, i32 %mul43_1_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3318 'fadd' 'somme_5_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 191> <Delay = 10.5>
ST_204 : Operation 3319 [4/4] (10.5ns)   --->   "%somme_6_1_2 = fadd i32 %somme_5_1_2, i32 %mul43_2_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3319 'fadd' 'somme_6_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 192> <Delay = 10.5>
ST_205 : Operation 3320 [3/4] (10.5ns)   --->   "%somme_6_1_2 = fadd i32 %somme_5_1_2, i32 %mul43_2_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3320 'fadd' 'somme_6_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 193> <Delay = 10.5>
ST_206 : Operation 3321 [2/4] (10.5ns)   --->   "%somme_6_1_2 = fadd i32 %somme_5_1_2, i32 %mul43_2_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3321 'fadd' 'somme_6_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 194> <Delay = 10.5>
ST_207 : Operation 3322 [1/4] (10.5ns)   --->   "%somme_6_1_2 = fadd i32 %somme_5_1_2, i32 %mul43_2_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3322 'fadd' 'somme_6_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 195> <Delay = 10.5>
ST_208 : Operation 3323 [4/4] (10.5ns)   --->   "%somme_7_1_2 = fadd i32 %somme_6_1_2, i32 %mul43_3_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3323 'fadd' 'somme_7_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 196> <Delay = 10.5>
ST_209 : Operation 3324 [3/4] (10.5ns)   --->   "%somme_7_1_2 = fadd i32 %somme_6_1_2, i32 %mul43_3_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3324 'fadd' 'somme_7_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 197> <Delay = 10.5>
ST_210 : Operation 3325 [2/4] (10.5ns)   --->   "%somme_7_1_2 = fadd i32 %somme_6_1_2, i32 %mul43_3_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3325 'fadd' 'somme_7_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 198> <Delay = 10.5>
ST_211 : Operation 3326 [1/4] (10.5ns)   --->   "%somme_7_1_2 = fadd i32 %somme_6_1_2, i32 %mul43_3_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3326 'fadd' 'somme_7_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 199> <Delay = 10.5>
ST_212 : Operation 3327 [4/4] (10.5ns)   --->   "%somme_8_1_2 = fadd i32 %somme_7_1_2, i32 %mul43_4_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3327 'fadd' 'somme_8_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 200> <Delay = 10.5>
ST_213 : Operation 3328 [3/4] (10.5ns)   --->   "%somme_8_1_2 = fadd i32 %somme_7_1_2, i32 %mul43_4_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3328 'fadd' 'somme_8_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 201> <Delay = 10.5>
ST_214 : Operation 3329 [2/4] (10.5ns)   --->   "%somme_8_1_2 = fadd i32 %somme_7_1_2, i32 %mul43_4_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3329 'fadd' 'somme_8_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 202> <Delay = 10.5>
ST_215 : Operation 3330 [1/4] (10.5ns)   --->   "%somme_8_1_2 = fadd i32 %somme_7_1_2, i32 %mul43_4_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3330 'fadd' 'somme_8_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 203> <Delay = 10.5>
ST_216 : Operation 3331 [4/4] (10.5ns)   --->   "%somme_2_1_2 = fadd i32 %somme_8_1_2, i32 %mul43_5_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3331 'fadd' 'somme_2_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 204> <Delay = 10.5>
ST_217 : Operation 3332 [3/4] (10.5ns)   --->   "%somme_2_1_2 = fadd i32 %somme_8_1_2, i32 %mul43_5_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3332 'fadd' 'somme_2_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 205> <Delay = 10.5>
ST_218 : Operation 3333 [2/4] (10.5ns)   --->   "%somme_2_1_2 = fadd i32 %somme_8_1_2, i32 %mul43_5_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3333 'fadd' 'somme_2_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 206> <Delay = 10.5>
ST_219 : Operation 3334 [1/4] (10.5ns)   --->   "%somme_2_1_2 = fadd i32 %somme_8_1_2, i32 %mul43_5_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3334 'fadd' 'somme_2_1_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 207> <Delay = 10.5>
ST_220 : Operation 3335 [4/4] (10.5ns)   --->   "%somme_4_1_3 = fadd i32 %somme_2_1_2, i32 %mul2_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3335 'fadd' 'somme_4_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 208> <Delay = 10.5>
ST_221 : Operation 3336 [3/4] (10.5ns)   --->   "%somme_4_1_3 = fadd i32 %somme_2_1_2, i32 %mul2_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3336 'fadd' 'somme_4_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 209> <Delay = 10.5>
ST_222 : Operation 3337 [2/4] (10.5ns)   --->   "%somme_4_1_3 = fadd i32 %somme_2_1_2, i32 %mul2_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3337 'fadd' 'somme_4_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 210> <Delay = 10.5>
ST_223 : Operation 3338 [1/4] (10.5ns)   --->   "%somme_4_1_3 = fadd i32 %somme_2_1_2, i32 %mul2_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3338 'fadd' 'somme_4_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 211> <Delay = 10.5>
ST_224 : Operation 3339 [4/4] (10.5ns)   --->   "%somme_5_1_3 = fadd i32 %somme_4_1_3, i32 %mul43_1_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3339 'fadd' 'somme_5_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 212> <Delay = 10.5>
ST_225 : Operation 3340 [3/4] (10.5ns)   --->   "%somme_5_1_3 = fadd i32 %somme_4_1_3, i32 %mul43_1_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3340 'fadd' 'somme_5_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 213> <Delay = 10.5>
ST_226 : Operation 3341 [2/4] (10.5ns)   --->   "%somme_5_1_3 = fadd i32 %somme_4_1_3, i32 %mul43_1_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3341 'fadd' 'somme_5_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 214> <Delay = 10.5>
ST_227 : Operation 3342 [1/4] (10.5ns)   --->   "%somme_5_1_3 = fadd i32 %somme_4_1_3, i32 %mul43_1_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3342 'fadd' 'somme_5_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 215> <Delay = 10.5>
ST_228 : Operation 3343 [4/4] (10.5ns)   --->   "%somme_6_1_3 = fadd i32 %somme_5_1_3, i32 %mul43_2_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3343 'fadd' 'somme_6_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 216> <Delay = 10.5>
ST_229 : Operation 3344 [3/4] (10.5ns)   --->   "%somme_6_1_3 = fadd i32 %somme_5_1_3, i32 %mul43_2_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3344 'fadd' 'somme_6_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 217> <Delay = 10.5>
ST_230 : Operation 3345 [2/4] (10.5ns)   --->   "%somme_6_1_3 = fadd i32 %somme_5_1_3, i32 %mul43_2_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3345 'fadd' 'somme_6_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 218> <Delay = 10.5>
ST_231 : Operation 3346 [1/4] (10.5ns)   --->   "%somme_6_1_3 = fadd i32 %somme_5_1_3, i32 %mul43_2_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3346 'fadd' 'somme_6_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 219> <Delay = 10.5>
ST_232 : Operation 3347 [4/4] (10.5ns)   --->   "%somme_7_1_3 = fadd i32 %somme_6_1_3, i32 %mul43_3_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3347 'fadd' 'somme_7_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 220> <Delay = 10.5>
ST_233 : Operation 3348 [3/4] (10.5ns)   --->   "%somme_7_1_3 = fadd i32 %somme_6_1_3, i32 %mul43_3_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3348 'fadd' 'somme_7_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 221> <Delay = 10.5>
ST_234 : Operation 3349 [2/4] (10.5ns)   --->   "%somme_7_1_3 = fadd i32 %somme_6_1_3, i32 %mul43_3_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3349 'fadd' 'somme_7_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 222> <Delay = 10.5>
ST_235 : Operation 3350 [1/4] (10.5ns)   --->   "%somme_7_1_3 = fadd i32 %somme_6_1_3, i32 %mul43_3_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3350 'fadd' 'somme_7_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 223> <Delay = 10.5>
ST_236 : Operation 3351 [4/4] (10.5ns)   --->   "%somme_8_1_3 = fadd i32 %somme_7_1_3, i32 %mul43_4_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3351 'fadd' 'somme_8_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 224> <Delay = 10.5>
ST_237 : Operation 3352 [3/4] (10.5ns)   --->   "%somme_8_1_3 = fadd i32 %somme_7_1_3, i32 %mul43_4_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3352 'fadd' 'somme_8_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 225> <Delay = 10.5>
ST_238 : Operation 3353 [2/4] (10.5ns)   --->   "%somme_8_1_3 = fadd i32 %somme_7_1_3, i32 %mul43_4_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3353 'fadd' 'somme_8_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 226> <Delay = 10.5>
ST_239 : Operation 3354 [1/4] (10.5ns)   --->   "%somme_8_1_3 = fadd i32 %somme_7_1_3, i32 %mul43_4_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3354 'fadd' 'somme_8_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 227> <Delay = 10.5>
ST_240 : Operation 3355 [4/4] (10.5ns)   --->   "%somme_2_1_3 = fadd i32 %somme_8_1_3, i32 %mul43_5_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3355 'fadd' 'somme_2_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 228> <Delay = 10.5>
ST_241 : Operation 3356 [3/4] (10.5ns)   --->   "%somme_2_1_3 = fadd i32 %somme_8_1_3, i32 %mul43_5_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3356 'fadd' 'somme_2_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 229> <Delay = 10.5>
ST_242 : Operation 3357 [2/4] (10.5ns)   --->   "%somme_2_1_3 = fadd i32 %somme_8_1_3, i32 %mul43_5_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3357 'fadd' 'somme_2_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 230> <Delay = 10.5>
ST_243 : Operation 3358 [1/4] (10.5ns)   --->   "%somme_2_1_3 = fadd i32 %somme_8_1_3, i32 %mul43_5_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3358 'fadd' 'somme_2_1_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 231> <Delay = 10.5>
ST_244 : Operation 3359 [4/4] (10.5ns)   --->   "%somme_4_1_4 = fadd i32 %somme_2_1_3, i32 %mul2_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3359 'fadd' 'somme_4_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 232> <Delay = 10.5>
ST_245 : Operation 3360 [3/4] (10.5ns)   --->   "%somme_4_1_4 = fadd i32 %somme_2_1_3, i32 %mul2_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3360 'fadd' 'somme_4_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 233> <Delay = 10.5>
ST_246 : Operation 3361 [2/4] (10.5ns)   --->   "%somme_4_1_4 = fadd i32 %somme_2_1_3, i32 %mul2_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3361 'fadd' 'somme_4_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 234> <Delay = 10.5>
ST_247 : Operation 3362 [1/4] (10.5ns)   --->   "%somme_4_1_4 = fadd i32 %somme_2_1_3, i32 %mul2_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3362 'fadd' 'somme_4_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 235> <Delay = 10.5>
ST_248 : Operation 3363 [4/4] (10.5ns)   --->   "%somme_5_1_4 = fadd i32 %somme_4_1_4, i32 %mul43_1_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3363 'fadd' 'somme_5_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 236> <Delay = 10.5>
ST_249 : Operation 3364 [3/4] (10.5ns)   --->   "%somme_5_1_4 = fadd i32 %somme_4_1_4, i32 %mul43_1_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3364 'fadd' 'somme_5_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 237> <Delay = 10.5>
ST_250 : Operation 3365 [2/4] (10.5ns)   --->   "%somme_5_1_4 = fadd i32 %somme_4_1_4, i32 %mul43_1_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3365 'fadd' 'somme_5_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 238> <Delay = 10.5>
ST_251 : Operation 3366 [1/4] (10.5ns)   --->   "%somme_5_1_4 = fadd i32 %somme_4_1_4, i32 %mul43_1_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3366 'fadd' 'somme_5_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 239> <Delay = 10.5>
ST_252 : Operation 3367 [4/4] (10.5ns)   --->   "%somme_6_1_4 = fadd i32 %somme_5_1_4, i32 %mul43_2_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3367 'fadd' 'somme_6_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 240> <Delay = 10.5>
ST_253 : Operation 3368 [3/4] (10.5ns)   --->   "%somme_6_1_4 = fadd i32 %somme_5_1_4, i32 %mul43_2_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3368 'fadd' 'somme_6_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 241> <Delay = 10.5>
ST_254 : Operation 3369 [2/4] (10.5ns)   --->   "%somme_6_1_4 = fadd i32 %somme_5_1_4, i32 %mul43_2_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3369 'fadd' 'somme_6_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 242> <Delay = 10.5>
ST_255 : Operation 3370 [1/4] (10.5ns)   --->   "%somme_6_1_4 = fadd i32 %somme_5_1_4, i32 %mul43_2_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3370 'fadd' 'somme_6_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 243> <Delay = 10.5>
ST_256 : Operation 3371 [4/4] (10.5ns)   --->   "%somme_7_1_4 = fadd i32 %somme_6_1_4, i32 %mul43_3_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3371 'fadd' 'somme_7_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 244> <Delay = 10.5>
ST_257 : Operation 3372 [3/4] (10.5ns)   --->   "%somme_7_1_4 = fadd i32 %somme_6_1_4, i32 %mul43_3_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3372 'fadd' 'somme_7_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 245> <Delay = 10.5>
ST_258 : Operation 3373 [2/4] (10.5ns)   --->   "%somme_7_1_4 = fadd i32 %somme_6_1_4, i32 %mul43_3_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3373 'fadd' 'somme_7_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 246> <Delay = 10.5>
ST_259 : Operation 3374 [1/4] (10.5ns)   --->   "%somme_7_1_4 = fadd i32 %somme_6_1_4, i32 %mul43_3_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3374 'fadd' 'somme_7_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 247> <Delay = 10.5>
ST_260 : Operation 3375 [4/4] (10.5ns)   --->   "%somme_8_1_4 = fadd i32 %somme_7_1_4, i32 %mul43_4_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3375 'fadd' 'somme_8_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 248> <Delay = 10.5>
ST_261 : Operation 3376 [3/4] (10.5ns)   --->   "%somme_8_1_4 = fadd i32 %somme_7_1_4, i32 %mul43_4_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3376 'fadd' 'somme_8_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 249> <Delay = 10.5>
ST_262 : Operation 3377 [2/4] (10.5ns)   --->   "%somme_8_1_4 = fadd i32 %somme_7_1_4, i32 %mul43_4_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3377 'fadd' 'somme_8_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 250> <Delay = 10.5>
ST_263 : Operation 3378 [1/4] (10.5ns)   --->   "%somme_8_1_4 = fadd i32 %somme_7_1_4, i32 %mul43_4_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3378 'fadd' 'somme_8_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 251> <Delay = 10.5>
ST_264 : Operation 3379 [4/4] (10.5ns)   --->   "%somme_2_1_4 = fadd i32 %somme_8_1_4, i32 %mul43_5_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3379 'fadd' 'somme_2_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 252> <Delay = 10.5>
ST_265 : Operation 3380 [3/4] (10.5ns)   --->   "%somme_2_1_4 = fadd i32 %somme_8_1_4, i32 %mul43_5_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3380 'fadd' 'somme_2_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 253> <Delay = 10.5>
ST_266 : Operation 3381 [2/4] (10.5ns)   --->   "%somme_2_1_4 = fadd i32 %somme_8_1_4, i32 %mul43_5_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3381 'fadd' 'somme_2_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 254> <Delay = 10.5>
ST_267 : Operation 3382 [1/4] (10.5ns)   --->   "%somme_2_1_4 = fadd i32 %somme_8_1_4, i32 %mul43_5_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3382 'fadd' 'somme_2_1_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 255> <Delay = 10.5>
ST_268 : Operation 3383 [4/4] (10.5ns)   --->   "%somme_4_2 = fadd i32 %somme_2_1_4, i32 %mul2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3383 'fadd' 'somme_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 256> <Delay = 10.5>
ST_269 : Operation 3384 [3/4] (10.5ns)   --->   "%somme_4_2 = fadd i32 %somme_2_1_4, i32 %mul2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3384 'fadd' 'somme_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 257> <Delay = 10.5>
ST_270 : Operation 3385 [2/4] (10.5ns)   --->   "%somme_4_2 = fadd i32 %somme_2_1_4, i32 %mul2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3385 'fadd' 'somme_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 258> <Delay = 10.5>
ST_271 : Operation 3386 [1/4] (10.5ns)   --->   "%somme_4_2 = fadd i32 %somme_2_1_4, i32 %mul2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3386 'fadd' 'somme_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 259> <Delay = 10.5>
ST_272 : Operation 3387 [4/4] (10.5ns)   --->   "%somme_5_2 = fadd i32 %somme_4_2, i32 %mul43_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3387 'fadd' 'somme_5_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 260> <Delay = 10.5>
ST_273 : Operation 3388 [3/4] (10.5ns)   --->   "%somme_5_2 = fadd i32 %somme_4_2, i32 %mul43_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3388 'fadd' 'somme_5_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 261> <Delay = 10.5>
ST_274 : Operation 3389 [2/4] (10.5ns)   --->   "%somme_5_2 = fadd i32 %somme_4_2, i32 %mul43_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3389 'fadd' 'somme_5_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 262> <Delay = 10.5>
ST_275 : Operation 3390 [1/4] (10.5ns)   --->   "%somme_5_2 = fadd i32 %somme_4_2, i32 %mul43_1_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3390 'fadd' 'somme_5_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 263> <Delay = 10.5>
ST_276 : Operation 3391 [4/4] (10.5ns)   --->   "%somme_6_2 = fadd i32 %somme_5_2, i32 %mul43_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3391 'fadd' 'somme_6_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 264> <Delay = 10.5>
ST_277 : Operation 3392 [3/4] (10.5ns)   --->   "%somme_6_2 = fadd i32 %somme_5_2, i32 %mul43_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3392 'fadd' 'somme_6_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 265> <Delay = 10.5>
ST_278 : Operation 3393 [2/4] (10.5ns)   --->   "%somme_6_2 = fadd i32 %somme_5_2, i32 %mul43_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3393 'fadd' 'somme_6_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 266> <Delay = 10.5>
ST_279 : Operation 3394 [1/4] (10.5ns)   --->   "%somme_6_2 = fadd i32 %somme_5_2, i32 %mul43_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3394 'fadd' 'somme_6_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 267> <Delay = 10.5>
ST_280 : Operation 3395 [4/4] (10.5ns)   --->   "%somme_7_2 = fadd i32 %somme_6_2, i32 %mul43_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3395 'fadd' 'somme_7_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 268> <Delay = 10.5>
ST_281 : Operation 3396 [3/4] (10.5ns)   --->   "%somme_7_2 = fadd i32 %somme_6_2, i32 %mul43_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3396 'fadd' 'somme_7_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 269> <Delay = 10.5>
ST_282 : Operation 3397 [2/4] (10.5ns)   --->   "%somme_7_2 = fadd i32 %somme_6_2, i32 %mul43_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3397 'fadd' 'somme_7_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 270> <Delay = 10.5>
ST_283 : Operation 3398 [1/4] (10.5ns)   --->   "%somme_7_2 = fadd i32 %somme_6_2, i32 %mul43_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3398 'fadd' 'somme_7_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 271> <Delay = 10.5>
ST_284 : Operation 3399 [4/4] (10.5ns)   --->   "%somme_8_2 = fadd i32 %somme_7_2, i32 %mul43_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3399 'fadd' 'somme_8_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 272> <Delay = 10.5>
ST_285 : Operation 3400 [3/4] (10.5ns)   --->   "%somme_8_2 = fadd i32 %somme_7_2, i32 %mul43_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3400 'fadd' 'somme_8_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 273> <Delay = 10.5>
ST_286 : Operation 3401 [2/4] (10.5ns)   --->   "%somme_8_2 = fadd i32 %somme_7_2, i32 %mul43_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3401 'fadd' 'somme_8_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 274> <Delay = 10.5>
ST_287 : Operation 3402 [1/4] (10.5ns)   --->   "%somme_8_2 = fadd i32 %somme_7_2, i32 %mul43_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3402 'fadd' 'somme_8_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 275> <Delay = 10.5>
ST_288 : Operation 3403 [4/4] (10.5ns)   --->   "%somme_2_2 = fadd i32 %somme_8_2, i32 %mul43_5_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3403 'fadd' 'somme_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 276> <Delay = 10.5>
ST_289 : Operation 3404 [3/4] (10.5ns)   --->   "%somme_2_2 = fadd i32 %somme_8_2, i32 %mul43_5_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3404 'fadd' 'somme_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 277> <Delay = 10.5>
ST_290 : Operation 3405 [2/4] (10.5ns)   --->   "%somme_2_2 = fadd i32 %somme_8_2, i32 %mul43_5_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3405 'fadd' 'somme_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 278> <Delay = 10.5>
ST_291 : Operation 3406 [1/4] (10.5ns)   --->   "%somme_2_2 = fadd i32 %somme_8_2, i32 %mul43_5_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3406 'fadd' 'somme_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 279> <Delay = 10.5>
ST_292 : Operation 3407 [4/4] (10.5ns)   --->   "%somme_4_2_1 = fadd i32 %somme_2_2, i32 %mul2_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3407 'fadd' 'somme_4_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 280> <Delay = 10.5>
ST_293 : Operation 3408 [3/4] (10.5ns)   --->   "%somme_4_2_1 = fadd i32 %somme_2_2, i32 %mul2_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3408 'fadd' 'somme_4_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 281> <Delay = 10.5>
ST_294 : Operation 3409 [2/4] (10.5ns)   --->   "%somme_4_2_1 = fadd i32 %somme_2_2, i32 %mul2_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3409 'fadd' 'somme_4_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 282> <Delay = 10.5>
ST_295 : Operation 3410 [1/4] (10.5ns)   --->   "%somme_4_2_1 = fadd i32 %somme_2_2, i32 %mul2_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3410 'fadd' 'somme_4_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 283> <Delay = 10.5>
ST_296 : Operation 3411 [4/4] (10.5ns)   --->   "%somme_5_2_1 = fadd i32 %somme_4_2_1, i32 %mul43_1_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3411 'fadd' 'somme_5_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 284> <Delay = 10.5>
ST_297 : Operation 3412 [3/4] (10.5ns)   --->   "%somme_5_2_1 = fadd i32 %somme_4_2_1, i32 %mul43_1_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3412 'fadd' 'somme_5_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 285> <Delay = 10.5>
ST_298 : Operation 3413 [2/4] (10.5ns)   --->   "%somme_5_2_1 = fadd i32 %somme_4_2_1, i32 %mul43_1_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3413 'fadd' 'somme_5_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 286> <Delay = 10.5>
ST_299 : Operation 3414 [1/4] (10.5ns)   --->   "%somme_5_2_1 = fadd i32 %somme_4_2_1, i32 %mul43_1_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3414 'fadd' 'somme_5_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 287> <Delay = 10.5>
ST_300 : Operation 3415 [4/4] (10.5ns)   --->   "%somme_6_2_1 = fadd i32 %somme_5_2_1, i32 %mul43_2_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3415 'fadd' 'somme_6_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 288> <Delay = 10.5>
ST_301 : Operation 3416 [3/4] (10.5ns)   --->   "%somme_6_2_1 = fadd i32 %somme_5_2_1, i32 %mul43_2_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3416 'fadd' 'somme_6_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 289> <Delay = 10.5>
ST_302 : Operation 3417 [2/4] (10.5ns)   --->   "%somme_6_2_1 = fadd i32 %somme_5_2_1, i32 %mul43_2_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3417 'fadd' 'somme_6_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 290> <Delay = 10.5>
ST_303 : Operation 3418 [1/4] (10.5ns)   --->   "%somme_6_2_1 = fadd i32 %somme_5_2_1, i32 %mul43_2_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3418 'fadd' 'somme_6_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 291> <Delay = 10.5>
ST_304 : Operation 3419 [4/4] (10.5ns)   --->   "%somme_7_2_1 = fadd i32 %somme_6_2_1, i32 %mul43_3_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3419 'fadd' 'somme_7_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 292> <Delay = 10.5>
ST_305 : Operation 3420 [3/4] (10.5ns)   --->   "%somme_7_2_1 = fadd i32 %somme_6_2_1, i32 %mul43_3_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3420 'fadd' 'somme_7_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 293> <Delay = 10.5>
ST_306 : Operation 3421 [2/4] (10.5ns)   --->   "%somme_7_2_1 = fadd i32 %somme_6_2_1, i32 %mul43_3_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3421 'fadd' 'somme_7_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 294> <Delay = 10.5>
ST_307 : Operation 3422 [1/4] (10.5ns)   --->   "%somme_7_2_1 = fadd i32 %somme_6_2_1, i32 %mul43_3_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3422 'fadd' 'somme_7_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 295> <Delay = 10.5>
ST_308 : Operation 3423 [4/4] (10.5ns)   --->   "%somme_8_2_1 = fadd i32 %somme_7_2_1, i32 %mul43_4_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3423 'fadd' 'somme_8_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 296> <Delay = 10.5>
ST_309 : Operation 3424 [3/4] (10.5ns)   --->   "%somme_8_2_1 = fadd i32 %somme_7_2_1, i32 %mul43_4_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3424 'fadd' 'somme_8_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 297> <Delay = 10.5>
ST_310 : Operation 3425 [2/4] (10.5ns)   --->   "%somme_8_2_1 = fadd i32 %somme_7_2_1, i32 %mul43_4_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3425 'fadd' 'somme_8_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 298> <Delay = 10.5>
ST_311 : Operation 3426 [1/4] (10.5ns)   --->   "%somme_8_2_1 = fadd i32 %somme_7_2_1, i32 %mul43_4_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3426 'fadd' 'somme_8_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 299> <Delay = 10.5>
ST_312 : Operation 3427 [4/4] (10.5ns)   --->   "%somme_2_2_1 = fadd i32 %somme_8_2_1, i32 %mul43_5_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3427 'fadd' 'somme_2_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 300> <Delay = 10.5>
ST_313 : Operation 3428 [3/4] (10.5ns)   --->   "%somme_2_2_1 = fadd i32 %somme_8_2_1, i32 %mul43_5_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3428 'fadd' 'somme_2_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 301> <Delay = 10.5>
ST_314 : Operation 3429 [2/4] (10.5ns)   --->   "%somme_2_2_1 = fadd i32 %somme_8_2_1, i32 %mul43_5_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3429 'fadd' 'somme_2_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 302> <Delay = 10.5>
ST_315 : Operation 3430 [1/4] (10.5ns)   --->   "%somme_2_2_1 = fadd i32 %somme_8_2_1, i32 %mul43_5_2_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3430 'fadd' 'somme_2_2_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 303> <Delay = 10.5>
ST_316 : Operation 3431 [4/4] (10.5ns)   --->   "%somme_4_2_2 = fadd i32 %somme_2_2_1, i32 %mul2_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3431 'fadd' 'somme_4_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 304> <Delay = 10.5>
ST_317 : Operation 3432 [3/4] (10.5ns)   --->   "%somme_4_2_2 = fadd i32 %somme_2_2_1, i32 %mul2_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3432 'fadd' 'somme_4_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 305> <Delay = 10.5>
ST_318 : Operation 3433 [2/4] (10.5ns)   --->   "%somme_4_2_2 = fadd i32 %somme_2_2_1, i32 %mul2_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3433 'fadd' 'somme_4_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 306> <Delay = 10.5>
ST_319 : Operation 3434 [1/4] (10.5ns)   --->   "%somme_4_2_2 = fadd i32 %somme_2_2_1, i32 %mul2_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3434 'fadd' 'somme_4_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 307> <Delay = 10.5>
ST_320 : Operation 3435 [4/4] (10.5ns)   --->   "%somme_5_2_2 = fadd i32 %somme_4_2_2, i32 %mul43_1_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3435 'fadd' 'somme_5_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 308> <Delay = 10.5>
ST_321 : Operation 3436 [3/4] (10.5ns)   --->   "%somme_5_2_2 = fadd i32 %somme_4_2_2, i32 %mul43_1_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3436 'fadd' 'somme_5_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 309> <Delay = 10.5>
ST_322 : Operation 3437 [2/4] (10.5ns)   --->   "%somme_5_2_2 = fadd i32 %somme_4_2_2, i32 %mul43_1_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3437 'fadd' 'somme_5_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 310> <Delay = 10.5>
ST_323 : Operation 3438 [1/4] (10.5ns)   --->   "%somme_5_2_2 = fadd i32 %somme_4_2_2, i32 %mul43_1_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3438 'fadd' 'somme_5_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 311> <Delay = 10.5>
ST_324 : Operation 3439 [4/4] (10.5ns)   --->   "%somme_6_2_2 = fadd i32 %somme_5_2_2, i32 %mul43_2_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3439 'fadd' 'somme_6_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 312> <Delay = 10.5>
ST_325 : Operation 3440 [3/4] (10.5ns)   --->   "%somme_6_2_2 = fadd i32 %somme_5_2_2, i32 %mul43_2_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3440 'fadd' 'somme_6_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 313> <Delay = 10.5>
ST_326 : Operation 3441 [2/4] (10.5ns)   --->   "%somme_6_2_2 = fadd i32 %somme_5_2_2, i32 %mul43_2_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3441 'fadd' 'somme_6_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 314> <Delay = 10.5>
ST_327 : Operation 3442 [1/4] (10.5ns)   --->   "%somme_6_2_2 = fadd i32 %somme_5_2_2, i32 %mul43_2_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3442 'fadd' 'somme_6_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 315> <Delay = 10.5>
ST_328 : Operation 3443 [4/4] (10.5ns)   --->   "%somme_7_2_2 = fadd i32 %somme_6_2_2, i32 %mul43_3_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3443 'fadd' 'somme_7_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 316> <Delay = 10.5>
ST_329 : Operation 3444 [3/4] (10.5ns)   --->   "%somme_7_2_2 = fadd i32 %somme_6_2_2, i32 %mul43_3_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3444 'fadd' 'somme_7_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 317> <Delay = 10.5>
ST_330 : Operation 3445 [2/4] (10.5ns)   --->   "%somme_7_2_2 = fadd i32 %somme_6_2_2, i32 %mul43_3_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3445 'fadd' 'somme_7_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 318> <Delay = 10.5>
ST_331 : Operation 3446 [1/4] (10.5ns)   --->   "%somme_7_2_2 = fadd i32 %somme_6_2_2, i32 %mul43_3_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3446 'fadd' 'somme_7_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 319> <Delay = 0.00>

State 333 <SV = 320> <Delay = 10.5>
ST_333 : Operation 3447 [4/4] (10.5ns)   --->   "%somme_8_2_2 = fadd i32 %somme_7_2_2, i32 %mul43_4_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3447 'fadd' 'somme_8_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 321> <Delay = 10.5>
ST_334 : Operation 3448 [3/4] (10.5ns)   --->   "%somme_8_2_2 = fadd i32 %somme_7_2_2, i32 %mul43_4_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3448 'fadd' 'somme_8_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 322> <Delay = 10.5>
ST_335 : Operation 3449 [2/4] (10.5ns)   --->   "%somme_8_2_2 = fadd i32 %somme_7_2_2, i32 %mul43_4_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3449 'fadd' 'somme_8_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 323> <Delay = 10.5>
ST_336 : Operation 3450 [1/4] (10.5ns)   --->   "%somme_8_2_2 = fadd i32 %somme_7_2_2, i32 %mul43_4_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3450 'fadd' 'somme_8_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 324> <Delay = 10.5>
ST_337 : Operation 3451 [4/4] (10.5ns)   --->   "%somme_2_2_2 = fadd i32 %somme_8_2_2, i32 %mul43_5_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3451 'fadd' 'somme_2_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 325> <Delay = 10.5>
ST_338 : Operation 3452 [3/4] (10.5ns)   --->   "%somme_2_2_2 = fadd i32 %somme_8_2_2, i32 %mul43_5_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3452 'fadd' 'somme_2_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 326> <Delay = 10.5>
ST_339 : Operation 3453 [2/4] (10.5ns)   --->   "%somme_2_2_2 = fadd i32 %somme_8_2_2, i32 %mul43_5_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3453 'fadd' 'somme_2_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 327> <Delay = 10.5>
ST_340 : Operation 3454 [1/4] (10.5ns)   --->   "%somme_2_2_2 = fadd i32 %somme_8_2_2, i32 %mul43_5_2_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3454 'fadd' 'somme_2_2_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 328> <Delay = 10.5>
ST_341 : Operation 3455 [4/4] (10.5ns)   --->   "%somme_4_2_3 = fadd i32 %somme_2_2_2, i32 %mul2_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3455 'fadd' 'somme_4_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 329> <Delay = 10.5>
ST_342 : Operation 3456 [3/4] (10.5ns)   --->   "%somme_4_2_3 = fadd i32 %somme_2_2_2, i32 %mul2_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3456 'fadd' 'somme_4_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 330> <Delay = 10.5>
ST_343 : Operation 3457 [2/4] (10.5ns)   --->   "%somme_4_2_3 = fadd i32 %somme_2_2_2, i32 %mul2_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3457 'fadd' 'somme_4_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 331> <Delay = 10.5>
ST_344 : Operation 3458 [1/4] (10.5ns)   --->   "%somme_4_2_3 = fadd i32 %somme_2_2_2, i32 %mul2_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3458 'fadd' 'somme_4_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 332> <Delay = 10.5>
ST_345 : Operation 3459 [4/4] (10.5ns)   --->   "%somme_5_2_3 = fadd i32 %somme_4_2_3, i32 %mul43_1_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3459 'fadd' 'somme_5_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 333> <Delay = 10.5>
ST_346 : Operation 3460 [3/4] (10.5ns)   --->   "%somme_5_2_3 = fadd i32 %somme_4_2_3, i32 %mul43_1_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3460 'fadd' 'somme_5_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 334> <Delay = 10.5>
ST_347 : Operation 3461 [2/4] (10.5ns)   --->   "%somme_5_2_3 = fadd i32 %somme_4_2_3, i32 %mul43_1_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3461 'fadd' 'somme_5_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 335> <Delay = 10.5>
ST_348 : Operation 3462 [1/4] (10.5ns)   --->   "%somme_5_2_3 = fadd i32 %somme_4_2_3, i32 %mul43_1_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3462 'fadd' 'somme_5_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 336> <Delay = 10.5>
ST_349 : Operation 3463 [4/4] (10.5ns)   --->   "%somme_6_2_3 = fadd i32 %somme_5_2_3, i32 %mul43_2_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3463 'fadd' 'somme_6_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 337> <Delay = 10.5>
ST_350 : Operation 3464 [3/4] (10.5ns)   --->   "%somme_6_2_3 = fadd i32 %somme_5_2_3, i32 %mul43_2_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3464 'fadd' 'somme_6_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 338> <Delay = 10.5>
ST_351 : Operation 3465 [2/4] (10.5ns)   --->   "%somme_6_2_3 = fadd i32 %somme_5_2_3, i32 %mul43_2_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3465 'fadd' 'somme_6_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 339> <Delay = 10.5>
ST_352 : Operation 3466 [1/4] (10.5ns)   --->   "%somme_6_2_3 = fadd i32 %somme_5_2_3, i32 %mul43_2_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3466 'fadd' 'somme_6_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 340> <Delay = 10.5>
ST_353 : Operation 3467 [4/4] (10.5ns)   --->   "%somme_7_2_3 = fadd i32 %somme_6_2_3, i32 %mul43_3_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3467 'fadd' 'somme_7_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 341> <Delay = 10.5>
ST_354 : Operation 3468 [3/4] (10.5ns)   --->   "%somme_7_2_3 = fadd i32 %somme_6_2_3, i32 %mul43_3_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3468 'fadd' 'somme_7_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 342> <Delay = 10.5>
ST_355 : Operation 3469 [2/4] (10.5ns)   --->   "%somme_7_2_3 = fadd i32 %somme_6_2_3, i32 %mul43_3_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3469 'fadd' 'somme_7_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 343> <Delay = 10.5>
ST_356 : Operation 3470 [1/4] (10.5ns)   --->   "%somme_7_2_3 = fadd i32 %somme_6_2_3, i32 %mul43_3_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3470 'fadd' 'somme_7_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 344> <Delay = 10.5>
ST_357 : Operation 3471 [4/4] (10.5ns)   --->   "%somme_8_2_3 = fadd i32 %somme_7_2_3, i32 %mul43_4_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3471 'fadd' 'somme_8_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 345> <Delay = 10.5>
ST_358 : Operation 3472 [3/4] (10.5ns)   --->   "%somme_8_2_3 = fadd i32 %somme_7_2_3, i32 %mul43_4_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3472 'fadd' 'somme_8_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 346> <Delay = 10.5>
ST_359 : Operation 3473 [2/4] (10.5ns)   --->   "%somme_8_2_3 = fadd i32 %somme_7_2_3, i32 %mul43_4_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3473 'fadd' 'somme_8_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 347> <Delay = 10.5>
ST_360 : Operation 3474 [1/4] (10.5ns)   --->   "%somme_8_2_3 = fadd i32 %somme_7_2_3, i32 %mul43_4_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3474 'fadd' 'somme_8_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 348> <Delay = 10.5>
ST_361 : Operation 3475 [4/4] (10.5ns)   --->   "%somme_2_2_3 = fadd i32 %somme_8_2_3, i32 %mul43_5_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3475 'fadd' 'somme_2_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 349> <Delay = 10.5>
ST_362 : Operation 3476 [3/4] (10.5ns)   --->   "%somme_2_2_3 = fadd i32 %somme_8_2_3, i32 %mul43_5_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3476 'fadd' 'somme_2_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 350> <Delay = 10.5>
ST_363 : Operation 3477 [2/4] (10.5ns)   --->   "%somme_2_2_3 = fadd i32 %somme_8_2_3, i32 %mul43_5_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3477 'fadd' 'somme_2_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 351> <Delay = 10.5>
ST_364 : Operation 3478 [1/4] (10.5ns)   --->   "%somme_2_2_3 = fadd i32 %somme_8_2_3, i32 %mul43_5_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3478 'fadd' 'somme_2_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 352> <Delay = 10.5>
ST_365 : Operation 3479 [4/4] (10.5ns)   --->   "%somme_4_2_4 = fadd i32 %somme_2_2_3, i32 %mul2_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3479 'fadd' 'somme_4_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 353> <Delay = 10.5>
ST_366 : Operation 3480 [3/4] (10.5ns)   --->   "%somme_4_2_4 = fadd i32 %somme_2_2_3, i32 %mul2_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3480 'fadd' 'somme_4_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 354> <Delay = 10.5>
ST_367 : Operation 3481 [2/4] (10.5ns)   --->   "%somme_4_2_4 = fadd i32 %somme_2_2_3, i32 %mul2_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3481 'fadd' 'somme_4_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 355> <Delay = 10.5>
ST_368 : Operation 3482 [1/4] (10.5ns)   --->   "%somme_4_2_4 = fadd i32 %somme_2_2_3, i32 %mul2_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3482 'fadd' 'somme_4_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 356> <Delay = 10.5>
ST_369 : Operation 3483 [4/4] (10.5ns)   --->   "%somme_5_2_4 = fadd i32 %somme_4_2_4, i32 %mul43_1_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3483 'fadd' 'somme_5_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 357> <Delay = 10.5>
ST_370 : Operation 3484 [3/4] (10.5ns)   --->   "%somme_5_2_4 = fadd i32 %somme_4_2_4, i32 %mul43_1_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3484 'fadd' 'somme_5_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 358> <Delay = 10.5>
ST_371 : Operation 3485 [2/4] (10.5ns)   --->   "%somme_5_2_4 = fadd i32 %somme_4_2_4, i32 %mul43_1_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3485 'fadd' 'somme_5_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 359> <Delay = 10.5>
ST_372 : Operation 3486 [1/4] (10.5ns)   --->   "%somme_5_2_4 = fadd i32 %somme_4_2_4, i32 %mul43_1_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3486 'fadd' 'somme_5_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 360> <Delay = 10.5>
ST_373 : Operation 3487 [4/4] (10.5ns)   --->   "%somme_6_2_4 = fadd i32 %somme_5_2_4, i32 %mul43_2_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3487 'fadd' 'somme_6_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 361> <Delay = 10.5>
ST_374 : Operation 3488 [3/4] (10.5ns)   --->   "%somme_6_2_4 = fadd i32 %somme_5_2_4, i32 %mul43_2_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3488 'fadd' 'somme_6_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 362> <Delay = 10.5>
ST_375 : Operation 3489 [2/4] (10.5ns)   --->   "%somme_6_2_4 = fadd i32 %somme_5_2_4, i32 %mul43_2_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3489 'fadd' 'somme_6_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 363> <Delay = 10.5>
ST_376 : Operation 3490 [1/4] (10.5ns)   --->   "%somme_6_2_4 = fadd i32 %somme_5_2_4, i32 %mul43_2_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3490 'fadd' 'somme_6_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 364> <Delay = 10.5>
ST_377 : Operation 3491 [4/4] (10.5ns)   --->   "%somme_7_2_4 = fadd i32 %somme_6_2_4, i32 %mul43_3_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3491 'fadd' 'somme_7_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 365> <Delay = 10.5>
ST_378 : Operation 3492 [3/4] (10.5ns)   --->   "%somme_7_2_4 = fadd i32 %somme_6_2_4, i32 %mul43_3_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3492 'fadd' 'somme_7_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 366> <Delay = 10.5>
ST_379 : Operation 3493 [2/4] (10.5ns)   --->   "%somme_7_2_4 = fadd i32 %somme_6_2_4, i32 %mul43_3_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3493 'fadd' 'somme_7_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 367> <Delay = 10.5>
ST_380 : Operation 3494 [1/4] (10.5ns)   --->   "%somme_7_2_4 = fadd i32 %somme_6_2_4, i32 %mul43_3_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3494 'fadd' 'somme_7_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 368> <Delay = 10.5>
ST_381 : Operation 3495 [4/4] (10.5ns)   --->   "%somme_8_2_4 = fadd i32 %somme_7_2_4, i32 %mul43_4_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3495 'fadd' 'somme_8_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 369> <Delay = 10.5>
ST_382 : Operation 3496 [3/4] (10.5ns)   --->   "%somme_8_2_4 = fadd i32 %somme_7_2_4, i32 %mul43_4_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3496 'fadd' 'somme_8_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 370> <Delay = 10.5>
ST_383 : Operation 3497 [2/4] (10.5ns)   --->   "%somme_8_2_4 = fadd i32 %somme_7_2_4, i32 %mul43_4_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3497 'fadd' 'somme_8_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 371> <Delay = 10.5>
ST_384 : Operation 3498 [1/4] (10.5ns)   --->   "%somme_8_2_4 = fadd i32 %somme_7_2_4, i32 %mul43_4_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3498 'fadd' 'somme_8_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 372> <Delay = 10.5>
ST_385 : Operation 3499 [4/4] (10.5ns)   --->   "%somme_2_2_4 = fadd i32 %somme_8_2_4, i32 %mul43_5_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3499 'fadd' 'somme_2_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 373> <Delay = 10.5>
ST_386 : Operation 3500 [3/4] (10.5ns)   --->   "%somme_2_2_4 = fadd i32 %somme_8_2_4, i32 %mul43_5_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3500 'fadd' 'somme_2_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 374> <Delay = 10.5>
ST_387 : Operation 3501 [2/4] (10.5ns)   --->   "%somme_2_2_4 = fadd i32 %somme_8_2_4, i32 %mul43_5_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3501 'fadd' 'somme_2_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 375> <Delay = 10.5>
ST_388 : Operation 3502 [1/4] (10.5ns)   --->   "%somme_2_2_4 = fadd i32 %somme_8_2_4, i32 %mul43_5_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3502 'fadd' 'somme_2_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 376> <Delay = 10.5>
ST_389 : Operation 3503 [4/4] (10.5ns)   --->   "%somme_4_3 = fadd i32 %somme_2_2_4, i32 %mul2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3503 'fadd' 'somme_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 377> <Delay = 10.5>
ST_390 : Operation 3504 [3/4] (10.5ns)   --->   "%somme_4_3 = fadd i32 %somme_2_2_4, i32 %mul2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3504 'fadd' 'somme_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 378> <Delay = 10.5>
ST_391 : Operation 3505 [2/4] (10.5ns)   --->   "%somme_4_3 = fadd i32 %somme_2_2_4, i32 %mul2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3505 'fadd' 'somme_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 379> <Delay = 10.5>
ST_392 : Operation 3506 [1/4] (10.5ns)   --->   "%somme_4_3 = fadd i32 %somme_2_2_4, i32 %mul2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3506 'fadd' 'somme_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 380> <Delay = 10.5>
ST_393 : Operation 3507 [4/4] (10.5ns)   --->   "%somme_5_3 = fadd i32 %somme_4_3, i32 %mul43_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3507 'fadd' 'somme_5_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 381> <Delay = 10.5>
ST_394 : Operation 3508 [3/4] (10.5ns)   --->   "%somme_5_3 = fadd i32 %somme_4_3, i32 %mul43_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3508 'fadd' 'somme_5_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 382> <Delay = 10.5>
ST_395 : Operation 3509 [2/4] (10.5ns)   --->   "%somme_5_3 = fadd i32 %somme_4_3, i32 %mul43_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3509 'fadd' 'somme_5_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 383> <Delay = 10.5>
ST_396 : Operation 3510 [1/4] (10.5ns)   --->   "%somme_5_3 = fadd i32 %somme_4_3, i32 %mul43_1_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3510 'fadd' 'somme_5_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 384> <Delay = 10.5>
ST_397 : Operation 3511 [4/4] (10.5ns)   --->   "%somme_6_3 = fadd i32 %somme_5_3, i32 %mul43_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3511 'fadd' 'somme_6_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 385> <Delay = 10.5>
ST_398 : Operation 3512 [3/4] (10.5ns)   --->   "%somme_6_3 = fadd i32 %somme_5_3, i32 %mul43_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3512 'fadd' 'somme_6_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 386> <Delay = 10.5>
ST_399 : Operation 3513 [2/4] (10.5ns)   --->   "%somme_6_3 = fadd i32 %somme_5_3, i32 %mul43_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3513 'fadd' 'somme_6_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 387> <Delay = 10.5>
ST_400 : Operation 3514 [1/4] (10.5ns)   --->   "%somme_6_3 = fadd i32 %somme_5_3, i32 %mul43_2_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3514 'fadd' 'somme_6_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 388> <Delay = 10.5>
ST_401 : Operation 3515 [4/4] (10.5ns)   --->   "%somme_7_3 = fadd i32 %somme_6_3, i32 %mul43_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3515 'fadd' 'somme_7_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 389> <Delay = 10.5>
ST_402 : Operation 3516 [3/4] (10.5ns)   --->   "%somme_7_3 = fadd i32 %somme_6_3, i32 %mul43_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3516 'fadd' 'somme_7_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 390> <Delay = 10.5>
ST_403 : Operation 3517 [2/4] (10.5ns)   --->   "%somme_7_3 = fadd i32 %somme_6_3, i32 %mul43_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3517 'fadd' 'somme_7_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 391> <Delay = 10.5>
ST_404 : Operation 3518 [1/4] (10.5ns)   --->   "%somme_7_3 = fadd i32 %somme_6_3, i32 %mul43_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3518 'fadd' 'somme_7_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 392> <Delay = 10.5>
ST_405 : Operation 3519 [4/4] (10.5ns)   --->   "%somme_8_3 = fadd i32 %somme_7_3, i32 %mul43_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3519 'fadd' 'somme_8_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 393> <Delay = 10.5>
ST_406 : Operation 3520 [3/4] (10.5ns)   --->   "%somme_8_3 = fadd i32 %somme_7_3, i32 %mul43_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3520 'fadd' 'somme_8_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 394> <Delay = 10.5>
ST_407 : Operation 3521 [2/4] (10.5ns)   --->   "%somme_8_3 = fadd i32 %somme_7_3, i32 %mul43_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3521 'fadd' 'somme_8_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 395> <Delay = 10.5>
ST_408 : Operation 3522 [1/4] (10.5ns)   --->   "%somme_8_3 = fadd i32 %somme_7_3, i32 %mul43_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3522 'fadd' 'somme_8_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 396> <Delay = 10.5>
ST_409 : Operation 3523 [4/4] (10.5ns)   --->   "%somme_2_3 = fadd i32 %somme_8_3, i32 %mul43_5_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3523 'fadd' 'somme_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 397> <Delay = 10.5>
ST_410 : Operation 3524 [3/4] (10.5ns)   --->   "%somme_2_3 = fadd i32 %somme_8_3, i32 %mul43_5_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3524 'fadd' 'somme_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 398> <Delay = 10.5>
ST_411 : Operation 3525 [2/4] (10.5ns)   --->   "%somme_2_3 = fadd i32 %somme_8_3, i32 %mul43_5_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3525 'fadd' 'somme_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 399> <Delay = 10.5>
ST_412 : Operation 3526 [1/4] (10.5ns)   --->   "%somme_2_3 = fadd i32 %somme_8_3, i32 %mul43_5_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3526 'fadd' 'somme_2_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 400> <Delay = 10.5>
ST_413 : Operation 3527 [4/4] (10.5ns)   --->   "%somme_4_3_1 = fadd i32 %somme_2_3, i32 %mul2_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3527 'fadd' 'somme_4_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 401> <Delay = 10.5>
ST_414 : Operation 3528 [3/4] (10.5ns)   --->   "%somme_4_3_1 = fadd i32 %somme_2_3, i32 %mul2_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3528 'fadd' 'somme_4_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 402> <Delay = 10.5>
ST_415 : Operation 3529 [2/4] (10.5ns)   --->   "%somme_4_3_1 = fadd i32 %somme_2_3, i32 %mul2_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3529 'fadd' 'somme_4_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 403> <Delay = 10.5>
ST_416 : Operation 3530 [1/4] (10.5ns)   --->   "%somme_4_3_1 = fadd i32 %somme_2_3, i32 %mul2_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3530 'fadd' 'somme_4_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 404> <Delay = 10.5>
ST_417 : Operation 3531 [4/4] (10.5ns)   --->   "%somme_5_3_1 = fadd i32 %somme_4_3_1, i32 %mul43_1_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3531 'fadd' 'somme_5_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 405> <Delay = 10.5>
ST_418 : Operation 3532 [3/4] (10.5ns)   --->   "%somme_5_3_1 = fadd i32 %somme_4_3_1, i32 %mul43_1_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3532 'fadd' 'somme_5_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 406> <Delay = 10.5>
ST_419 : Operation 3533 [2/4] (10.5ns)   --->   "%somme_5_3_1 = fadd i32 %somme_4_3_1, i32 %mul43_1_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3533 'fadd' 'somme_5_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 407> <Delay = 10.5>
ST_420 : Operation 3534 [1/4] (10.5ns)   --->   "%somme_5_3_1 = fadd i32 %somme_4_3_1, i32 %mul43_1_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3534 'fadd' 'somme_5_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 408> <Delay = 10.5>
ST_421 : Operation 3535 [4/4] (10.5ns)   --->   "%somme_6_3_1 = fadd i32 %somme_5_3_1, i32 %mul43_2_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3535 'fadd' 'somme_6_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 409> <Delay = 10.5>
ST_422 : Operation 3536 [3/4] (10.5ns)   --->   "%somme_6_3_1 = fadd i32 %somme_5_3_1, i32 %mul43_2_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3536 'fadd' 'somme_6_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 410> <Delay = 10.5>
ST_423 : Operation 3537 [2/4] (10.5ns)   --->   "%somme_6_3_1 = fadd i32 %somme_5_3_1, i32 %mul43_2_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3537 'fadd' 'somme_6_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 411> <Delay = 10.5>
ST_424 : Operation 3538 [1/4] (10.5ns)   --->   "%somme_6_3_1 = fadd i32 %somme_5_3_1, i32 %mul43_2_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3538 'fadd' 'somme_6_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 412> <Delay = 10.5>
ST_425 : Operation 3539 [4/4] (10.5ns)   --->   "%somme_7_3_1 = fadd i32 %somme_6_3_1, i32 %mul43_3_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3539 'fadd' 'somme_7_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 413> <Delay = 10.5>
ST_426 : Operation 3540 [3/4] (10.5ns)   --->   "%somme_7_3_1 = fadd i32 %somme_6_3_1, i32 %mul43_3_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3540 'fadd' 'somme_7_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 427 <SV = 414> <Delay = 10.5>
ST_427 : Operation 3541 [2/4] (10.5ns)   --->   "%somme_7_3_1 = fadd i32 %somme_6_3_1, i32 %mul43_3_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3541 'fadd' 'somme_7_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 415> <Delay = 10.5>
ST_428 : Operation 3542 [1/4] (10.5ns)   --->   "%somme_7_3_1 = fadd i32 %somme_6_3_1, i32 %mul43_3_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3542 'fadd' 'somme_7_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 416> <Delay = 10.5>
ST_429 : Operation 3543 [4/4] (10.5ns)   --->   "%somme_8_3_1 = fadd i32 %somme_7_3_1, i32 %mul43_4_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3543 'fadd' 'somme_8_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 417> <Delay = 10.5>
ST_430 : Operation 3544 [3/4] (10.5ns)   --->   "%somme_8_3_1 = fadd i32 %somme_7_3_1, i32 %mul43_4_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3544 'fadd' 'somme_8_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 431 <SV = 418> <Delay = 10.5>
ST_431 : Operation 3545 [2/4] (10.5ns)   --->   "%somme_8_3_1 = fadd i32 %somme_7_3_1, i32 %mul43_4_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3545 'fadd' 'somme_8_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 419> <Delay = 10.5>
ST_432 : Operation 3546 [1/4] (10.5ns)   --->   "%somme_8_3_1 = fadd i32 %somme_7_3_1, i32 %mul43_4_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3546 'fadd' 'somme_8_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 420> <Delay = 10.5>
ST_433 : Operation 3547 [4/4] (10.5ns)   --->   "%somme_2_3_1 = fadd i32 %somme_8_3_1, i32 %mul43_5_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3547 'fadd' 'somme_2_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 421> <Delay = 10.5>
ST_434 : Operation 3548 [3/4] (10.5ns)   --->   "%somme_2_3_1 = fadd i32 %somme_8_3_1, i32 %mul43_5_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3548 'fadd' 'somme_2_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 435 <SV = 422> <Delay = 10.5>
ST_435 : Operation 3549 [2/4] (10.5ns)   --->   "%somme_2_3_1 = fadd i32 %somme_8_3_1, i32 %mul43_5_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3549 'fadd' 'somme_2_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 436 <SV = 423> <Delay = 10.5>
ST_436 : Operation 3550 [1/4] (10.5ns)   --->   "%somme_2_3_1 = fadd i32 %somme_8_3_1, i32 %mul43_5_3_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3550 'fadd' 'somme_2_3_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 437 <SV = 424> <Delay = 10.5>
ST_437 : Operation 3551 [4/4] (10.5ns)   --->   "%somme_4_3_2 = fadd i32 %somme_2_3_1, i32 %mul2_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3551 'fadd' 'somme_4_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 438 <SV = 425> <Delay = 10.5>
ST_438 : Operation 3552 [3/4] (10.5ns)   --->   "%somme_4_3_2 = fadd i32 %somme_2_3_1, i32 %mul2_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3552 'fadd' 'somme_4_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 439 <SV = 426> <Delay = 10.5>
ST_439 : Operation 3553 [2/4] (10.5ns)   --->   "%somme_4_3_2 = fadd i32 %somme_2_3_1, i32 %mul2_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3553 'fadd' 'somme_4_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 427> <Delay = 10.5>
ST_440 : Operation 3554 [1/4] (10.5ns)   --->   "%somme_4_3_2 = fadd i32 %somme_2_3_1, i32 %mul2_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3554 'fadd' 'somme_4_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 428> <Delay = 10.5>
ST_441 : Operation 3555 [4/4] (10.5ns)   --->   "%somme_5_3_2 = fadd i32 %somme_4_3_2, i32 %mul43_1_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3555 'fadd' 'somme_5_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 429> <Delay = 10.5>
ST_442 : Operation 3556 [3/4] (10.5ns)   --->   "%somme_5_3_2 = fadd i32 %somme_4_3_2, i32 %mul43_1_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3556 'fadd' 'somme_5_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 443 <SV = 430> <Delay = 10.5>
ST_443 : Operation 3557 [2/4] (10.5ns)   --->   "%somme_5_3_2 = fadd i32 %somme_4_3_2, i32 %mul43_1_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3557 'fadd' 'somme_5_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 431> <Delay = 10.5>
ST_444 : Operation 3558 [1/4] (10.5ns)   --->   "%somme_5_3_2 = fadd i32 %somme_4_3_2, i32 %mul43_1_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3558 'fadd' 'somme_5_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 445 <SV = 432> <Delay = 10.5>
ST_445 : Operation 3559 [4/4] (10.5ns)   --->   "%somme_6_3_2 = fadd i32 %somme_5_3_2, i32 %mul43_2_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3559 'fadd' 'somme_6_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 433> <Delay = 10.5>
ST_446 : Operation 3560 [3/4] (10.5ns)   --->   "%somme_6_3_2 = fadd i32 %somme_5_3_2, i32 %mul43_2_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3560 'fadd' 'somme_6_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 447 <SV = 434> <Delay = 10.5>
ST_447 : Operation 3561 [2/4] (10.5ns)   --->   "%somme_6_3_2 = fadd i32 %somme_5_3_2, i32 %mul43_2_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3561 'fadd' 'somme_6_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 435> <Delay = 10.5>
ST_448 : Operation 3562 [1/4] (10.5ns)   --->   "%somme_6_3_2 = fadd i32 %somme_5_3_2, i32 %mul43_2_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3562 'fadd' 'somme_6_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 436> <Delay = 10.5>
ST_449 : Operation 3563 [4/4] (10.5ns)   --->   "%somme_7_3_2 = fadd i32 %somme_6_3_2, i32 %mul43_3_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3563 'fadd' 'somme_7_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 437> <Delay = 10.5>
ST_450 : Operation 3564 [3/4] (10.5ns)   --->   "%somme_7_3_2 = fadd i32 %somme_6_3_2, i32 %mul43_3_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3564 'fadd' 'somme_7_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 438> <Delay = 10.5>
ST_451 : Operation 3565 [2/4] (10.5ns)   --->   "%somme_7_3_2 = fadd i32 %somme_6_3_2, i32 %mul43_3_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3565 'fadd' 'somme_7_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 439> <Delay = 10.5>
ST_452 : Operation 3566 [1/4] (10.5ns)   --->   "%somme_7_3_2 = fadd i32 %somme_6_3_2, i32 %mul43_3_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3566 'fadd' 'somme_7_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 453 <SV = 440> <Delay = 10.5>
ST_453 : Operation 3567 [4/4] (10.5ns)   --->   "%somme_8_3_2 = fadd i32 %somme_7_3_2, i32 %mul43_4_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3567 'fadd' 'somme_8_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 454 <SV = 441> <Delay = 10.5>
ST_454 : Operation 3568 [3/4] (10.5ns)   --->   "%somme_8_3_2 = fadd i32 %somme_7_3_2, i32 %mul43_4_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3568 'fadd' 'somme_8_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 455 <SV = 442> <Delay = 10.5>
ST_455 : Operation 3569 [2/4] (10.5ns)   --->   "%somme_8_3_2 = fadd i32 %somme_7_3_2, i32 %mul43_4_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3569 'fadd' 'somme_8_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 443> <Delay = 10.5>
ST_456 : Operation 3570 [1/4] (10.5ns)   --->   "%somme_8_3_2 = fadd i32 %somme_7_3_2, i32 %mul43_4_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3570 'fadd' 'somme_8_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 457 <SV = 444> <Delay = 10.5>
ST_457 : Operation 3571 [4/4] (10.5ns)   --->   "%somme_2_3_2 = fadd i32 %somme_8_3_2, i32 %mul43_5_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3571 'fadd' 'somme_2_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 445> <Delay = 10.5>
ST_458 : Operation 3572 [3/4] (10.5ns)   --->   "%somme_2_3_2 = fadd i32 %somme_8_3_2, i32 %mul43_5_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3572 'fadd' 'somme_2_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 459 <SV = 446> <Delay = 10.5>
ST_459 : Operation 3573 [2/4] (10.5ns)   --->   "%somme_2_3_2 = fadd i32 %somme_8_3_2, i32 %mul43_5_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3573 'fadd' 'somme_2_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 447> <Delay = 10.5>
ST_460 : Operation 3574 [1/4] (10.5ns)   --->   "%somme_2_3_2 = fadd i32 %somme_8_3_2, i32 %mul43_5_3_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3574 'fadd' 'somme_2_3_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 448> <Delay = 10.5>
ST_461 : Operation 3575 [4/4] (10.5ns)   --->   "%somme_4_3_3 = fadd i32 %somme_2_3_2, i32 %mul2_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3575 'fadd' 'somme_4_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 449> <Delay = 10.5>
ST_462 : Operation 3576 [3/4] (10.5ns)   --->   "%somme_4_3_3 = fadd i32 %somme_2_3_2, i32 %mul2_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3576 'fadd' 'somme_4_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 463 <SV = 450> <Delay = 10.5>
ST_463 : Operation 3577 [2/4] (10.5ns)   --->   "%somme_4_3_3 = fadd i32 %somme_2_3_2, i32 %mul2_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3577 'fadd' 'somme_4_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 451> <Delay = 10.5>
ST_464 : Operation 3578 [1/4] (10.5ns)   --->   "%somme_4_3_3 = fadd i32 %somme_2_3_2, i32 %mul2_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3578 'fadd' 'somme_4_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 452> <Delay = 10.5>
ST_465 : Operation 3579 [4/4] (10.5ns)   --->   "%somme_5_3_3 = fadd i32 %somme_4_3_3, i32 %mul43_1_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3579 'fadd' 'somme_5_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 453> <Delay = 10.5>
ST_466 : Operation 3580 [3/4] (10.5ns)   --->   "%somme_5_3_3 = fadd i32 %somme_4_3_3, i32 %mul43_1_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3580 'fadd' 'somme_5_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 467 <SV = 454> <Delay = 10.5>
ST_467 : Operation 3581 [2/4] (10.5ns)   --->   "%somme_5_3_3 = fadd i32 %somme_4_3_3, i32 %mul43_1_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3581 'fadd' 'somme_5_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 455> <Delay = 10.5>
ST_468 : Operation 3582 [1/4] (10.5ns)   --->   "%somme_5_3_3 = fadd i32 %somme_4_3_3, i32 %mul43_1_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3582 'fadd' 'somme_5_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 469 <SV = 456> <Delay = 10.5>
ST_469 : Operation 3583 [4/4] (10.5ns)   --->   "%somme_6_3_3 = fadd i32 %somme_5_3_3, i32 %mul43_2_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3583 'fadd' 'somme_6_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 470 <SV = 457> <Delay = 10.5>
ST_470 : Operation 3584 [3/4] (10.5ns)   --->   "%somme_6_3_3 = fadd i32 %somme_5_3_3, i32 %mul43_2_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3584 'fadd' 'somme_6_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 471 <SV = 458> <Delay = 10.5>
ST_471 : Operation 3585 [2/4] (10.5ns)   --->   "%somme_6_3_3 = fadd i32 %somme_5_3_3, i32 %mul43_2_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3585 'fadd' 'somme_6_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 472 <SV = 459> <Delay = 10.5>
ST_472 : Operation 3586 [1/4] (10.5ns)   --->   "%somme_6_3_3 = fadd i32 %somme_5_3_3, i32 %mul43_2_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3586 'fadd' 'somme_6_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 473 <SV = 460> <Delay = 10.5>
ST_473 : Operation 3587 [4/4] (10.5ns)   --->   "%somme_7_3_3 = fadd i32 %somme_6_3_3, i32 %mul43_3_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3587 'fadd' 'somme_7_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 474 <SV = 461> <Delay = 10.5>
ST_474 : Operation 3588 [3/4] (10.5ns)   --->   "%somme_7_3_3 = fadd i32 %somme_6_3_3, i32 %mul43_3_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3588 'fadd' 'somme_7_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 475 <SV = 462> <Delay = 10.5>
ST_475 : Operation 3589 [2/4] (10.5ns)   --->   "%somme_7_3_3 = fadd i32 %somme_6_3_3, i32 %mul43_3_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3589 'fadd' 'somme_7_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 463> <Delay = 10.5>
ST_476 : Operation 3590 [1/4] (10.5ns)   --->   "%somme_7_3_3 = fadd i32 %somme_6_3_3, i32 %mul43_3_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3590 'fadd' 'somme_7_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 464> <Delay = 10.5>
ST_477 : Operation 3591 [4/4] (10.5ns)   --->   "%somme_8_3_3 = fadd i32 %somme_7_3_3, i32 %mul43_4_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3591 'fadd' 'somme_8_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 465> <Delay = 10.5>
ST_478 : Operation 3592 [3/4] (10.5ns)   --->   "%somme_8_3_3 = fadd i32 %somme_7_3_3, i32 %mul43_4_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3592 'fadd' 'somme_8_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 479 <SV = 466> <Delay = 10.5>
ST_479 : Operation 3593 [2/4] (10.5ns)   --->   "%somme_8_3_3 = fadd i32 %somme_7_3_3, i32 %mul43_4_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3593 'fadd' 'somme_8_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 467> <Delay = 10.5>
ST_480 : Operation 3594 [1/4] (10.5ns)   --->   "%somme_8_3_3 = fadd i32 %somme_7_3_3, i32 %mul43_4_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3594 'fadd' 'somme_8_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 468> <Delay = 10.5>
ST_481 : Operation 3595 [4/4] (10.5ns)   --->   "%somme_2_3_3 = fadd i32 %somme_8_3_3, i32 %mul43_5_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3595 'fadd' 'somme_2_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 469> <Delay = 10.5>
ST_482 : Operation 3596 [3/4] (10.5ns)   --->   "%somme_2_3_3 = fadd i32 %somme_8_3_3, i32 %mul43_5_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3596 'fadd' 'somme_2_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 483 <SV = 470> <Delay = 10.5>
ST_483 : Operation 3597 [2/4] (10.5ns)   --->   "%somme_2_3_3 = fadd i32 %somme_8_3_3, i32 %mul43_5_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3597 'fadd' 'somme_2_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 471> <Delay = 10.5>
ST_484 : Operation 3598 [1/4] (10.5ns)   --->   "%somme_2_3_3 = fadd i32 %somme_8_3_3, i32 %mul43_5_3_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3598 'fadd' 'somme_2_3_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 472> <Delay = 10.5>
ST_485 : Operation 3599 [4/4] (10.5ns)   --->   "%somme_4_3_4 = fadd i32 %somme_2_3_3, i32 %mul2_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3599 'fadd' 'somme_4_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 486 <SV = 473> <Delay = 10.5>
ST_486 : Operation 3600 [3/4] (10.5ns)   --->   "%somme_4_3_4 = fadd i32 %somme_2_3_3, i32 %mul2_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3600 'fadd' 'somme_4_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 487 <SV = 474> <Delay = 10.5>
ST_487 : Operation 3601 [2/4] (10.5ns)   --->   "%somme_4_3_4 = fadd i32 %somme_2_3_3, i32 %mul2_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3601 'fadd' 'somme_4_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 475> <Delay = 10.5>
ST_488 : Operation 3602 [1/4] (10.5ns)   --->   "%somme_4_3_4 = fadd i32 %somme_2_3_3, i32 %mul2_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3602 'fadd' 'somme_4_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 489 <SV = 476> <Delay = 10.5>
ST_489 : Operation 3603 [4/4] (10.5ns)   --->   "%somme_5_3_4 = fadd i32 %somme_4_3_4, i32 %mul43_1_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3603 'fadd' 'somme_5_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 490 <SV = 477> <Delay = 10.5>
ST_490 : Operation 3604 [3/4] (10.5ns)   --->   "%somme_5_3_4 = fadd i32 %somme_4_3_4, i32 %mul43_1_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3604 'fadd' 'somme_5_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 478> <Delay = 10.5>
ST_491 : Operation 3605 [2/4] (10.5ns)   --->   "%somme_5_3_4 = fadd i32 %somme_4_3_4, i32 %mul43_1_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3605 'fadd' 'somme_5_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 479> <Delay = 10.5>
ST_492 : Operation 3606 [1/4] (10.5ns)   --->   "%somme_5_3_4 = fadd i32 %somme_4_3_4, i32 %mul43_1_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3606 'fadd' 'somme_5_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 480> <Delay = 10.5>
ST_493 : Operation 3607 [4/4] (10.5ns)   --->   "%somme_6_3_4 = fadd i32 %somme_5_3_4, i32 %mul43_2_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3607 'fadd' 'somme_6_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 481> <Delay = 10.5>
ST_494 : Operation 3608 [3/4] (10.5ns)   --->   "%somme_6_3_4 = fadd i32 %somme_5_3_4, i32 %mul43_2_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3608 'fadd' 'somme_6_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 482> <Delay = 10.5>
ST_495 : Operation 3609 [2/4] (10.5ns)   --->   "%somme_6_3_4 = fadd i32 %somme_5_3_4, i32 %mul43_2_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3609 'fadd' 'somme_6_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 483> <Delay = 10.5>
ST_496 : Operation 3610 [1/4] (10.5ns)   --->   "%somme_6_3_4 = fadd i32 %somme_5_3_4, i32 %mul43_2_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3610 'fadd' 'somme_6_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 484> <Delay = 10.5>
ST_497 : Operation 3611 [4/4] (10.5ns)   --->   "%somme_7_3_4 = fadd i32 %somme_6_3_4, i32 %mul43_3_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3611 'fadd' 'somme_7_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 485> <Delay = 10.5>
ST_498 : Operation 3612 [3/4] (10.5ns)   --->   "%somme_7_3_4 = fadd i32 %somme_6_3_4, i32 %mul43_3_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3612 'fadd' 'somme_7_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 499 <SV = 486> <Delay = 10.5>
ST_499 : Operation 3613 [2/4] (10.5ns)   --->   "%somme_7_3_4 = fadd i32 %somme_6_3_4, i32 %mul43_3_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3613 'fadd' 'somme_7_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 487> <Delay = 10.5>
ST_500 : Operation 3614 [1/4] (10.5ns)   --->   "%somme_7_3_4 = fadd i32 %somme_6_3_4, i32 %mul43_3_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3614 'fadd' 'somme_7_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 488> <Delay = 10.5>
ST_501 : Operation 3615 [4/4] (10.5ns)   --->   "%somme_8_3_4 = fadd i32 %somme_7_3_4, i32 %mul43_4_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3615 'fadd' 'somme_8_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 489> <Delay = 10.5>
ST_502 : Operation 3616 [3/4] (10.5ns)   --->   "%somme_8_3_4 = fadd i32 %somme_7_3_4, i32 %mul43_4_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3616 'fadd' 'somme_8_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 503 <SV = 490> <Delay = 10.5>
ST_503 : Operation 3617 [2/4] (10.5ns)   --->   "%somme_8_3_4 = fadd i32 %somme_7_3_4, i32 %mul43_4_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3617 'fadd' 'somme_8_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 504 <SV = 491> <Delay = 10.5>
ST_504 : Operation 3618 [1/4] (10.5ns)   --->   "%somme_8_3_4 = fadd i32 %somme_7_3_4, i32 %mul43_4_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3618 'fadd' 'somme_8_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 505 <SV = 492> <Delay = 10.5>
ST_505 : Operation 3619 [4/4] (10.5ns)   --->   "%somme_2_3_4 = fadd i32 %somme_8_3_4, i32 %mul43_5_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3619 'fadd' 'somme_2_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 506 <SV = 493> <Delay = 10.5>
ST_506 : Operation 3620 [3/4] (10.5ns)   --->   "%somme_2_3_4 = fadd i32 %somme_8_3_4, i32 %mul43_5_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3620 'fadd' 'somme_2_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 507 <SV = 494> <Delay = 10.5>
ST_507 : Operation 3621 [2/4] (10.5ns)   --->   "%somme_2_3_4 = fadd i32 %somme_8_3_4, i32 %mul43_5_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3621 'fadd' 'somme_2_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 495> <Delay = 10.5>
ST_508 : Operation 3622 [1/4] (10.5ns)   --->   "%somme_2_3_4 = fadd i32 %somme_8_3_4, i32 %mul43_5_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3622 'fadd' 'somme_2_3_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 509 <SV = 496> <Delay = 10.5>
ST_509 : Operation 3623 [4/4] (10.5ns)   --->   "%somme_4_4 = fadd i32 %somme_2_3_4, i32 %mul2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3623 'fadd' 'somme_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 510 <SV = 497> <Delay = 10.5>
ST_510 : Operation 3624 [3/4] (10.5ns)   --->   "%somme_4_4 = fadd i32 %somme_2_3_4, i32 %mul2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3624 'fadd' 'somme_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 511 <SV = 498> <Delay = 10.5>
ST_511 : Operation 3625 [2/4] (10.5ns)   --->   "%somme_4_4 = fadd i32 %somme_2_3_4, i32 %mul2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3625 'fadd' 'somme_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 512 <SV = 499> <Delay = 10.5>
ST_512 : Operation 3626 [1/4] (10.5ns)   --->   "%somme_4_4 = fadd i32 %somme_2_3_4, i32 %mul2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3626 'fadd' 'somme_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 500> <Delay = 10.5>
ST_513 : Operation 3627 [4/4] (10.5ns)   --->   "%somme_5_4 = fadd i32 %somme_4_4, i32 %mul43_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3627 'fadd' 'somme_5_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 501> <Delay = 10.5>
ST_514 : Operation 3628 [3/4] (10.5ns)   --->   "%somme_5_4 = fadd i32 %somme_4_4, i32 %mul43_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3628 'fadd' 'somme_5_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 515 <SV = 502> <Delay = 10.5>
ST_515 : Operation 3629 [2/4] (10.5ns)   --->   "%somme_5_4 = fadd i32 %somme_4_4, i32 %mul43_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3629 'fadd' 'somme_5_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 516 <SV = 503> <Delay = 10.5>
ST_516 : Operation 3630 [1/4] (10.5ns)   --->   "%somme_5_4 = fadd i32 %somme_4_4, i32 %mul43_1_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3630 'fadd' 'somme_5_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 504> <Delay = 10.5>
ST_517 : Operation 3631 [4/4] (10.5ns)   --->   "%somme_6_4 = fadd i32 %somme_5_4, i32 %mul43_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3631 'fadd' 'somme_6_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 505> <Delay = 10.5>
ST_518 : Operation 3632 [3/4] (10.5ns)   --->   "%somme_6_4 = fadd i32 %somme_5_4, i32 %mul43_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3632 'fadd' 'somme_6_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 519 <SV = 506> <Delay = 10.5>
ST_519 : Operation 3633 [2/4] (10.5ns)   --->   "%somme_6_4 = fadd i32 %somme_5_4, i32 %mul43_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3633 'fadd' 'somme_6_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 520 <SV = 507> <Delay = 10.5>
ST_520 : Operation 3634 [1/4] (10.5ns)   --->   "%somme_6_4 = fadd i32 %somme_5_4, i32 %mul43_2_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3634 'fadd' 'somme_6_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 521 <SV = 508> <Delay = 10.5>
ST_521 : Operation 3635 [4/4] (10.5ns)   --->   "%somme_7_4 = fadd i32 %somme_6_4, i32 %mul43_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3635 'fadd' 'somme_7_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 522 <SV = 509> <Delay = 10.5>
ST_522 : Operation 3636 [3/4] (10.5ns)   --->   "%somme_7_4 = fadd i32 %somme_6_4, i32 %mul43_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3636 'fadd' 'somme_7_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 523 <SV = 510> <Delay = 10.5>
ST_523 : Operation 3637 [2/4] (10.5ns)   --->   "%somme_7_4 = fadd i32 %somme_6_4, i32 %mul43_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3637 'fadd' 'somme_7_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 511> <Delay = 10.5>
ST_524 : Operation 3638 [1/4] (10.5ns)   --->   "%somme_7_4 = fadd i32 %somme_6_4, i32 %mul43_3_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3638 'fadd' 'somme_7_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 512> <Delay = 10.5>
ST_525 : Operation 3639 [4/4] (10.5ns)   --->   "%somme_8_4 = fadd i32 %somme_7_4, i32 %mul43_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3639 'fadd' 'somme_8_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 513> <Delay = 10.5>
ST_526 : Operation 3640 [3/4] (10.5ns)   --->   "%somme_8_4 = fadd i32 %somme_7_4, i32 %mul43_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3640 'fadd' 'somme_8_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 527 <SV = 514> <Delay = 10.5>
ST_527 : Operation 3641 [2/4] (10.5ns)   --->   "%somme_8_4 = fadd i32 %somme_7_4, i32 %mul43_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3641 'fadd' 'somme_8_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 515> <Delay = 10.5>
ST_528 : Operation 3642 [1/4] (10.5ns)   --->   "%somme_8_4 = fadd i32 %somme_7_4, i32 %mul43_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3642 'fadd' 'somme_8_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 529 <SV = 516> <Delay = 10.5>
ST_529 : Operation 3643 [4/4] (10.5ns)   --->   "%somme_2_4 = fadd i32 %somme_8_4, i32 %mul43_5_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3643 'fadd' 'somme_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 530 <SV = 517> <Delay = 10.5>
ST_530 : Operation 3644 [3/4] (10.5ns)   --->   "%somme_2_4 = fadd i32 %somme_8_4, i32 %mul43_5_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3644 'fadd' 'somme_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 531 <SV = 518> <Delay = 10.5>
ST_531 : Operation 3645 [2/4] (10.5ns)   --->   "%somme_2_4 = fadd i32 %somme_8_4, i32 %mul43_5_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3645 'fadd' 'somme_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 532 <SV = 519> <Delay = 10.5>
ST_532 : Operation 3646 [1/4] (10.5ns)   --->   "%somme_2_4 = fadd i32 %somme_8_4, i32 %mul43_5_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3646 'fadd' 'somme_2_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 533 <SV = 520> <Delay = 10.5>
ST_533 : Operation 3647 [4/4] (10.5ns)   --->   "%somme_4_4_1 = fadd i32 %somme_2_4, i32 %mul2_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3647 'fadd' 'somme_4_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 534 <SV = 521> <Delay = 10.5>
ST_534 : Operation 3648 [3/4] (10.5ns)   --->   "%somme_4_4_1 = fadd i32 %somme_2_4, i32 %mul2_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3648 'fadd' 'somme_4_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 535 <SV = 522> <Delay = 10.5>
ST_535 : Operation 3649 [2/4] (10.5ns)   --->   "%somme_4_4_1 = fadd i32 %somme_2_4, i32 %mul2_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3649 'fadd' 'somme_4_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 536 <SV = 523> <Delay = 10.5>
ST_536 : Operation 3650 [1/4] (10.5ns)   --->   "%somme_4_4_1 = fadd i32 %somme_2_4, i32 %mul2_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3650 'fadd' 'somme_4_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 537 <SV = 524> <Delay = 10.5>
ST_537 : Operation 3651 [4/4] (10.5ns)   --->   "%somme_5_4_1 = fadd i32 %somme_4_4_1, i32 %mul43_1_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3651 'fadd' 'somme_5_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 538 <SV = 525> <Delay = 10.5>
ST_538 : Operation 3652 [3/4] (10.5ns)   --->   "%somme_5_4_1 = fadd i32 %somme_4_4_1, i32 %mul43_1_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3652 'fadd' 'somme_5_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 539 <SV = 526> <Delay = 10.5>
ST_539 : Operation 3653 [2/4] (10.5ns)   --->   "%somme_5_4_1 = fadd i32 %somme_4_4_1, i32 %mul43_1_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3653 'fadd' 'somme_5_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 540 <SV = 527> <Delay = 10.5>
ST_540 : Operation 3654 [1/4] (10.5ns)   --->   "%somme_5_4_1 = fadd i32 %somme_4_4_1, i32 %mul43_1_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3654 'fadd' 'somme_5_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 541 <SV = 528> <Delay = 10.5>
ST_541 : Operation 3655 [4/4] (10.5ns)   --->   "%somme_6_4_1 = fadd i32 %somme_5_4_1, i32 %mul43_2_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3655 'fadd' 'somme_6_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 542 <SV = 529> <Delay = 10.5>
ST_542 : Operation 3656 [3/4] (10.5ns)   --->   "%somme_6_4_1 = fadd i32 %somme_5_4_1, i32 %mul43_2_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3656 'fadd' 'somme_6_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 543 <SV = 530> <Delay = 10.5>
ST_543 : Operation 3657 [2/4] (10.5ns)   --->   "%somme_6_4_1 = fadd i32 %somme_5_4_1, i32 %mul43_2_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3657 'fadd' 'somme_6_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 531> <Delay = 10.5>
ST_544 : Operation 3658 [1/4] (10.5ns)   --->   "%somme_6_4_1 = fadd i32 %somme_5_4_1, i32 %mul43_2_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3658 'fadd' 'somme_6_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 545 <SV = 532> <Delay = 10.5>
ST_545 : Operation 3659 [4/4] (10.5ns)   --->   "%somme_7_4_1 = fadd i32 %somme_6_4_1, i32 %mul43_3_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3659 'fadd' 'somme_7_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 546 <SV = 533> <Delay = 10.5>
ST_546 : Operation 3660 [3/4] (10.5ns)   --->   "%somme_7_4_1 = fadd i32 %somme_6_4_1, i32 %mul43_3_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3660 'fadd' 'somme_7_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 547 <SV = 534> <Delay = 10.5>
ST_547 : Operation 3661 [2/4] (10.5ns)   --->   "%somme_7_4_1 = fadd i32 %somme_6_4_1, i32 %mul43_3_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3661 'fadd' 'somme_7_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 548 <SV = 535> <Delay = 10.5>
ST_548 : Operation 3662 [1/4] (10.5ns)   --->   "%somme_7_4_1 = fadd i32 %somme_6_4_1, i32 %mul43_3_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3662 'fadd' 'somme_7_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 536> <Delay = 10.5>
ST_549 : Operation 3663 [4/4] (10.5ns)   --->   "%somme_8_4_1 = fadd i32 %somme_7_4_1, i32 %mul43_4_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3663 'fadd' 'somme_8_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 537> <Delay = 10.5>
ST_550 : Operation 3664 [3/4] (10.5ns)   --->   "%somme_8_4_1 = fadd i32 %somme_7_4_1, i32 %mul43_4_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3664 'fadd' 'somme_8_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 551 <SV = 538> <Delay = 10.5>
ST_551 : Operation 3665 [2/4] (10.5ns)   --->   "%somme_8_4_1 = fadd i32 %somme_7_4_1, i32 %mul43_4_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3665 'fadd' 'somme_8_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 552 <SV = 539> <Delay = 10.5>
ST_552 : Operation 3666 [1/4] (10.5ns)   --->   "%somme_8_4_1 = fadd i32 %somme_7_4_1, i32 %mul43_4_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3666 'fadd' 'somme_8_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 553 <SV = 540> <Delay = 10.5>
ST_553 : Operation 3667 [4/4] (10.5ns)   --->   "%somme_2_4_1 = fadd i32 %somme_8_4_1, i32 %mul43_5_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3667 'fadd' 'somme_2_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 554 <SV = 541> <Delay = 10.5>
ST_554 : Operation 3668 [3/4] (10.5ns)   --->   "%somme_2_4_1 = fadd i32 %somme_8_4_1, i32 %mul43_5_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3668 'fadd' 'somme_2_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 555 <SV = 542> <Delay = 10.5>
ST_555 : Operation 3669 [2/4] (10.5ns)   --->   "%somme_2_4_1 = fadd i32 %somme_8_4_1, i32 %mul43_5_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3669 'fadd' 'somme_2_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 556 <SV = 543> <Delay = 10.5>
ST_556 : Operation 3670 [1/4] (10.5ns)   --->   "%somme_2_4_1 = fadd i32 %somme_8_4_1, i32 %mul43_5_4_1" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3670 'fadd' 'somme_2_4_1' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 557 <SV = 544> <Delay = 10.5>
ST_557 : Operation 3671 [4/4] (10.5ns)   --->   "%somme_4_4_2 = fadd i32 %somme_2_4_1, i32 %mul2_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3671 'fadd' 'somme_4_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 558 <SV = 545> <Delay = 10.5>
ST_558 : Operation 3672 [3/4] (10.5ns)   --->   "%somme_4_4_2 = fadd i32 %somme_2_4_1, i32 %mul2_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3672 'fadd' 'somme_4_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 559 <SV = 546> <Delay = 10.5>
ST_559 : Operation 3673 [2/4] (10.5ns)   --->   "%somme_4_4_2 = fadd i32 %somme_2_4_1, i32 %mul2_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3673 'fadd' 'somme_4_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 560 <SV = 547> <Delay = 10.5>
ST_560 : Operation 3674 [1/4] (10.5ns)   --->   "%somme_4_4_2 = fadd i32 %somme_2_4_1, i32 %mul2_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3674 'fadd' 'somme_4_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 561 <SV = 548> <Delay = 10.5>
ST_561 : Operation 3675 [4/4] (10.5ns)   --->   "%somme_5_4_2 = fadd i32 %somme_4_4_2, i32 %mul43_1_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3675 'fadd' 'somme_5_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 562 <SV = 549> <Delay = 10.5>
ST_562 : Operation 3676 [3/4] (10.5ns)   --->   "%somme_5_4_2 = fadd i32 %somme_4_4_2, i32 %mul43_1_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3676 'fadd' 'somme_5_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 563 <SV = 550> <Delay = 10.5>
ST_563 : Operation 3677 [2/4] (10.5ns)   --->   "%somme_5_4_2 = fadd i32 %somme_4_4_2, i32 %mul43_1_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3677 'fadd' 'somme_5_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 564 <SV = 551> <Delay = 10.5>
ST_564 : Operation 3678 [1/4] (10.5ns)   --->   "%somme_5_4_2 = fadd i32 %somme_4_4_2, i32 %mul43_1_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3678 'fadd' 'somme_5_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 565 <SV = 552> <Delay = 10.5>
ST_565 : Operation 3679 [4/4] (10.5ns)   --->   "%somme_6_4_2 = fadd i32 %somme_5_4_2, i32 %mul43_2_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3679 'fadd' 'somme_6_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 566 <SV = 553> <Delay = 10.5>
ST_566 : Operation 3680 [3/4] (10.5ns)   --->   "%somme_6_4_2 = fadd i32 %somme_5_4_2, i32 %mul43_2_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3680 'fadd' 'somme_6_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 567 <SV = 554> <Delay = 10.5>
ST_567 : Operation 3681 [2/4] (10.5ns)   --->   "%somme_6_4_2 = fadd i32 %somme_5_4_2, i32 %mul43_2_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3681 'fadd' 'somme_6_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 568 <SV = 555> <Delay = 10.5>
ST_568 : Operation 3682 [1/4] (10.5ns)   --->   "%somme_6_4_2 = fadd i32 %somme_5_4_2, i32 %mul43_2_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3682 'fadd' 'somme_6_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 569 <SV = 556> <Delay = 10.5>
ST_569 : Operation 3683 [4/4] (10.5ns)   --->   "%somme_7_4_2 = fadd i32 %somme_6_4_2, i32 %mul43_3_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3683 'fadd' 'somme_7_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 570 <SV = 557> <Delay = 10.5>
ST_570 : Operation 3684 [3/4] (10.5ns)   --->   "%somme_7_4_2 = fadd i32 %somme_6_4_2, i32 %mul43_3_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3684 'fadd' 'somme_7_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 571 <SV = 558> <Delay = 10.5>
ST_571 : Operation 3685 [2/4] (10.5ns)   --->   "%somme_7_4_2 = fadd i32 %somme_6_4_2, i32 %mul43_3_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3685 'fadd' 'somme_7_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 572 <SV = 559> <Delay = 10.5>
ST_572 : Operation 3686 [1/4] (10.5ns)   --->   "%somme_7_4_2 = fadd i32 %somme_6_4_2, i32 %mul43_3_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3686 'fadd' 'somme_7_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 573 <SV = 560> <Delay = 10.5>
ST_573 : Operation 3687 [4/4] (10.5ns)   --->   "%somme_8_4_2 = fadd i32 %somme_7_4_2, i32 %mul43_4_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3687 'fadd' 'somme_8_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 574 <SV = 561> <Delay = 10.5>
ST_574 : Operation 3688 [3/4] (10.5ns)   --->   "%somme_8_4_2 = fadd i32 %somme_7_4_2, i32 %mul43_4_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3688 'fadd' 'somme_8_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 575 <SV = 562> <Delay = 10.5>
ST_575 : Operation 3689 [2/4] (10.5ns)   --->   "%somme_8_4_2 = fadd i32 %somme_7_4_2, i32 %mul43_4_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3689 'fadd' 'somme_8_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 576 <SV = 563> <Delay = 10.5>
ST_576 : Operation 3690 [1/4] (10.5ns)   --->   "%somme_8_4_2 = fadd i32 %somme_7_4_2, i32 %mul43_4_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3690 'fadd' 'somme_8_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 577 <SV = 564> <Delay = 10.5>
ST_577 : Operation 3691 [4/4] (10.5ns)   --->   "%somme_2_4_2 = fadd i32 %somme_8_4_2, i32 %mul43_5_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3691 'fadd' 'somme_2_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 578 <SV = 565> <Delay = 10.5>
ST_578 : Operation 3692 [3/4] (10.5ns)   --->   "%somme_2_4_2 = fadd i32 %somme_8_4_2, i32 %mul43_5_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3692 'fadd' 'somme_2_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 579 <SV = 566> <Delay = 10.5>
ST_579 : Operation 3693 [2/4] (10.5ns)   --->   "%somme_2_4_2 = fadd i32 %somme_8_4_2, i32 %mul43_5_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3693 'fadd' 'somme_2_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 580 <SV = 567> <Delay = 10.5>
ST_580 : Operation 3694 [1/4] (10.5ns)   --->   "%somme_2_4_2 = fadd i32 %somme_8_4_2, i32 %mul43_5_4_2" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3694 'fadd' 'somme_2_4_2' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 581 <SV = 568> <Delay = 10.5>
ST_581 : Operation 3695 [4/4] (10.5ns)   --->   "%somme_4_4_3 = fadd i32 %somme_2_4_2, i32 %mul2_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3695 'fadd' 'somme_4_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 582 <SV = 569> <Delay = 10.5>
ST_582 : Operation 3696 [3/4] (10.5ns)   --->   "%somme_4_4_3 = fadd i32 %somme_2_4_2, i32 %mul2_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3696 'fadd' 'somme_4_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 583 <SV = 570> <Delay = 10.5>
ST_583 : Operation 3697 [2/4] (10.5ns)   --->   "%somme_4_4_3 = fadd i32 %somme_2_4_2, i32 %mul2_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3697 'fadd' 'somme_4_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 584 <SV = 571> <Delay = 10.5>
ST_584 : Operation 3698 [1/4] (10.5ns)   --->   "%somme_4_4_3 = fadd i32 %somme_2_4_2, i32 %mul2_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3698 'fadd' 'somme_4_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 585 <SV = 572> <Delay = 10.5>
ST_585 : Operation 3699 [4/4] (10.5ns)   --->   "%somme_5_4_3 = fadd i32 %somme_4_4_3, i32 %mul43_1_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3699 'fadd' 'somme_5_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 586 <SV = 573> <Delay = 10.5>
ST_586 : Operation 3700 [3/4] (10.5ns)   --->   "%somme_5_4_3 = fadd i32 %somme_4_4_3, i32 %mul43_1_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3700 'fadd' 'somme_5_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 587 <SV = 574> <Delay = 10.5>
ST_587 : Operation 3701 [2/4] (10.5ns)   --->   "%somme_5_4_3 = fadd i32 %somme_4_4_3, i32 %mul43_1_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3701 'fadd' 'somme_5_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 588 <SV = 575> <Delay = 10.5>
ST_588 : Operation 3702 [1/4] (10.5ns)   --->   "%somme_5_4_3 = fadd i32 %somme_4_4_3, i32 %mul43_1_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3702 'fadd' 'somme_5_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 589 <SV = 576> <Delay = 10.5>
ST_589 : Operation 3703 [4/4] (10.5ns)   --->   "%somme_6_4_3 = fadd i32 %somme_5_4_3, i32 %mul43_2_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3703 'fadd' 'somme_6_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 590 <SV = 577> <Delay = 10.5>
ST_590 : Operation 3704 [3/4] (10.5ns)   --->   "%somme_6_4_3 = fadd i32 %somme_5_4_3, i32 %mul43_2_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3704 'fadd' 'somme_6_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 591 <SV = 578> <Delay = 10.5>
ST_591 : Operation 3705 [2/4] (10.5ns)   --->   "%somme_6_4_3 = fadd i32 %somme_5_4_3, i32 %mul43_2_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3705 'fadd' 'somme_6_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 592 <SV = 579> <Delay = 10.5>
ST_592 : Operation 3706 [1/4] (10.5ns)   --->   "%somme_6_4_3 = fadd i32 %somme_5_4_3, i32 %mul43_2_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3706 'fadd' 'somme_6_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 593 <SV = 580> <Delay = 10.5>
ST_593 : Operation 3707 [4/4] (10.5ns)   --->   "%somme_7_4_3 = fadd i32 %somme_6_4_3, i32 %mul43_3_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3707 'fadd' 'somme_7_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 594 <SV = 581> <Delay = 10.5>
ST_594 : Operation 3708 [3/4] (10.5ns)   --->   "%somme_7_4_3 = fadd i32 %somme_6_4_3, i32 %mul43_3_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3708 'fadd' 'somme_7_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 595 <SV = 582> <Delay = 10.5>
ST_595 : Operation 3709 [2/4] (10.5ns)   --->   "%somme_7_4_3 = fadd i32 %somme_6_4_3, i32 %mul43_3_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3709 'fadd' 'somme_7_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 596 <SV = 583> <Delay = 10.5>
ST_596 : Operation 3710 [1/4] (10.5ns)   --->   "%somme_7_4_3 = fadd i32 %somme_6_4_3, i32 %mul43_3_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3710 'fadd' 'somme_7_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 597 <SV = 584> <Delay = 10.5>
ST_597 : Operation 3711 [4/4] (10.5ns)   --->   "%somme_8_4_3 = fadd i32 %somme_7_4_3, i32 %mul43_4_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3711 'fadd' 'somme_8_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 598 <SV = 585> <Delay = 10.5>
ST_598 : Operation 3712 [3/4] (10.5ns)   --->   "%somme_8_4_3 = fadd i32 %somme_7_4_3, i32 %mul43_4_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3712 'fadd' 'somme_8_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 599 <SV = 586> <Delay = 10.5>
ST_599 : Operation 3713 [2/4] (10.5ns)   --->   "%somme_8_4_3 = fadd i32 %somme_7_4_3, i32 %mul43_4_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3713 'fadd' 'somme_8_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 600 <SV = 587> <Delay = 10.5>
ST_600 : Operation 3714 [1/4] (10.5ns)   --->   "%somme_8_4_3 = fadd i32 %somme_7_4_3, i32 %mul43_4_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3714 'fadd' 'somme_8_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 601 <SV = 588> <Delay = 10.5>
ST_601 : Operation 3715 [4/4] (10.5ns)   --->   "%somme_2_4_3 = fadd i32 %somme_8_4_3, i32 %mul43_5_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3715 'fadd' 'somme_2_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 602 <SV = 589> <Delay = 10.5>
ST_602 : Operation 3716 [3/4] (10.5ns)   --->   "%somme_2_4_3 = fadd i32 %somme_8_4_3, i32 %mul43_5_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3716 'fadd' 'somme_2_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 603 <SV = 590> <Delay = 10.5>
ST_603 : Operation 3717 [2/4] (10.5ns)   --->   "%somme_2_4_3 = fadd i32 %somme_8_4_3, i32 %mul43_5_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3717 'fadd' 'somme_2_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 604 <SV = 591> <Delay = 10.5>
ST_604 : Operation 3718 [1/4] (10.5ns)   --->   "%somme_2_4_3 = fadd i32 %somme_8_4_3, i32 %mul43_5_4_3" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3718 'fadd' 'somme_2_4_3' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 605 <SV = 592> <Delay = 10.5>
ST_605 : Operation 3719 [4/4] (10.5ns)   --->   "%somme_4_4_4 = fadd i32 %somme_2_4_3, i32 %mul2_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3719 'fadd' 'somme_4_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 606 <SV = 593> <Delay = 10.5>
ST_606 : Operation 3720 [3/4] (10.5ns)   --->   "%somme_4_4_4 = fadd i32 %somme_2_4_3, i32 %mul2_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3720 'fadd' 'somme_4_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 607 <SV = 594> <Delay = 10.5>
ST_607 : Operation 3721 [2/4] (10.5ns)   --->   "%somme_4_4_4 = fadd i32 %somme_2_4_3, i32 %mul2_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3721 'fadd' 'somme_4_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 608 <SV = 595> <Delay = 10.5>
ST_608 : Operation 3722 [1/4] (10.5ns)   --->   "%somme_4_4_4 = fadd i32 %somme_2_4_3, i32 %mul2_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3722 'fadd' 'somme_4_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 609 <SV = 596> <Delay = 10.5>
ST_609 : Operation 3723 [4/4] (10.5ns)   --->   "%somme_5_4_4 = fadd i32 %somme_4_4_4, i32 %mul43_1_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3723 'fadd' 'somme_5_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 610 <SV = 597> <Delay = 10.5>
ST_610 : Operation 3724 [3/4] (10.5ns)   --->   "%somme_5_4_4 = fadd i32 %somme_4_4_4, i32 %mul43_1_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3724 'fadd' 'somme_5_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 611 <SV = 598> <Delay = 10.5>
ST_611 : Operation 3725 [2/4] (10.5ns)   --->   "%somme_5_4_4 = fadd i32 %somme_4_4_4, i32 %mul43_1_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3725 'fadd' 'somme_5_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 612 <SV = 599> <Delay = 10.5>
ST_612 : Operation 3726 [1/4] (10.5ns)   --->   "%somme_5_4_4 = fadd i32 %somme_4_4_4, i32 %mul43_1_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3726 'fadd' 'somme_5_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 613 <SV = 600> <Delay = 10.5>
ST_613 : Operation 3727 [4/4] (10.5ns)   --->   "%somme_6_4_4 = fadd i32 %somme_5_4_4, i32 %mul43_2_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3727 'fadd' 'somme_6_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 614 <SV = 601> <Delay = 10.5>
ST_614 : Operation 3728 [3/4] (10.5ns)   --->   "%somme_6_4_4 = fadd i32 %somme_5_4_4, i32 %mul43_2_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3728 'fadd' 'somme_6_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 615 <SV = 602> <Delay = 10.5>
ST_615 : Operation 3729 [2/4] (10.5ns)   --->   "%somme_6_4_4 = fadd i32 %somme_5_4_4, i32 %mul43_2_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3729 'fadd' 'somme_6_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 616 <SV = 603> <Delay = 10.5>
ST_616 : Operation 3730 [1/4] (10.5ns)   --->   "%somme_6_4_4 = fadd i32 %somme_5_4_4, i32 %mul43_2_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3730 'fadd' 'somme_6_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 617 <SV = 604> <Delay = 10.5>
ST_617 : Operation 3731 [4/4] (10.5ns)   --->   "%somme_7_4_4 = fadd i32 %somme_6_4_4, i32 %mul43_3_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3731 'fadd' 'somme_7_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 618 <SV = 605> <Delay = 10.5>
ST_618 : Operation 3732 [3/4] (10.5ns)   --->   "%somme_7_4_4 = fadd i32 %somme_6_4_4, i32 %mul43_3_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3732 'fadd' 'somme_7_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 619 <SV = 606> <Delay = 10.5>
ST_619 : Operation 3733 [2/4] (10.5ns)   --->   "%somme_7_4_4 = fadd i32 %somme_6_4_4, i32 %mul43_3_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3733 'fadd' 'somme_7_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 620 <SV = 607> <Delay = 10.5>
ST_620 : Operation 3734 [1/4] (10.5ns)   --->   "%somme_7_4_4 = fadd i32 %somme_6_4_4, i32 %mul43_3_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3734 'fadd' 'somme_7_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 621 <SV = 608> <Delay = 10.5>
ST_621 : Operation 3735 [4/4] (10.5ns)   --->   "%somme_8_4_4 = fadd i32 %somme_7_4_4, i32 %mul43_4_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3735 'fadd' 'somme_8_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 622 <SV = 609> <Delay = 10.5>
ST_622 : Operation 3736 [3/4] (10.5ns)   --->   "%somme_8_4_4 = fadd i32 %somme_7_4_4, i32 %mul43_4_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3736 'fadd' 'somme_8_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 623 <SV = 610> <Delay = 10.5>
ST_623 : Operation 3737 [2/4] (10.5ns)   --->   "%somme_8_4_4 = fadd i32 %somme_7_4_4, i32 %mul43_4_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3737 'fadd' 'somme_8_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 624 <SV = 611> <Delay = 10.5>
ST_624 : Operation 3738 [1/4] (10.5ns)   --->   "%somme_8_4_4 = fadd i32 %somme_7_4_4, i32 %mul43_4_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3738 'fadd' 'somme_8_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 625 <SV = 612> <Delay = 10.5>
ST_625 : Operation 3739 [4/4] (10.5ns)   --->   "%somme_2_4_4 = fadd i32 %somme_8_4_4, i32 %mul43_5_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3739 'fadd' 'somme_2_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 626 <SV = 613> <Delay = 10.5>
ST_626 : Operation 3740 [3/4] (10.5ns)   --->   "%somme_2_4_4 = fadd i32 %somme_8_4_4, i32 %mul43_5_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3740 'fadd' 'somme_2_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 627 <SV = 614> <Delay = 10.5>
ST_627 : Operation 3741 [2/4] (10.5ns)   --->   "%somme_2_4_4 = fadd i32 %somme_8_4_4, i32 %mul43_5_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3741 'fadd' 'somme_2_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 628 <SV = 615> <Delay = 15.9>
ST_628 : Operation 3742 [1/4] (10.5ns)   --->   "%somme_2_4_4 = fadd i32 %somme_8_4_4, i32 %mul43_5_4_4" [../PBDTemp/sourced/layers.c:114]   --->   Operation 3742 'fadd' 'somme_2_4_4' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 3743 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_ogt  i32 %somme_2_4_4, i32 5" [../PBDTemp/sourced/layers.c:122]   --->   Operation 3743 'fcmp' 'tmp_2' <Predicate = (!icmp_ln97)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 629 <SV = 616> <Delay = 5.43>
ST_629 : Operation 3744 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_ogt  i32 %somme_2_4_4, i32 5" [../PBDTemp/sourced/layers.c:122]   --->   Operation 3744 'fcmp' 'tmp_2' <Predicate = (!icmp_ln97)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 3745 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_olt  i32 %somme_2_4_4, i32 -5" [../PBDTemp/sourced/layers.c:123]   --->   Operation 3745 'fcmp' 'tmp_4' <Predicate = (!icmp_ln97)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 630 <SV = 617> <Delay = 5.43>
ST_630 : Operation 3746 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_olt  i32 %somme_2_4_4, i32 -5" [../PBDTemp/sourced/layers.c:123]   --->   Operation 3746 'fcmp' 'tmp_4' <Predicate = (!icmp_ln97)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 631 <SV = 618> <Delay = 0.00>

State 632 <SV = 619> <Delay = 0.00>

State 633 <SV = 620> <Delay = 12.3>
ST_633 : Operation 3747 [2/2] (12.3ns)   --->   "%mul = fmul i32 %somme_2_4_4, i32 -0.16666" [../PBDTemp/sourced/layers.c:124]   --->   Operation 3747 'fmul' 'mul' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 634 <SV = 621> <Delay = 12.3>
ST_634 : Operation 3748 [1/2] (12.3ns)   --->   "%mul = fmul i32 %somme_2_4_4, i32 -0.16666" [../PBDTemp/sourced/layers.c:124]   --->   Operation 3748 'fmul' 'mul' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 635 <SV = 622> <Delay = 0.00>

State 636 <SV = 623> <Delay = 0.00>

State 637 <SV = 624> <Delay = 0.00>

State 638 <SV = 625> <Delay = 0.00>

State 639 <SV = 626> <Delay = 0.00>

State 640 <SV = 627> <Delay = 0.00>

State 641 <SV = 628> <Delay = 0.00>

State 642 <SV = 629> <Delay = 0.00>

State 643 <SV = 630> <Delay = 0.00>

State 644 <SV = 631> <Delay = 0.00>

State 645 <SV = 632> <Delay = 0.00>

State 646 <SV = 633> <Delay = 0.00>

State 647 <SV = 634> <Delay = 0.00>

State 648 <SV = 635> <Delay = 0.00>

State 649 <SV = 636> <Delay = 0.00>

State 650 <SV = 637> <Delay = 0.00>

State 651 <SV = 638> <Delay = 0.00>

State 652 <SV = 639> <Delay = 0.00>

State 653 <SV = 640> <Delay = 0.00>

State 654 <SV = 641> <Delay = 0.00>

State 655 <SV = 642> <Delay = 0.00>

State 656 <SV = 643> <Delay = 0.00>

State 657 <SV = 644> <Delay = 0.00>

State 658 <SV = 645> <Delay = 0.00>

State 659 <SV = 646> <Delay = 0.00>

State 660 <SV = 647> <Delay = 0.00>

State 661 <SV = 648> <Delay = 0.00>

State 662 <SV = 649> <Delay = 0.00>

State 663 <SV = 650> <Delay = 0.00>

State 664 <SV = 651> <Delay = 0.00>

State 665 <SV = 652> <Delay = 0.00>

State 666 <SV = 653> <Delay = 0.00>

State 667 <SV = 654> <Delay = 10.5>
ST_667 : Operation 3749 [4/4] (10.5ns)   --->   "%add = fadd i32 %mul, i32 1" [../PBDTemp/sourced/layers.c:124]   --->   Operation 3749 'fadd' 'add' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 668 <SV = 655> <Delay = 10.5>
ST_668 : Operation 3750 [3/4] (10.5ns)   --->   "%add = fadd i32 %mul, i32 1" [../PBDTemp/sourced/layers.c:124]   --->   Operation 3750 'fadd' 'add' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 669 <SV = 656> <Delay = 10.5>
ST_669 : Operation 3751 [2/4] (10.5ns)   --->   "%add = fadd i32 %mul, i32 1" [../PBDTemp/sourced/layers.c:124]   --->   Operation 3751 'fadd' 'add' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 670 <SV = 657> <Delay = 10.5>
ST_670 : Operation 3752 [1/4] (10.5ns)   --->   "%add = fadd i32 %mul, i32 1" [../PBDTemp/sourced/layers.c:124]   --->   Operation 3752 'fadd' 'add' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 671 <SV = 658> <Delay = 12.3>
ST_671 : Operation 3753 [1/1] (0.00ns)   --->   "%bitcast_ln122 = bitcast i32 %somme_2_4_4" [../PBDTemp/sourced/layers.c:122]   --->   Operation 3753 'bitcast' 'bitcast_ln122' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_671 : Operation 3754 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln122, i32 23, i32 30" [../PBDTemp/sourced/layers.c:122]   --->   Operation 3754 'partselect' 'tmp_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_671 : Operation 3755 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i32 %bitcast_ln122" [../PBDTemp/sourced/layers.c:122]   --->   Operation 3755 'trunc' 'trunc_ln122' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_671 : Operation 3756 [1/1] (1.55ns)   --->   "%icmp_ln122 = icmp_ne  i8 %tmp_1, i8 255" [../PBDTemp/sourced/layers.c:122]   --->   Operation 3756 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln97)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 3757 [1/1] (2.44ns)   --->   "%icmp_ln122_1 = icmp_eq  i23 %trunc_ln122, i23 0" [../PBDTemp/sourced/layers.c:122]   --->   Operation 3757 'icmp' 'icmp_ln122_1' <Predicate = (!icmp_ln97)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 3758 [1/1] (0.97ns)   --->   "%or_ln122 = or i1 %icmp_ln122_1, i1 %icmp_ln122" [../PBDTemp/sourced/layers.c:122]   --->   Operation 3758 'or' 'or_ln122' <Predicate = (!icmp_ln97)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 3759 [1/1] (0.97ns)   --->   "%and_ln122 = and i1 %or_ln122, i1 %tmp_2" [../PBDTemp/sourced/layers.c:122]   --->   Operation 3759 'and' 'and_ln122' <Predicate = (!icmp_ln97)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 3760 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_1)   --->   "%and_ln123 = and i1 %or_ln122, i1 %tmp_4" [../PBDTemp/sourced/layers.c:123]   --->   Operation 3760 'and' 'and_ln123' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 3761 [2/2] (12.3ns)   --->   "%mul1 = fmul i32 %somme_2_4_4, i32 %add" [../PBDTemp/sourced/layers.c:124]   --->   Operation 3761 'fmul' 'mul1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 3762 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_1)   --->   "%xor_ln122 = xor i1 %and_ln122, i1 1" [../PBDTemp/sourced/layers.c:122]   --->   Operation 3762 'xor' 'xor_ln122' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 3763 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln123_1 = and i1 %and_ln123, i1 %xor_ln122" [../PBDTemp/sourced/layers.c:123]   --->   Operation 3763 'and' 'and_ln123_1' <Predicate = (!icmp_ln97)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 672 <SV = 659> <Delay = 12.3>
ST_672 : Operation 3764 [1/1] (0.00ns)   --->   "%out_idx = phi i11 %select_ln97_1, void %._crit_edge1082, i11 0, void %codeRepl.preheader.preheader" [../PBDTemp/sourced/layers.c:97]   --->   Operation 3764 'phi' 'out_idx' <Predicate = true> <Delay = 0.00>
ST_672 : Operation 3765 [1/1] (0.00ns)   --->   "%out_idx_1 = phi i11 %select_ln99_7, void %._crit_edge1082, i11 0, void %codeRepl.preheader.preheader" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3765 'phi' 'out_idx_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_672 : Operation 3766 [1/1] (0.00ns)   --->   "%out_idx_2 = phi i11 %add_ln126, void %._crit_edge1082, i11 0, void %codeRepl.preheader.preheader" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3766 'phi' 'out_idx_2' <Predicate = (!icmp_ln99 & !icmp_ln101_mid2275)> <Delay = 0.00>
ST_672 : Operation 3767 [1/1] (1.63ns)   --->   "%add_ln99 = add i11 %out_idx, i11 25" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3767 'add' 'add_ln99' <Predicate = (!icmp_ln97)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 3768 [1/1] (0.69ns)   --->   "%out_idx_1_mid2196 = select i1 %icmp_ln99, i11 %add_ln99, i11 %out_idx_1" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3768 'select' 'out_idx_1_mid2196' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_672 : Operation 3769 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_1)   --->   "%out_idx_2_mid2199 = select i1 %icmp_ln99, i11 %add_ln99, i11 %out_idx_2" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3769 'select' 'out_idx_2_mid2199' <Predicate = (!icmp_ln97 & !icmp_ln101_mid2275)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_672 : Operation 3770 [1/1] (0.69ns)   --->   "%select_ln97_1 = select i1 %icmp_ln99, i11 %add_ln99, i11 %out_idx" [../PBDTemp/sourced/layers.c:97]   --->   Operation 3770 'select' 'select_ln97_1' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_672 : Operation 3771 [1/1] (1.63ns)   --->   "%add_ln99_2 = add i11 %out_idx_1_mid2196, i11 5" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3771 'add' 'add_ln99_2' <Predicate = (!icmp_ln97)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 3772 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln99_1 = select i1 %icmp_ln101_mid2275, i11 %add_ln99_2, i11 %out_idx_2_mid2199" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3772 'select' 'select_ln99_1' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_672 : Operation 3773 [1/1] (0.69ns)   --->   "%select_ln99_7 = select i1 %icmp_ln101_mid2275, i11 %add_ln99_2, i11 %out_idx_1_mid2196" [../PBDTemp/sourced/layers.c:99]   --->   Operation 3773 'select' 'select_ln99_7' <Predicate = (!icmp_ln97)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_672 : Operation 3774 [1/2] (12.3ns)   --->   "%mul1 = fmul i32 %somme_2_4_4, i32 %add" [../PBDTemp/sourced/layers.c:124]   --->   Operation 3774 'fmul' 'mul1' <Predicate = (!icmp_ln97)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 3775 [15/15] (3.22ns)   --->   "%urem_ln126 = urem i11 %select_ln99_1, i11 5" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3775 'urem' 'urem_ln126' <Predicate = (!icmp_ln97)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 673 <SV = 660> <Delay = 3.22>
ST_673 : Operation 3776 [14/15] (3.22ns)   --->   "%urem_ln126 = urem i11 %select_ln99_1, i11 5" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3776 'urem' 'urem_ln126' <Predicate = (!icmp_ln97)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 674 <SV = 661> <Delay = 3.22>
ST_674 : Operation 3777 [13/15] (3.22ns)   --->   "%urem_ln126 = urem i11 %select_ln99_1, i11 5" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3777 'urem' 'urem_ln126' <Predicate = (!icmp_ln97)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 675 <SV = 662> <Delay = 3.22>
ST_675 : Operation 3778 [12/15] (3.22ns)   --->   "%urem_ln126 = urem i11 %select_ln99_1, i11 5" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3778 'urem' 'urem_ln126' <Predicate = (!icmp_ln97)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 676 <SV = 663> <Delay = 3.22>
ST_676 : Operation 3779 [11/15] (3.22ns)   --->   "%urem_ln126 = urem i11 %select_ln99_1, i11 5" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3779 'urem' 'urem_ln126' <Predicate = (!icmp_ln97)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 677 <SV = 664> <Delay = 3.22>
ST_677 : Operation 3780 [10/15] (3.22ns)   --->   "%urem_ln126 = urem i11 %select_ln99_1, i11 5" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3780 'urem' 'urem_ln126' <Predicate = (!icmp_ln97)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 678 <SV = 665> <Delay = 3.22>
ST_678 : Operation 3781 [9/15] (3.22ns)   --->   "%urem_ln126 = urem i11 %select_ln99_1, i11 5" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3781 'urem' 'urem_ln126' <Predicate = (!icmp_ln97)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 679 <SV = 666> <Delay = 3.22>
ST_679 : Operation 3782 [8/15] (3.22ns)   --->   "%urem_ln126 = urem i11 %select_ln99_1, i11 5" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3782 'urem' 'urem_ln126' <Predicate = (!icmp_ln97)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 680 <SV = 667> <Delay = 3.22>
ST_680 : Operation 3783 [7/15] (3.22ns)   --->   "%urem_ln126 = urem i11 %select_ln99_1, i11 5" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3783 'urem' 'urem_ln126' <Predicate = (!icmp_ln97)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 681 <SV = 668> <Delay = 3.22>
ST_681 : Operation 3784 [6/15] (3.22ns)   --->   "%urem_ln126 = urem i11 %select_ln99_1, i11 5" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3784 'urem' 'urem_ln126' <Predicate = (!icmp_ln97)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 682 <SV = 669> <Delay = 3.22>
ST_682 : Operation 3785 [5/15] (3.22ns)   --->   "%urem_ln126 = urem i11 %select_ln99_1, i11 5" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3785 'urem' 'urem_ln126' <Predicate = (!icmp_ln97)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 683 <SV = 670> <Delay = 3.22>
ST_683 : Operation 3786 [4/15] (3.22ns)   --->   "%urem_ln126 = urem i11 %select_ln99_1, i11 5" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3786 'urem' 'urem_ln126' <Predicate = (!icmp_ln97)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 684 <SV = 671> <Delay = 3.22>
ST_684 : Operation 3787 [3/15] (3.22ns)   --->   "%urem_ln126 = urem i11 %select_ln99_1, i11 5" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3787 'urem' 'urem_ln126' <Predicate = (!icmp_ln97)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 685 <SV = 672> <Delay = 3.22>
ST_685 : Operation 3788 [2/15] (3.22ns)   --->   "%urem_ln126 = urem i11 %select_ln99_1, i11 5" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3788 'urem' 'urem_ln126' <Predicate = (!icmp_ln97)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 686 <SV = 673> <Delay = 4.53>
ST_686 : Operation 3789 [1/15] (3.22ns)   --->   "%urem_ln126 = urem i11 %select_ln99_1, i11 5" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3789 'urem' 'urem_ln126' <Predicate = (!icmp_ln97)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_686 : Operation 3790 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i3 %urem_ln126" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3790 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_686 : Operation 3791 [1/1] (1.30ns)   --->   "%switch_ln126 = switch i3 %trunc_ln126, void %branch6, i3 0, void %branch2, i3 1, void %branch3, i3 2, void %branch4, i3 3, void %branch5" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3791 'switch' 'switch_ln126' <Predicate = (!icmp_ln97)> <Delay = 1.30>

State 687 <SV = 674> <Delay = 0.00>

State 688 <SV = 675> <Delay = 0.00>

State 689 <SV = 676> <Delay = 0.00>

State 690 <SV = 677> <Delay = 0.00>

State 691 <SV = 678> <Delay = 0.00>

State 692 <SV = 679> <Delay = 0.00>

State 693 <SV = 680> <Delay = 0.00>

State 694 <SV = 681> <Delay = 0.00>

State 695 <SV = 682> <Delay = 0.00>

State 696 <SV = 683> <Delay = 0.00>

State 697 <SV = 684> <Delay = 0.00>

State 698 <SV = 685> <Delay = 0.00>

State 699 <SV = 686> <Delay = 0.00>

State 700 <SV = 687> <Delay = 0.00>

State 701 <SV = 688> <Delay = 0.00>

State 702 <SV = 689> <Delay = 0.00>

State 703 <SV = 690> <Delay = 0.00>

State 704 <SV = 691> <Delay = 0.00>

State 705 <SV = 692> <Delay = 0.00>

State 706 <SV = 693> <Delay = 0.00>

State 707 <SV = 694> <Delay = 0.00>

State 708 <SV = 695> <Delay = 0.00>

State 709 <SV = 696> <Delay = 10.5>
ST_709 : Operation 3792 [4/4] (10.5ns)   --->   "%sigmoid_out = fadd i32 %mul1, i32 0.5" [../PBDTemp/sourced/layers.c:124]   --->   Operation 3792 'fadd' 'sigmoid_out' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 3793 [1/1] (1.63ns)   --->   "%add_ln126 = add i11 %select_ln99_1, i11 1" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3793 'add' 'add_ln126' <Predicate = (!icmp_ln97)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 3794 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i11 %select_ln99_1" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3794 'zext' 'zext_ln126_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_709 : Operation 3795 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln126 = mul i23 %zext_ln126_1, i23 3277" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3795 'mul' 'mul_ln126' <Predicate = (!icmp_ln97)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 710 <SV = 697> <Delay = 10.5>
ST_710 : Operation 3796 [3/4] (10.5ns)   --->   "%sigmoid_out = fadd i32 %mul1, i32 0.5" [../PBDTemp/sourced/layers.c:124]   --->   Operation 3796 'fadd' 'sigmoid_out' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_710 : Operation 3797 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln126 = mul i23 %zext_ln126_1, i23 3277" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3797 'mul' 'mul_ln126' <Predicate = (!icmp_ln97)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 711 <SV = 698> <Delay = 10.5>
ST_711 : Operation 3798 [2/4] (10.5ns)   --->   "%sigmoid_out = fadd i32 %mul1, i32 0.5" [../PBDTemp/sourced/layers.c:124]   --->   Operation 3798 'fadd' 'sigmoid_out' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_711 : Operation 3799 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln126 = mul i23 %zext_ln126_1, i23 3277" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3799 'mul' 'mul_ln126' <Predicate = (!icmp_ln97)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 712 <SV = 699> <Delay = 14.7>
ST_712 : Operation 3800 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @COMPUTE_OUTER_COMPUTE_J_COMPUTE_K_str"   --->   Operation 3800 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_712 : Operation 3801 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1250, i64 1250, i64 1250"   --->   Operation 3801 'speclooptripcount' 'empty_62' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_712 : Operation 3802 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @COMPUTE_J_COMPUTE_K_str"   --->   Operation 3802 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_712 : Operation 3803 [1/1] (0.00ns)   --->   "%specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 12, i32 0, i32 0, i32 0, void @empty_0" [../PBDTemp/sourced/layers.c:101]   --->   Operation 3803 'specpipeline' 'specpipeline_ln101' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_712 : Operation 3804 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../PBDTemp/sourced/layers.c:101]   --->   Operation 3804 'specloopname' 'specloopname_ln101' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_712 : Operation 3805 [1/4] (10.5ns)   --->   "%sigmoid_out = fadd i32 %mul1, i32 0.5" [../PBDTemp/sourced/layers.c:124]   --->   Operation 3805 'fadd' 'sigmoid_out' <Predicate = (!icmp_ln97)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 3806 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_out_1)   --->   "%select_ln123 = select i1 %and_ln123_1, i32 0, i32 1" [../PBDTemp/sourced/layers.c:123]   --->   Operation 3806 'select' 'select_ln123' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_712 : Operation 3807 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_out_1)   --->   "%or_ln123 = or i1 %and_ln123_1, i1 %and_ln122" [../PBDTemp/sourced/layers.c:123]   --->   Operation 3807 'or' 'or_ln123' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 3808 [1/1] (0.97ns) (out node of the LUT)   --->   "%sigmoid_out_1 = select i1 %or_ln123, i32 %select_ln123, i32 %sigmoid_out" [../PBDTemp/sourced/layers.c:123]   --->   Operation 3808 'select' 'sigmoid_out_1' <Predicate = (!icmp_ln97)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_712 : Operation 3809 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln126 = mul i23 %zext_ln126_1, i23 3277" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3809 'mul' 'mul_ln126' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_712 : Operation 3810 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %mul_ln126, i32 14, i32 22" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3810 'partselect' 'tmp_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_712 : Operation 3811 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i9 %tmp_8" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3811 'zext' 'zext_ln126' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_712 : Operation 3812 [1/1] (0.00ns)   --->   "%l3_buf_0_addr = getelementptr i32 %l3_buf_0, i64 0, i64 %zext_ln126" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3812 'getelementptr' 'l3_buf_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_712 : Operation 3813 [1/1] (0.00ns)   --->   "%l3_buf_1_addr = getelementptr i32 %l3_buf_1, i64 0, i64 %zext_ln126" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3813 'getelementptr' 'l3_buf_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_712 : Operation 3814 [1/1] (0.00ns)   --->   "%l3_buf_2_addr = getelementptr i32 %l3_buf_2, i64 0, i64 %zext_ln126" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3814 'getelementptr' 'l3_buf_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_712 : Operation 3815 [1/1] (0.00ns)   --->   "%l3_buf_3_addr = getelementptr i32 %l3_buf_3, i64 0, i64 %zext_ln126" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3815 'getelementptr' 'l3_buf_3_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_712 : Operation 3816 [1/1] (0.00ns)   --->   "%l3_buf_4_addr = getelementptr i32 %l3_buf_4, i64 0, i64 %zext_ln126" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3816 'getelementptr' 'l3_buf_4_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_712 : Operation 3817 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sigmoid_out_1, i8 %l3_buf_3_addr" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3817 'store' 'store_ln126' <Predicate = (trunc_ln126 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_712 : Operation 3818 [1/1] (0.00ns)   --->   "%br_ln126 = br void %._crit_edge1082" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3818 'br' 'br_ln126' <Predicate = (trunc_ln126 == 3)> <Delay = 0.00>
ST_712 : Operation 3819 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sigmoid_out_1, i8 %l3_buf_2_addr" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3819 'store' 'store_ln126' <Predicate = (trunc_ln126 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_712 : Operation 3820 [1/1] (0.00ns)   --->   "%br_ln126 = br void %._crit_edge1082" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3820 'br' 'br_ln126' <Predicate = (trunc_ln126 == 2)> <Delay = 0.00>
ST_712 : Operation 3821 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sigmoid_out_1, i8 %l3_buf_1_addr" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3821 'store' 'store_ln126' <Predicate = (trunc_ln126 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_712 : Operation 3822 [1/1] (0.00ns)   --->   "%br_ln126 = br void %._crit_edge1082" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3822 'br' 'br_ln126' <Predicate = (trunc_ln126 == 1)> <Delay = 0.00>
ST_712 : Operation 3823 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sigmoid_out_1, i8 %l3_buf_0_addr" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3823 'store' 'store_ln126' <Predicate = (trunc_ln126 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_712 : Operation 3824 [1/1] (0.00ns)   --->   "%br_ln126 = br void %._crit_edge1082" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3824 'br' 'br_ln126' <Predicate = (trunc_ln126 == 0)> <Delay = 0.00>
ST_712 : Operation 3825 [1/1] (3.25ns)   --->   "%store_ln126 = store i32 %sigmoid_out_1, i8 %l3_buf_4_addr" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3825 'store' 'store_ln126' <Predicate = (trunc_ln126 != 0 & trunc_ln126 != 1 & trunc_ln126 != 2 & trunc_ln126 != 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_712 : Operation 3826 [1/1] (0.00ns)   --->   "%br_ln126 = br void %._crit_edge1082" [../PBDTemp/sourced/layers.c:126]   --->   Operation 3826 'br' 'br_ln126' <Predicate = (trunc_ln126 != 0 & trunc_ln126 != 1 & trunc_ln126 != 2 & trunc_ln126 != 3)> <Delay = 0.00>

State 713 <SV = 660> <Delay = 18.0>
ST_713 : Operation 3827 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Layer3_Neurons_CPU_read, i32 2, i32 63" [../PBDTemp/sourced/layers.c:132]   --->   Operation 3827 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_713 : Operation 3828 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i62 %trunc_ln3" [../PBDTemp/sourced/layers.c:132]   --->   Operation 3828 'sext' 'sext_ln132' <Predicate = true> <Delay = 0.00>
ST_713 : Operation 3829 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln132" [../PBDTemp/sourced/layers.c:132]   --->   Operation 3829 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_713 : Operation 3830 [1/1] (18.0ns)   --->   "%empty_67 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 1250" [../PBDTemp/sourced/layers.c:132]   --->   Operation 3830 'writereq' 'empty_67' <Predicate = true> <Delay = 18.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_713 : Operation 3831 [1/1] (1.58ns)   --->   "%br_ln132 = br void" [../PBDTemp/sourced/layers.c:132]   --->   Operation 3831 'br' 'br_ln132' <Predicate = true> <Delay = 1.58>

State 714 <SV = 661> <Delay = 3.25>
ST_714 : Operation 3832 [1/1] (0.00ns)   --->   "%idx_1 = phi i11 %add_ln132, void %.split, i11 0, void" [../PBDTemp/sourced/layers.c:132]   --->   Operation 3832 'phi' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_714 : Operation 3833 [1/1] (0.00ns)   --->   "%phi_mul602 = phi i22 %add_ln134, void %.split, i22 0, void" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3833 'phi' 'phi_mul602' <Predicate = true> <Delay = 0.00>
ST_714 : Operation 3834 [1/1] (1.63ns)   --->   "%add_ln132 = add i11 %idx_1, i11 1" [../PBDTemp/sourced/layers.c:132]   --->   Operation 3834 'add' 'add_ln132' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_714 : Operation 3835 [1/1] (1.88ns)   --->   "%icmp_ln132 = icmp_eq  i11 %idx_1, i11 1250" [../PBDTemp/sourced/layers.c:132]   --->   Operation 3835 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_714 : Operation 3836 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %.split, void" [../PBDTemp/sourced/layers.c:132]   --->   Operation 3836 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_714 : Operation 3837 [1/1] (2.25ns)   --->   "%add_ln134 = add i22 %phi_mul602, i22 3277" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3837 'add' 'add_ln134' <Predicate = (!icmp_ln132)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_714 : Operation 3838 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i22.i32.i32, i22 %phi_mul602, i32 14, i32 21" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3838 'partselect' 'tmp_9' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_714 : Operation 3839 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i8 %tmp_9" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3839 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_714 : Operation 3840 [1/1] (0.00ns)   --->   "%l3_buf_0_addr_1 = getelementptr i32 %l3_buf_0, i64 0, i64 %zext_ln134_1" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3840 'getelementptr' 'l3_buf_0_addr_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_714 : Operation 3841 [2/2] (3.25ns)   --->   "%l3_buf_0_load = load i8 %l3_buf_0_addr_1" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3841 'load' 'l3_buf_0_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_714 : Operation 3842 [1/1] (0.00ns)   --->   "%l3_buf_1_addr_1 = getelementptr i32 %l3_buf_1, i64 0, i64 %zext_ln134_1" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3842 'getelementptr' 'l3_buf_1_addr_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_714 : Operation 3843 [2/2] (3.25ns)   --->   "%l3_buf_1_load = load i8 %l3_buf_1_addr_1" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3843 'load' 'l3_buf_1_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_714 : Operation 3844 [1/1] (0.00ns)   --->   "%l3_buf_2_addr_1 = getelementptr i32 %l3_buf_2, i64 0, i64 %zext_ln134_1" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3844 'getelementptr' 'l3_buf_2_addr_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_714 : Operation 3845 [2/2] (3.25ns)   --->   "%l3_buf_2_load = load i8 %l3_buf_2_addr_1" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3845 'load' 'l3_buf_2_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_714 : Operation 3846 [1/1] (0.00ns)   --->   "%l3_buf_3_addr_1 = getelementptr i32 %l3_buf_3, i64 0, i64 %zext_ln134_1" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3846 'getelementptr' 'l3_buf_3_addr_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_714 : Operation 3847 [2/2] (3.25ns)   --->   "%l3_buf_3_load = load i8 %l3_buf_3_addr_1" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3847 'load' 'l3_buf_3_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_714 : Operation 3848 [1/1] (0.00ns)   --->   "%l3_buf_4_addr_1 = getelementptr i32 %l3_buf_4, i64 0, i64 %zext_ln134_1" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3848 'getelementptr' 'l3_buf_4_addr_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_714 : Operation 3849 [2/2] (3.25ns)   --->   "%l3_buf_4_load = load i8 %l3_buf_4_addr_1" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3849 'load' 'l3_buf_4_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>

State 715 <SV = 662> <Delay = 5.19>
ST_715 : Operation 3850 [1/1] (0.00ns)   --->   "%phi_urem604 = phi i11 %select_ln132, void %.split, i11 0, void" [../PBDTemp/sourced/layers.c:132]   --->   Operation 3850 'phi' 'phi_urem604' <Predicate = true> <Delay = 0.00>
ST_715 : Operation 3851 [1/1] (0.00ns)   --->   "%empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1250, i64 1250, i64 1250"   --->   Operation 3851 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_715 : Operation 3852 [1/1] (1.63ns)   --->   "%add_ln132_1 = add i11 %phi_urem604, i11 1" [../PBDTemp/sourced/layers.c:132]   --->   Operation 3852 'add' 'add_ln132_1' <Predicate = (!icmp_ln132)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_715 : Operation 3853 [1/1] (1.88ns)   --->   "%icmp_ln132_1 = icmp_ult  i11 %add_ln132_1, i11 5" [../PBDTemp/sourced/layers.c:132]   --->   Operation 3853 'icmp' 'icmp_ln132_1' <Predicate = (!icmp_ln132)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_715 : Operation 3854 [1/1] (0.69ns)   --->   "%select_ln132 = select i1 %icmp_ln132_1, i11 %add_ln132_1, i11 0" [../PBDTemp/sourced/layers.c:132]   --->   Operation 3854 'select' 'select_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_715 : Operation 3855 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i11 %phi_urem604" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3855 'zext' 'zext_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_715 : Operation 3856 [1/2] (3.25ns)   --->   "%l3_buf_0_load = load i8 %l3_buf_0_addr_1" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3856 'load' 'l3_buf_0_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_715 : Operation 3857 [1/2] (3.25ns)   --->   "%l3_buf_1_load = load i8 %l3_buf_1_addr_1" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3857 'load' 'l3_buf_1_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_715 : Operation 3858 [1/2] (3.25ns)   --->   "%l3_buf_2_load = load i8 %l3_buf_2_addr_1" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3858 'load' 'l3_buf_2_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_715 : Operation 3859 [1/2] (3.25ns)   --->   "%l3_buf_3_load = load i8 %l3_buf_3_addr_1" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3859 'load' 'l3_buf_3_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_715 : Operation 3860 [1/2] (3.25ns)   --->   "%l3_buf_4_load = load i8 %l3_buf_4_addr_1" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3860 'load' 'l3_buf_4_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 250> <RAM>
ST_715 : Operation 3861 [1/1] (1.94ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.5float.i64, i32 %l3_buf_0_load, i32 %l3_buf_1_load, i32 %l3_buf_2_load, i32 %l3_buf_3_load, i32 %l3_buf_4_load, i64 %zext_ln134" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3861 'mux' 'tmp' <Predicate = (!icmp_ln132)> <Delay = 1.94> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 716 <SV = 663> <Delay = 18.0>
ST_716 : Operation 3862 [1/1] (0.00ns)   --->   "%specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../PBDTemp/sourced/layers.c:132]   --->   Operation 3862 'specpipeline' 'specpipeline_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_716 : Operation 3863 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../PBDTemp/sourced/layers.c:132]   --->   Operation 3863 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_716 : Operation 3864 [1/1] (0.00ns)   --->   "%bitcast_ln134 = bitcast i32 %tmp" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3864 'bitcast' 'bitcast_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_716 : Operation 3865 [1/1] (18.0ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln134, i4 15" [../PBDTemp/sourced/layers.c:134]   --->   Operation 3865 'write' 'write_ln134' <Predicate = (!icmp_ln132)> <Delay = 18.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_716 : Operation 3866 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 3866 'br' 'br_ln0' <Predicate = (!icmp_ln132)> <Delay = 0.00>

State 717 <SV = 663> <Delay = 18.0>
ST_717 : Operation 3867 [5/5] (18.0ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../PBDTemp/sourced/layers.c:136]   --->   Operation 3867 'writeresp' 'empty_69' <Predicate = true> <Delay = 18.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 718 <SV = 664> <Delay = 18.0>
ST_718 : Operation 3868 [4/5] (18.0ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../PBDTemp/sourced/layers.c:136]   --->   Operation 3868 'writeresp' 'empty_69' <Predicate = true> <Delay = 18.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 719 <SV = 665> <Delay = 18.0>
ST_719 : Operation 3869 [3/5] (18.0ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../PBDTemp/sourced/layers.c:136]   --->   Operation 3869 'writeresp' 'empty_69' <Predicate = true> <Delay = 18.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 720 <SV = 666> <Delay = 18.0>
ST_720 : Operation 3870 [2/5] (18.0ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../PBDTemp/sourced/layers.c:136]   --->   Operation 3870 'writeresp' 'empty_69' <Predicate = true> <Delay = 18.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 721 <SV = 667> <Delay = 18.0>
ST_721 : Operation 3871 [1/5] (18.0ns)   --->   "%empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../PBDTemp/sourced/layers.c:136]   --->   Operation 3871 'writeresp' 'empty_69' <Predicate = true> <Delay = 18.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_721 : Operation 3872 [1/1] (0.00ns)   --->   "%ret_ln136 = ret" [../PBDTemp/sourced/layers.c:136]   --->   Operation 3872 'ret' 'ret_ln136' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'Layer3_Neurons_CPU' [16]  (1 ns)

 <State 2>: 18ns
The critical path consists of the following:
	bus request on port 'gmem' (../PBDTemp/sourced/layers.c:80) [31]  (18 ns)

 <State 3>: 18ns
The critical path consists of the following:
	bus request on port 'gmem' (../PBDTemp/sourced/layers.c:80) [31]  (18 ns)

 <State 4>: 18ns
The critical path consists of the following:
	bus request on port 'gmem' (../PBDTemp/sourced/layers.c:80) [31]  (18 ns)

 <State 5>: 18ns
The critical path consists of the following:
	bus request on port 'gmem' (../PBDTemp/sourced/layers.c:80) [31]  (18 ns)

 <State 6>: 18ns
The critical path consists of the following:
	bus request on port 'gmem' (../PBDTemp/sourced/layers.c:80) [31]  (18 ns)

 <State 7>: 18ns
The critical path consists of the following:
	bus request on port 'gmem' (../PBDTemp/sourced/layers.c:80) [31]  (18 ns)

 <State 8>: 18ns
The critical path consists of the following:
	bus request on port 'gmem' (../PBDTemp/sourced/layers.c:80) [31]  (18 ns)

 <State 9>: 4.52ns
The critical path consists of the following:
	'phi' operation ('yx') with incoming values : ('idx_urem') [36]  (0 ns)
	'mul' operation ('mul_ln84', ../PBDTemp/sourced/layers.c:84) [47]  (4.52 ns)

 <State 10>: 4.39ns
The critical path consists of the following:
	'urem' operation ('x', ../PBDTemp/sourced/layers.c:85) [49]  (4.39 ns)

 <State 11>: 4.39ns
The critical path consists of the following:
	'urem' operation ('x', ../PBDTemp/sourced/layers.c:85) [49]  (4.39 ns)

 <State 12>: 4.39ns
The critical path consists of the following:
	'urem' operation ('x', ../PBDTemp/sourced/layers.c:85) [49]  (4.39 ns)

 <State 13>: 4.39ns
The critical path consists of the following:
	'urem' operation ('x', ../PBDTemp/sourced/layers.c:85) [49]  (4.39 ns)

 <State 14>: 4.39ns
The critical path consists of the following:
	'urem' operation ('x', ../PBDTemp/sourced/layers.c:85) [49]  (4.39 ns)

 <State 15>: 4.39ns
The critical path consists of the following:
	'urem' operation ('x', ../PBDTemp/sourced/layers.c:85) [49]  (4.39 ns)

 <State 16>: 4.39ns
The critical path consists of the following:
	'urem' operation ('x', ../PBDTemp/sourced/layers.c:85) [49]  (4.39 ns)

 <State 17>: 4.39ns
The critical path consists of the following:
	'urem' operation ('x', ../PBDTemp/sourced/layers.c:85) [49]  (4.39 ns)

 <State 18>: 6.19ns
The critical path consists of the following:
	'mul' operation ('mul_ln86', ../PBDTemp/sourced/layers.c:86) [57]  (3.49 ns)
	'add' operation of DSP[61] ('add_ln86', ../PBDTemp/sourced/layers.c:86) [59]  (1.65 ns)
	'mul' operation of DSP[61] ('mul_ln86_1', ../PBDTemp/sourced/layers.c:86) [60]  (1.05 ns)

 <State 19>: 4.39ns
The critical path consists of the following:
	'urem' operation ('x', ../PBDTemp/sourced/layers.c:85) [49]  (4.39 ns)

 <State 20>: 18ns
The critical path consists of the following:
	bus read on port 'gmem' (../PBDTemp/sourced/layers.c:86) [50]  (18 ns)

 <State 21>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[61] ('add_ln86_1', ../PBDTemp/sourced/layers.c:86) [61]  (2.1 ns)
	'getelementptr' operation ('l2_buf_1_addr', ../PBDTemp/sourced/layers.c:86) [64]  (0 ns)
	'store' operation ('store_ln86', ../PBDTemp/sourced/layers.c:86) of variable 'bitcast_ln86', ../PBDTemp/sourced/layers.c:86 on array 'l2_buf[1]', ../PBDTemp/sourced/layers.c:67 [70]  (3.25 ns)

 <State 22>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten276', ../PBDTemp/sourced/layers.c:97) with incoming values : ('add_ln97_1', ../PBDTemp/sourced/layers.c:97) [80]  (1.59 ns)

 <State 23>: 4.35ns
The critical path consists of the following:
	'phi' operation ('i', ../PBDTemp/sourced/layers.c:97) with incoming values : ('select_ln97', ../PBDTemp/sourced/layers.c:97) [81]  (0 ns)
	'mul' operation ('empty_32', ../PBDTemp/sourced/layers.c:97) [90]  (4.35 ns)

 <State 24>: 11.8ns
The critical path consists of the following:
	'add' operation ('add_ln97', ../PBDTemp/sourced/layers.c:97) [397]  (1.83 ns)
	'mul' operation ('p_mid1200', ../PBDTemp/sourced/layers.c:97) [406]  (4.35 ns)
	'or' operation ('p_mid1202', ../PBDTemp/sourced/layers.c:97) [408]  (0 ns)
	'add' operation ('add_ln112_124', ../PBDTemp/sourced/layers.c:112) [415]  (1.68 ns)
	'select' operation ('weight_buf_0_load_mid2_v', ../PBDTemp/sourced/layers.c:99) [417]  (0.697 ns)
	'getelementptr' operation ('weight_buf_0_addr_1', ../PBDTemp/sourced/layers.c:112) [419]  (0 ns)
	'load' operation ('weight_buf_0_load_1', ../PBDTemp/sourced/layers.c:112) on array 'weight_buf_0' [420]  (3.25 ns)

 <State 25>: 14ns
The critical path consists of the following:
	'phi' operation ('j', ../PBDTemp/sourced/layers.c:99) with incoming values : ('select_ln99_8', ../PBDTemp/sourced/layers.c:99) [85]  (0 ns)
	'select' operation ('j_mid2197', ../PBDTemp/sourced/layers.c:99) [403]  (0.98 ns)
	'add' operation ('add_ln99_1', ../PBDTemp/sourced/layers.c:99) [1317]  (1.65 ns)
	'select' operation ('select_ln99_2', ../PBDTemp/sourced/layers.c:99) [1324]  (1.02 ns)
	'mul' operation ('mul_ln113', ../PBDTemp/sourced/layers.c:113) [1326]  (3.49 ns)
	'add' operation ('add_ln113', ../PBDTemp/sourced/layers.c:113) [1328]  (1.82 ns)
	'add' operation ('add_ln113_11', ../PBDTemp/sourced/layers.c:113) [1368]  (1.82 ns)
	'getelementptr' operation ('l2_buf_0_addr_2', ../PBDTemp/sourced/layers.c:113) [1370]  (0 ns)
	'load' operation ('l2_buf_0_load_1', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1431]  (3.25 ns)

 <State 26>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1425]  (3.25 ns)
	'fmul' operation ('mul2', ../PBDTemp/sourced/layers.c:114) [1426]  (12.4 ns)

 <State 27>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_2', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1437]  (3.25 ns)
	'fmul' operation ('mul43_4', ../PBDTemp/sourced/layers.c:114) [1438]  (12.4 ns)

 <State 28>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_4', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1512]  (3.25 ns)
	'fmul' operation ('mul43_2_0_1', ../PBDTemp/sourced/layers.c:114) [1513]  (12.4 ns)

 <State 29>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_6', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1587]  (3.25 ns)
	'fmul' operation ('mul2_0_2', ../PBDTemp/sourced/layers.c:114) [1588]  (12.4 ns)

 <State 30>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_8', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1599]  (3.25 ns)
	'fmul' operation ('mul43_4_0_2', ../PBDTemp/sourced/layers.c:114) [1600]  (12.4 ns)

 <State 31>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_10', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1674]  (3.25 ns)
	'fmul' operation ('mul43_2_0_3', ../PBDTemp/sourced/layers.c:114) [1675]  (12.4 ns)

 <State 32>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_12', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1749]  (3.25 ns)
	'fmul' operation ('mul2_0_4', ../PBDTemp/sourced/layers.c:114) [1750]  (12.4 ns)

 <State 33>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_14', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1761]  (3.25 ns)
	'fmul' operation ('mul43_4_0_4', ../PBDTemp/sourced/layers.c:114) [1762]  (12.4 ns)

 <State 34>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_16', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1773]  (3.25 ns)
	'fmul' operation ('mul43_2_1', ../PBDTemp/sourced/layers.c:114) [1774]  (12.4 ns)

 <State 35>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_18', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1785]  (3.25 ns)
	'fmul' operation ('mul2_1_1', ../PBDTemp/sourced/layers.c:114) [1786]  (12.4 ns)

 <State 36>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_20', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1797]  (3.25 ns)
	'fmul' operation ('mul43_4_1_1', ../PBDTemp/sourced/layers.c:114) [1798]  (12.4 ns)

 <State 37>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_22', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1809]  (3.25 ns)
	'fmul' operation ('mul43_2_1_2', ../PBDTemp/sourced/layers.c:114) [1810]  (12.4 ns)

 <State 38>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_24', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1821]  (3.25 ns)
	'fmul' operation ('mul2_1_3', ../PBDTemp/sourced/layers.c:114) [1822]  (12.4 ns)

 <State 39>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_26', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1833]  (3.25 ns)
	'fmul' operation ('mul43_4_1_3', ../PBDTemp/sourced/layers.c:114) [1834]  (12.4 ns)

 <State 40>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_28', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1845]  (3.25 ns)
	'fmul' operation ('mul43_2_1_4', ../PBDTemp/sourced/layers.c:114) [1846]  (12.4 ns)

 <State 41>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_30', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1857]  (3.25 ns)
	'fmul' operation ('mul2_2', ../PBDTemp/sourced/layers.c:114) [1858]  (12.4 ns)

 <State 42>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_32', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1869]  (3.25 ns)
	'fmul' operation ('mul43_4_2', ../PBDTemp/sourced/layers.c:114) [1870]  (12.4 ns)

 <State 43>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_34', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1881]  (3.25 ns)
	'fmul' operation ('mul43_2_2_1', ../PBDTemp/sourced/layers.c:114) [1882]  (12.4 ns)

 <State 44>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_36', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1893]  (3.25 ns)
	'fmul' operation ('mul2_2_2', ../PBDTemp/sourced/layers.c:114) [1894]  (12.4 ns)

 <State 45>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_38', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1905]  (3.25 ns)
	'fmul' operation ('mul43_4_2_2', ../PBDTemp/sourced/layers.c:114) [1906]  (12.4 ns)

 <State 46>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_40', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1917]  (3.25 ns)
	'fmul' operation ('mul43_2_2_3', ../PBDTemp/sourced/layers.c:114) [1918]  (12.4 ns)

 <State 47>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_42', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1929]  (3.25 ns)
	'fmul' operation ('mul2_2_4', ../PBDTemp/sourced/layers.c:114) [1930]  (12.4 ns)

 <State 48>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_44', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1941]  (3.25 ns)
	'fmul' operation ('mul43_4_2_4', ../PBDTemp/sourced/layers.c:114) [1942]  (12.4 ns)

 <State 49>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_46', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1953]  (3.25 ns)
	'fmul' operation ('mul43_2_3', ../PBDTemp/sourced/layers.c:114) [1954]  (12.4 ns)

 <State 50>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_48', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1965]  (3.25 ns)
	'fmul' operation ('mul2_3_1', ../PBDTemp/sourced/layers.c:114) [1966]  (12.4 ns)

 <State 51>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_50', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1977]  (3.25 ns)
	'fmul' operation ('mul43_4_3_1', ../PBDTemp/sourced/layers.c:114) [1978]  (12.4 ns)

 <State 52>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_52', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [1989]  (3.25 ns)
	'fmul' operation ('mul43_2_3_2', ../PBDTemp/sourced/layers.c:114) [1990]  (12.4 ns)

 <State 53>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_54', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [2001]  (3.25 ns)
	'fmul' operation ('mul2_3_3', ../PBDTemp/sourced/layers.c:114) [2002]  (12.4 ns)

 <State 54>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_56', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [2013]  (3.25 ns)
	'fmul' operation ('mul43_4_3_3', ../PBDTemp/sourced/layers.c:114) [2014]  (12.4 ns)

 <State 55>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_58', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [2025]  (3.25 ns)
	'fmul' operation ('mul43_2_3_4', ../PBDTemp/sourced/layers.c:114) [2026]  (12.4 ns)

 <State 56>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_60', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [2037]  (3.25 ns)
	'fmul' operation ('mul2_4', ../PBDTemp/sourced/layers.c:114) [2038]  (12.4 ns)

 <State 57>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_62', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [2049]  (3.25 ns)
	'fmul' operation ('mul43_4_4', ../PBDTemp/sourced/layers.c:114) [2050]  (12.4 ns)

 <State 58>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_64', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [2061]  (3.25 ns)
	'fmul' operation ('mul43_2_4_1', ../PBDTemp/sourced/layers.c:114) [2062]  (12.4 ns)

 <State 59>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_66', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [2073]  (3.25 ns)
	'fmul' operation ('mul2_4_2', ../PBDTemp/sourced/layers.c:114) [2074]  (12.4 ns)

 <State 60>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_68', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [2085]  (3.25 ns)
	'fmul' operation ('mul43_4_4_2', ../PBDTemp/sourced/layers.c:114) [2086]  (12.4 ns)

 <State 61>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_70', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [2097]  (3.25 ns)
	'fmul' operation ('mul43_2_4_3', ../PBDTemp/sourced/layers.c:114) [2098]  (12.4 ns)

 <State 62>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_72', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [2109]  (3.25 ns)
	'fmul' operation ('mul2_4_4', ../PBDTemp/sourced/layers.c:114) [2110]  (12.4 ns)

 <State 63>: 15.6ns
The critical path consists of the following:
	'load' operation ('l2_buf_0_load_74', ../PBDTemp/sourced/layers.c:113) on array 'l2_buf[0]', ../PBDTemp/sourced/layers.c:67 [2121]  (3.25 ns)
	'fmul' operation ('mul43_4_4_4', ../PBDTemp/sourced/layers.c:114) [2122]  (12.4 ns)

 <State 64>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul43_4_4_4', ../PBDTemp/sourced/layers.c:114) [2122]  (12.4 ns)

 <State 65>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_0_1', ../PBDTemp/sourced/layers.c:114) [1517]  (10.5 ns)

 <State 66>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_0_1', ../PBDTemp/sourced/layers.c:114) [1517]  (10.5 ns)

 <State 67>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_0_1', ../PBDTemp/sourced/layers.c:114) [1517]  (10.5 ns)

 <State 68>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_0_1', ../PBDTemp/sourced/layers.c:114) [1520]  (10.5 ns)

 <State 69>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_0_1', ../PBDTemp/sourced/layers.c:114) [1520]  (10.5 ns)

 <State 70>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_0_1', ../PBDTemp/sourced/layers.c:114) [1520]  (10.5 ns)

 <State 71>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_0_1', ../PBDTemp/sourced/layers.c:114) [1520]  (10.5 ns)

 <State 72>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_0_1', ../PBDTemp/sourced/layers.c:114) [1523]  (10.5 ns)

 <State 73>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_0_1', ../PBDTemp/sourced/layers.c:114) [1523]  (10.5 ns)

 <State 74>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_0_1', ../PBDTemp/sourced/layers.c:114) [1523]  (10.5 ns)

 <State 75>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_0_1', ../PBDTemp/sourced/layers.c:114) [1523]  (10.5 ns)

 <State 76>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_0_2', ../PBDTemp/sourced/layers.c:114) [1589]  (10.5 ns)

 <State 77>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_0_2', ../PBDTemp/sourced/layers.c:114) [1589]  (10.5 ns)

 <State 78>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_0_2', ../PBDTemp/sourced/layers.c:114) [1589]  (10.5 ns)

 <State 79>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_0_2', ../PBDTemp/sourced/layers.c:114) [1589]  (10.5 ns)

 <State 80>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_0_2', ../PBDTemp/sourced/layers.c:114) [1592]  (10.5 ns)

 <State 81>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_0_2', ../PBDTemp/sourced/layers.c:114) [1592]  (10.5 ns)

 <State 82>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_0_2', ../PBDTemp/sourced/layers.c:114) [1592]  (10.5 ns)

 <State 83>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_0_2', ../PBDTemp/sourced/layers.c:114) [1592]  (10.5 ns)

 <State 84>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_0_2', ../PBDTemp/sourced/layers.c:114) [1595]  (10.5 ns)

 <State 85>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_0_2', ../PBDTemp/sourced/layers.c:114) [1595]  (10.5 ns)

 <State 86>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_0_2', ../PBDTemp/sourced/layers.c:114) [1595]  (10.5 ns)

 <State 87>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_0_2', ../PBDTemp/sourced/layers.c:114) [1595]  (10.5 ns)

 <State 88>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_0_2', ../PBDTemp/sourced/layers.c:114) [1598]  (10.5 ns)

 <State 89>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_0_2', ../PBDTemp/sourced/layers.c:114) [1598]  (10.5 ns)

 <State 90>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_0_2', ../PBDTemp/sourced/layers.c:114) [1598]  (10.5 ns)

 <State 91>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_0_2', ../PBDTemp/sourced/layers.c:114) [1598]  (10.5 ns)

 <State 92>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_0_2', ../PBDTemp/sourced/layers.c:114) [1601]  (10.5 ns)

 <State 93>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_0_2', ../PBDTemp/sourced/layers.c:114) [1601]  (10.5 ns)

 <State 94>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_0_2', ../PBDTemp/sourced/layers.c:114) [1601]  (10.5 ns)

 <State 95>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_0_2', ../PBDTemp/sourced/layers.c:114) [1601]  (10.5 ns)

 <State 96>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_0_2', ../PBDTemp/sourced/layers.c:114) [1604]  (10.5 ns)

 <State 97>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_0_2', ../PBDTemp/sourced/layers.c:114) [1604]  (10.5 ns)

 <State 98>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_0_2', ../PBDTemp/sourced/layers.c:114) [1604]  (10.5 ns)

 <State 99>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_0_2', ../PBDTemp/sourced/layers.c:114) [1604]  (10.5 ns)

 <State 100>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_0_3', ../PBDTemp/sourced/layers.c:114) [1670]  (10.5 ns)

 <State 101>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_0_3', ../PBDTemp/sourced/layers.c:114) [1670]  (10.5 ns)

 <State 102>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_0_3', ../PBDTemp/sourced/layers.c:114) [1670]  (10.5 ns)

 <State 103>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_0_3', ../PBDTemp/sourced/layers.c:114) [1670]  (10.5 ns)

 <State 104>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_0_3', ../PBDTemp/sourced/layers.c:114) [1673]  (10.5 ns)

 <State 105>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_0_3', ../PBDTemp/sourced/layers.c:114) [1673]  (10.5 ns)

 <State 106>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_0_3', ../PBDTemp/sourced/layers.c:114) [1673]  (10.5 ns)

 <State 107>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_0_3', ../PBDTemp/sourced/layers.c:114) [1673]  (10.5 ns)

 <State 108>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_0_3', ../PBDTemp/sourced/layers.c:114) [1676]  (10.5 ns)

 <State 109>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_0_3', ../PBDTemp/sourced/layers.c:114) [1676]  (10.5 ns)

 <State 110>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_0_3', ../PBDTemp/sourced/layers.c:114) [1676]  (10.5 ns)

 <State 111>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_0_3', ../PBDTemp/sourced/layers.c:114) [1676]  (10.5 ns)

 <State 112>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_0_3', ../PBDTemp/sourced/layers.c:114) [1679]  (10.5 ns)

 <State 113>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_0_3', ../PBDTemp/sourced/layers.c:114) [1679]  (10.5 ns)

 <State 114>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_0_3', ../PBDTemp/sourced/layers.c:114) [1679]  (10.5 ns)

 <State 115>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_0_3', ../PBDTemp/sourced/layers.c:114) [1679]  (10.5 ns)

 <State 116>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_0_3', ../PBDTemp/sourced/layers.c:114) [1682]  (10.5 ns)

 <State 117>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_0_3', ../PBDTemp/sourced/layers.c:114) [1682]  (10.5 ns)

 <State 118>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_0_3', ../PBDTemp/sourced/layers.c:114) [1682]  (10.5 ns)

 <State 119>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_0_3', ../PBDTemp/sourced/layers.c:114) [1682]  (10.5 ns)

 <State 120>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_0_3', ../PBDTemp/sourced/layers.c:114) [1685]  (10.5 ns)

 <State 121>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_0_3', ../PBDTemp/sourced/layers.c:114) [1685]  (10.5 ns)

 <State 122>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_0_3', ../PBDTemp/sourced/layers.c:114) [1685]  (10.5 ns)

 <State 123>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_0_3', ../PBDTemp/sourced/layers.c:114) [1685]  (10.5 ns)

 <State 124>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_0_4', ../PBDTemp/sourced/layers.c:114) [1751]  (10.5 ns)

 <State 125>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_0_4', ../PBDTemp/sourced/layers.c:114) [1751]  (10.5 ns)

 <State 126>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_0_4', ../PBDTemp/sourced/layers.c:114) [1751]  (10.5 ns)

 <State 127>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_0_4', ../PBDTemp/sourced/layers.c:114) [1751]  (10.5 ns)

 <State 128>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_0_4', ../PBDTemp/sourced/layers.c:114) [1754]  (10.5 ns)

 <State 129>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_0_4', ../PBDTemp/sourced/layers.c:114) [1754]  (10.5 ns)

 <State 130>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_0_4', ../PBDTemp/sourced/layers.c:114) [1754]  (10.5 ns)

 <State 131>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_0_4', ../PBDTemp/sourced/layers.c:114) [1754]  (10.5 ns)

 <State 132>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_0_4', ../PBDTemp/sourced/layers.c:114) [1757]  (10.5 ns)

 <State 133>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_0_4', ../PBDTemp/sourced/layers.c:114) [1757]  (10.5 ns)

 <State 134>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_0_4', ../PBDTemp/sourced/layers.c:114) [1757]  (10.5 ns)

 <State 135>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_0_4', ../PBDTemp/sourced/layers.c:114) [1757]  (10.5 ns)

 <State 136>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_0_4', ../PBDTemp/sourced/layers.c:114) [1760]  (10.5 ns)

 <State 137>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_0_4', ../PBDTemp/sourced/layers.c:114) [1760]  (10.5 ns)

 <State 138>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_0_4', ../PBDTemp/sourced/layers.c:114) [1760]  (10.5 ns)

 <State 139>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_0_4', ../PBDTemp/sourced/layers.c:114) [1760]  (10.5 ns)

 <State 140>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_0_4', ../PBDTemp/sourced/layers.c:114) [1763]  (10.5 ns)

 <State 141>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_0_4', ../PBDTemp/sourced/layers.c:114) [1763]  (10.5 ns)

 <State 142>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_0_4', ../PBDTemp/sourced/layers.c:114) [1763]  (10.5 ns)

 <State 143>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_0_4', ../PBDTemp/sourced/layers.c:114) [1763]  (10.5 ns)

 <State 144>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_0_4', ../PBDTemp/sourced/layers.c:114) [1766]  (10.5 ns)

 <State 145>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_0_4', ../PBDTemp/sourced/layers.c:114) [1766]  (10.5 ns)

 <State 146>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_0_4', ../PBDTemp/sourced/layers.c:114) [1766]  (10.5 ns)

 <State 147>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_0_4', ../PBDTemp/sourced/layers.c:114) [1766]  (10.5 ns)

 <State 148>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1', ../PBDTemp/sourced/layers.c:114) [1769]  (10.5 ns)

 <State 149>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1', ../PBDTemp/sourced/layers.c:114) [1769]  (10.5 ns)

 <State 150>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1', ../PBDTemp/sourced/layers.c:114) [1769]  (10.5 ns)

 <State 151>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1', ../PBDTemp/sourced/layers.c:114) [1769]  (10.5 ns)

 <State 152>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1', ../PBDTemp/sourced/layers.c:114) [1772]  (10.5 ns)

 <State 153>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1', ../PBDTemp/sourced/layers.c:114) [1772]  (10.5 ns)

 <State 154>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1', ../PBDTemp/sourced/layers.c:114) [1772]  (10.5 ns)

 <State 155>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1', ../PBDTemp/sourced/layers.c:114) [1772]  (10.5 ns)

 <State 156>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1', ../PBDTemp/sourced/layers.c:114) [1775]  (10.5 ns)

 <State 157>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1', ../PBDTemp/sourced/layers.c:114) [1775]  (10.5 ns)

 <State 158>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1', ../PBDTemp/sourced/layers.c:114) [1775]  (10.5 ns)

 <State 159>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1', ../PBDTemp/sourced/layers.c:114) [1775]  (10.5 ns)

 <State 160>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1', ../PBDTemp/sourced/layers.c:114) [1778]  (10.5 ns)

 <State 161>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1', ../PBDTemp/sourced/layers.c:114) [1778]  (10.5 ns)

 <State 162>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1', ../PBDTemp/sourced/layers.c:114) [1778]  (10.5 ns)

 <State 163>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1', ../PBDTemp/sourced/layers.c:114) [1778]  (10.5 ns)

 <State 164>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1', ../PBDTemp/sourced/layers.c:114) [1781]  (10.5 ns)

 <State 165>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1', ../PBDTemp/sourced/layers.c:114) [1781]  (10.5 ns)

 <State 166>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1', ../PBDTemp/sourced/layers.c:114) [1781]  (10.5 ns)

 <State 167>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1', ../PBDTemp/sourced/layers.c:114) [1781]  (10.5 ns)

 <State 168>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1', ../PBDTemp/sourced/layers.c:114) [1784]  (10.5 ns)

 <State 169>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1', ../PBDTemp/sourced/layers.c:114) [1784]  (10.5 ns)

 <State 170>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1', ../PBDTemp/sourced/layers.c:114) [1784]  (10.5 ns)

 <State 171>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1', ../PBDTemp/sourced/layers.c:114) [1784]  (10.5 ns)

 <State 172>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1_1', ../PBDTemp/sourced/layers.c:114) [1787]  (10.5 ns)

 <State 173>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1_1', ../PBDTemp/sourced/layers.c:114) [1787]  (10.5 ns)

 <State 174>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1_1', ../PBDTemp/sourced/layers.c:114) [1787]  (10.5 ns)

 <State 175>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1_1', ../PBDTemp/sourced/layers.c:114) [1787]  (10.5 ns)

 <State 176>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1_1', ../PBDTemp/sourced/layers.c:114) [1790]  (10.5 ns)

 <State 177>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1_1', ../PBDTemp/sourced/layers.c:114) [1790]  (10.5 ns)

 <State 178>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1_1', ../PBDTemp/sourced/layers.c:114) [1790]  (10.5 ns)

 <State 179>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1_1', ../PBDTemp/sourced/layers.c:114) [1790]  (10.5 ns)

 <State 180>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1_1', ../PBDTemp/sourced/layers.c:114) [1793]  (10.5 ns)

 <State 181>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1_1', ../PBDTemp/sourced/layers.c:114) [1793]  (10.5 ns)

 <State 182>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1_1', ../PBDTemp/sourced/layers.c:114) [1793]  (10.5 ns)

 <State 183>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1_1', ../PBDTemp/sourced/layers.c:114) [1793]  (10.5 ns)

 <State 184>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1_1', ../PBDTemp/sourced/layers.c:114) [1796]  (10.5 ns)

 <State 185>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1_1', ../PBDTemp/sourced/layers.c:114) [1796]  (10.5 ns)

 <State 186>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1_1', ../PBDTemp/sourced/layers.c:114) [1796]  (10.5 ns)

 <State 187>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1_1', ../PBDTemp/sourced/layers.c:114) [1796]  (10.5 ns)

 <State 188>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1_1', ../PBDTemp/sourced/layers.c:114) [1799]  (10.5 ns)

 <State 189>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1_1', ../PBDTemp/sourced/layers.c:114) [1799]  (10.5 ns)

 <State 190>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1_1', ../PBDTemp/sourced/layers.c:114) [1799]  (10.5 ns)

 <State 191>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1_1', ../PBDTemp/sourced/layers.c:114) [1799]  (10.5 ns)

 <State 192>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1_1', ../PBDTemp/sourced/layers.c:114) [1802]  (10.5 ns)

 <State 193>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1_1', ../PBDTemp/sourced/layers.c:114) [1802]  (10.5 ns)

 <State 194>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1_1', ../PBDTemp/sourced/layers.c:114) [1802]  (10.5 ns)

 <State 195>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1_1', ../PBDTemp/sourced/layers.c:114) [1802]  (10.5 ns)

 <State 196>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1_2', ../PBDTemp/sourced/layers.c:114) [1805]  (10.5 ns)

 <State 197>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1_2', ../PBDTemp/sourced/layers.c:114) [1805]  (10.5 ns)

 <State 198>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1_2', ../PBDTemp/sourced/layers.c:114) [1805]  (10.5 ns)

 <State 199>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1_2', ../PBDTemp/sourced/layers.c:114) [1805]  (10.5 ns)

 <State 200>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1_2', ../PBDTemp/sourced/layers.c:114) [1808]  (10.5 ns)

 <State 201>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1_2', ../PBDTemp/sourced/layers.c:114) [1808]  (10.5 ns)

 <State 202>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1_2', ../PBDTemp/sourced/layers.c:114) [1808]  (10.5 ns)

 <State 203>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1_2', ../PBDTemp/sourced/layers.c:114) [1808]  (10.5 ns)

 <State 204>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1_2', ../PBDTemp/sourced/layers.c:114) [1811]  (10.5 ns)

 <State 205>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1_2', ../PBDTemp/sourced/layers.c:114) [1811]  (10.5 ns)

 <State 206>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1_2', ../PBDTemp/sourced/layers.c:114) [1811]  (10.5 ns)

 <State 207>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1_2', ../PBDTemp/sourced/layers.c:114) [1811]  (10.5 ns)

 <State 208>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1_2', ../PBDTemp/sourced/layers.c:114) [1814]  (10.5 ns)

 <State 209>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1_2', ../PBDTemp/sourced/layers.c:114) [1814]  (10.5 ns)

 <State 210>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1_2', ../PBDTemp/sourced/layers.c:114) [1814]  (10.5 ns)

 <State 211>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1_2', ../PBDTemp/sourced/layers.c:114) [1814]  (10.5 ns)

 <State 212>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1_2', ../PBDTemp/sourced/layers.c:114) [1817]  (10.5 ns)

 <State 213>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1_2', ../PBDTemp/sourced/layers.c:114) [1817]  (10.5 ns)

 <State 214>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1_2', ../PBDTemp/sourced/layers.c:114) [1817]  (10.5 ns)

 <State 215>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1_2', ../PBDTemp/sourced/layers.c:114) [1817]  (10.5 ns)

 <State 216>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1_2', ../PBDTemp/sourced/layers.c:114) [1820]  (10.5 ns)

 <State 217>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1_2', ../PBDTemp/sourced/layers.c:114) [1820]  (10.5 ns)

 <State 218>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1_2', ../PBDTemp/sourced/layers.c:114) [1820]  (10.5 ns)

 <State 219>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1_2', ../PBDTemp/sourced/layers.c:114) [1820]  (10.5 ns)

 <State 220>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1_3', ../PBDTemp/sourced/layers.c:114) [1823]  (10.5 ns)

 <State 221>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1_3', ../PBDTemp/sourced/layers.c:114) [1823]  (10.5 ns)

 <State 222>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1_3', ../PBDTemp/sourced/layers.c:114) [1823]  (10.5 ns)

 <State 223>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1_3', ../PBDTemp/sourced/layers.c:114) [1823]  (10.5 ns)

 <State 224>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1_3', ../PBDTemp/sourced/layers.c:114) [1826]  (10.5 ns)

 <State 225>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1_3', ../PBDTemp/sourced/layers.c:114) [1826]  (10.5 ns)

 <State 226>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1_3', ../PBDTemp/sourced/layers.c:114) [1826]  (10.5 ns)

 <State 227>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1_3', ../PBDTemp/sourced/layers.c:114) [1826]  (10.5 ns)

 <State 228>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1_3', ../PBDTemp/sourced/layers.c:114) [1829]  (10.5 ns)

 <State 229>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1_3', ../PBDTemp/sourced/layers.c:114) [1829]  (10.5 ns)

 <State 230>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1_3', ../PBDTemp/sourced/layers.c:114) [1829]  (10.5 ns)

 <State 231>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1_3', ../PBDTemp/sourced/layers.c:114) [1829]  (10.5 ns)

 <State 232>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1_3', ../PBDTemp/sourced/layers.c:114) [1832]  (10.5 ns)

 <State 233>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1_3', ../PBDTemp/sourced/layers.c:114) [1832]  (10.5 ns)

 <State 234>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1_3', ../PBDTemp/sourced/layers.c:114) [1832]  (10.5 ns)

 <State 235>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1_3', ../PBDTemp/sourced/layers.c:114) [1832]  (10.5 ns)

 <State 236>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1_3', ../PBDTemp/sourced/layers.c:114) [1835]  (10.5 ns)

 <State 237>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1_3', ../PBDTemp/sourced/layers.c:114) [1835]  (10.5 ns)

 <State 238>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1_3', ../PBDTemp/sourced/layers.c:114) [1835]  (10.5 ns)

 <State 239>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1_3', ../PBDTemp/sourced/layers.c:114) [1835]  (10.5 ns)

 <State 240>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1_3', ../PBDTemp/sourced/layers.c:114) [1838]  (10.5 ns)

 <State 241>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1_3', ../PBDTemp/sourced/layers.c:114) [1838]  (10.5 ns)

 <State 242>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1_3', ../PBDTemp/sourced/layers.c:114) [1838]  (10.5 ns)

 <State 243>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1_3', ../PBDTemp/sourced/layers.c:114) [1838]  (10.5 ns)

 <State 244>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1_4', ../PBDTemp/sourced/layers.c:114) [1841]  (10.5 ns)

 <State 245>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1_4', ../PBDTemp/sourced/layers.c:114) [1841]  (10.5 ns)

 <State 246>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1_4', ../PBDTemp/sourced/layers.c:114) [1841]  (10.5 ns)

 <State 247>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_1_4', ../PBDTemp/sourced/layers.c:114) [1841]  (10.5 ns)

 <State 248>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1_4', ../PBDTemp/sourced/layers.c:114) [1844]  (10.5 ns)

 <State 249>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1_4', ../PBDTemp/sourced/layers.c:114) [1844]  (10.5 ns)

 <State 250>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1_4', ../PBDTemp/sourced/layers.c:114) [1844]  (10.5 ns)

 <State 251>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_1_4', ../PBDTemp/sourced/layers.c:114) [1844]  (10.5 ns)

 <State 252>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1_4', ../PBDTemp/sourced/layers.c:114) [1847]  (10.5 ns)

 <State 253>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1_4', ../PBDTemp/sourced/layers.c:114) [1847]  (10.5 ns)

 <State 254>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1_4', ../PBDTemp/sourced/layers.c:114) [1847]  (10.5 ns)

 <State 255>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_1_4', ../PBDTemp/sourced/layers.c:114) [1847]  (10.5 ns)

 <State 256>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1_4', ../PBDTemp/sourced/layers.c:114) [1850]  (10.5 ns)

 <State 257>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1_4', ../PBDTemp/sourced/layers.c:114) [1850]  (10.5 ns)

 <State 258>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1_4', ../PBDTemp/sourced/layers.c:114) [1850]  (10.5 ns)

 <State 259>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_1_4', ../PBDTemp/sourced/layers.c:114) [1850]  (10.5 ns)

 <State 260>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1_4', ../PBDTemp/sourced/layers.c:114) [1853]  (10.5 ns)

 <State 261>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1_4', ../PBDTemp/sourced/layers.c:114) [1853]  (10.5 ns)

 <State 262>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1_4', ../PBDTemp/sourced/layers.c:114) [1853]  (10.5 ns)

 <State 263>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_1_4', ../PBDTemp/sourced/layers.c:114) [1853]  (10.5 ns)

 <State 264>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1_4', ../PBDTemp/sourced/layers.c:114) [1856]  (10.5 ns)

 <State 265>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1_4', ../PBDTemp/sourced/layers.c:114) [1856]  (10.5 ns)

 <State 266>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1_4', ../PBDTemp/sourced/layers.c:114) [1856]  (10.5 ns)

 <State 267>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_1_4', ../PBDTemp/sourced/layers.c:114) [1856]  (10.5 ns)

 <State 268>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2', ../PBDTemp/sourced/layers.c:114) [1859]  (10.5 ns)

 <State 269>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2', ../PBDTemp/sourced/layers.c:114) [1859]  (10.5 ns)

 <State 270>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2', ../PBDTemp/sourced/layers.c:114) [1859]  (10.5 ns)

 <State 271>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2', ../PBDTemp/sourced/layers.c:114) [1859]  (10.5 ns)

 <State 272>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2', ../PBDTemp/sourced/layers.c:114) [1862]  (10.5 ns)

 <State 273>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2', ../PBDTemp/sourced/layers.c:114) [1862]  (10.5 ns)

 <State 274>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2', ../PBDTemp/sourced/layers.c:114) [1862]  (10.5 ns)

 <State 275>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2', ../PBDTemp/sourced/layers.c:114) [1862]  (10.5 ns)

 <State 276>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2', ../PBDTemp/sourced/layers.c:114) [1865]  (10.5 ns)

 <State 277>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2', ../PBDTemp/sourced/layers.c:114) [1865]  (10.5 ns)

 <State 278>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2', ../PBDTemp/sourced/layers.c:114) [1865]  (10.5 ns)

 <State 279>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2', ../PBDTemp/sourced/layers.c:114) [1865]  (10.5 ns)

 <State 280>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2', ../PBDTemp/sourced/layers.c:114) [1868]  (10.5 ns)

 <State 281>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2', ../PBDTemp/sourced/layers.c:114) [1868]  (10.5 ns)

 <State 282>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2', ../PBDTemp/sourced/layers.c:114) [1868]  (10.5 ns)

 <State 283>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2', ../PBDTemp/sourced/layers.c:114) [1868]  (10.5 ns)

 <State 284>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2', ../PBDTemp/sourced/layers.c:114) [1871]  (10.5 ns)

 <State 285>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2', ../PBDTemp/sourced/layers.c:114) [1871]  (10.5 ns)

 <State 286>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2', ../PBDTemp/sourced/layers.c:114) [1871]  (10.5 ns)

 <State 287>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2', ../PBDTemp/sourced/layers.c:114) [1871]  (10.5 ns)

 <State 288>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2', ../PBDTemp/sourced/layers.c:114) [1874]  (10.5 ns)

 <State 289>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2', ../PBDTemp/sourced/layers.c:114) [1874]  (10.5 ns)

 <State 290>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2', ../PBDTemp/sourced/layers.c:114) [1874]  (10.5 ns)

 <State 291>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2', ../PBDTemp/sourced/layers.c:114) [1874]  (10.5 ns)

 <State 292>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2_1', ../PBDTemp/sourced/layers.c:114) [1877]  (10.5 ns)

 <State 293>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2_1', ../PBDTemp/sourced/layers.c:114) [1877]  (10.5 ns)

 <State 294>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2_1', ../PBDTemp/sourced/layers.c:114) [1877]  (10.5 ns)

 <State 295>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2_1', ../PBDTemp/sourced/layers.c:114) [1877]  (10.5 ns)

 <State 296>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2_1', ../PBDTemp/sourced/layers.c:114) [1880]  (10.5 ns)

 <State 297>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2_1', ../PBDTemp/sourced/layers.c:114) [1880]  (10.5 ns)

 <State 298>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2_1', ../PBDTemp/sourced/layers.c:114) [1880]  (10.5 ns)

 <State 299>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2_1', ../PBDTemp/sourced/layers.c:114) [1880]  (10.5 ns)

 <State 300>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2_1', ../PBDTemp/sourced/layers.c:114) [1883]  (10.5 ns)

 <State 301>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2_1', ../PBDTemp/sourced/layers.c:114) [1883]  (10.5 ns)

 <State 302>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2_1', ../PBDTemp/sourced/layers.c:114) [1883]  (10.5 ns)

 <State 303>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2_1', ../PBDTemp/sourced/layers.c:114) [1883]  (10.5 ns)

 <State 304>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2_1', ../PBDTemp/sourced/layers.c:114) [1886]  (10.5 ns)

 <State 305>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2_1', ../PBDTemp/sourced/layers.c:114) [1886]  (10.5 ns)

 <State 306>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2_1', ../PBDTemp/sourced/layers.c:114) [1886]  (10.5 ns)

 <State 307>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2_1', ../PBDTemp/sourced/layers.c:114) [1886]  (10.5 ns)

 <State 308>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2_1', ../PBDTemp/sourced/layers.c:114) [1889]  (10.5 ns)

 <State 309>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2_1', ../PBDTemp/sourced/layers.c:114) [1889]  (10.5 ns)

 <State 310>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2_1', ../PBDTemp/sourced/layers.c:114) [1889]  (10.5 ns)

 <State 311>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2_1', ../PBDTemp/sourced/layers.c:114) [1889]  (10.5 ns)

 <State 312>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2_1', ../PBDTemp/sourced/layers.c:114) [1892]  (10.5 ns)

 <State 313>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2_1', ../PBDTemp/sourced/layers.c:114) [1892]  (10.5 ns)

 <State 314>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2_1', ../PBDTemp/sourced/layers.c:114) [1892]  (10.5 ns)

 <State 315>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2_1', ../PBDTemp/sourced/layers.c:114) [1892]  (10.5 ns)

 <State 316>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2_2', ../PBDTemp/sourced/layers.c:114) [1895]  (10.5 ns)

 <State 317>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2_2', ../PBDTemp/sourced/layers.c:114) [1895]  (10.5 ns)

 <State 318>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2_2', ../PBDTemp/sourced/layers.c:114) [1895]  (10.5 ns)

 <State 319>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2_2', ../PBDTemp/sourced/layers.c:114) [1895]  (10.5 ns)

 <State 320>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2_2', ../PBDTemp/sourced/layers.c:114) [1898]  (10.5 ns)

 <State 321>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2_2', ../PBDTemp/sourced/layers.c:114) [1898]  (10.5 ns)

 <State 322>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2_2', ../PBDTemp/sourced/layers.c:114) [1898]  (10.5 ns)

 <State 323>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2_2', ../PBDTemp/sourced/layers.c:114) [1898]  (10.5 ns)

 <State 324>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2_2', ../PBDTemp/sourced/layers.c:114) [1901]  (10.5 ns)

 <State 325>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2_2', ../PBDTemp/sourced/layers.c:114) [1901]  (10.5 ns)

 <State 326>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2_2', ../PBDTemp/sourced/layers.c:114) [1901]  (10.5 ns)

 <State 327>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2_2', ../PBDTemp/sourced/layers.c:114) [1901]  (10.5 ns)

 <State 328>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2_2', ../PBDTemp/sourced/layers.c:114) [1904]  (10.5 ns)

 <State 329>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2_2', ../PBDTemp/sourced/layers.c:114) [1904]  (10.5 ns)

 <State 330>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2_2', ../PBDTemp/sourced/layers.c:114) [1904]  (10.5 ns)

 <State 331>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2_2', ../PBDTemp/sourced/layers.c:114) [1904]  (10.5 ns)

 <State 332>: 0ns
The critical path consists of the following:

 <State 333>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2_2', ../PBDTemp/sourced/layers.c:114) [1907]  (10.5 ns)

 <State 334>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2_2', ../PBDTemp/sourced/layers.c:114) [1907]  (10.5 ns)

 <State 335>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2_2', ../PBDTemp/sourced/layers.c:114) [1907]  (10.5 ns)

 <State 336>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2_2', ../PBDTemp/sourced/layers.c:114) [1907]  (10.5 ns)

 <State 337>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2_2', ../PBDTemp/sourced/layers.c:114) [1910]  (10.5 ns)

 <State 338>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2_2', ../PBDTemp/sourced/layers.c:114) [1910]  (10.5 ns)

 <State 339>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2_2', ../PBDTemp/sourced/layers.c:114) [1910]  (10.5 ns)

 <State 340>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2_2', ../PBDTemp/sourced/layers.c:114) [1910]  (10.5 ns)

 <State 341>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2_3', ../PBDTemp/sourced/layers.c:114) [1913]  (10.5 ns)

 <State 342>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2_3', ../PBDTemp/sourced/layers.c:114) [1913]  (10.5 ns)

 <State 343>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2_3', ../PBDTemp/sourced/layers.c:114) [1913]  (10.5 ns)

 <State 344>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2_3', ../PBDTemp/sourced/layers.c:114) [1913]  (10.5 ns)

 <State 345>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2_3', ../PBDTemp/sourced/layers.c:114) [1916]  (10.5 ns)

 <State 346>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2_3', ../PBDTemp/sourced/layers.c:114) [1916]  (10.5 ns)

 <State 347>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2_3', ../PBDTemp/sourced/layers.c:114) [1916]  (10.5 ns)

 <State 348>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2_3', ../PBDTemp/sourced/layers.c:114) [1916]  (10.5 ns)

 <State 349>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2_3', ../PBDTemp/sourced/layers.c:114) [1919]  (10.5 ns)

 <State 350>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2_3', ../PBDTemp/sourced/layers.c:114) [1919]  (10.5 ns)

 <State 351>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2_3', ../PBDTemp/sourced/layers.c:114) [1919]  (10.5 ns)

 <State 352>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2_3', ../PBDTemp/sourced/layers.c:114) [1919]  (10.5 ns)

 <State 353>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2_3', ../PBDTemp/sourced/layers.c:114) [1922]  (10.5 ns)

 <State 354>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2_3', ../PBDTemp/sourced/layers.c:114) [1922]  (10.5 ns)

 <State 355>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2_3', ../PBDTemp/sourced/layers.c:114) [1922]  (10.5 ns)

 <State 356>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2_3', ../PBDTemp/sourced/layers.c:114) [1922]  (10.5 ns)

 <State 357>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2_3', ../PBDTemp/sourced/layers.c:114) [1925]  (10.5 ns)

 <State 358>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2_3', ../PBDTemp/sourced/layers.c:114) [1925]  (10.5 ns)

 <State 359>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2_3', ../PBDTemp/sourced/layers.c:114) [1925]  (10.5 ns)

 <State 360>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2_3', ../PBDTemp/sourced/layers.c:114) [1925]  (10.5 ns)

 <State 361>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2_3', ../PBDTemp/sourced/layers.c:114) [1928]  (10.5 ns)

 <State 362>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2_3', ../PBDTemp/sourced/layers.c:114) [1928]  (10.5 ns)

 <State 363>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2_3', ../PBDTemp/sourced/layers.c:114) [1928]  (10.5 ns)

 <State 364>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2_3', ../PBDTemp/sourced/layers.c:114) [1928]  (10.5 ns)

 <State 365>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2_4', ../PBDTemp/sourced/layers.c:114) [1931]  (10.5 ns)

 <State 366>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2_4', ../PBDTemp/sourced/layers.c:114) [1931]  (10.5 ns)

 <State 367>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2_4', ../PBDTemp/sourced/layers.c:114) [1931]  (10.5 ns)

 <State 368>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_2_4', ../PBDTemp/sourced/layers.c:114) [1931]  (10.5 ns)

 <State 369>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2_4', ../PBDTemp/sourced/layers.c:114) [1934]  (10.5 ns)

 <State 370>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2_4', ../PBDTemp/sourced/layers.c:114) [1934]  (10.5 ns)

 <State 371>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2_4', ../PBDTemp/sourced/layers.c:114) [1934]  (10.5 ns)

 <State 372>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_2_4', ../PBDTemp/sourced/layers.c:114) [1934]  (10.5 ns)

 <State 373>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2_4', ../PBDTemp/sourced/layers.c:114) [1937]  (10.5 ns)

 <State 374>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2_4', ../PBDTemp/sourced/layers.c:114) [1937]  (10.5 ns)

 <State 375>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2_4', ../PBDTemp/sourced/layers.c:114) [1937]  (10.5 ns)

 <State 376>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_2_4', ../PBDTemp/sourced/layers.c:114) [1937]  (10.5 ns)

 <State 377>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2_4', ../PBDTemp/sourced/layers.c:114) [1940]  (10.5 ns)

 <State 378>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2_4', ../PBDTemp/sourced/layers.c:114) [1940]  (10.5 ns)

 <State 379>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2_4', ../PBDTemp/sourced/layers.c:114) [1940]  (10.5 ns)

 <State 380>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_2_4', ../PBDTemp/sourced/layers.c:114) [1940]  (10.5 ns)

 <State 381>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2_4', ../PBDTemp/sourced/layers.c:114) [1943]  (10.5 ns)

 <State 382>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2_4', ../PBDTemp/sourced/layers.c:114) [1943]  (10.5 ns)

 <State 383>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2_4', ../PBDTemp/sourced/layers.c:114) [1943]  (10.5 ns)

 <State 384>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_2_4', ../PBDTemp/sourced/layers.c:114) [1943]  (10.5 ns)

 <State 385>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2_4', ../PBDTemp/sourced/layers.c:114) [1946]  (10.5 ns)

 <State 386>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2_4', ../PBDTemp/sourced/layers.c:114) [1946]  (10.5 ns)

 <State 387>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2_4', ../PBDTemp/sourced/layers.c:114) [1946]  (10.5 ns)

 <State 388>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_2_4', ../PBDTemp/sourced/layers.c:114) [1946]  (10.5 ns)

 <State 389>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3', ../PBDTemp/sourced/layers.c:114) [1949]  (10.5 ns)

 <State 390>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3', ../PBDTemp/sourced/layers.c:114) [1949]  (10.5 ns)

 <State 391>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3', ../PBDTemp/sourced/layers.c:114) [1949]  (10.5 ns)

 <State 392>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3', ../PBDTemp/sourced/layers.c:114) [1949]  (10.5 ns)

 <State 393>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3', ../PBDTemp/sourced/layers.c:114) [1952]  (10.5 ns)

 <State 394>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3', ../PBDTemp/sourced/layers.c:114) [1952]  (10.5 ns)

 <State 395>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3', ../PBDTemp/sourced/layers.c:114) [1952]  (10.5 ns)

 <State 396>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3', ../PBDTemp/sourced/layers.c:114) [1952]  (10.5 ns)

 <State 397>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3', ../PBDTemp/sourced/layers.c:114) [1955]  (10.5 ns)

 <State 398>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3', ../PBDTemp/sourced/layers.c:114) [1955]  (10.5 ns)

 <State 399>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3', ../PBDTemp/sourced/layers.c:114) [1955]  (10.5 ns)

 <State 400>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3', ../PBDTemp/sourced/layers.c:114) [1955]  (10.5 ns)

 <State 401>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3', ../PBDTemp/sourced/layers.c:114) [1958]  (10.5 ns)

 <State 402>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3', ../PBDTemp/sourced/layers.c:114) [1958]  (10.5 ns)

 <State 403>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3', ../PBDTemp/sourced/layers.c:114) [1958]  (10.5 ns)

 <State 404>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3', ../PBDTemp/sourced/layers.c:114) [1958]  (10.5 ns)

 <State 405>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3', ../PBDTemp/sourced/layers.c:114) [1961]  (10.5 ns)

 <State 406>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3', ../PBDTemp/sourced/layers.c:114) [1961]  (10.5 ns)

 <State 407>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3', ../PBDTemp/sourced/layers.c:114) [1961]  (10.5 ns)

 <State 408>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3', ../PBDTemp/sourced/layers.c:114) [1961]  (10.5 ns)

 <State 409>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3', ../PBDTemp/sourced/layers.c:114) [1964]  (10.5 ns)

 <State 410>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3', ../PBDTemp/sourced/layers.c:114) [1964]  (10.5 ns)

 <State 411>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3', ../PBDTemp/sourced/layers.c:114) [1964]  (10.5 ns)

 <State 412>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3', ../PBDTemp/sourced/layers.c:114) [1964]  (10.5 ns)

 <State 413>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3_1', ../PBDTemp/sourced/layers.c:114) [1967]  (10.5 ns)

 <State 414>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3_1', ../PBDTemp/sourced/layers.c:114) [1967]  (10.5 ns)

 <State 415>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3_1', ../PBDTemp/sourced/layers.c:114) [1967]  (10.5 ns)

 <State 416>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3_1', ../PBDTemp/sourced/layers.c:114) [1967]  (10.5 ns)

 <State 417>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3_1', ../PBDTemp/sourced/layers.c:114) [1970]  (10.5 ns)

 <State 418>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3_1', ../PBDTemp/sourced/layers.c:114) [1970]  (10.5 ns)

 <State 419>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3_1', ../PBDTemp/sourced/layers.c:114) [1970]  (10.5 ns)

 <State 420>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3_1', ../PBDTemp/sourced/layers.c:114) [1970]  (10.5 ns)

 <State 421>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3_1', ../PBDTemp/sourced/layers.c:114) [1973]  (10.5 ns)

 <State 422>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3_1', ../PBDTemp/sourced/layers.c:114) [1973]  (10.5 ns)

 <State 423>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3_1', ../PBDTemp/sourced/layers.c:114) [1973]  (10.5 ns)

 <State 424>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3_1', ../PBDTemp/sourced/layers.c:114) [1973]  (10.5 ns)

 <State 425>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3_1', ../PBDTemp/sourced/layers.c:114) [1976]  (10.5 ns)

 <State 426>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3_1', ../PBDTemp/sourced/layers.c:114) [1976]  (10.5 ns)

 <State 427>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3_1', ../PBDTemp/sourced/layers.c:114) [1976]  (10.5 ns)

 <State 428>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3_1', ../PBDTemp/sourced/layers.c:114) [1976]  (10.5 ns)

 <State 429>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3_1', ../PBDTemp/sourced/layers.c:114) [1979]  (10.5 ns)

 <State 430>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3_1', ../PBDTemp/sourced/layers.c:114) [1979]  (10.5 ns)

 <State 431>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3_1', ../PBDTemp/sourced/layers.c:114) [1979]  (10.5 ns)

 <State 432>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3_1', ../PBDTemp/sourced/layers.c:114) [1979]  (10.5 ns)

 <State 433>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3_1', ../PBDTemp/sourced/layers.c:114) [1982]  (10.5 ns)

 <State 434>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3_1', ../PBDTemp/sourced/layers.c:114) [1982]  (10.5 ns)

 <State 435>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3_1', ../PBDTemp/sourced/layers.c:114) [1982]  (10.5 ns)

 <State 436>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3_1', ../PBDTemp/sourced/layers.c:114) [1982]  (10.5 ns)

 <State 437>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3_2', ../PBDTemp/sourced/layers.c:114) [1985]  (10.5 ns)

 <State 438>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3_2', ../PBDTemp/sourced/layers.c:114) [1985]  (10.5 ns)

 <State 439>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3_2', ../PBDTemp/sourced/layers.c:114) [1985]  (10.5 ns)

 <State 440>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3_2', ../PBDTemp/sourced/layers.c:114) [1985]  (10.5 ns)

 <State 441>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3_2', ../PBDTemp/sourced/layers.c:114) [1988]  (10.5 ns)

 <State 442>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3_2', ../PBDTemp/sourced/layers.c:114) [1988]  (10.5 ns)

 <State 443>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3_2', ../PBDTemp/sourced/layers.c:114) [1988]  (10.5 ns)

 <State 444>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3_2', ../PBDTemp/sourced/layers.c:114) [1988]  (10.5 ns)

 <State 445>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3_2', ../PBDTemp/sourced/layers.c:114) [1991]  (10.5 ns)

 <State 446>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3_2', ../PBDTemp/sourced/layers.c:114) [1991]  (10.5 ns)

 <State 447>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3_2', ../PBDTemp/sourced/layers.c:114) [1991]  (10.5 ns)

 <State 448>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3_2', ../PBDTemp/sourced/layers.c:114) [1991]  (10.5 ns)

 <State 449>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3_2', ../PBDTemp/sourced/layers.c:114) [1994]  (10.5 ns)

 <State 450>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3_2', ../PBDTemp/sourced/layers.c:114) [1994]  (10.5 ns)

 <State 451>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3_2', ../PBDTemp/sourced/layers.c:114) [1994]  (10.5 ns)

 <State 452>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3_2', ../PBDTemp/sourced/layers.c:114) [1994]  (10.5 ns)

 <State 453>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3_2', ../PBDTemp/sourced/layers.c:114) [1997]  (10.5 ns)

 <State 454>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3_2', ../PBDTemp/sourced/layers.c:114) [1997]  (10.5 ns)

 <State 455>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3_2', ../PBDTemp/sourced/layers.c:114) [1997]  (10.5 ns)

 <State 456>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3_2', ../PBDTemp/sourced/layers.c:114) [1997]  (10.5 ns)

 <State 457>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3_2', ../PBDTemp/sourced/layers.c:114) [2000]  (10.5 ns)

 <State 458>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3_2', ../PBDTemp/sourced/layers.c:114) [2000]  (10.5 ns)

 <State 459>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3_2', ../PBDTemp/sourced/layers.c:114) [2000]  (10.5 ns)

 <State 460>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3_2', ../PBDTemp/sourced/layers.c:114) [2000]  (10.5 ns)

 <State 461>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3_3', ../PBDTemp/sourced/layers.c:114) [2003]  (10.5 ns)

 <State 462>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3_3', ../PBDTemp/sourced/layers.c:114) [2003]  (10.5 ns)

 <State 463>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3_3', ../PBDTemp/sourced/layers.c:114) [2003]  (10.5 ns)

 <State 464>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3_3', ../PBDTemp/sourced/layers.c:114) [2003]  (10.5 ns)

 <State 465>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3_3', ../PBDTemp/sourced/layers.c:114) [2006]  (10.5 ns)

 <State 466>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3_3', ../PBDTemp/sourced/layers.c:114) [2006]  (10.5 ns)

 <State 467>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3_3', ../PBDTemp/sourced/layers.c:114) [2006]  (10.5 ns)

 <State 468>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3_3', ../PBDTemp/sourced/layers.c:114) [2006]  (10.5 ns)

 <State 469>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3_3', ../PBDTemp/sourced/layers.c:114) [2009]  (10.5 ns)

 <State 470>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3_3', ../PBDTemp/sourced/layers.c:114) [2009]  (10.5 ns)

 <State 471>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3_3', ../PBDTemp/sourced/layers.c:114) [2009]  (10.5 ns)

 <State 472>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3_3', ../PBDTemp/sourced/layers.c:114) [2009]  (10.5 ns)

 <State 473>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3_3', ../PBDTemp/sourced/layers.c:114) [2012]  (10.5 ns)

 <State 474>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3_3', ../PBDTemp/sourced/layers.c:114) [2012]  (10.5 ns)

 <State 475>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3_3', ../PBDTemp/sourced/layers.c:114) [2012]  (10.5 ns)

 <State 476>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3_3', ../PBDTemp/sourced/layers.c:114) [2012]  (10.5 ns)

 <State 477>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3_3', ../PBDTemp/sourced/layers.c:114) [2015]  (10.5 ns)

 <State 478>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3_3', ../PBDTemp/sourced/layers.c:114) [2015]  (10.5 ns)

 <State 479>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3_3', ../PBDTemp/sourced/layers.c:114) [2015]  (10.5 ns)

 <State 480>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3_3', ../PBDTemp/sourced/layers.c:114) [2015]  (10.5 ns)

 <State 481>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3_3', ../PBDTemp/sourced/layers.c:114) [2018]  (10.5 ns)

 <State 482>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3_3', ../PBDTemp/sourced/layers.c:114) [2018]  (10.5 ns)

 <State 483>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3_3', ../PBDTemp/sourced/layers.c:114) [2018]  (10.5 ns)

 <State 484>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3_3', ../PBDTemp/sourced/layers.c:114) [2018]  (10.5 ns)

 <State 485>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3_4', ../PBDTemp/sourced/layers.c:114) [2021]  (10.5 ns)

 <State 486>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3_4', ../PBDTemp/sourced/layers.c:114) [2021]  (10.5 ns)

 <State 487>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3_4', ../PBDTemp/sourced/layers.c:114) [2021]  (10.5 ns)

 <State 488>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_3_4', ../PBDTemp/sourced/layers.c:114) [2021]  (10.5 ns)

 <State 489>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3_4', ../PBDTemp/sourced/layers.c:114) [2024]  (10.5 ns)

 <State 490>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3_4', ../PBDTemp/sourced/layers.c:114) [2024]  (10.5 ns)

 <State 491>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3_4', ../PBDTemp/sourced/layers.c:114) [2024]  (10.5 ns)

 <State 492>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_3_4', ../PBDTemp/sourced/layers.c:114) [2024]  (10.5 ns)

 <State 493>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3_4', ../PBDTemp/sourced/layers.c:114) [2027]  (10.5 ns)

 <State 494>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3_4', ../PBDTemp/sourced/layers.c:114) [2027]  (10.5 ns)

 <State 495>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3_4', ../PBDTemp/sourced/layers.c:114) [2027]  (10.5 ns)

 <State 496>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_3_4', ../PBDTemp/sourced/layers.c:114) [2027]  (10.5 ns)

 <State 497>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3_4', ../PBDTemp/sourced/layers.c:114) [2030]  (10.5 ns)

 <State 498>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3_4', ../PBDTemp/sourced/layers.c:114) [2030]  (10.5 ns)

 <State 499>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3_4', ../PBDTemp/sourced/layers.c:114) [2030]  (10.5 ns)

 <State 500>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_3_4', ../PBDTemp/sourced/layers.c:114) [2030]  (10.5 ns)

 <State 501>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3_4', ../PBDTemp/sourced/layers.c:114) [2033]  (10.5 ns)

 <State 502>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3_4', ../PBDTemp/sourced/layers.c:114) [2033]  (10.5 ns)

 <State 503>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3_4', ../PBDTemp/sourced/layers.c:114) [2033]  (10.5 ns)

 <State 504>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_3_4', ../PBDTemp/sourced/layers.c:114) [2033]  (10.5 ns)

 <State 505>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3_4', ../PBDTemp/sourced/layers.c:114) [2036]  (10.5 ns)

 <State 506>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3_4', ../PBDTemp/sourced/layers.c:114) [2036]  (10.5 ns)

 <State 507>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3_4', ../PBDTemp/sourced/layers.c:114) [2036]  (10.5 ns)

 <State 508>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_3_4', ../PBDTemp/sourced/layers.c:114) [2036]  (10.5 ns)

 <State 509>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4', ../PBDTemp/sourced/layers.c:114) [2039]  (10.5 ns)

 <State 510>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4', ../PBDTemp/sourced/layers.c:114) [2039]  (10.5 ns)

 <State 511>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4', ../PBDTemp/sourced/layers.c:114) [2039]  (10.5 ns)

 <State 512>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4', ../PBDTemp/sourced/layers.c:114) [2039]  (10.5 ns)

 <State 513>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4', ../PBDTemp/sourced/layers.c:114) [2042]  (10.5 ns)

 <State 514>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4', ../PBDTemp/sourced/layers.c:114) [2042]  (10.5 ns)

 <State 515>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4', ../PBDTemp/sourced/layers.c:114) [2042]  (10.5 ns)

 <State 516>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4', ../PBDTemp/sourced/layers.c:114) [2042]  (10.5 ns)

 <State 517>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4', ../PBDTemp/sourced/layers.c:114) [2045]  (10.5 ns)

 <State 518>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4', ../PBDTemp/sourced/layers.c:114) [2045]  (10.5 ns)

 <State 519>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4', ../PBDTemp/sourced/layers.c:114) [2045]  (10.5 ns)

 <State 520>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4', ../PBDTemp/sourced/layers.c:114) [2045]  (10.5 ns)

 <State 521>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4', ../PBDTemp/sourced/layers.c:114) [2048]  (10.5 ns)

 <State 522>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4', ../PBDTemp/sourced/layers.c:114) [2048]  (10.5 ns)

 <State 523>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4', ../PBDTemp/sourced/layers.c:114) [2048]  (10.5 ns)

 <State 524>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4', ../PBDTemp/sourced/layers.c:114) [2048]  (10.5 ns)

 <State 525>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4', ../PBDTemp/sourced/layers.c:114) [2051]  (10.5 ns)

 <State 526>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4', ../PBDTemp/sourced/layers.c:114) [2051]  (10.5 ns)

 <State 527>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4', ../PBDTemp/sourced/layers.c:114) [2051]  (10.5 ns)

 <State 528>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4', ../PBDTemp/sourced/layers.c:114) [2051]  (10.5 ns)

 <State 529>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4', ../PBDTemp/sourced/layers.c:114) [2054]  (10.5 ns)

 <State 530>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4', ../PBDTemp/sourced/layers.c:114) [2054]  (10.5 ns)

 <State 531>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4', ../PBDTemp/sourced/layers.c:114) [2054]  (10.5 ns)

 <State 532>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4', ../PBDTemp/sourced/layers.c:114) [2054]  (10.5 ns)

 <State 533>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4_1', ../PBDTemp/sourced/layers.c:114) [2057]  (10.5 ns)

 <State 534>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4_1', ../PBDTemp/sourced/layers.c:114) [2057]  (10.5 ns)

 <State 535>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4_1', ../PBDTemp/sourced/layers.c:114) [2057]  (10.5 ns)

 <State 536>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4_1', ../PBDTemp/sourced/layers.c:114) [2057]  (10.5 ns)

 <State 537>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4_1', ../PBDTemp/sourced/layers.c:114) [2060]  (10.5 ns)

 <State 538>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4_1', ../PBDTemp/sourced/layers.c:114) [2060]  (10.5 ns)

 <State 539>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4_1', ../PBDTemp/sourced/layers.c:114) [2060]  (10.5 ns)

 <State 540>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4_1', ../PBDTemp/sourced/layers.c:114) [2060]  (10.5 ns)

 <State 541>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4_1', ../PBDTemp/sourced/layers.c:114) [2063]  (10.5 ns)

 <State 542>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4_1', ../PBDTemp/sourced/layers.c:114) [2063]  (10.5 ns)

 <State 543>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4_1', ../PBDTemp/sourced/layers.c:114) [2063]  (10.5 ns)

 <State 544>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4_1', ../PBDTemp/sourced/layers.c:114) [2063]  (10.5 ns)

 <State 545>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4_1', ../PBDTemp/sourced/layers.c:114) [2066]  (10.5 ns)

 <State 546>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4_1', ../PBDTemp/sourced/layers.c:114) [2066]  (10.5 ns)

 <State 547>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4_1', ../PBDTemp/sourced/layers.c:114) [2066]  (10.5 ns)

 <State 548>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4_1', ../PBDTemp/sourced/layers.c:114) [2066]  (10.5 ns)

 <State 549>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4_1', ../PBDTemp/sourced/layers.c:114) [2069]  (10.5 ns)

 <State 550>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4_1', ../PBDTemp/sourced/layers.c:114) [2069]  (10.5 ns)

 <State 551>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4_1', ../PBDTemp/sourced/layers.c:114) [2069]  (10.5 ns)

 <State 552>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4_1', ../PBDTemp/sourced/layers.c:114) [2069]  (10.5 ns)

 <State 553>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4_1', ../PBDTemp/sourced/layers.c:114) [2072]  (10.5 ns)

 <State 554>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4_1', ../PBDTemp/sourced/layers.c:114) [2072]  (10.5 ns)

 <State 555>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4_1', ../PBDTemp/sourced/layers.c:114) [2072]  (10.5 ns)

 <State 556>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4_1', ../PBDTemp/sourced/layers.c:114) [2072]  (10.5 ns)

 <State 557>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4_2', ../PBDTemp/sourced/layers.c:114) [2075]  (10.5 ns)

 <State 558>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4_2', ../PBDTemp/sourced/layers.c:114) [2075]  (10.5 ns)

 <State 559>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4_2', ../PBDTemp/sourced/layers.c:114) [2075]  (10.5 ns)

 <State 560>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4_2', ../PBDTemp/sourced/layers.c:114) [2075]  (10.5 ns)

 <State 561>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4_2', ../PBDTemp/sourced/layers.c:114) [2078]  (10.5 ns)

 <State 562>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4_2', ../PBDTemp/sourced/layers.c:114) [2078]  (10.5 ns)

 <State 563>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4_2', ../PBDTemp/sourced/layers.c:114) [2078]  (10.5 ns)

 <State 564>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4_2', ../PBDTemp/sourced/layers.c:114) [2078]  (10.5 ns)

 <State 565>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4_2', ../PBDTemp/sourced/layers.c:114) [2081]  (10.5 ns)

 <State 566>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4_2', ../PBDTemp/sourced/layers.c:114) [2081]  (10.5 ns)

 <State 567>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4_2', ../PBDTemp/sourced/layers.c:114) [2081]  (10.5 ns)

 <State 568>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4_2', ../PBDTemp/sourced/layers.c:114) [2081]  (10.5 ns)

 <State 569>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4_2', ../PBDTemp/sourced/layers.c:114) [2084]  (10.5 ns)

 <State 570>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4_2', ../PBDTemp/sourced/layers.c:114) [2084]  (10.5 ns)

 <State 571>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4_2', ../PBDTemp/sourced/layers.c:114) [2084]  (10.5 ns)

 <State 572>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4_2', ../PBDTemp/sourced/layers.c:114) [2084]  (10.5 ns)

 <State 573>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4_2', ../PBDTemp/sourced/layers.c:114) [2087]  (10.5 ns)

 <State 574>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4_2', ../PBDTemp/sourced/layers.c:114) [2087]  (10.5 ns)

 <State 575>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4_2', ../PBDTemp/sourced/layers.c:114) [2087]  (10.5 ns)

 <State 576>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4_2', ../PBDTemp/sourced/layers.c:114) [2087]  (10.5 ns)

 <State 577>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4_2', ../PBDTemp/sourced/layers.c:114) [2090]  (10.5 ns)

 <State 578>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4_2', ../PBDTemp/sourced/layers.c:114) [2090]  (10.5 ns)

 <State 579>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4_2', ../PBDTemp/sourced/layers.c:114) [2090]  (10.5 ns)

 <State 580>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4_2', ../PBDTemp/sourced/layers.c:114) [2090]  (10.5 ns)

 <State 581>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4_3', ../PBDTemp/sourced/layers.c:114) [2093]  (10.5 ns)

 <State 582>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4_3', ../PBDTemp/sourced/layers.c:114) [2093]  (10.5 ns)

 <State 583>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4_3', ../PBDTemp/sourced/layers.c:114) [2093]  (10.5 ns)

 <State 584>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4_3', ../PBDTemp/sourced/layers.c:114) [2093]  (10.5 ns)

 <State 585>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4_3', ../PBDTemp/sourced/layers.c:114) [2096]  (10.5 ns)

 <State 586>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4_3', ../PBDTemp/sourced/layers.c:114) [2096]  (10.5 ns)

 <State 587>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4_3', ../PBDTemp/sourced/layers.c:114) [2096]  (10.5 ns)

 <State 588>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4_3', ../PBDTemp/sourced/layers.c:114) [2096]  (10.5 ns)

 <State 589>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4_3', ../PBDTemp/sourced/layers.c:114) [2099]  (10.5 ns)

 <State 590>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4_3', ../PBDTemp/sourced/layers.c:114) [2099]  (10.5 ns)

 <State 591>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4_3', ../PBDTemp/sourced/layers.c:114) [2099]  (10.5 ns)

 <State 592>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4_3', ../PBDTemp/sourced/layers.c:114) [2099]  (10.5 ns)

 <State 593>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4_3', ../PBDTemp/sourced/layers.c:114) [2102]  (10.5 ns)

 <State 594>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4_3', ../PBDTemp/sourced/layers.c:114) [2102]  (10.5 ns)

 <State 595>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4_3', ../PBDTemp/sourced/layers.c:114) [2102]  (10.5 ns)

 <State 596>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4_3', ../PBDTemp/sourced/layers.c:114) [2102]  (10.5 ns)

 <State 597>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4_3', ../PBDTemp/sourced/layers.c:114) [2105]  (10.5 ns)

 <State 598>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4_3', ../PBDTemp/sourced/layers.c:114) [2105]  (10.5 ns)

 <State 599>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4_3', ../PBDTemp/sourced/layers.c:114) [2105]  (10.5 ns)

 <State 600>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4_3', ../PBDTemp/sourced/layers.c:114) [2105]  (10.5 ns)

 <State 601>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4_3', ../PBDTemp/sourced/layers.c:114) [2108]  (10.5 ns)

 <State 602>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4_3', ../PBDTemp/sourced/layers.c:114) [2108]  (10.5 ns)

 <State 603>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4_3', ../PBDTemp/sourced/layers.c:114) [2108]  (10.5 ns)

 <State 604>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4_3', ../PBDTemp/sourced/layers.c:114) [2108]  (10.5 ns)

 <State 605>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4_4', ../PBDTemp/sourced/layers.c:114) [2111]  (10.5 ns)

 <State 606>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4_4', ../PBDTemp/sourced/layers.c:114) [2111]  (10.5 ns)

 <State 607>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4_4', ../PBDTemp/sourced/layers.c:114) [2111]  (10.5 ns)

 <State 608>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_4_4_4', ../PBDTemp/sourced/layers.c:114) [2111]  (10.5 ns)

 <State 609>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4_4', ../PBDTemp/sourced/layers.c:114) [2114]  (10.5 ns)

 <State 610>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4_4', ../PBDTemp/sourced/layers.c:114) [2114]  (10.5 ns)

 <State 611>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4_4', ../PBDTemp/sourced/layers.c:114) [2114]  (10.5 ns)

 <State 612>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_5_4_4', ../PBDTemp/sourced/layers.c:114) [2114]  (10.5 ns)

 <State 613>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4_4', ../PBDTemp/sourced/layers.c:114) [2117]  (10.5 ns)

 <State 614>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4_4', ../PBDTemp/sourced/layers.c:114) [2117]  (10.5 ns)

 <State 615>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4_4', ../PBDTemp/sourced/layers.c:114) [2117]  (10.5 ns)

 <State 616>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_6_4_4', ../PBDTemp/sourced/layers.c:114) [2117]  (10.5 ns)

 <State 617>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4_4', ../PBDTemp/sourced/layers.c:114) [2120]  (10.5 ns)

 <State 618>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4_4', ../PBDTemp/sourced/layers.c:114) [2120]  (10.5 ns)

 <State 619>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4_4', ../PBDTemp/sourced/layers.c:114) [2120]  (10.5 ns)

 <State 620>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_7_4_4', ../PBDTemp/sourced/layers.c:114) [2120]  (10.5 ns)

 <State 621>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4_4', ../PBDTemp/sourced/layers.c:114) [2123]  (10.5 ns)

 <State 622>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4_4', ../PBDTemp/sourced/layers.c:114) [2123]  (10.5 ns)

 <State 623>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4_4', ../PBDTemp/sourced/layers.c:114) [2123]  (10.5 ns)

 <State 624>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_8_4_4', ../PBDTemp/sourced/layers.c:114) [2123]  (10.5 ns)

 <State 625>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4_4', ../PBDTemp/sourced/layers.c:114) [2126]  (10.5 ns)

 <State 626>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4_4', ../PBDTemp/sourced/layers.c:114) [2126]  (10.5 ns)

 <State 627>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4_4', ../PBDTemp/sourced/layers.c:114) [2126]  (10.5 ns)

 <State 628>: 16ns
The critical path consists of the following:
	'fadd' operation ('somme_2_4_4', ../PBDTemp/sourced/layers.c:114) [2126]  (10.5 ns)
	'fcmp' operation ('tmp_2', ../PBDTemp/sourced/layers.c:122) [2133]  (5.43 ns)

 <State 629>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', ../PBDTemp/sourced/layers.c:122) [2133]  (5.43 ns)

 <State 630>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', ../PBDTemp/sourced/layers.c:123) [2135]  (5.43 ns)

 <State 631>: 0ns
The critical path consists of the following:

 <State 632>: 0ns
The critical path consists of the following:

 <State 633>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul', ../PBDTemp/sourced/layers.c:124) [2137]  (12.4 ns)

 <State 634>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul', ../PBDTemp/sourced/layers.c:124) [2137]  (12.4 ns)

 <State 635>: 0ns
The critical path consists of the following:

 <State 636>: 0ns
The critical path consists of the following:

 <State 637>: 0ns
The critical path consists of the following:

 <State 638>: 0ns
The critical path consists of the following:

 <State 639>: 0ns
The critical path consists of the following:

 <State 640>: 0ns
The critical path consists of the following:

 <State 641>: 0ns
The critical path consists of the following:

 <State 642>: 0ns
The critical path consists of the following:

 <State 643>: 0ns
The critical path consists of the following:

 <State 644>: 0ns
The critical path consists of the following:

 <State 645>: 0ns
The critical path consists of the following:

 <State 646>: 0ns
The critical path consists of the following:

 <State 647>: 0ns
The critical path consists of the following:

 <State 648>: 0ns
The critical path consists of the following:

 <State 649>: 0ns
The critical path consists of the following:

 <State 650>: 0ns
The critical path consists of the following:

 <State 651>: 0ns
The critical path consists of the following:

 <State 652>: 0ns
The critical path consists of the following:

 <State 653>: 0ns
The critical path consists of the following:

 <State 654>: 0ns
The critical path consists of the following:

 <State 655>: 0ns
The critical path consists of the following:

 <State 656>: 0ns
The critical path consists of the following:

 <State 657>: 0ns
The critical path consists of the following:

 <State 658>: 0ns
The critical path consists of the following:

 <State 659>: 0ns
The critical path consists of the following:

 <State 660>: 0ns
The critical path consists of the following:

 <State 661>: 0ns
The critical path consists of the following:

 <State 662>: 0ns
The critical path consists of the following:

 <State 663>: 0ns
The critical path consists of the following:

 <State 664>: 0ns
The critical path consists of the following:

 <State 665>: 0ns
The critical path consists of the following:

 <State 666>: 0ns
The critical path consists of the following:

 <State 667>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add', ../PBDTemp/sourced/layers.c:124) [2138]  (10.5 ns)

 <State 668>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add', ../PBDTemp/sourced/layers.c:124) [2138]  (10.5 ns)

 <State 669>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add', ../PBDTemp/sourced/layers.c:124) [2138]  (10.5 ns)

 <State 670>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('add', ../PBDTemp/sourced/layers.c:124) [2138]  (10.5 ns)

 <State 671>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul1', ../PBDTemp/sourced/layers.c:124) [2139]  (12.4 ns)

 <State 672>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul1', ../PBDTemp/sourced/layers.c:124) [2139]  (12.4 ns)

 <State 673>: 3.23ns
The critical path consists of the following:
	'urem' operation ('urem_ln126', ../PBDTemp/sourced/layers.c:126) [2147]  (3.23 ns)

 <State 674>: 3.23ns
The critical path consists of the following:
	'urem' operation ('urem_ln126', ../PBDTemp/sourced/layers.c:126) [2147]  (3.23 ns)

 <State 675>: 3.23ns
The critical path consists of the following:
	'urem' operation ('urem_ln126', ../PBDTemp/sourced/layers.c:126) [2147]  (3.23 ns)

 <State 676>: 3.23ns
The critical path consists of the following:
	'urem' operation ('urem_ln126', ../PBDTemp/sourced/layers.c:126) [2147]  (3.23 ns)

 <State 677>: 3.23ns
The critical path consists of the following:
	'urem' operation ('urem_ln126', ../PBDTemp/sourced/layers.c:126) [2147]  (3.23 ns)

 <State 678>: 3.23ns
The critical path consists of the following:
	'urem' operation ('urem_ln126', ../PBDTemp/sourced/layers.c:126) [2147]  (3.23 ns)

 <State 679>: 3.23ns
The critical path consists of the following:
	'urem' operation ('urem_ln126', ../PBDTemp/sourced/layers.c:126) [2147]  (3.23 ns)

 <State 680>: 3.23ns
The critical path consists of the following:
	'urem' operation ('urem_ln126', ../PBDTemp/sourced/layers.c:126) [2147]  (3.23 ns)

 <State 681>: 3.23ns
The critical path consists of the following:
	'urem' operation ('urem_ln126', ../PBDTemp/sourced/layers.c:126) [2147]  (3.23 ns)

 <State 682>: 3.23ns
The critical path consists of the following:
	'urem' operation ('urem_ln126', ../PBDTemp/sourced/layers.c:126) [2147]  (3.23 ns)

 <State 683>: 3.23ns
The critical path consists of the following:
	'urem' operation ('urem_ln126', ../PBDTemp/sourced/layers.c:126) [2147]  (3.23 ns)

 <State 684>: 3.23ns
The critical path consists of the following:
	'urem' operation ('urem_ln126', ../PBDTemp/sourced/layers.c:126) [2147]  (3.23 ns)

 <State 685>: 3.23ns
The critical path consists of the following:
	'urem' operation ('urem_ln126', ../PBDTemp/sourced/layers.c:126) [2147]  (3.23 ns)

 <State 686>: 4.53ns
The critical path consists of the following:
	'urem' operation ('urem_ln126', ../PBDTemp/sourced/layers.c:126) [2147]  (3.23 ns)
	blocking operation 1.3 ns on control path)

 <State 687>: 0ns
The critical path consists of the following:

 <State 688>: 0ns
The critical path consists of the following:

 <State 689>: 0ns
The critical path consists of the following:

 <State 690>: 0ns
The critical path consists of the following:

 <State 691>: 0ns
The critical path consists of the following:

 <State 692>: 0ns
The critical path consists of the following:

 <State 693>: 0ns
The critical path consists of the following:

 <State 694>: 0ns
The critical path consists of the following:

 <State 695>: 0ns
The critical path consists of the following:

 <State 696>: 0ns
The critical path consists of the following:

 <State 697>: 0ns
The critical path consists of the following:

 <State 698>: 0ns
The critical path consists of the following:

 <State 699>: 0ns
The critical path consists of the following:

 <State 700>: 0ns
The critical path consists of the following:

 <State 701>: 0ns
The critical path consists of the following:

 <State 702>: 0ns
The critical path consists of the following:

 <State 703>: 0ns
The critical path consists of the following:

 <State 704>: 0ns
The critical path consists of the following:

 <State 705>: 0ns
The critical path consists of the following:

 <State 706>: 0ns
The critical path consists of the following:

 <State 707>: 0ns
The critical path consists of the following:

 <State 708>: 0ns
The critical path consists of the following:

 <State 709>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sigmoid_out', ../PBDTemp/sourced/layers.c:124) [2140]  (10.5 ns)

 <State 710>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sigmoid_out', ../PBDTemp/sourced/layers.c:124) [2140]  (10.5 ns)

 <State 711>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sigmoid_out', ../PBDTemp/sourced/layers.c:124) [2140]  (10.5 ns)

 <State 712>: 14.8ns
The critical path consists of the following:
	'fadd' operation ('sigmoid_out', ../PBDTemp/sourced/layers.c:124) [2140]  (10.5 ns)
	'select' operation ('sigmoid_out', ../PBDTemp/sourced/layers.c:123) [2145]  (0.978 ns)
	'store' operation ('store_ln126', ../PBDTemp/sourced/layers.c:126) of variable 'sigmoid_out', ../PBDTemp/sourced/layers.c:123 on array 'l3_buf[2]', ../PBDTemp/sourced/layers.c:75 [2163]  (3.25 ns)

 <State 713>: 18ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', ../PBDTemp/sourced/layers.c:132) [2182]  (0 ns)
	bus request on port 'gmem' (../PBDTemp/sourced/layers.c:132) [2183]  (18 ns)

 <State 714>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_mul602', ../PBDTemp/sourced/layers.c:134) with incoming values : ('add_ln134', ../PBDTemp/sourced/layers.c:134) [2187]  (0 ns)
	'getelementptr' operation ('l3_buf_0_addr_1', ../PBDTemp/sourced/layers.c:134) [2203]  (0 ns)
	'load' operation ('l3_buf_0_load', ../PBDTemp/sourced/layers.c:134) on array 'l3_buf[0]', ../PBDTemp/sourced/layers.c:75 [2204]  (3.25 ns)

 <State 715>: 5.2ns
The critical path consists of the following:
	'load' operation ('l3_buf_0_load', ../PBDTemp/sourced/layers.c:134) on array 'l3_buf[0]', ../PBDTemp/sourced/layers.c:75 [2204]  (3.25 ns)
	'mux' operation ('tmp', ../PBDTemp/sourced/layers.c:134) [2213]  (1.95 ns)

 <State 716>: 18ns
The critical path consists of the following:
	bus write on port 'gmem' (../PBDTemp/sourced/layers.c:134) [2215]  (18 ns)

 <State 717>: 18ns
The critical path consists of the following:
	bus response on port 'gmem' (../PBDTemp/sourced/layers.c:136) [2218]  (18 ns)

 <State 718>: 18ns
The critical path consists of the following:
	bus response on port 'gmem' (../PBDTemp/sourced/layers.c:136) [2218]  (18 ns)

 <State 719>: 18ns
The critical path consists of the following:
	bus response on port 'gmem' (../PBDTemp/sourced/layers.c:136) [2218]  (18 ns)

 <State 720>: 18ns
The critical path consists of the following:
	bus response on port 'gmem' (../PBDTemp/sourced/layers.c:136) [2218]  (18 ns)

 <State 721>: 18ns
The critical path consists of the following:
	bus response on port 'gmem' (../PBDTemp/sourced/layers.c:136) [2218]  (18 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626
	State 627
	State 628
	State 629
	State 630
	State 631
	State 632
	State 633
	State 634
	State 635
	State 636
	State 637
	State 638
	State 639
	State 640
	State 641
	State 642
	State 643
	State 644
	State 645
	State 646
	State 647
	State 648
	State 649
	State 650
	State 651
	State 652
	State 653
	State 654
	State 655
	State 656
	State 657
	State 658
	State 659
	State 660
	State 661
	State 662
	State 663
	State 664
	State 665
	State 666
	State 667
	State 668
	State 669
	State 670
	State 671
	State 672
	State 673
	State 674
	State 675
	State 676
	State 677
	State 678
	State 679
	State 680
	State 681
	State 682
	State 683
	State 684
	State 685
	State 686
	State 687
	State 688
	State 689
	State 690
	State 691
	State 692
	State 693
	State 694
	State 695
	State 696
	State 697
	State 698
	State 699
	State 700
	State 701
	State 702
	State 703
	State 704
	State 705
	State 706
	State 707
	State 708
	State 709
	State 710
	State 711
	State 712
	State 713
	State 714
	State 715
	State 716
	State 717
	State 718
	State 719
	State 720
	State 721


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
