creating FPGA bitstream. 
Log file:/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/p0/vivado/vivado.log