module register(input logic [1:0] D, input logic clk, output logic [1:0] Q);

	always_ff @(posedge clk) begin
		Q<=D;
	end

endmoule 