Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Home/Desktop/lab5/CruiseControl/Control_test_isim_beh.exe -prj C:/Users/Home/Desktop/lab5/CruiseControl/Control_test_beh.prj work.Control_test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Home/Desktop/lab5/CruiseControl/FA2.v" into library work
Analyzing Verilog file "C:/Users/Home/Desktop/lab5/CruiseControl/Comp2.v" into library work
Analyzing Verilog file "C:/Users/Home/Desktop/lab5/CruiseControl/FA8.v" into library work
Analyzing Verilog file "C:/Users/Home/Desktop/lab5/CruiseControl/Comp8.v" into library work
Analyzing Verilog file "C:/Users/Home/Desktop/lab5/CruiseControl/ALU.v" into library work
Analyzing Verilog file "C:/Users/Home/Desktop/lab5/CruiseControl/Control.v" into library work
Analyzing Verilog file "C:/Users/Home/Desktop/lab5/CruiseControl/Control_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 149092 KB
Fuse CPU Usage: 406 ms
Compiling module FA2
Compiling module FA8
Compiling module Comp2
Compiling module Comp8
Compiling module ALU
Compiling module Control
Compiling module Control_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/Home/Desktop/lab5/CruiseControl/Control_test_isim_beh.exe
Fuse Memory Usage: 154568 KB
Fuse CPU Usage: 546 ms
