#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 17 14:41:20 2018
# Process ID: 27326
# Current directory: /home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.runs/impl_1
# Command line: vivado -log delete_blk_design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source delete_blk_design_1_wrapper.tcl -notrace
# Log file: /home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.runs/impl_1/delete_blk_design_1_wrapper.vdi
# Journal file: /home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source delete_blk_design_1_wrapper.tcl -notrace
Command: link_design -top delete_blk_design_1_wrapper -part xc7z010clg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'oscIn'. [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oscIn'. [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oscIn'. [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oscIn_0'. [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oscIn_0'. [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'delete_blk_design_1' instantiated as 'delete_blk_design_1_i' [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/sources_1/bd/delete_blk_design_1/hdl/delete_blk_design_1_wrapper.vhd:29]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 5 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:01:08 . Memory (MB): peak = 1420.965 ; gain = 241.031 ; free physical = 1249 ; free virtual = 3823
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC INBB-3] Black Box Instances: Cell 'delete_blk_design_1_i' of type 'delete_blk_design_1' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1488.996 ; gain = 68.031 ; free physical = 1249 ; free virtual = 3823
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 5 Warnings, 6 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Oct 17 14:42:43 2018...
