
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 294.555 ; gain = 84.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:57]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized2' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized3' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized4' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'G1VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:98]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized5' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized5' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized6' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized6' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized7' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized7' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G2VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:115]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized8' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized8' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized9' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized9' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized10' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized10' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G3VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:132]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized11' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized11' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized12' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized12' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized13' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized13' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G4VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:149]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized14' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized14' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized15' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized15' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized16' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized16' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G5VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:166]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized17' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized17' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized18' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized18' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized19' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized19' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G6VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:183]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized20' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized20' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized21' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized21' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized22' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized22' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G7VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:200]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized23' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized23' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized24' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized24' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized25' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized25' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G8VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:217]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
WARNING: [Synth 8-3848] Net SSwitch in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:44]
INFO: [Synth 8-256] done synthesizing module 'Top' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 331.621 ; gain = 121.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
WARNING: [Synth 8-3295] tying undriven pin G1VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:98]
WARNING: [Synth 8-3295] tying undriven pin G2VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:115]
WARNING: [Synth 8-3295] tying undriven pin G3VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:132]
WARNING: [Synth 8-3295] tying undriven pin G4VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:149]
WARNING: [Synth 8-3295] tying undriven pin G5VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:166]
WARNING: [Synth 8-3295] tying undriven pin G6VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:183]
WARNING: [Synth 8-3295] tying undriven pin G7VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:200]
WARNING: [Synth 8-3295] tying undriven pin G8VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:217]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 331.621 ; gain = 121.254
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 633.516 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 633.516 ; gain = 423.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 633.516 ; gain = 423.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 633.516 ; gain = 423.148
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 633.516 ; gain = 423.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 633.516 ; gain = 423.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 633.516 ; gain = 423.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 633.516 ; gain = 423.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 638.359 ; gain = 427.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 638.359 ; gain = 427.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 638.359 ; gain = 427.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 638.359 ; gain = 427.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 638.359 ; gain = 427.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 638.359 ; gain = 427.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 638.359 ; gain = 427.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   116|
|3     |LUT1       |   163|
|4     |LUT2       |   144|
|5     |LUT3       |   127|
|6     |LUT4       |   331|
|7     |LUT5       |   190|
|8     |LUT6       |   121|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   243|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1490|
|2     |  FrameCounter      |counterUD16L    |     5|
|3     |    count1          |CountUD4L_60    |     5|
|4     |      ArithLogicMux |m4_1x4          |     2|
|5     |  EightFrameEdge    |Edge_Detector   |     4|
|6     |  G1VCount          |counterUD16L_0  |    67|
|7     |    count1          |CountUD4L_56    |    18|
|8     |    count2          |CountUD4L_57    |    16|
|9     |    count3          |CountUD4L_58    |    18|
|10    |    count4          |CountUD4L_59    |    15|
|11    |  G2VCount          |counterUD16L_1  |    66|
|12    |    count1          |CountUD4L_52    |    18|
|13    |    count2          |CountUD4L_53    |    15|
|14    |    count3          |CountUD4L_54    |    18|
|15    |    count4          |CountUD4L_55    |    15|
|16    |  G3VCount          |counterUD16L_2  |    67|
|17    |    count1          |CountUD4L_48    |    20|
|18    |    count2          |CountUD4L_49    |    14|
|19    |    count3          |CountUD4L_50    |    18|
|20    |    count4          |CountUD4L_51    |    15|
|21    |  G4VCount          |counterUD16L_3  |    68|
|22    |    count1          |CountUD4L_44    |    21|
|23    |    count2          |CountUD4L_45    |    15|
|24    |    count3          |CountUD4L_46    |    17|
|25    |    count4          |CountUD4L_47    |    15|
|26    |  G5VCount          |counterUD16L_4  |    67|
|27    |    count1          |CountUD4L_40    |    20|
|28    |    count2          |CountUD4L_41    |    15|
|29    |    count3          |CountUD4L_42    |    17|
|30    |    count4          |CountUD4L_43    |    15|
|31    |  G6VCount          |counterUD16L_5  |    66|
|32    |    count1          |CountUD4L_36    |    20|
|33    |    count2          |CountUD4L_37    |    14|
|34    |    count3          |CountUD4L_38    |    17|
|35    |    count4          |CountUD4L_39    |    15|
|36    |  G7VCount          |counterUD16L_6  |    67|
|37    |    count1          |CountUD4L_32    |    21|
|38    |    count2          |CountUD4L_33    |    14|
|39    |    count3          |CountUD4L_34    |    17|
|40    |    count4          |CountUD4L_35    |    15|
|41    |  G8VCount          |counterUD16L_7  |    68|
|42    |    count1          |CountUD4L_28    |    20|
|43    |    count2          |CountUD4L_29    |    16|
|44    |    count3          |CountUD4L_30    |    17|
|45    |    count4          |CountUD4L_31    |    15|
|46    |  MySkiier          |SkiStateMachine |     7|
|47    |  MyVGA             |VGAController   |   532|
|48    |    HCounter        |counterUD16L_18 |   251|
|49    |      count1        |CountUD4L_24    |    70|
|50    |      count2        |CountUD4L_25    |   102|
|51    |      count3        |CountUD4L_26    |    70|
|52    |      count4        |CountUD4L_27    |     9|
|53    |    VCounter        |counterUD16L_19 |   281|
|54    |      count1        |CountUD4L_20    |    87|
|55    |      count2        |CountUD4L_21    |   104|
|56    |      count3        |CountUD4L_22    |    78|
|57    |      count4        |CountUD4L_23    |    12|
|58    |  NewFrameEdge      |Edge_Detector_8 |    14|
|59    |  SHCount           |counterUD16L_9  |    71|
|60    |    count1          |CountUD4L_14    |    18|
|61    |    count2          |CountUD4L_15    |    19|
|62    |    count3          |CountUD4L_16    |    17|
|63    |    count4          |CountUD4L_17    |    17|
|64    |  SVCount           |counterUD16L_10 |    59|
|65    |    count1          |CountUD4L       |    14|
|66    |    count2          |CountUD4L_11    |    15|
|67    |    count3          |CountUD4L_12    |    16|
|68    |    count4          |CountUD4L_13    |    14|
|69    |  not_so_slow       |lab7_clks       |     6|
|70    |    my_clk_inst     |clk_wiz_0       |     4|
|71    |    slowclk         |clkcntrl4       |     1|
|72    |  random            |LFSR            |    65|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 638.359 ; gain = 427.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 115 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 638.359 ; gain = 117.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 638.359 ; gain = 427.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 205 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 641.117 ; gain = 429.898
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 641.117 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 06 21:54:10 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 292.852 ; gain = 81.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:57]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized2' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized3' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized4' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'G1VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:98]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized5' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized5' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized6' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized6' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized7' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized7' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G2VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:115]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized8' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized8' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized9' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized9' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized10' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized10' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G3VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:132]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized11' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized11' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized12' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized12' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized13' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized13' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G4VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:149]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized14' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized14' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized15' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized15' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized16' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized16' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G5VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:166]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized17' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized17' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized18' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized18' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized19' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized19' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G6VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:183]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized20' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized20' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized21' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized21' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized22' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized22' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G7VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:200]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized23' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized23' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized24' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized24' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized25' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized25' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G8VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:217]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net SSwitch in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 329.918 ; gain = 118.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
WARNING: [Synth 8-3295] tying undriven pin G1VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:98]
WARNING: [Synth 8-3295] tying undriven pin G2VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:115]
WARNING: [Synth 8-3295] tying undriven pin G3VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:132]
WARNING: [Synth 8-3295] tying undriven pin G4VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:149]
WARNING: [Synth 8-3295] tying undriven pin G5VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:166]
WARNING: [Synth 8-3295] tying undriven pin G6VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:183]
WARNING: [Synth 8-3295] tying undriven pin G7VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:200]
WARNING: [Synth 8-3295] tying undriven pin G8VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:217]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 329.918 ; gain = 118.992
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 632.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.828 ; gain = 421.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.828 ; gain = 421.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.828 ; gain = 421.902
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 632.828 ; gain = 421.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 632.828 ; gain = 421.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 632.828 ; gain = 421.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 632.828 ; gain = 421.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 636.934 ; gain = 426.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 636.934 ; gain = 426.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 636.934 ; gain = 426.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 636.934 ; gain = 426.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 636.934 ; gain = 426.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 636.934 ; gain = 426.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 636.934 ; gain = 426.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   116|
|3     |LUT1       |   163|
|4     |LUT2       |   144|
|5     |LUT3       |   127|
|6     |LUT4       |   331|
|7     |LUT5       |   190|
|8     |LUT6       |   121|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   243|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1490|
|2     |  FrameCounter      |counterUD16L    |     5|
|3     |    count1          |CountUD4L_60    |     5|
|4     |      ArithLogicMux |m4_1x4          |     2|
|5     |  EightFrameEdge    |Edge_Detector   |     4|
|6     |  G1VCount          |counterUD16L_0  |    67|
|7     |    count1          |CountUD4L_56    |    18|
|8     |    count2          |CountUD4L_57    |    16|
|9     |    count3          |CountUD4L_58    |    18|
|10    |    count4          |CountUD4L_59    |    15|
|11    |  G2VCount          |counterUD16L_1  |    66|
|12    |    count1          |CountUD4L_52    |    18|
|13    |    count2          |CountUD4L_53    |    15|
|14    |    count3          |CountUD4L_54    |    18|
|15    |    count4          |CountUD4L_55    |    15|
|16    |  G3VCount          |counterUD16L_2  |    67|
|17    |    count1          |CountUD4L_48    |    20|
|18    |    count2          |CountUD4L_49    |    14|
|19    |    count3          |CountUD4L_50    |    18|
|20    |    count4          |CountUD4L_51    |    15|
|21    |  G4VCount          |counterUD16L_3  |    68|
|22    |    count1          |CountUD4L_44    |    21|
|23    |    count2          |CountUD4L_45    |    15|
|24    |    count3          |CountUD4L_46    |    17|
|25    |    count4          |CountUD4L_47    |    15|
|26    |  G5VCount          |counterUD16L_4  |    67|
|27    |    count1          |CountUD4L_40    |    20|
|28    |    count2          |CountUD4L_41    |    15|
|29    |    count3          |CountUD4L_42    |    17|
|30    |    count4          |CountUD4L_43    |    15|
|31    |  G6VCount          |counterUD16L_5  |    66|
|32    |    count1          |CountUD4L_36    |    20|
|33    |    count2          |CountUD4L_37    |    14|
|34    |    count3          |CountUD4L_38    |    17|
|35    |    count4          |CountUD4L_39    |    15|
|36    |  G7VCount          |counterUD16L_6  |    67|
|37    |    count1          |CountUD4L_32    |    21|
|38    |    count2          |CountUD4L_33    |    14|
|39    |    count3          |CountUD4L_34    |    17|
|40    |    count4          |CountUD4L_35    |    15|
|41    |  G8VCount          |counterUD16L_7  |    68|
|42    |    count1          |CountUD4L_28    |    20|
|43    |    count2          |CountUD4L_29    |    16|
|44    |    count3          |CountUD4L_30    |    17|
|45    |    count4          |CountUD4L_31    |    15|
|46    |  MySkiier          |SkiStateMachine |     7|
|47    |  MyVGA             |VGAController   |   532|
|48    |    HCounter        |counterUD16L_18 |   251|
|49    |      count1        |CountUD4L_24    |    70|
|50    |      count2        |CountUD4L_25    |   102|
|51    |      count3        |CountUD4L_26    |    70|
|52    |      count4        |CountUD4L_27    |     9|
|53    |    VCounter        |counterUD16L_19 |   281|
|54    |      count1        |CountUD4L_20    |    87|
|55    |      count2        |CountUD4L_21    |   104|
|56    |      count3        |CountUD4L_22    |    78|
|57    |      count4        |CountUD4L_23    |    12|
|58    |  NewFrameEdge      |Edge_Detector_8 |    14|
|59    |  SHCount           |counterUD16L_9  |    71|
|60    |    count1          |CountUD4L_14    |    18|
|61    |    count2          |CountUD4L_15    |    19|
|62    |    count3          |CountUD4L_16    |    17|
|63    |    count4          |CountUD4L_17    |    17|
|64    |  SVCount           |counterUD16L_10 |    59|
|65    |    count1          |CountUD4L       |    14|
|66    |    count2          |CountUD4L_11    |    15|
|67    |    count3          |CountUD4L_12    |    16|
|68    |    count4          |CountUD4L_13    |    14|
|69    |  not_so_slow       |lab7_clks       |     6|
|70    |    my_clk_inst     |clk_wiz_0       |     4|
|71    |    slowclk         |clkcntrl4       |     1|
|72    |  random            |LFSR            |    65|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 636.934 ; gain = 426.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 114 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 636.934 ; gain = 116.508
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 636.934 ; gain = 426.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 203 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 639.730 ; gain = 428.805
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 639.730 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 06 22:04:17 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.160 ; gain = 83.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:57]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized2' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized3' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized4' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'G1VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:98]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized5' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized5' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized6' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized6' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized7' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized7' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G2VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:115]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized8' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized8' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized9' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized9' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized10' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized10' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G3VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:132]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized11' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized11' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized12' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized12' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized13' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized13' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G4VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:149]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized14' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized14' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized15' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized15' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized16' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized16' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G5VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:166]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized17' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized17' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized18' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized18' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized19' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized19' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G6VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:183]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized20' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized20' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized21' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized21' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized22' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized22' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G7VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:200]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized23' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized23' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized24' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized24' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized25' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized25' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G8VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:217]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net SSwitch in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.094 ; gain = 121.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
WARNING: [Synth 8-3295] tying undriven pin G1VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:98]
WARNING: [Synth 8-3295] tying undriven pin G2VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:115]
WARNING: [Synth 8-3295] tying undriven pin G3VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:132]
WARNING: [Synth 8-3295] tying undriven pin G4VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:149]
WARNING: [Synth 8-3295] tying undriven pin G5VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:166]
WARNING: [Synth 8-3295] tying undriven pin G6VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:183]
WARNING: [Synth 8-3295] tying undriven pin G7VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:200]
WARNING: [Synth 8-3295] tying undriven pin G8VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:217]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.094 ; gain = 121.039
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 633.391 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.391 ; gain = 423.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.391 ; gain = 423.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 633.391 ; gain = 423.336
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 633.391 ; gain = 423.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 633.391 ; gain = 423.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 633.391 ; gain = 423.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 662.309 ; gain = 452.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 662.309 ; gain = 452.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 662.309 ; gain = 452.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 662.309 ; gain = 452.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 662.309 ; gain = 452.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 662.309 ; gain = 452.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 662.309 ; gain = 452.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 662.309 ; gain = 452.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   116|
|3     |LUT1       |   163|
|4     |LUT2       |   148|
|5     |LUT3       |   119|
|6     |LUT4       |   329|
|7     |LUT5       |   214|
|8     |LUT6       |   108|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   243|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1495|
|2     |  FrameCounter      |counterUD16L    |     5|
|3     |    count1          |CountUD4L_60    |     5|
|4     |      ArithLogicMux |m4_1x4          |     2|
|5     |  EightFrameEdge    |Edge_Detector   |     4|
|6     |  G1VCount          |counterUD16L_0  |    68|
|7     |    count1          |CountUD4L_56    |    14|
|8     |    count2          |CountUD4L_57    |    19|
|9     |    count3          |CountUD4L_58    |    18|
|10    |    count4          |CountUD4L_59    |    17|
|11    |  G2VCount          |counterUD16L_1  |    67|
|12    |    count1          |CountUD4L_52    |    15|
|13    |    count2          |CountUD4L_53    |    17|
|14    |    count3          |CountUD4L_54    |    17|
|15    |    count4          |CountUD4L_55    |    18|
|16    |  G3VCount          |counterUD16L_2  |    67|
|17    |    count1          |CountUD4L_48    |    15|
|18    |    count2          |CountUD4L_49    |    17|
|19    |    count3          |CountUD4L_50    |    18|
|20    |    count4          |CountUD4L_51    |    17|
|21    |  G4VCount          |counterUD16L_3  |    68|
|22    |    count1          |CountUD4L_44    |    16|
|23    |    count2          |CountUD4L_45    |    17|
|24    |    count3          |CountUD4L_46    |    17|
|25    |    count4          |CountUD4L_47    |    18|
|26    |  G5VCount          |counterUD16L_4  |    67|
|27    |    count1          |CountUD4L_40    |    14|
|28    |    count2          |CountUD4L_41    |    18|
|29    |    count3          |CountUD4L_42    |    17|
|30    |    count4          |CountUD4L_43    |    18|
|31    |  G6VCount          |counterUD16L_5  |    66|
|32    |    count1          |CountUD4L_36    |    15|
|33    |    count2          |CountUD4L_37    |    16|
|34    |    count3          |CountUD4L_38    |    18|
|35    |    count4          |CountUD4L_39    |    17|
|36    |  G7VCount          |counterUD16L_6  |    67|
|37    |    count1          |CountUD4L_32    |    15|
|38    |    count2          |CountUD4L_33    |    17|
|39    |    count3          |CountUD4L_34    |    18|
|40    |    count4          |CountUD4L_35    |    17|
|41    |  G8VCount          |counterUD16L_7  |    67|
|42    |    count1          |CountUD4L_28    |    16|
|43    |    count2          |CountUD4L_29    |    17|
|44    |    count3          |CountUD4L_30    |    17|
|45    |    count4          |CountUD4L_31    |    17|
|46    |  MySkiier          |SkiStateMachine |     5|
|47    |  MyVGA             |VGAController   |   477|
|48    |    HCounter        |counterUD16L_18 |   253|
|49    |      count1        |CountUD4L_24    |    76|
|50    |      count2        |CountUD4L_25    |   103|
|51    |      count3        |CountUD4L_26    |    65|
|52    |      count4        |CountUD4L_27    |     9|
|53    |    VCounter        |counterUD16L_19 |   224|
|54    |      count1        |CountUD4L_20    |    70|
|55    |      count2        |CountUD4L_21    |    85|
|56    |      count3        |CountUD4L_22    |    58|
|57    |      count4        |CountUD4L_23    |    11|
|58    |  NewFrameEdge      |Edge_Detector_8 |    70|
|59    |  SHCount           |counterUD16L_9  |    70|
|60    |    count1          |CountUD4L_14    |    17|
|61    |    count2          |CountUD4L_15    |    18|
|62    |    count3          |CountUD4L_16    |    18|
|63    |    count4          |CountUD4L_17    |    17|
|64    |  SVCount           |counterUD16L_10 |    65|
|65    |    count1          |CountUD4L       |    16|
|66    |    count2          |CountUD4L_11    |    17|
|67    |    count3          |CountUD4L_12    |    17|
|68    |    count4          |CountUD4L_13    |    15|
|69    |  not_so_slow       |lab7_clks       |     6|
|70    |    my_clk_inst     |clk_wiz_0       |     4|
|71    |    slowclk         |clkcntrl4       |     1|
|72    |  random            |LFSR            |    65|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 662.309 ; gain = 452.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 114 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 662.309 ; gain = 141.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 662.309 ; gain = 452.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 203 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 662.309 ; gain = 451.840
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 662.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 06 22:11:20 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.785 ; gain = 83.293
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:57]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized2' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized3' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized4' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'G1VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:98]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized5' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized5' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized6' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized6' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized7' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized7' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G2VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:115]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized8' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized8' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized9' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized9' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized10' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized10' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G3VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:132]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized11' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized11' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized12' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized12' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized13' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized13' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G4VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:149]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized14' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized14' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized15' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized15' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized16' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized16' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G5VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:166]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized17' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized17' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized18' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized18' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized19' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized19' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G6VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:183]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized20' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized20' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized21' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized21' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized22' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized22' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G7VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:200]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized23' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized23' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized24' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized24' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized25' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized25' (29#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'G8VCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:217]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net SSwitch in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.852 ; gain = 120.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
WARNING: [Synth 8-3295] tying undriven pin G1VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:98]
WARNING: [Synth 8-3295] tying undriven pin G2VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:115]
WARNING: [Synth 8-3295] tying undriven pin G3VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:132]
WARNING: [Synth 8-3295] tying undriven pin G4VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:149]
WARNING: [Synth 8-3295] tying undriven pin G5VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:166]
WARNING: [Synth 8-3295] tying undriven pin G6VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:183]
WARNING: [Synth 8-3295] tying undriven pin G7VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:200]
WARNING: [Synth 8-3295] tying undriven pin G8VCount:dw to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:217]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.852 ; gain = 120.359
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 633.453 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.453 ; gain = 422.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.453 ; gain = 422.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.453 ; gain = 422.961
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 633.453 ; gain = 422.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__3.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 633.453 ; gain = 422.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 633.453 ; gain = 422.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 633.453 ; gain = 422.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 638.328 ; gain = 427.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 638.328 ; gain = 427.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 638.328 ; gain = 427.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 638.328 ; gain = 427.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 638.328 ; gain = 427.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 638.328 ; gain = 427.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 638.328 ; gain = 427.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   116|
|3     |LUT1       |   163|
|4     |LUT2       |   161|
|5     |LUT3       |   119|
|6     |LUT4       |   330|
|7     |LUT5       |   190|
|8     |LUT6       |   121|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   243|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1498|
|2     |  FrameCounter      |counterUD16L    |     5|
|3     |    count1          |CountUD4L_60    |     5|
|4     |      ArithLogicMux |m4_1x4          |     2|
|5     |  EightFrameEdge    |Edge_Detector   |     4|
|6     |  G1VCount          |counterUD16L_0  |    67|
|7     |    count1          |CountUD4L_56    |    18|
|8     |    count2          |CountUD4L_57    |    16|
|9     |    count3          |CountUD4L_58    |    18|
|10    |    count4          |CountUD4L_59    |    15|
|11    |  G2VCount          |counterUD16L_1  |    66|
|12    |    count1          |CountUD4L_52    |    18|
|13    |    count2          |CountUD4L_53    |    15|
|14    |    count3          |CountUD4L_54    |    18|
|15    |    count4          |CountUD4L_55    |    15|
|16    |  G3VCount          |counterUD16L_2  |    67|
|17    |    count1          |CountUD4L_48    |    20|
|18    |    count2          |CountUD4L_49    |    14|
|19    |    count3          |CountUD4L_50    |    18|
|20    |    count4          |CountUD4L_51    |    15|
|21    |  G4VCount          |counterUD16L_3  |    68|
|22    |    count1          |CountUD4L_44    |    21|
|23    |    count2          |CountUD4L_45    |    15|
|24    |    count3          |CountUD4L_46    |    17|
|25    |    count4          |CountUD4L_47    |    15|
|26    |  G5VCount          |counterUD16L_4  |    67|
|27    |    count1          |CountUD4L_40    |    20|
|28    |    count2          |CountUD4L_41    |    15|
|29    |    count3          |CountUD4L_42    |    17|
|30    |    count4          |CountUD4L_43    |    15|
|31    |  G6VCount          |counterUD16L_5  |    66|
|32    |    count1          |CountUD4L_36    |    20|
|33    |    count2          |CountUD4L_37    |    14|
|34    |    count3          |CountUD4L_38    |    17|
|35    |    count4          |CountUD4L_39    |    15|
|36    |  G7VCount          |counterUD16L_6  |    67|
|37    |    count1          |CountUD4L_32    |    21|
|38    |    count2          |CountUD4L_33    |    14|
|39    |    count3          |CountUD4L_34    |    17|
|40    |    count4          |CountUD4L_35    |    15|
|41    |  G8VCount          |counterUD16L_7  |    68|
|42    |    count1          |CountUD4L_28    |    20|
|43    |    count2          |CountUD4L_29    |    16|
|44    |    count3          |CountUD4L_30    |    17|
|45    |    count4          |CountUD4L_31    |    15|
|46    |  MySkiier          |SkiStateMachine |     7|
|47    |  MyVGA             |VGAController   |   540|
|48    |    HCounter        |counterUD16L_18 |   259|
|49    |      count1        |CountUD4L_24    |    78|
|50    |      count2        |CountUD4L_25    |   102|
|51    |      count3        |CountUD4L_26    |    70|
|52    |      count4        |CountUD4L_27    |     9|
|53    |    VCounter        |counterUD16L_19 |   281|
|54    |      count1        |CountUD4L_20    |    87|
|55    |      count2        |CountUD4L_21    |   104|
|56    |      count3        |CountUD4L_22    |    78|
|57    |      count4        |CountUD4L_23    |    12|
|58    |  NewFrameEdge      |Edge_Detector_8 |    14|
|59    |  SHCount           |counterUD16L_9  |    71|
|60    |    count1          |CountUD4L_14    |    18|
|61    |    count2          |CountUD4L_15    |    19|
|62    |    count3          |CountUD4L_16    |    17|
|63    |    count4          |CountUD4L_17    |    17|
|64    |  SVCount           |counterUD16L_10 |    59|
|65    |    count1          |CountUD4L       |    14|
|66    |    count2          |CountUD4L_11    |    15|
|67    |    count3          |CountUD4L_12    |    16|
|68    |    count4          |CountUD4L_13    |    14|
|69    |  not_so_slow       |lab7_clks       |     6|
|70    |    my_clk_inst     |clk_wiz_0       |     4|
|71    |    slowclk         |clkcntrl4       |     1|
|72    |  random            |LFSR            |    65|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 638.328 ; gain = 427.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 114 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 638.328 ; gain = 116.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 638.328 ; gain = 427.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 203 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 640.633 ; gain = 429.855
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 640.633 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 06 22:14:08 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.340 ; gain = 83.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:56]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:48]
INFO: [Synth 8-256] done synthesizing module 'Gate' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net SSwitch in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.371 ; gain = 120.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 330.371 ; gain = 120.320
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 631.871 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 631.871 ; gain = 421.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 631.871 ; gain = 421.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 631.871 ; gain = 421.820
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 631.871 ; gain = 421.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 631.871 ; gain = 421.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 631.871 ; gain = 421.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 631.871 ; gain = 421.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 634.863 ; gain = 424.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF4:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 634.863 ; gain = 424.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 634.863 ; gain = 424.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 634.863 ; gain = 424.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 634.863 ; gain = 424.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 634.863 ; gain = 424.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 634.863 ; gain = 424.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   116|
|3     |LUT1       |   163|
|4     |LUT2       |   154|
|5     |LUT3       |   103|
|6     |LUT4       |   322|
|7     |LUT5       |   167|
|8     |LUT6       |   140|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   243|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1463|
|2     |  FrameCounter      |counterUD16L    |     5|
|3     |    count1          |CountUD4L_67    |     5|
|4     |      ArithLogicMux |m4_1x4          |     2|
|5     |  EightFrameEdge    |Edge_Detector   |     4|
|6     |  Gate1             |Gate            |   104|
|7     |    GVCount         |counterUD16L_62 |    87|
|8     |      count1        |CountUD4L_63    |    28|
|9     |      count2        |CountUD4L_64    |    18|
|10    |      count3        |CountUD4L_65    |    21|
|11    |      count4        |CountUD4L_66    |    20|
|12    |  Gate2             |Gate_0          |    88|
|13    |    GVCount         |counterUD16L_57 |    71|
|14    |      count1        |CountUD4L_58    |    20|
|15    |      count2        |CountUD4L_59    |    18|
|16    |      count3        |CountUD4L_60    |    17|
|17    |      count4        |CountUD4L_61    |    16|
|18    |  Gate3             |Gate_1          |    89|
|19    |    GVCount         |counterUD16L_52 |    72|
|20    |      count1        |CountUD4L_53    |    22|
|21    |      count2        |CountUD4L_54    |    17|
|22    |      count3        |CountUD4L_55    |    17|
|23    |      count4        |CountUD4L_56    |    16|
|24    |  Gate4             |Gate_2          |    90|
|25    |    GVCount         |counterUD16L_47 |    73|
|26    |      count1        |CountUD4L_48    |    23|
|27    |      count2        |CountUD4L_49    |    17|
|28    |      count3        |CountUD4L_50    |    17|
|29    |      count4        |CountUD4L_51    |    16|
|30    |  Gate5             |Gate_3          |    90|
|31    |    GVCount         |counterUD16L_42 |    73|
|32    |      count1        |CountUD4L_43    |    26|
|33    |      count2        |CountUD4L_44    |    18|
|34    |      count3        |CountUD4L_45    |    14|
|35    |      count4        |CountUD4L_46    |    15|
|36    |  Gate6             |Gate_4          |    88|
|37    |    GVCount         |counterUD16L_37 |    71|
|38    |      count1        |CountUD4L_38    |    22|
|39    |      count2        |CountUD4L_39    |    16|
|40    |      count3        |CountUD4L_40    |    17|
|41    |      count4        |CountUD4L_41    |    16|
|42    |  Gate7             |Gate_5          |   104|
|43    |    GVCount         |counterUD16L_32 |    87|
|44    |      count1        |CountUD4L_33    |    28|
|45    |      count2        |CountUD4L_34    |    20|
|46    |      count3        |CountUD4L_35    |    19|
|47    |      count4        |CountUD4L_36    |    20|
|48    |  Gate8             |Gate_6          |   104|
|49    |    GVCount         |counterUD16L_27 |    87|
|50    |      count1        |CountUD4L_28    |    25|
|51    |      count2        |CountUD4L_29    |    19|
|52    |      count3        |CountUD4L_30    |    22|
|53    |      count4        |CountUD4L_31    |    21|
|54    |  MySkiier          |SkiStateMachine |     7|
|55    |  MyVGA             |VGAController   |   414|
|56    |    HCounter        |counterUD16L_17 |   215|
|57    |      count1        |CountUD4L_23    |   100|
|58    |      count2        |CountUD4L_24    |    57|
|59    |      count3        |CountUD4L_25    |    49|
|60    |      count4        |CountUD4L_26    |     9|
|61    |    VCounter        |counterUD16L_18 |   199|
|62    |      count1        |CountUD4L_19    |    62|
|63    |      count2        |CountUD4L_20    |    80|
|64    |      count3        |CountUD4L_21    |    45|
|65    |      count4        |CountUD4L_22    |    12|
|66    |  NewFrameEdge      |Edge_Detector_7 |     7|
|67    |  SHCount           |counterUD16L_8  |    77|
|68    |    count1          |CountUD4L_13    |    20|
|69    |    count2          |CountUD4L_14    |    21|
|70    |    count3          |CountUD4L_15    |    18|
|71    |    count4          |CountUD4L_16    |    18|
|72    |  SVCount           |counterUD16L_9  |    65|
|73    |    count1          |CountUD4L       |    16|
|74    |    count2          |CountUD4L_10    |    17|
|75    |    count3          |CountUD4L_11    |    17|
|76    |    count4          |CountUD4L_12    |    15|
|77    |  not_so_slow       |lab7_clks       |     6|
|78    |    my_clk_inst     |clk_wiz_0       |     4|
|79    |    slowclk         |clkcntrl4       |     1|
|80    |  random            |LFSR            |    28|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 634.863 ; gain = 424.813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 146 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 634.863 ; gain = 115.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 634.863 ; gain = 424.813
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 236 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 637.609 ; gain = 427.020
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 637.609 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 06 23:03:24 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 293.625 ; gain = 82.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:56]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:48]
INFO: [Synth 8-256] done synthesizing module 'Gate' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net SSwitch in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 330.680 ; gain = 119.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:129]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:131]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:133]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:135]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:137]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:139]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:141]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:143]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 330.680 ; gain = 119.691
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 632.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 632.500 ; gain = 421.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 632.500 ; gain = 421.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 632.500 ; gain = 421.512
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 632.500 ; gain = 421.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 632.500 ; gain = 421.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 632.500 ; gain = 421.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 632.500 ; gain = 421.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 634.098 ; gain = 423.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF4:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 634.098 ; gain = 423.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 634.098 ; gain = 423.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 634.098 ; gain = 423.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 634.098 ; gain = 423.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 634.098 ; gain = 423.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 634.098 ; gain = 423.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   116|
|3     |LUT1       |   163|
|4     |LUT2       |   154|
|5     |LUT3       |   116|
|6     |LUT4       |   330|
|7     |LUT5       |   167|
|8     |LUT6       |   140|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   243|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1484|
|2     |  FrameCounter      |counterUD16L    |     5|
|3     |    count1          |CountUD4L_67    |     5|
|4     |      ArithLogicMux |m4_1x4          |     2|
|5     |  EightFrameEdge    |Edge_Detector   |     4|
|6     |  Gate1             |Gate            |    88|
|7     |    GVCount         |counterUD16L_62 |    71|
|8     |      count1        |CountUD4L_63    |    24|
|9     |      count2        |CountUD4L_64    |    16|
|10    |      count3        |CountUD4L_65    |    16|
|11    |      count4        |CountUD4L_66    |    15|
|12    |  Gate2             |Gate_0          |    88|
|13    |    GVCount         |counterUD16L_57 |    71|
|14    |      count1        |CountUD4L_58    |    20|
|15    |      count2        |CountUD4L_59    |    18|
|16    |      count3        |CountUD4L_60    |    17|
|17    |      count4        |CountUD4L_61    |    16|
|18    |  Gate3             |Gate_1          |    89|
|19    |    GVCount         |counterUD16L_52 |    72|
|20    |      count1        |CountUD4L_53    |    22|
|21    |      count2        |CountUD4L_54    |    17|
|22    |      count3        |CountUD4L_55    |    17|
|23    |      count4        |CountUD4L_56    |    16|
|24    |  Gate4             |Gate_2          |    90|
|25    |    GVCount         |counterUD16L_47 |    73|
|26    |      count1        |CountUD4L_48    |    23|
|27    |      count2        |CountUD4L_49    |    17|
|28    |      count3        |CountUD4L_50    |    17|
|29    |      count4        |CountUD4L_51    |    16|
|30    |  Gate5             |Gate_3          |    90|
|31    |    GVCount         |counterUD16L_42 |    73|
|32    |      count1        |CountUD4L_43    |    26|
|33    |      count2        |CountUD4L_44    |    18|
|34    |      count3        |CountUD4L_45    |    14|
|35    |      count4        |CountUD4L_46    |    15|
|36    |  Gate6             |Gate_4          |    88|
|37    |    GVCount         |counterUD16L_37 |    71|
|38    |      count1        |CountUD4L_38    |    22|
|39    |      count2        |CountUD4L_39    |    16|
|40    |      count3        |CountUD4L_40    |    17|
|41    |      count4        |CountUD4L_41    |    16|
|42    |  Gate7             |Gate_5          |    90|
|43    |    GVCount         |counterUD16L_32 |    73|
|44    |      count1        |CountUD4L_33    |    26|
|45    |      count2        |CountUD4L_34    |    18|
|46    |      count3        |CountUD4L_35    |    14|
|47    |      count4        |CountUD4L_36    |    15|
|48    |  Gate8             |Gate_6          |    90|
|49    |    GVCount         |counterUD16L_27 |    73|
|50    |      count1        |CountUD4L_28    |    23|
|51    |      count2        |CountUD4L_29    |    17|
|52    |      count3        |CountUD4L_30    |    17|
|53    |      count4        |CountUD4L_31    |    16|
|54    |  MySkiier          |SkiStateMachine |     7|
|55    |  MyVGA             |VGAController   |   440|
|56    |    HCounter        |counterUD16L_17 |   214|
|57    |      count1        |CountUD4L_23    |   100|
|58    |      count2        |CountUD4L_24    |    56|
|59    |      count3        |CountUD4L_25    |    49|
|60    |      count4        |CountUD4L_26    |     9|
|61    |    VCounter        |counterUD16L_18 |   226|
|62    |      count1        |CountUD4L_19    |    69|
|63    |      count2        |CountUD4L_20    |    87|
|64    |      count3        |CountUD4L_21    |    58|
|65    |      count4        |CountUD4L_22    |    12|
|66    |  NewFrameEdge      |Edge_Detector_7 |     8|
|67    |  SHCount           |counterUD16L_8  |    76|
|68    |    count1          |CountUD4L_13    |    20|
|69    |    count2          |CountUD4L_14    |    21|
|70    |    count3          |CountUD4L_15    |    18|
|71    |    count4          |CountUD4L_16    |    17|
|72    |  SVCount           |counterUD16L_9  |    65|
|73    |    count1          |CountUD4L       |    16|
|74    |    count2          |CountUD4L_10    |    17|
|75    |    count3          |CountUD4L_11    |    17|
|76    |    count4          |CountUD4L_12    |    15|
|77    |  not_so_slow       |lab7_clks       |     6|
|78    |    my_clk_inst     |clk_wiz_0       |     4|
|79    |    slowclk         |clkcntrl4       |     1|
|80    |  random            |LFSR            |    49|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 634.098 ; gain = 423.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 146 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 634.098 ; gain = 114.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 634.098 ; gain = 423.109
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 236 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 636.938 ; gain = 425.949
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 636.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 06 23:17:30 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.828 ; gain = 83.777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:56]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:48]
INFO: [Synth 8-256] done synthesizing module 'Gate' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net SSwitch in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.859 ; gain = 120.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.859 ; gain = 120.809
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 632.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 632.645 ; gain = 422.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 632.645 ; gain = 422.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 632.645 ; gain = 422.594
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 632.645 ; gain = 422.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff2) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff3) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff4) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff1) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff2) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff3) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff4) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff3) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff4) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff1) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff2) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff3) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff4) is unused and will be removed from module Gate.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 632.645 ; gain = 422.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 632.645 ; gain = 422.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 632.645 ; gain = 422.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 632.645 ; gain = 422.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF4:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 632.645 ; gain = 422.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 632.645 ; gain = 422.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 632.645 ; gain = 422.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 632.645 ; gain = 422.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 632.645 ; gain = 422.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 632.645 ; gain = 422.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   114|
|3     |LUT1       |   151|
|4     |LUT2       |   132|
|5     |LUT3       |    99|
|6     |LUT4       |   305|
|7     |LUT5       |   151|
|8     |LUT6       |   138|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   230|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1375|
|2     |  FrameCounter      |counterUD16L    |     5|
|3     |    count1          |CountUD4L_65    |     5|
|4     |      ArithLogicMux |m4_1x4          |     2|
|5     |  EightFrameEdge    |Edge_Detector   |     4|
|6     |  Gate1             |Gate            |    88|
|7     |    GVCount         |counterUD16L_60 |    71|
|8     |      count1        |CountUD4L_61    |    24|
|9     |      count2        |CountUD4L_62    |    16|
|10    |      count3        |CountUD4L_63    |    16|
|11    |      count4        |CountUD4L_64    |    15|
|12    |  Gate2             |Gate_0          |   102|
|13    |    GVCount         |counterUD16L_55 |    85|
|14    |      count1        |CountUD4L_56    |    22|
|15    |      count2        |CountUD4L_57    |    20|
|16    |      count3        |CountUD4L_58    |    22|
|17    |      count4        |CountUD4L_59    |    21|
|18    |  Gate3             |Gate_1          |    89|
|19    |    GVCount         |counterUD16L_50 |    72|
|20    |      count1        |CountUD4L_51    |    22|
|21    |      count2        |CountUD4L_52    |    17|
|22    |      count3        |CountUD4L_53    |    17|
|23    |      count4        |CountUD4L_54    |    16|
|24    |  Gate4             |Gate_2          |    56|
|25    |    GVCount         |counterUD16L_46 |    39|
|26    |      count1        |CountUD4L_47    |    17|
|27    |      count2        |CountUD4L_48    |    20|
|28    |      count3        |CountUD4L_49    |     2|
|29    |  Gate5             |Gate_3          |   105|
|30    |    GVCount         |counterUD16L_41 |    88|
|31    |      count1        |CountUD4L_42    |    28|
|32    |      count2        |CountUD4L_43    |    20|
|33    |      count3        |CountUD4L_44    |    19|
|34    |      count4        |CountUD4L_45    |    21|
|35    |  Gate6             |Gate_4          |    88|
|36    |    GVCount         |counterUD16L_36 |    71|
|37    |      count1        |CountUD4L_37    |    22|
|38    |      count2        |CountUD4L_38    |    16|
|39    |      count3        |CountUD4L_39    |    17|
|40    |      count4        |CountUD4L_40    |    16|
|41    |  Gate7             |Gate_5          |    90|
|42    |    GVCount         |counterUD16L_31 |    73|
|43    |      count1        |CountUD4L_32    |    26|
|44    |      count2        |CountUD4L_33    |    18|
|45    |      count3        |CountUD4L_34    |    14|
|46    |      count4        |CountUD4L_35    |    15|
|47    |  Gate8             |Gate_6          |    67|
|48    |    GVCount         |counterUD16L_27 |    50|
|49    |      count1        |CountUD4L_28    |    23|
|50    |      count2        |CountUD4L_29    |    22|
|51    |      count3        |CountUD4L_30    |     5|
|52    |  MySkiier          |SkiStateMachine |     7|
|53    |  MyVGA             |VGAController   |   420|
|54    |    HCounter        |counterUD16L_17 |   215|
|55    |      count1        |CountUD4L_23    |   100|
|56    |      count2        |CountUD4L_24    |    56|
|57    |      count3        |CountUD4L_25    |    50|
|58    |      count4        |CountUD4L_26    |     9|
|59    |    VCounter        |counterUD16L_18 |   205|
|60    |      count1        |CountUD4L_19    |    63|
|61    |      count2        |CountUD4L_20    |    84|
|62    |      count3        |CountUD4L_21    |    46|
|63    |      count4        |CountUD4L_22    |    12|
|64    |  NewFrameEdge      |Edge_Detector_7 |     8|
|65    |  SHCount           |counterUD16L_8  |    76|
|66    |    count1          |CountUD4L_13    |    20|
|67    |    count2          |CountUD4L_14    |    21|
|68    |    count3          |CountUD4L_15    |    18|
|69    |    count4          |CountUD4L_16    |    17|
|70    |  SVCount           |counterUD16L_9  |    65|
|71    |    count1          |CountUD4L       |    16|
|72    |    count2          |CountUD4L_10    |    17|
|73    |    count3          |CountUD4L_11    |    17|
|74    |    count4          |CountUD4L_12    |    15|
|75    |  not_so_slow       |lab7_clks       |     6|
|76    |    my_clk_inst     |clk_wiz_0       |     4|
|77    |    slowclk         |clkcntrl4       |     1|
|78    |  random            |LFSR            |    10|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 632.645 ; gain = 422.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 632.645 ; gain = 112.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 632.645 ; gain = 422.594
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 257 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 634.637 ; gain = 423.609
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 634.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 13:06:28 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 294.203 ; gain = 84.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:56]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:48]
INFO: [Synth 8-256] done synthesizing module 'Gate' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net SSwitch in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.309 ; gain = 121.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.309 ; gain = 121.258
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 633.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 633.145 ; gain = 423.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 633.145 ; gain = 423.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.145 ; gain = 423.094
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 633.145 ; gain = 423.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff2) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff3) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff4) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff1) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff2) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff3) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff4) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff3) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff4) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff1) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff2) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff3) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff4) is unused and will be removed from module Gate.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 633.145 ; gain = 423.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 633.145 ; gain = 423.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 633.145 ; gain = 423.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 633.145 ; gain = 423.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF4:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 633.145 ; gain = 423.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 633.145 ; gain = 423.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 633.145 ; gain = 423.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 633.145 ; gain = 423.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 633.145 ; gain = 423.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 633.145 ; gain = 423.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   114|
|3     |LUT1       |   151|
|4     |LUT2       |   132|
|5     |LUT3       |    99|
|6     |LUT4       |   305|
|7     |LUT5       |   151|
|8     |LUT6       |   138|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   230|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1375|
|2     |  FrameCounter      |counterUD16L    |     5|
|3     |    count1          |CountUD4L_65    |     5|
|4     |      ArithLogicMux |m4_1x4          |     2|
|5     |  EightFrameEdge    |Edge_Detector   |     4|
|6     |  Gate1             |Gate            |    88|
|7     |    GVCount         |counterUD16L_60 |    71|
|8     |      count1        |CountUD4L_61    |    24|
|9     |      count2        |CountUD4L_62    |    16|
|10    |      count3        |CountUD4L_63    |    16|
|11    |      count4        |CountUD4L_64    |    15|
|12    |  Gate2             |Gate_0          |   102|
|13    |    GVCount         |counterUD16L_55 |    85|
|14    |      count1        |CountUD4L_56    |    22|
|15    |      count2        |CountUD4L_57    |    20|
|16    |      count3        |CountUD4L_58    |    22|
|17    |      count4        |CountUD4L_59    |    21|
|18    |  Gate3             |Gate_1          |    89|
|19    |    GVCount         |counterUD16L_50 |    72|
|20    |      count1        |CountUD4L_51    |    22|
|21    |      count2        |CountUD4L_52    |    17|
|22    |      count3        |CountUD4L_53    |    17|
|23    |      count4        |CountUD4L_54    |    16|
|24    |  Gate4             |Gate_2          |    56|
|25    |    GVCount         |counterUD16L_46 |    39|
|26    |      count1        |CountUD4L_47    |    17|
|27    |      count2        |CountUD4L_48    |    20|
|28    |      count3        |CountUD4L_49    |     2|
|29    |  Gate5             |Gate_3          |   105|
|30    |    GVCount         |counterUD16L_41 |    88|
|31    |      count1        |CountUD4L_42    |    28|
|32    |      count2        |CountUD4L_43    |    20|
|33    |      count3        |CountUD4L_44    |    19|
|34    |      count4        |CountUD4L_45    |    21|
|35    |  Gate6             |Gate_4          |    88|
|36    |    GVCount         |counterUD16L_36 |    71|
|37    |      count1        |CountUD4L_37    |    22|
|38    |      count2        |CountUD4L_38    |    16|
|39    |      count3        |CountUD4L_39    |    17|
|40    |      count4        |CountUD4L_40    |    16|
|41    |  Gate7             |Gate_5          |    90|
|42    |    GVCount         |counterUD16L_31 |    73|
|43    |      count1        |CountUD4L_32    |    26|
|44    |      count2        |CountUD4L_33    |    18|
|45    |      count3        |CountUD4L_34    |    14|
|46    |      count4        |CountUD4L_35    |    15|
|47    |  Gate8             |Gate_6          |    67|
|48    |    GVCount         |counterUD16L_27 |    50|
|49    |      count1        |CountUD4L_28    |    23|
|50    |      count2        |CountUD4L_29    |    22|
|51    |      count3        |CountUD4L_30    |     5|
|52    |  MySkiier          |SkiStateMachine |     7|
|53    |  MyVGA             |VGAController   |   420|
|54    |    HCounter        |counterUD16L_17 |   215|
|55    |      count1        |CountUD4L_23    |   100|
|56    |      count2        |CountUD4L_24    |    56|
|57    |      count3        |CountUD4L_25    |    50|
|58    |      count4        |CountUD4L_26    |     9|
|59    |    VCounter        |counterUD16L_18 |   205|
|60    |      count1        |CountUD4L_19    |    63|
|61    |      count2        |CountUD4L_20    |    84|
|62    |      count3        |CountUD4L_21    |    46|
|63    |      count4        |CountUD4L_22    |    12|
|64    |  NewFrameEdge      |Edge_Detector_7 |     8|
|65    |  SHCount           |counterUD16L_8  |    76|
|66    |    count1          |CountUD4L_13    |    20|
|67    |    count2          |CountUD4L_14    |    21|
|68    |    count3          |CountUD4L_15    |    18|
|69    |    count4          |CountUD4L_16    |    17|
|70    |  SVCount           |counterUD16L_9  |    65|
|71    |    count1          |CountUD4L       |    16|
|72    |    count2          |CountUD4L_10    |    17|
|73    |    count3          |CountUD4L_11    |    17|
|74    |    count4          |CountUD4L_12    |    15|
|75    |  not_so_slow       |lab7_clks       |     6|
|76    |    my_clk_inst     |clk_wiz_0       |     4|
|77    |    slowclk         |clkcntrl4       |     1|
|78    |  random            |LFSR            |    10|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 633.145 ; gain = 423.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 633.145 ; gain = 113.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 633.145 ; gain = 423.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 257 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 634.402 ; gain = 423.750
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 634.402 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 13:11:15 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 292.914 ; gain = 82.609
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:56]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:48]
INFO: [Synth 8-256] done synthesizing module 'Gate' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net SSwitch in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 330.926 ; gain = 120.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 330.926 ; gain = 120.621
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 632.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.410 ; gain = 422.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.410 ; gain = 422.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.410 ; gain = 422.105
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.410 ; gain = 422.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff2) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff3) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff4) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff1) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff2) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff3) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff4) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff3) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff4) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff1) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff2) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff3) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff4) is unused and will be removed from module Gate.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 632.410 ; gain = 422.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 632.410 ; gain = 422.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 632.410 ; gain = 422.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 632.410 ; gain = 422.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF4:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 632.410 ; gain = 422.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 632.410 ; gain = 422.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 632.410 ; gain = 422.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 632.410 ; gain = 422.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 632.410 ; gain = 422.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 632.410 ; gain = 422.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   114|
|3     |LUT1       |   151|
|4     |LUT2       |   132|
|5     |LUT3       |    99|
|6     |LUT4       |   305|
|7     |LUT5       |   151|
|8     |LUT6       |   138|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   230|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1375|
|2     |  FrameCounter      |counterUD16L    |     5|
|3     |    count1          |CountUD4L_65    |     5|
|4     |      ArithLogicMux |m4_1x4          |     2|
|5     |  EightFrameEdge    |Edge_Detector   |     4|
|6     |  Gate1             |Gate            |    88|
|7     |    GVCount         |counterUD16L_60 |    71|
|8     |      count1        |CountUD4L_61    |    24|
|9     |      count2        |CountUD4L_62    |    16|
|10    |      count3        |CountUD4L_63    |    16|
|11    |      count4        |CountUD4L_64    |    15|
|12    |  Gate2             |Gate_0          |   102|
|13    |    GVCount         |counterUD16L_55 |    85|
|14    |      count1        |CountUD4L_56    |    22|
|15    |      count2        |CountUD4L_57    |    20|
|16    |      count3        |CountUD4L_58    |    22|
|17    |      count4        |CountUD4L_59    |    21|
|18    |  Gate3             |Gate_1          |    89|
|19    |    GVCount         |counterUD16L_50 |    72|
|20    |      count1        |CountUD4L_51    |    22|
|21    |      count2        |CountUD4L_52    |    17|
|22    |      count3        |CountUD4L_53    |    17|
|23    |      count4        |CountUD4L_54    |    16|
|24    |  Gate4             |Gate_2          |    56|
|25    |    GVCount         |counterUD16L_46 |    39|
|26    |      count1        |CountUD4L_47    |    17|
|27    |      count2        |CountUD4L_48    |    20|
|28    |      count3        |CountUD4L_49    |     2|
|29    |  Gate5             |Gate_3          |   105|
|30    |    GVCount         |counterUD16L_41 |    88|
|31    |      count1        |CountUD4L_42    |    28|
|32    |      count2        |CountUD4L_43    |    20|
|33    |      count3        |CountUD4L_44    |    19|
|34    |      count4        |CountUD4L_45    |    21|
|35    |  Gate6             |Gate_4          |    88|
|36    |    GVCount         |counterUD16L_36 |    71|
|37    |      count1        |CountUD4L_37    |    22|
|38    |      count2        |CountUD4L_38    |    16|
|39    |      count3        |CountUD4L_39    |    17|
|40    |      count4        |CountUD4L_40    |    16|
|41    |  Gate7             |Gate_5          |    90|
|42    |    GVCount         |counterUD16L_31 |    73|
|43    |      count1        |CountUD4L_32    |    26|
|44    |      count2        |CountUD4L_33    |    18|
|45    |      count3        |CountUD4L_34    |    14|
|46    |      count4        |CountUD4L_35    |    15|
|47    |  Gate8             |Gate_6          |    67|
|48    |    GVCount         |counterUD16L_27 |    50|
|49    |      count1        |CountUD4L_28    |    23|
|50    |      count2        |CountUD4L_29    |    22|
|51    |      count3        |CountUD4L_30    |     5|
|52    |  MySkiier          |SkiStateMachine |     7|
|53    |  MyVGA             |VGAController   |   420|
|54    |    HCounter        |counterUD16L_17 |   215|
|55    |      count1        |CountUD4L_23    |   100|
|56    |      count2        |CountUD4L_24    |    56|
|57    |      count3        |CountUD4L_25    |    50|
|58    |      count4        |CountUD4L_26    |     9|
|59    |    VCounter        |counterUD16L_18 |   205|
|60    |      count1        |CountUD4L_19    |    63|
|61    |      count2        |CountUD4L_20    |    84|
|62    |      count3        |CountUD4L_21    |    46|
|63    |      count4        |CountUD4L_22    |    12|
|64    |  NewFrameEdge      |Edge_Detector_7 |     8|
|65    |  SHCount           |counterUD16L_8  |    76|
|66    |    count1          |CountUD4L_13    |    20|
|67    |    count2          |CountUD4L_14    |    21|
|68    |    count3          |CountUD4L_15    |    18|
|69    |    count4          |CountUD4L_16    |    17|
|70    |  SVCount           |counterUD16L_9  |    65|
|71    |    count1          |CountUD4L       |    16|
|72    |    count2          |CountUD4L_10    |    17|
|73    |    count3          |CountUD4L_11    |    17|
|74    |    count4          |CountUD4L_12    |    15|
|75    |  not_so_slow       |lab7_clks       |     6|
|76    |    my_clk_inst     |clk_wiz_0       |     4|
|77    |    slowclk         |clkcntrl4       |     1|
|78    |  random            |LFSR            |    10|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 632.410 ; gain = 422.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 632.410 ; gain = 113.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 632.410 ; gain = 422.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 257 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 634.105 ; gain = 423.453
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 634.105 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 13:18:39 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.246 ; gain = 82.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:56]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:48]
INFO: [Synth 8-256] done synthesizing module 'Gate' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net SSwitch in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.301 ; gain = 119.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.301 ; gain = 119.566
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 631.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 631.855 ; gain = 421.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 631.855 ; gain = 421.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 631.855 ; gain = 421.121
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 631.855 ; gain = 421.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff2) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff3) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff4) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff1) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff2) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff3) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff4) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff3) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff4) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff1) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff2) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff3) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff4) is unused and will be removed from module Gate.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 631.855 ; gain = 421.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 631.855 ; gain = 421.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 631.855 ; gain = 421.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 631.855 ; gain = 421.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF4:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 631.855 ; gain = 421.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 631.855 ; gain = 421.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 631.855 ; gain = 421.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 631.855 ; gain = 421.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 631.855 ; gain = 421.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 631.855 ; gain = 421.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   114|
|3     |LUT1       |   151|
|4     |LUT2       |   132|
|5     |LUT3       |    99|
|6     |LUT4       |   305|
|7     |LUT5       |   151|
|8     |LUT6       |   138|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   230|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1375|
|2     |  FrameCounter      |counterUD16L    |     5|
|3     |    count1          |CountUD4L_65    |     5|
|4     |      ArithLogicMux |m4_1x4          |     2|
|5     |  EightFrameEdge    |Edge_Detector   |     4|
|6     |  Gate1             |Gate            |    88|
|7     |    GVCount         |counterUD16L_60 |    71|
|8     |      count1        |CountUD4L_61    |    24|
|9     |      count2        |CountUD4L_62    |    16|
|10    |      count3        |CountUD4L_63    |    16|
|11    |      count4        |CountUD4L_64    |    15|
|12    |  Gate2             |Gate_0          |   102|
|13    |    GVCount         |counterUD16L_55 |    85|
|14    |      count1        |CountUD4L_56    |    22|
|15    |      count2        |CountUD4L_57    |    20|
|16    |      count3        |CountUD4L_58    |    22|
|17    |      count4        |CountUD4L_59    |    21|
|18    |  Gate3             |Gate_1          |    89|
|19    |    GVCount         |counterUD16L_50 |    72|
|20    |      count1        |CountUD4L_51    |    22|
|21    |      count2        |CountUD4L_52    |    17|
|22    |      count3        |CountUD4L_53    |    17|
|23    |      count4        |CountUD4L_54    |    16|
|24    |  Gate4             |Gate_2          |    56|
|25    |    GVCount         |counterUD16L_46 |    39|
|26    |      count1        |CountUD4L_47    |    17|
|27    |      count2        |CountUD4L_48    |    20|
|28    |      count3        |CountUD4L_49    |     2|
|29    |  Gate5             |Gate_3          |   105|
|30    |    GVCount         |counterUD16L_41 |    88|
|31    |      count1        |CountUD4L_42    |    28|
|32    |      count2        |CountUD4L_43    |    20|
|33    |      count3        |CountUD4L_44    |    19|
|34    |      count4        |CountUD4L_45    |    21|
|35    |  Gate6             |Gate_4          |    88|
|36    |    GVCount         |counterUD16L_36 |    71|
|37    |      count1        |CountUD4L_37    |    22|
|38    |      count2        |CountUD4L_38    |    16|
|39    |      count3        |CountUD4L_39    |    17|
|40    |      count4        |CountUD4L_40    |    16|
|41    |  Gate7             |Gate_5          |    90|
|42    |    GVCount         |counterUD16L_31 |    73|
|43    |      count1        |CountUD4L_32    |    26|
|44    |      count2        |CountUD4L_33    |    18|
|45    |      count3        |CountUD4L_34    |    14|
|46    |      count4        |CountUD4L_35    |    15|
|47    |  Gate8             |Gate_6          |    67|
|48    |    GVCount         |counterUD16L_27 |    50|
|49    |      count1        |CountUD4L_28    |    23|
|50    |      count2        |CountUD4L_29    |    22|
|51    |      count3        |CountUD4L_30    |     5|
|52    |  MySkiier          |SkiStateMachine |     7|
|53    |  MyVGA             |VGAController   |   420|
|54    |    HCounter        |counterUD16L_17 |   215|
|55    |      count1        |CountUD4L_23    |   100|
|56    |      count2        |CountUD4L_24    |    56|
|57    |      count3        |CountUD4L_25    |    50|
|58    |      count4        |CountUD4L_26    |     9|
|59    |    VCounter        |counterUD16L_18 |   205|
|60    |      count1        |CountUD4L_19    |    63|
|61    |      count2        |CountUD4L_20    |    84|
|62    |      count3        |CountUD4L_21    |    46|
|63    |      count4        |CountUD4L_22    |    12|
|64    |  NewFrameEdge      |Edge_Detector_7 |     8|
|65    |  SHCount           |counterUD16L_8  |    76|
|66    |    count1          |CountUD4L_13    |    20|
|67    |    count2          |CountUD4L_14    |    21|
|68    |    count3          |CountUD4L_15    |    18|
|69    |    count4          |CountUD4L_16    |    17|
|70    |  SVCount           |counterUD16L_9  |    65|
|71    |    count1          |CountUD4L       |    16|
|72    |    count2          |CountUD4L_10    |    17|
|73    |    count3          |CountUD4L_11    |    17|
|74    |    count4          |CountUD4L_12    |    15|
|75    |  not_so_slow       |lab7_clks       |     6|
|76    |    my_clk_inst     |clk_wiz_0       |     4|
|77    |    slowclk         |clkcntrl4       |     1|
|78    |  random            |LFSR            |    10|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 631.855 ; gain = 421.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 631.855 ; gain = 112.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 631.855 ; gain = 421.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 257 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 634.402 ; gain = 423.668
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 634.402 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 13:26:32 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1292 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.961 ; gain = 83.285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:56]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:48]
INFO: [Synth 8-256] done synthesizing module 'Gate' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-689] width (1) of port connection 'plusminus' does not match port width (4) of module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net SSwitch in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.992 ; gain = 120.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 330.992 ; gain = 120.316
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 632.457 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.457 ; gain = 421.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.457 ; gain = 421.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.457 ; gain = 421.781
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 632.457 ; gain = 421.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff2) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff3) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff4) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff1) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff2) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff3) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff4) is unused and will be removed from module Gate__4.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff3) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count3/ff4) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff1) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff2) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff3) is unused and will be removed from module Gate.
WARNING: [Synth 8-3332] Sequential element (GVCount/count4/ff4) is unused and will be removed from module Gate.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 632.457 ; gain = 421.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 632.457 ; gain = 421.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 632.457 ; gain = 421.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 632.457 ; gain = 421.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF4:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 632.457 ; gain = 421.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 632.457 ; gain = 421.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 632.457 ; gain = 421.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 632.457 ; gain = 421.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 632.457 ; gain = 421.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 632.457 ; gain = 421.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   114|
|3     |LUT1       |   151|
|4     |LUT2       |   132|
|5     |LUT3       |    99|
|6     |LUT4       |   305|
|7     |LUT5       |   151|
|8     |LUT6       |   138|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   230|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1375|
|2     |  FrameCounter      |counterUD16L    |     5|
|3     |    count1          |CountUD4L_65    |     5|
|4     |      ArithLogicMux |m4_1x4          |     2|
|5     |  EightFrameEdge    |Edge_Detector   |     4|
|6     |  Gate1             |Gate            |    88|
|7     |    GVCount         |counterUD16L_60 |    71|
|8     |      count1        |CountUD4L_61    |    24|
|9     |      count2        |CountUD4L_62    |    16|
|10    |      count3        |CountUD4L_63    |    16|
|11    |      count4        |CountUD4L_64    |    15|
|12    |  Gate2             |Gate_0          |   102|
|13    |    GVCount         |counterUD16L_55 |    85|
|14    |      count1        |CountUD4L_56    |    22|
|15    |      count2        |CountUD4L_57    |    20|
|16    |      count3        |CountUD4L_58    |    22|
|17    |      count4        |CountUD4L_59    |    21|
|18    |  Gate3             |Gate_1          |    89|
|19    |    GVCount         |counterUD16L_50 |    72|
|20    |      count1        |CountUD4L_51    |    22|
|21    |      count2        |CountUD4L_52    |    17|
|22    |      count3        |CountUD4L_53    |    17|
|23    |      count4        |CountUD4L_54    |    16|
|24    |  Gate4             |Gate_2          |    56|
|25    |    GVCount         |counterUD16L_46 |    39|
|26    |      count1        |CountUD4L_47    |    17|
|27    |      count2        |CountUD4L_48    |    20|
|28    |      count3        |CountUD4L_49    |     2|
|29    |  Gate5             |Gate_3          |   105|
|30    |    GVCount         |counterUD16L_41 |    88|
|31    |      count1        |CountUD4L_42    |    28|
|32    |      count2        |CountUD4L_43    |    20|
|33    |      count3        |CountUD4L_44    |    19|
|34    |      count4        |CountUD4L_45    |    21|
|35    |  Gate6             |Gate_4          |    88|
|36    |    GVCount         |counterUD16L_36 |    71|
|37    |      count1        |CountUD4L_37    |    22|
|38    |      count2        |CountUD4L_38    |    16|
|39    |      count3        |CountUD4L_39    |    17|
|40    |      count4        |CountUD4L_40    |    16|
|41    |  Gate7             |Gate_5          |    90|
|42    |    GVCount         |counterUD16L_31 |    73|
|43    |      count1        |CountUD4L_32    |    26|
|44    |      count2        |CountUD4L_33    |    18|
|45    |      count3        |CountUD4L_34    |    14|
|46    |      count4        |CountUD4L_35    |    15|
|47    |  Gate8             |Gate_6          |    67|
|48    |    GVCount         |counterUD16L_27 |    50|
|49    |      count1        |CountUD4L_28    |    23|
|50    |      count2        |CountUD4L_29    |    22|
|51    |      count3        |CountUD4L_30    |     5|
|52    |  MySkiier          |SkiStateMachine |     7|
|53    |  MyVGA             |VGAController   |   420|
|54    |    HCounter        |counterUD16L_17 |   215|
|55    |      count1        |CountUD4L_23    |   100|
|56    |      count2        |CountUD4L_24    |    56|
|57    |      count3        |CountUD4L_25    |    50|
|58    |      count4        |CountUD4L_26    |     9|
|59    |    VCounter        |counterUD16L_18 |   205|
|60    |      count1        |CountUD4L_19    |    63|
|61    |      count2        |CountUD4L_20    |    84|
|62    |      count3        |CountUD4L_21    |    46|
|63    |      count4        |CountUD4L_22    |    12|
|64    |  NewFrameEdge      |Edge_Detector_7 |     8|
|65    |  SHCount           |counterUD16L_8  |    76|
|66    |    count1          |CountUD4L_13    |    20|
|67    |    count2          |CountUD4L_14    |    21|
|68    |    count3          |CountUD4L_15    |    18|
|69    |    count4          |CountUD4L_16    |    17|
|70    |  SVCount           |counterUD16L_9  |    65|
|71    |    count1          |CountUD4L       |    16|
|72    |    count2          |CountUD4L_10    |    17|
|73    |    count3          |CountUD4L_11    |    17|
|74    |    count4          |CountUD4L_12    |    15|
|75    |  not_so_slow       |lab7_clks       |     6|
|76    |    my_clk_inst     |clk_wiz_0       |     4|
|77    |    slowclk         |clkcntrl4       |     1|
|78    |  random            |LFSR            |    10|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 632.457 ; gain = 421.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 632.457 ; gain = 112.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 632.457 ; gain = 421.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 257 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 635.055 ; gain = 423.906
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 635.055 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 13:35:28 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.785 ; gain = 83.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:56]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:48]
INFO: [Synth 8-256] done synthesizing module 'Gate' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net SSwitch in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.676 ; gain = 121.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.676 ; gain = 121.313
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 633.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.016 ; gain = 422.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.016 ; gain = 422.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.016 ; gain = 422.652
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 633.016 ; gain = 422.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 633.016 ; gain = 422.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 633.016 ; gain = 422.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 633.016 ; gain = 422.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 634.566 ; gain = 424.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF4:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 634.566 ; gain = 424.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 634.566 ; gain = 424.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 634.566 ; gain = 424.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 634.566 ; gain = 424.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 634.566 ; gain = 424.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 634.566 ; gain = 424.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   116|
|3     |LUT1       |   163|
|4     |LUT2       |   154|
|5     |LUT3       |   103|
|6     |LUT4       |   322|
|7     |LUT5       |   167|
|8     |LUT6       |   140|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   243|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1463|
|2     |  FrameCounter      |counterUD16L    |     5|
|3     |    count1          |CountUD4L_67    |     5|
|4     |      ArithLogicMux |m4_1x4          |     2|
|5     |  EightFrameEdge    |Edge_Detector   |     4|
|6     |  Gate1             |Gate            |   104|
|7     |    GVCount         |counterUD16L_62 |    87|
|8     |      count1        |CountUD4L_63    |    28|
|9     |      count2        |CountUD4L_64    |    18|
|10    |      count3        |CountUD4L_65    |    21|
|11    |      count4        |CountUD4L_66    |    20|
|12    |  Gate2             |Gate_0          |    88|
|13    |    GVCount         |counterUD16L_57 |    71|
|14    |      count1        |CountUD4L_58    |    20|
|15    |      count2        |CountUD4L_59    |    18|
|16    |      count3        |CountUD4L_60    |    17|
|17    |      count4        |CountUD4L_61    |    16|
|18    |  Gate3             |Gate_1          |    89|
|19    |    GVCount         |counterUD16L_52 |    72|
|20    |      count1        |CountUD4L_53    |    22|
|21    |      count2        |CountUD4L_54    |    17|
|22    |      count3        |CountUD4L_55    |    17|
|23    |      count4        |CountUD4L_56    |    16|
|24    |  Gate4             |Gate_2          |    90|
|25    |    GVCount         |counterUD16L_47 |    73|
|26    |      count1        |CountUD4L_48    |    23|
|27    |      count2        |CountUD4L_49    |    17|
|28    |      count3        |CountUD4L_50    |    17|
|29    |      count4        |CountUD4L_51    |    16|
|30    |  Gate5             |Gate_3          |    90|
|31    |    GVCount         |counterUD16L_42 |    73|
|32    |      count1        |CountUD4L_43    |    26|
|33    |      count2        |CountUD4L_44    |    18|
|34    |      count3        |CountUD4L_45    |    14|
|35    |      count4        |CountUD4L_46    |    15|
|36    |  Gate6             |Gate_4          |    88|
|37    |    GVCount         |counterUD16L_37 |    71|
|38    |      count1        |CountUD4L_38    |    22|
|39    |      count2        |CountUD4L_39    |    16|
|40    |      count3        |CountUD4L_40    |    17|
|41    |      count4        |CountUD4L_41    |    16|
|42    |  Gate7             |Gate_5          |   104|
|43    |    GVCount         |counterUD16L_32 |    87|
|44    |      count1        |CountUD4L_33    |    28|
|45    |      count2        |CountUD4L_34    |    20|
|46    |      count3        |CountUD4L_35    |    19|
|47    |      count4        |CountUD4L_36    |    20|
|48    |  Gate8             |Gate_6          |   104|
|49    |    GVCount         |counterUD16L_27 |    87|
|50    |      count1        |CountUD4L_28    |    25|
|51    |      count2        |CountUD4L_29    |    19|
|52    |      count3        |CountUD4L_30    |    22|
|53    |      count4        |CountUD4L_31    |    21|
|54    |  MySkiier          |SkiStateMachine |     7|
|55    |  MyVGA             |VGAController   |   414|
|56    |    HCounter        |counterUD16L_17 |   215|
|57    |      count1        |CountUD4L_23    |   100|
|58    |      count2        |CountUD4L_24    |    57|
|59    |      count3        |CountUD4L_25    |    49|
|60    |      count4        |CountUD4L_26    |     9|
|61    |    VCounter        |counterUD16L_18 |   199|
|62    |      count1        |CountUD4L_19    |    62|
|63    |      count2        |CountUD4L_20    |    80|
|64    |      count3        |CountUD4L_21    |    45|
|65    |      count4        |CountUD4L_22    |    12|
|66    |  NewFrameEdge      |Edge_Detector_7 |     7|
|67    |  SHCount           |counterUD16L_8  |    77|
|68    |    count1          |CountUD4L_13    |    20|
|69    |    count2          |CountUD4L_14    |    21|
|70    |    count3          |CountUD4L_15    |    18|
|71    |    count4          |CountUD4L_16    |    18|
|72    |  SVCount           |counterUD16L_9  |    65|
|73    |    count1          |CountUD4L       |    16|
|74    |    count2          |CountUD4L_10    |    17|
|75    |    count3          |CountUD4L_11    |    17|
|76    |    count4          |CountUD4L_12    |    15|
|77    |  not_so_slow       |lab7_clks       |     6|
|78    |    my_clk_inst     |clk_wiz_0       |     4|
|79    |    slowclk         |clkcntrl4       |     1|
|80    |  random            |LFSR            |    28|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 634.566 ; gain = 424.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 146 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 634.566 ; gain = 114.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 634.566 ; gain = 424.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 236 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 637.313 ; gain = 426.914
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 637.313 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 13:47:59 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1808 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.164 ; gain = 83.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:56]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:48]
INFO: [Synth 8-256] done synthesizing module 'Gate' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net SSwitch in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.199 ; gain = 121.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.199 ; gain = 121.145
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 632.883 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.883 ; gain = 422.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.883 ; gain = 422.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.883 ; gain = 422.828
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 632.883 ; gain = 422.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 632.883 ; gain = 422.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 632.883 ; gain = 422.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 632.883 ; gain = 422.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 634.805 ; gain = 424.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF4:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 634.805 ; gain = 424.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 634.805 ; gain = 424.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 634.805 ; gain = 424.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 634.805 ; gain = 424.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 634.805 ; gain = 424.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 634.805 ; gain = 424.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   116|
|3     |LUT1       |   163|
|4     |LUT2       |   154|
|5     |LUT3       |   103|
|6     |LUT4       |   322|
|7     |LUT5       |   167|
|8     |LUT6       |   140|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   243|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1463|
|2     |  FrameCounter      |counterUD16L    |     5|
|3     |    count1          |CountUD4L_67    |     5|
|4     |      ArithLogicMux |m4_1x4          |     2|
|5     |  EightFrameEdge    |Edge_Detector   |     4|
|6     |  Gate1             |Gate            |   104|
|7     |    GVCount         |counterUD16L_62 |    87|
|8     |      count1        |CountUD4L_63    |    28|
|9     |      count2        |CountUD4L_64    |    18|
|10    |      count3        |CountUD4L_65    |    21|
|11    |      count4        |CountUD4L_66    |    20|
|12    |  Gate2             |Gate_0          |    88|
|13    |    GVCount         |counterUD16L_57 |    71|
|14    |      count1        |CountUD4L_58    |    20|
|15    |      count2        |CountUD4L_59    |    18|
|16    |      count3        |CountUD4L_60    |    17|
|17    |      count4        |CountUD4L_61    |    16|
|18    |  Gate3             |Gate_1          |    89|
|19    |    GVCount         |counterUD16L_52 |    72|
|20    |      count1        |CountUD4L_53    |    22|
|21    |      count2        |CountUD4L_54    |    17|
|22    |      count3        |CountUD4L_55    |    17|
|23    |      count4        |CountUD4L_56    |    16|
|24    |  Gate4             |Gate_2          |    90|
|25    |    GVCount         |counterUD16L_47 |    73|
|26    |      count1        |CountUD4L_48    |    23|
|27    |      count2        |CountUD4L_49    |    17|
|28    |      count3        |CountUD4L_50    |    17|
|29    |      count4        |CountUD4L_51    |    16|
|30    |  Gate5             |Gate_3          |    90|
|31    |    GVCount         |counterUD16L_42 |    73|
|32    |      count1        |CountUD4L_43    |    26|
|33    |      count2        |CountUD4L_44    |    18|
|34    |      count3        |CountUD4L_45    |    14|
|35    |      count4        |CountUD4L_46    |    15|
|36    |  Gate6             |Gate_4          |    88|
|37    |    GVCount         |counterUD16L_37 |    71|
|38    |      count1        |CountUD4L_38    |    22|
|39    |      count2        |CountUD4L_39    |    16|
|40    |      count3        |CountUD4L_40    |    17|
|41    |      count4        |CountUD4L_41    |    16|
|42    |  Gate7             |Gate_5          |   104|
|43    |    GVCount         |counterUD16L_32 |    87|
|44    |      count1        |CountUD4L_33    |    28|
|45    |      count2        |CountUD4L_34    |    20|
|46    |      count3        |CountUD4L_35    |    19|
|47    |      count4        |CountUD4L_36    |    20|
|48    |  Gate8             |Gate_6          |   104|
|49    |    GVCount         |counterUD16L_27 |    87|
|50    |      count1        |CountUD4L_28    |    25|
|51    |      count2        |CountUD4L_29    |    19|
|52    |      count3        |CountUD4L_30    |    22|
|53    |      count4        |CountUD4L_31    |    21|
|54    |  MySkiier          |SkiStateMachine |     7|
|55    |  MyVGA             |VGAController   |   414|
|56    |    HCounter        |counterUD16L_17 |   215|
|57    |      count1        |CountUD4L_23    |   100|
|58    |      count2        |CountUD4L_24    |    57|
|59    |      count3        |CountUD4L_25    |    49|
|60    |      count4        |CountUD4L_26    |     9|
|61    |    VCounter        |counterUD16L_18 |   199|
|62    |      count1        |CountUD4L_19    |    62|
|63    |      count2        |CountUD4L_20    |    80|
|64    |      count3        |CountUD4L_21    |    45|
|65    |      count4        |CountUD4L_22    |    12|
|66    |  NewFrameEdge      |Edge_Detector_7 |     7|
|67    |  SHCount           |counterUD16L_8  |    77|
|68    |    count1          |CountUD4L_13    |    20|
|69    |    count2          |CountUD4L_14    |    21|
|70    |    count3          |CountUD4L_15    |    18|
|71    |    count4          |CountUD4L_16    |    18|
|72    |  SVCount           |counterUD16L_9  |    65|
|73    |    count1          |CountUD4L       |    16|
|74    |    count2          |CountUD4L_10    |    17|
|75    |    count3          |CountUD4L_11    |    17|
|76    |    count4          |CountUD4L_12    |    15|
|77    |  not_so_slow       |lab7_clks       |     6|
|78    |    my_clk_inst     |clk_wiz_0       |     4|
|79    |    slowclk         |clkcntrl4       |     1|
|80    |  random            |LFSR            |    28|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 634.805 ; gain = 424.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 146 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 634.805 ; gain = 115.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 634.805 ; gain = 424.750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 236 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 637.555 ; gain = 426.902
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 637.555 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 13:54:29 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11616 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.188 ; gain = 82.445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:56]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:48]
INFO: [Synth 8-256] done synthesizing module 'Gate' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net SSwitch in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.219 ; gain = 119.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.219 ; gain = 119.477
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 632.418 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.418 ; gain = 421.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.418 ; gain = 421.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.418 ; gain = 421.676
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 632.418 ; gain = 421.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 632.418 ; gain = 421.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 632.418 ; gain = 421.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 632.418 ; gain = 421.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 633.652 ; gain = 422.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF4:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 633.652 ; gain = 422.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 633.652 ; gain = 422.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 633.652 ; gain = 422.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 633.652 ; gain = 422.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 633.652 ; gain = 422.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 633.652 ; gain = 422.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   116|
|3     |LUT1       |   163|
|4     |LUT2       |   154|
|5     |LUT3       |   104|
|6     |LUT4       |   322|
|7     |LUT5       |   167|
|8     |LUT6       |   148|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   243|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1472|
|2     |  FrameCounter      |counterUD16L    |     5|
|3     |    count1          |CountUD4L_67    |     5|
|4     |      ArithLogicMux |m4_1x4          |     2|
|5     |  EightFrameEdge    |Edge_Detector   |     4|
|6     |  Gate1             |Gate            |   104|
|7     |    GVCount         |counterUD16L_62 |    86|
|8     |      count1        |CountUD4L_63    |    28|
|9     |      count2        |CountUD4L_64    |    18|
|10    |      count3        |CountUD4L_65    |    21|
|11    |      count4        |CountUD4L_66    |    19|
|12    |  Gate2             |Gate_0          |    89|
|13    |    GVCount         |counterUD16L_57 |    71|
|14    |      count1        |CountUD4L_58    |    20|
|15    |      count2        |CountUD4L_59    |    18|
|16    |      count3        |CountUD4L_60    |    17|
|17    |      count4        |CountUD4L_61    |    16|
|18    |  Gate3             |Gate_1          |   103|
|19    |    GVCount         |counterUD16L_52 |    85|
|20    |      count1        |CountUD4L_53    |    24|
|21    |      count2        |CountUD4L_54    |    19|
|22    |      count3        |CountUD4L_55    |    22|
|23    |      count4        |CountUD4L_56    |    20|
|24    |  Gate4             |Gate_2          |    91|
|25    |    GVCount         |counterUD16L_47 |    73|
|26    |      count1        |CountUD4L_48    |    23|
|27    |      count2        |CountUD4L_49    |    17|
|28    |      count3        |CountUD4L_50    |    17|
|29    |      count4        |CountUD4L_51    |    16|
|30    |  Gate5             |Gate_3          |   106|
|31    |    GVCount         |counterUD16L_42 |    88|
|32    |      count1        |CountUD4L_43    |    28|
|33    |      count2        |CountUD4L_44    |    20|
|34    |      count3        |CountUD4L_45    |    19|
|35    |      count4        |CountUD4L_46    |    21|
|36    |  Gate6             |Gate_4          |   103|
|37    |    GVCount         |counterUD16L_37 |    85|
|38    |      count1        |CountUD4L_38    |    24|
|39    |      count2        |CountUD4L_39    |    18|
|40    |      count3        |CountUD4L_40    |    22|
|41    |      count4        |CountUD4L_41    |    21|
|42    |  Gate7             |Gate_5          |   104|
|43    |    GVCount         |counterUD16L_32 |    86|
|44    |      count1        |CountUD4L_33    |    28|
|45    |      count2        |CountUD4L_34    |    20|
|46    |      count3        |CountUD4L_35    |    19|
|47    |      count4        |CountUD4L_36    |    19|
|48    |  Gate8             |Gate_6          |    91|
|49    |    GVCount         |counterUD16L_27 |    73|
|50    |      count1        |CountUD4L_28    |    23|
|51    |      count2        |CountUD4L_29    |    17|
|52    |      count3        |CountUD4L_30    |    17|
|53    |      count4        |CountUD4L_31    |    16|
|54    |  MySkiier          |SkiStateMachine |     8|
|55    |  MyVGA             |VGAController   |   400|
|56    |    HCounter        |counterUD16L_17 |   215|
|57    |      count1        |CountUD4L_23    |   100|
|58    |      count2        |CountUD4L_24    |    57|
|59    |      count3        |CountUD4L_25    |    49|
|60    |      count4        |CountUD4L_26    |     9|
|61    |    VCounter        |counterUD16L_18 |   185|
|62    |      count1        |CountUD4L_19    |    58|
|63    |      count2        |CountUD4L_20    |    76|
|64    |      count3        |CountUD4L_21    |    39|
|65    |      count4        |CountUD4L_22    |    12|
|66    |  NewFrameEdge      |Edge_Detector_7 |     7|
|67    |  SHCount           |counterUD16L_8  |    76|
|68    |    count1          |CountUD4L_13    |    20|
|69    |    count2          |CountUD4L_14    |    21|
|70    |    count3          |CountUD4L_15    |    18|
|71    |    count4          |CountUD4L_16    |    17|
|72    |  SVCount           |counterUD16L_9  |    65|
|73    |    count1          |CountUD4L       |    16|
|74    |    count2          |CountUD4L_10    |    17|
|75    |    count3          |CountUD4L_11    |    17|
|76    |    count4          |CountUD4L_12    |    15|
|77    |  not_so_slow       |lab7_clks       |     6|
|78    |    my_clk_inst     |clk_wiz_0       |     4|
|79    |    slowclk         |clkcntrl4       |     1|
|80    |  random            |LFSR            |    29|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 633.652 ; gain = 422.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 146 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 633.652 ; gain = 113.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 633.652 ; gain = 422.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 236 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 636.453 ; gain = 425.711
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 636.453 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 13:58:20 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.344 ; gain = 83.227
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:56]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:48]
INFO: [Synth 8-256] done synthesizing module 'Gate' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net SSwitch in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.355 ; gain = 121.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.355 ; gain = 121.238
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 632.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.512 ; gain = 422.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.512 ; gain = 422.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.512 ; gain = 422.395
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 632.512 ; gain = 422.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 632.512 ; gain = 422.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 632.512 ; gain = 422.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 632.512 ; gain = 422.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 633.934 ; gain = 423.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF4:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 633.934 ; gain = 423.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 633.934 ; gain = 423.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 633.934 ; gain = 423.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 633.934 ; gain = 423.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 633.934 ; gain = 423.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 633.934 ; gain = 423.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   116|
|3     |LUT1       |   163|
|4     |LUT2       |   154|
|5     |LUT3       |   103|
|6     |LUT4       |   322|
|7     |LUT5       |   167|
|8     |LUT6       |   140|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   243|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  1463|
|2     |  FrameCounter      |counterUD16L    |     5|
|3     |    count1          |CountUD4L_67    |     5|
|4     |      ArithLogicMux |m4_1x4          |     2|
|5     |  EightFrameEdge    |Edge_Detector   |     4|
|6     |  Gate1             |Gate            |   104|
|7     |    GVCount         |counterUD16L_62 |    87|
|8     |      count1        |CountUD4L_63    |    28|
|9     |      count2        |CountUD4L_64    |    18|
|10    |      count3        |CountUD4L_65    |    21|
|11    |      count4        |CountUD4L_66    |    20|
|12    |  Gate2             |Gate_0          |    88|
|13    |    GVCount         |counterUD16L_57 |    71|
|14    |      count1        |CountUD4L_58    |    20|
|15    |      count2        |CountUD4L_59    |    18|
|16    |      count3        |CountUD4L_60    |    17|
|17    |      count4        |CountUD4L_61    |    16|
|18    |  Gate3             |Gate_1          |    89|
|19    |    GVCount         |counterUD16L_52 |    72|
|20    |      count1        |CountUD4L_53    |    22|
|21    |      count2        |CountUD4L_54    |    17|
|22    |      count3        |CountUD4L_55    |    17|
|23    |      count4        |CountUD4L_56    |    16|
|24    |  Gate4             |Gate_2          |    90|
|25    |    GVCount         |counterUD16L_47 |    73|
|26    |      count1        |CountUD4L_48    |    23|
|27    |      count2        |CountUD4L_49    |    17|
|28    |      count3        |CountUD4L_50    |    17|
|29    |      count4        |CountUD4L_51    |    16|
|30    |  Gate5             |Gate_3          |    90|
|31    |    GVCount         |counterUD16L_42 |    73|
|32    |      count1        |CountUD4L_43    |    26|
|33    |      count2        |CountUD4L_44    |    18|
|34    |      count3        |CountUD4L_45    |    14|
|35    |      count4        |CountUD4L_46    |    15|
|36    |  Gate6             |Gate_4          |    88|
|37    |    GVCount         |counterUD16L_37 |    71|
|38    |      count1        |CountUD4L_38    |    22|
|39    |      count2        |CountUD4L_39    |    16|
|40    |      count3        |CountUD4L_40    |    17|
|41    |      count4        |CountUD4L_41    |    16|
|42    |  Gate7             |Gate_5          |   104|
|43    |    GVCount         |counterUD16L_32 |    87|
|44    |      count1        |CountUD4L_33    |    28|
|45    |      count2        |CountUD4L_34    |    20|
|46    |      count3        |CountUD4L_35    |    19|
|47    |      count4        |CountUD4L_36    |    20|
|48    |  Gate8             |Gate_6          |   104|
|49    |    GVCount         |counterUD16L_27 |    87|
|50    |      count1        |CountUD4L_28    |    25|
|51    |      count2        |CountUD4L_29    |    19|
|52    |      count3        |CountUD4L_30    |    22|
|53    |      count4        |CountUD4L_31    |    21|
|54    |  MySkiier          |SkiStateMachine |     7|
|55    |  MyVGA             |VGAController   |   414|
|56    |    HCounter        |counterUD16L_17 |   215|
|57    |      count1        |CountUD4L_23    |   100|
|58    |      count2        |CountUD4L_24    |    57|
|59    |      count3        |CountUD4L_25    |    49|
|60    |      count4        |CountUD4L_26    |     9|
|61    |    VCounter        |counterUD16L_18 |   199|
|62    |      count1        |CountUD4L_19    |    62|
|63    |      count2        |CountUD4L_20    |    80|
|64    |      count3        |CountUD4L_21    |    45|
|65    |      count4        |CountUD4L_22    |    12|
|66    |  NewFrameEdge      |Edge_Detector_7 |     7|
|67    |  SHCount           |counterUD16L_8  |    77|
|68    |    count1          |CountUD4L_13    |    20|
|69    |    count2          |CountUD4L_14    |    21|
|70    |    count3          |CountUD4L_15    |    18|
|71    |    count4          |CountUD4L_16    |    18|
|72    |  SVCount           |counterUD16L_9  |    65|
|73    |    count1          |CountUD4L       |    16|
|74    |    count2          |CountUD4L_10    |    17|
|75    |    count3          |CountUD4L_11    |    17|
|76    |    count4          |CountUD4L_12    |    15|
|77    |  not_so_slow       |lab7_clks       |     6|
|78    |    my_clk_inst     |clk_wiz_0       |     4|
|79    |    slowclk         |clkcntrl4       |     1|
|80    |  random            |LFSR            |    28|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 633.934 ; gain = 423.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 146 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 633.934 ; gain = 114.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 633.934 ; gain = 423.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 236 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 636.688 ; gain = 426.262
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 636.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 14:03:35 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6280 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.539 ; gain = 82.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:56]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:48]
INFO: [Synth 8-256] done synthesizing module 'Gate' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
INFO: [Synth 8-256] done synthesizing module 'Top' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.570 ; gain = 120.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:90]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:92]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:94]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:96]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:98]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:100]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:102]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.570 ; gain = 120.020
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 632.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.344 ; gain = 421.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.344 ; gain = 421.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 632.344 ; gain = 421.793
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 632.344 ; gain = 421.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 632.344 ; gain = 421.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 632.344 ; gain = 421.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 657.594 ; gain = 447.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 657.594 ; gain = 447.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF4:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 657.594 ; gain = 447.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 657.594 ; gain = 447.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 657.594 ; gain = 447.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 657.594 ; gain = 447.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 657.594 ; gain = 447.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 657.594 ; gain = 447.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   116|
|3     |LUT1       |   163|
|4     |LUT2       |   154|
|5     |LUT3       |    97|
|6     |LUT4       |   306|
|7     |LUT5       |   175|
|8     |LUT6       |   138|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   243|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------+----------------+------+
|      |Instance              |Module          |Cells |
+------+----------------------+----------------+------+
|1     |top                   |                |  1447|
|2     |  FrameCounter        |counterUD16L    |     5|
|3     |    count1            |CountUD4L_67    |     5|
|4     |      ArithLogicMux   |m4_1x4_68       |     2|
|5     |  EightFrameEdge      |Edge_Detector   |     4|
|6     |  Gate1               |Gate            |    86|
|7     |    GVCount           |counterUD16L_62 |    70|
|8     |      count1          |CountUD4L_63    |    21|
|9     |      count2          |CountUD4L_64    |    17|
|10    |      count3          |CountUD4L_65    |    16|
|11    |      count4          |CountUD4L_66    |    16|
|12    |  Gate2               |Gate_0          |    86|
|13    |    GVCount           |counterUD16L_57 |    70|
|14    |      count1          |CountUD4L_58    |    19|
|15    |      count2          |CountUD4L_59    |    18|
|16    |      count3          |CountUD4L_60    |    17|
|17    |      count4          |CountUD4L_61    |    16|
|18    |  Gate3               |Gate_1          |    87|
|19    |    GVCount           |counterUD16L_52 |    71|
|20    |      count1          |CountUD4L_53    |    21|
|21    |      count2          |CountUD4L_54    |    17|
|22    |      count3          |CountUD4L_55    |    17|
|23    |      count4          |CountUD4L_56    |    16|
|24    |  Gate4               |Gate_2          |    88|
|25    |    GVCount           |counterUD16L_47 |    72|
|26    |      count1          |CountUD4L_48    |    23|
|27    |      count2          |CountUD4L_49    |    16|
|28    |      count3          |CountUD4L_50    |    17|
|29    |      count4          |CountUD4L_51    |    16|
|30    |  Gate5               |Gate_3          |    86|
|31    |    GVCount           |counterUD16L_42 |    70|
|32    |      count1          |CountUD4L_43    |    21|
|33    |      count2          |CountUD4L_44    |    20|
|34    |      count3          |CountUD4L_45    |    14|
|35    |      count4          |CountUD4L_46    |    15|
|36    |  Gate6               |Gate_4          |    86|
|37    |    GVCount           |counterUD16L_37 |    70|
|38    |      count1          |CountUD4L_38    |    21|
|39    |      count2          |CountUD4L_39    |    16|
|40    |      count3          |CountUD4L_40    |    17|
|41    |      count4          |CountUD4L_41    |    16|
|42    |  Gate7               |Gate_5          |    86|
|43    |    GVCount           |counterUD16L_32 |    70|
|44    |      count1          |CountUD4L_33    |    21|
|45    |      count2          |CountUD4L_34    |    20|
|46    |      count3          |CountUD4L_35    |    14|
|47    |      count4          |CountUD4L_36    |    15|
|48    |  Gate8               |Gate_6          |    88|
|49    |    GVCount           |counterUD16L_27 |    72|
|50    |      count1          |CountUD4L_28    |    22|
|51    |      count2          |CountUD4L_29    |    17|
|52    |      count3          |CountUD4L_30    |    17|
|53    |      count4          |CountUD4L_31    |    16|
|54    |  MySkiier            |SkiStateMachine |    19|
|55    |  MyVGA               |VGAController   |   450|
|56    |    HCounter          |counterUD16L_17 |   227|
|57    |      count1          |CountUD4L_23    |    89|
|58    |      count2          |CountUD4L_24    |    57|
|59    |      count3          |CountUD4L_25    |    73|
|60    |      count4          |CountUD4L_26    |     8|
|61    |    VCounter          |counterUD16L_18 |   223|
|62    |      count1          |CountUD4L_19    |    70|
|63    |        ArithLogicMux |m4_1x4          |     1|
|64    |      count2          |CountUD4L_20    |    87|
|65    |      count3          |CountUD4L_21    |    56|
|66    |      count4          |CountUD4L_22    |    10|
|67    |  NewFrameEdge        |Edge_Detector_7 |     2|
|68    |  SHCount             |counterUD16L_8  |    76|
|69    |    count1            |CountUD4L_13    |    19|
|70    |    count2            |CountUD4L_14    |    22|
|71    |    count3            |CountUD4L_15    |    18|
|72    |    count4            |CountUD4L_16    |    17|
|73    |  SVCount             |counterUD16L_9  |    65|
|74    |    count1            |CountUD4L       |    16|
|75    |    count2            |CountUD4L_10    |    17|
|76    |    count3            |CountUD4L_11    |    17|
|77    |    count4            |CountUD4L_12    |    15|
|78    |  not_so_slow         |lab7_clks       |     6|
|79    |    my_clk_inst       |clk_wiz_0       |     4|
|80    |    slowclk           |clkcntrl4       |     1|
|81    |  random              |LFSR            |    28|
+------+----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 657.594 ; gain = 447.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 146 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 657.594 ; gain = 138.016
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 657.594 ; gain = 447.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 234 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 657.594 ; gain = 446.566
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 657.594 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 14:08:28 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11904 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.273 ; gain = 83.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:56]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:48]
INFO: [Synth 8-256] done synthesizing module 'Gate' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net SSwitchEdge in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.223 ; gain = 121.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin SwitchEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.223 ; gain = 121.051
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 632.176 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.176 ; gain = 422.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.176 ; gain = 422.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.176 ; gain = 422.004
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:76]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:76]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:76]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:76]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:76]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:76]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 632.176 ; gain = 422.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 632.176 ; gain = 422.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 632.176 ; gain = 422.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 659.539 ; gain = 449.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 659.539 ; gain = 449.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF4:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 659.539 ; gain = 449.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 659.539 ; gain = 449.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 659.539 ; gain = 449.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 659.539 ; gain = 449.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 659.539 ; gain = 449.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 659.539 ; gain = 449.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   116|
|3     |LUT1       |   163|
|4     |LUT2       |   156|
|5     |LUT3       |   106|
|6     |LUT4       |   317|
|7     |LUT5       |   153|
|8     |LUT6       |   176|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   245|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |  1487|
|2     |  FrameCounter      |counterUD16L     |     5|
|3     |    count1          |CountUD4L_68     |     5|
|4     |      ArithLogicMux |m4_1x4           |     2|
|5     |  EightFrameEdge    |Edge_Detector    |     4|
|6     |  Gate1             |Gate             |    88|
|7     |    GVCount         |counterUD16L_63  |    66|
|8     |      count1        |CountUD4L_64     |    23|
|9     |      count2        |CountUD4L_65     |    14|
|10    |      count3        |CountUD4L_66     |    15|
|11    |      count4        |CountUD4L_67     |    14|
|12    |  Gate2             |Gate_0           |    86|
|13    |    GVCount         |counterUD16L_58  |    66|
|14    |      count1        |CountUD4L_59     |    19|
|15    |      count2        |CountUD4L_60     |    16|
|16    |      count3        |CountUD4L_61     |    16|
|17    |      count4        |CountUD4L_62     |    15|
|18    |  Gate3             |Gate_1           |    87|
|19    |    GVCount         |counterUD16L_53  |    67|
|20    |      count1        |CountUD4L_54     |    21|
|21    |      count2        |CountUD4L_55     |    15|
|22    |      count3        |CountUD4L_56     |    16|
|23    |      count4        |CountUD4L_57     |    15|
|24    |  Gate4             |Gate_2           |    88|
|25    |    GVCount         |counterUD16L_48  |    68|
|26    |      count1        |CountUD4L_49     |    22|
|27    |      count2        |CountUD4L_50     |    15|
|28    |      count3        |CountUD4L_51     |    16|
|29    |      count4        |CountUD4L_52     |    15|
|30    |  Gate5             |Gate_3           |    88|
|31    |    GVCount         |counterUD16L_43  |    68|
|32    |      count1        |CountUD4L_44     |    25|
|33    |      count2        |CountUD4L_45     |    16|
|34    |      count3        |CountUD4L_46     |    13|
|35    |      count4        |CountUD4L_47     |    14|
|36    |  Gate6             |Gate_4           |    86|
|37    |    GVCount         |counterUD16L_38  |    66|
|38    |      count1        |CountUD4L_39     |    21|
|39    |      count2        |CountUD4L_40     |    14|
|40    |      count3        |CountUD4L_41     |    16|
|41    |      count4        |CountUD4L_42     |    15|
|42    |  Gate7             |Gate_5           |    88|
|43    |    GVCount         |counterUD16L_33  |    68|
|44    |      count1        |CountUD4L_34     |    25|
|45    |      count2        |CountUD4L_35     |    16|
|46    |      count3        |CountUD4L_36     |    13|
|47    |      count4        |CountUD4L_37     |    14|
|48    |  Gate8             |Gate_6           |    88|
|49    |    GVCount         |counterUD16L_28  |    68|
|50    |      count1        |CountUD4L_29     |    22|
|51    |      count2        |CountUD4L_30     |    15|
|52    |      count3        |CountUD4L_31     |    16|
|53    |      count4        |CountUD4L_32     |    15|
|54    |  MySkiier          |SkiStateMachine  |     7|
|55    |  MyVGA             |VGAController    |   487|
|56    |    HCounter        |counterUD16L_18  |   211|
|57    |      count1        |CountUD4L_24     |   108|
|58    |      count2        |CountUD4L_25     |    56|
|59    |      count3        |CountUD4L_26     |    38|
|60    |      count4        |CountUD4L_27     |     9|
|61    |    VCounter        |counterUD16L_19  |   276|
|62    |      count1        |CountUD4L_20     |    78|
|63    |      count2        |CountUD4L_21     |   108|
|64    |      count3        |CountUD4L_22     |    77|
|65    |      count4        |CountUD4L_23     |    13|
|66    |  NewFrameEdge      |Edge_Detector_7  |     7|
|67    |  SHCount           |counterUD16L_8   |    71|
|68    |    count1          |CountUD4L_14     |    19|
|69    |    count2          |CountUD4L_15     |    19|
|70    |    count3          |CountUD4L_16     |    17|
|71    |    count4          |CountUD4L_17     |    16|
|72    |  SVCount           |counterUD16L_9   |    60|
|73    |    count1          |CountUD4L        |    15|
|74    |    count2          |CountUD4L_11     |    15|
|75    |    count3          |CountUD4L_12     |    16|
|76    |    count4          |CountUD4L_13     |    14|
|77    |  SwitchEdge        |Edge_Detector_10 |    14|
|78    |  not_so_slow       |lab7_clks        |     6|
|79    |    my_clk_inst     |clk_wiz_0        |     4|
|80    |    slowclk         |clkcntrl4        |     1|
|81    |  random            |LFSR             |    28|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 659.539 ; gain = 449.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 146 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 659.539 ; gain = 140.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 659.539 ; gain = 449.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 238 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 661.688 ; gain = 451.098
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 661.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 14:13:45 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 295.145 ; gain = 84.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:56]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:74]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:48]
INFO: [Synth 8-256] done synthesizing module 'Gate' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:42]
WARNING: [Synth 8-3848] Net SSwitchEdge in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 332.180 ; gain = 121.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:42]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:43]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:61]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin SwitchEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:70]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:72]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:73]
WARNING: [Synth 8-3295] tying undriven pin SVCount:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:75]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:93]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:95]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:97]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:99]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:101]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 332.180 ; gain = 121.816
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 634.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 634.215 ; gain = 423.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 634.215 ; gain = 423.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 634.215 ; gain = 423.852
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:76]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:76]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:76]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:76]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:76]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:76]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 634.215 ; gain = 423.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (count1/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count2/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count3/ff4) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff1) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff2) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff3) is unused and will be removed from module counterUD16L__4.
WARNING: [Synth 8-3332] Sequential element (count4/ff4) is unused and will be removed from module counterUD16L__4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 634.215 ; gain = 423.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 634.215 ; gain = 423.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 661.594 ; gain = 451.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 661.594 ; gain = 451.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF4:R to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 661.594 ; gain = 451.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 661.594 ; gain = 451.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 661.594 ; gain = 451.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 661.594 ; gain = 451.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 661.594 ; gain = 451.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 661.594 ; gain = 451.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   116|
|3     |LUT1       |   163|
|4     |LUT2       |   156|
|5     |LUT3       |   104|
|6     |LUT4       |   322|
|7     |LUT5       |   151|
|8     |LUT6       |   175|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   245|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |  1487|
|2     |  FrameCounter      |counterUD16L     |     5|
|3     |    count1          |CountUD4L_68     |     5|
|4     |      ArithLogicMux |m4_1x4           |     2|
|5     |  EightFrameEdge    |Edge_Detector    |     4|
|6     |  Gate1             |Gate             |    88|
|7     |    GVCount         |counterUD16L_63  |    66|
|8     |      count1        |CountUD4L_64     |    23|
|9     |      count2        |CountUD4L_65     |    14|
|10    |      count3        |CountUD4L_66     |    15|
|11    |      count4        |CountUD4L_67     |    14|
|12    |  Gate2             |Gate_0           |    86|
|13    |    GVCount         |counterUD16L_58  |    66|
|14    |      count1        |CountUD4L_59     |    19|
|15    |      count2        |CountUD4L_60     |    16|
|16    |      count3        |CountUD4L_61     |    16|
|17    |      count4        |CountUD4L_62     |    15|
|18    |  Gate3             |Gate_1           |    87|
|19    |    GVCount         |counterUD16L_53  |    67|
|20    |      count1        |CountUD4L_54     |    21|
|21    |      count2        |CountUD4L_55     |    15|
|22    |      count3        |CountUD4L_56     |    16|
|23    |      count4        |CountUD4L_57     |    15|
|24    |  Gate4             |Gate_2           |    88|
|25    |    GVCount         |counterUD16L_48  |    68|
|26    |      count1        |CountUD4L_49     |    22|
|27    |      count2        |CountUD4L_50     |    15|
|28    |      count3        |CountUD4L_51     |    16|
|29    |      count4        |CountUD4L_52     |    15|
|30    |  Gate5             |Gate_3           |    88|
|31    |    GVCount         |counterUD16L_43  |    68|
|32    |      count1        |CountUD4L_44     |    25|
|33    |      count2        |CountUD4L_45     |    16|
|34    |      count3        |CountUD4L_46     |    13|
|35    |      count4        |CountUD4L_47     |    14|
|36    |  Gate6             |Gate_4           |    86|
|37    |    GVCount         |counterUD16L_38  |    66|
|38    |      count1        |CountUD4L_39     |    21|
|39    |      count2        |CountUD4L_40     |    14|
|40    |      count3        |CountUD4L_41     |    16|
|41    |      count4        |CountUD4L_42     |    15|
|42    |  Gate7             |Gate_5           |    88|
|43    |    GVCount         |counterUD16L_33  |    68|
|44    |      count1        |CountUD4L_34     |    25|
|45    |      count2        |CountUD4L_35     |    16|
|46    |      count3        |CountUD4L_36     |    13|
|47    |      count4        |CountUD4L_37     |    14|
|48    |  Gate8             |Gate_6           |    88|
|49    |    GVCount         |counterUD16L_28  |    68|
|50    |      count1        |CountUD4L_29     |    22|
|51    |      count2        |CountUD4L_30     |    15|
|52    |      count3        |CountUD4L_31     |    16|
|53    |      count4        |CountUD4L_32     |    15|
|54    |  MySkiier          |SkiStateMachine  |    21|
|55    |  MyVGA             |VGAController    |   485|
|56    |    HCounter        |counterUD16L_18  |   211|
|57    |      count1        |CountUD4L_24     |   108|
|58    |      count2        |CountUD4L_25     |    57|
|59    |      count3        |CountUD4L_26     |    37|
|60    |      count4        |CountUD4L_27     |     9|
|61    |    VCounter        |counterUD16L_19  |   274|
|62    |      count1        |CountUD4L_20     |    78|
|63    |      count2        |CountUD4L_21     |   107|
|64    |      count3        |CountUD4L_22     |    76|
|65    |      count4        |CountUD4L_23     |    13|
|66    |  NewFrameEdge      |Edge_Detector_7  |     7|
|67    |  SHCount           |counterUD16L_8   |    71|
|68    |    count1          |CountUD4L_14     |    19|
|69    |    count2          |CountUD4L_15     |    19|
|70    |    count3          |CountUD4L_16     |    17|
|71    |    count4          |CountUD4L_17     |    16|
|72    |  SVCount           |counterUD16L_9   |    60|
|73    |    count1          |CountUD4L        |    15|
|74    |    count2          |CountUD4L_11     |    15|
|75    |    count3          |CountUD4L_12     |    16|
|76    |    count4          |CountUD4L_13     |    14|
|77    |  SwitchEdge        |Edge_Detector_10 |     2|
|78    |  not_so_slow       |lab7_clks        |     6|
|79    |    my_clk_inst     |clk_wiz_0        |     4|
|80    |    slowclk         |clkcntrl4        |     1|
|81    |  random            |LFSR             |    28|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 661.594 ; gain = 451.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 146 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 661.594 ; gain = 140.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 661.594 ; gain = 451.230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 238 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 662.980 ; gain = 451.891
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 662.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 14:23:00 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.957 ; gain = 83.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:57]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-350] instance 'btnCSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
INFO: [Synth 8-638] synthesizing module 'GameStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:39]
WARNING: [Synth 8-350] instance 'Q1234_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:40]
INFO: [Synth 8-256] done synthesizing module 'GameStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
ERROR: [Synth 8-448] named port connection 'FourSec' does not exist for instance 'MyGame' of module 'GameStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:83]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:85]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:86]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
ERROR: [Synth 8-285] failed synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
ERROR: [Synth 8-285] failed synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.988 ; gain = 120.684
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 14 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 15:42:30 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.645 ; gain = 83.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:57]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-350] instance 'btnCSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
INFO: [Synth 8-638] synthesizing module 'GameStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:39]
WARNING: [Synth 8-350] instance 'Q1234_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:40]
INFO: [Synth 8-256] done synthesizing module 'GameStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:83]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:85]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:86]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:90]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized2' (25#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:46]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:47]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:50]
INFO: [Synth 8-256] done synthesizing module 'Gate' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3848] Net SSwitchEdge in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:46]
INFO: [Synth 8-256] done synthesizing module 'Top' (32#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.676 ; gain = 120.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:39]
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[4]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[3]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[2]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[1]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:46]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:47]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-3295] tying undriven pin btnCSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-3295] tying undriven pin SwitchEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:83]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:85]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:86]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:105]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:107]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:109]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:111]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:113]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:115]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:117]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.676 ; gain = 120.629
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 632.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.914 ; gain = 422.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.914 ; gain = 422.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.914 ; gain = 422.867
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 632.914 ; gain = 422.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 632.914 ; gain = 422.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 632.914 ; gain = 422.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 661.766 ; gain = 451.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 661.766 ; gain = 451.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnCSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[4]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[3]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[2]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[1]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 661.766 ; gain = 451.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 661.766 ; gain = 451.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 661.766 ; gain = 451.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 661.766 ; gain = 451.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 661.766 ; gain = 451.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 661.766 ; gain = 451.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   116|
|3     |LUT1       |   163|
|4     |LUT2       |   159|
|5     |LUT3       |    85|
|6     |LUT4       |   360|
|7     |LUT5       |   194|
|8     |LUT6       |   158|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   264|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+-----------------+------+
|      |Instance         |Module           |Cells |
+------+-----------------+-----------------+------+
|1     |top              |                 |  1554|
|2     |  EightFrameEdge |Edge_Detector    |     3|
|3     |  FrameCounter   |counterUD16L     |    38|
|4     |    count1       |CountUD4L_68     |    10|
|5     |    count2       |CountUD4L_69     |    11|
|6     |    count3       |CountUD4L_70     |    10|
|7     |    count4       |CountUD4L_71     |     7|
|8     |  Gate1          |Gate             |    88|
|9     |    GVCount      |counterUD16L_63  |    72|
|10    |      count1     |CountUD4L_64     |    18|
|11    |      count2     |CountUD4L_65     |    18|
|12    |      count3     |CountUD4L_66     |    16|
|13    |      count4     |CountUD4L_67     |    20|
|14    |  Gate2          |Gate_0           |    87|
|15    |    GVCount      |counterUD16L_58  |    71|
|16    |      count1     |CountUD4L_59     |    18|
|17    |      count2     |CountUD4L_60     |    17|
|18    |      count3     |CountUD4L_61     |    16|
|19    |      count4     |CountUD4L_62     |    20|
|20    |  Gate3          |Gate_1           |    86|
|21    |    GVCount      |counterUD16L_53  |    70|
|22    |      count1     |CountUD4L_54     |    18|
|23    |      count2     |CountUD4L_55     |    17|
|24    |      count3     |CountUD4L_56     |    16|
|25    |      count4     |CountUD4L_57     |    19|
|26    |  Gate4          |Gate_2           |    88|
|27    |    GVCount      |counterUD16L_48  |    72|
|28    |      count1     |CountUD4L_49     |    18|
|29    |      count2     |CountUD4L_50     |    18|
|30    |      count3     |CountUD4L_51     |    16|
|31    |      count4     |CountUD4L_52     |    20|
|32    |  Gate5          |Gate_3           |    88|
|33    |    GVCount      |counterUD16L_43  |    72|
|34    |      count1     |CountUD4L_44     |    18|
|35    |      count2     |CountUD4L_45     |    18|
|36    |      count3     |CountUD4L_46     |    16|
|37    |      count4     |CountUD4L_47     |    20|
|38    |  Gate6          |Gate_4           |    87|
|39    |    GVCount      |counterUD16L_38  |    71|
|40    |      count1     |CountUD4L_39     |    18|
|41    |      count2     |CountUD4L_40     |    17|
|42    |      count3     |CountUD4L_41     |    16|
|43    |      count4     |CountUD4L_42     |    20|
|44    |  Gate7          |Gate_5           |    88|
|45    |    GVCount      |counterUD16L_33  |    72|
|46    |      count1     |CountUD4L_34     |    18|
|47    |      count2     |CountUD4L_35     |    17|
|48    |      count3     |CountUD4L_36     |    16|
|49    |      count4     |CountUD4L_37     |    21|
|50    |  Gate8          |Gate_6           |    88|
|51    |    GVCount      |counterUD16L_28  |    72|
|52    |      count1     |CountUD4L_29     |    18|
|53    |      count2     |CountUD4L_30     |    18|
|54    |      count3     |CountUD4L_31     |    16|
|55    |      count4     |CountUD4L_32     |    20|
|56    |  MyGame         |GameStateMachine |   130|
|57    |  MySkiier       |SkiStateMachine  |     5|
|58    |  MyVGA          |VGAController    |   455|
|59    |    HCounter     |counterUD16L_18  |   221|
|60    |      count1     |CountUD4L_24     |    89|
|61    |      count2     |CountUD4L_25     |    55|
|62    |      count3     |CountUD4L_26     |    69|
|63    |      count4     |CountUD4L_27     |     8|
|64    |    VCounter     |counterUD16L_19  |   234|
|65    |      count1     |CountUD4L_20     |    68|
|66    |      count2     |CountUD4L_21     |    89|
|67    |      count3     |CountUD4L_22     |    67|
|68    |      count4     |CountUD4L_23     |    10|
|69    |  NewFrameEdge   |Edge_Detector_7  |     2|
|70    |  SHCount        |counterUD16L_8   |    66|
|71    |    count1       |CountUD4L_14     |    16|
|72    |    count2       |CountUD4L_15     |    17|
|73    |    count3       |CountUD4L_16     |    17|
|74    |    count4       |CountUD4L_17     |    16|
|75    |  SVCount        |counterUD16L_9   |    66|
|76    |    count1       |CountUD4L        |    16|
|77    |    count2       |CountUD4L_11     |    16|
|78    |    count3       |CountUD4L_12     |    18|
|79    |    count4       |CountUD4L_13     |    16|
|80    |  SwitchEdge     |Edge_Detector_10 |     3|
|81    |  not_so_slow    |lab7_clks        |     6|
|82    |    my_clk_inst  |clk_wiz_0        |     4|
|83    |    slowclk      |clkcntrl4        |     1|
|84    |  random         |LFSR             |    28|
+------+-----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 661.766 ; gain = 451.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 140 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 661.766 ; gain = 142.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 661.766 ; gain = 451.719
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 236 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 662.723 ; gain = 451.695
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.026 . Memory (MB): peak = 662.723 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 15:44:12 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.707 ; gain = 83.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:57]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-350] instance 'btnCSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
INFO: [Synth 8-638] synthesizing module 'GameStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:39]
WARNING: [Synth 8-350] instance 'Q1234_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:40]
INFO: [Synth 8-256] done synthesizing module 'GameStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:84]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:86]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:90]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized2' (25#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:46]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:47]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:50]
INFO: [Synth 8-256] done synthesizing module 'Gate' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3848] Net SSwitchEdge in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:46]
INFO: [Synth 8-256] done synthesizing module 'Top' (32#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.758 ; gain = 120.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:39]
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[4]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[3]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[2]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[1]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:46]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:47]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-3295] tying undriven pin btnCSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-3295] tying undriven pin SwitchEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:84]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:86]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:106]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:108]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:110]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:114]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:116]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:118]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:120]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.758 ; gain = 120.207
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 633.395 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.395 ; gain = 422.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.395 ; gain = 422.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.395 ; gain = 422.844
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:92]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 633.395 ; gain = 422.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 633.395 ; gain = 422.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 633.395 ; gain = 422.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 662.148 ; gain = 451.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 662.148 ; gain = 451.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnCSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[4]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[3]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[2]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[1]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 662.148 ; gain = 451.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 662.148 ; gain = 451.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 662.148 ; gain = 451.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 662.148 ; gain = 451.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 662.148 ; gain = 451.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 662.148 ; gain = 451.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   116|
|3     |LUT1       |   164|
|4     |LUT2       |   157|
|5     |LUT3       |    84|
|6     |LUT4       |   359|
|7     |LUT5       |   194|
|8     |LUT6       |   163|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   264|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+-----------------+------+
|      |Instance         |Module           |Cells |
+------+-----------------+-----------------+------+
|1     |top              |                 |  1556|
|2     |  EightFrameEdge |Edge_Detector    |     3|
|3     |  FrameCounter   |counterUD16L     |    38|
|4     |    count1       |CountUD4L_68     |    10|
|5     |    count2       |CountUD4L_69     |    11|
|6     |    count3       |CountUD4L_70     |    10|
|7     |    count4       |CountUD4L_71     |     7|
|8     |  Gate1          |Gate             |    88|
|9     |    GVCount      |counterUD16L_63  |    72|
|10    |      count1     |CountUD4L_64     |    18|
|11    |      count2     |CountUD4L_65     |    18|
|12    |      count3     |CountUD4L_66     |    16|
|13    |      count4     |CountUD4L_67     |    20|
|14    |  Gate2          |Gate_0           |    87|
|15    |    GVCount      |counterUD16L_58  |    71|
|16    |      count1     |CountUD4L_59     |    18|
|17    |      count2     |CountUD4L_60     |    17|
|18    |      count3     |CountUD4L_61     |    16|
|19    |      count4     |CountUD4L_62     |    20|
|20    |  Gate3          |Gate_1           |    86|
|21    |    GVCount      |counterUD16L_53  |    70|
|22    |      count1     |CountUD4L_54     |    18|
|23    |      count2     |CountUD4L_55     |    17|
|24    |      count3     |CountUD4L_56     |    16|
|25    |      count4     |CountUD4L_57     |    19|
|26    |  Gate4          |Gate_2           |    88|
|27    |    GVCount      |counterUD16L_48  |    72|
|28    |      count1     |CountUD4L_49     |    18|
|29    |      count2     |CountUD4L_50     |    18|
|30    |      count3     |CountUD4L_51     |    16|
|31    |      count4     |CountUD4L_52     |    20|
|32    |  Gate5          |Gate_3           |    88|
|33    |    GVCount      |counterUD16L_43  |    72|
|34    |      count1     |CountUD4L_44     |    18|
|35    |      count2     |CountUD4L_45     |    18|
|36    |      count3     |CountUD4L_46     |    16|
|37    |      count4     |CountUD4L_47     |    20|
|38    |  Gate6          |Gate_4           |    87|
|39    |    GVCount      |counterUD16L_38  |    71|
|40    |      count1     |CountUD4L_39     |    18|
|41    |      count2     |CountUD4L_40     |    17|
|42    |      count3     |CountUD4L_41     |    16|
|43    |      count4     |CountUD4L_42     |    20|
|44    |  Gate7          |Gate_5           |    88|
|45    |    GVCount      |counterUD16L_33  |    72|
|46    |      count1     |CountUD4L_34     |    18|
|47    |      count2     |CountUD4L_35     |    17|
|48    |      count3     |CountUD4L_36     |    16|
|49    |      count4     |CountUD4L_37     |    21|
|50    |  Gate8          |Gate_6           |    88|
|51    |    GVCount      |counterUD16L_28  |    72|
|52    |      count1     |CountUD4L_29     |    18|
|53    |      count2     |CountUD4L_30     |    18|
|54    |      count3     |CountUD4L_31     |    16|
|55    |      count4     |CountUD4L_32     |    20|
|56    |  MyGame         |GameStateMachine |   132|
|57    |  MySkiier       |SkiStateMachine  |     5|
|58    |  MyVGA          |VGAController    |   455|
|59    |    HCounter     |counterUD16L_18  |   223|
|60    |      count1     |CountUD4L_24     |    89|
|61    |      count2     |CountUD4L_25     |    58|
|62    |      count3     |CountUD4L_26     |    68|
|63    |      count4     |CountUD4L_27     |     8|
|64    |    VCounter     |counterUD16L_19  |   232|
|65    |      count1     |CountUD4L_20     |    68|
|66    |      count2     |CountUD4L_21     |    88|
|67    |      count3     |CountUD4L_22     |    67|
|68    |      count4     |CountUD4L_23     |     9|
|69    |  NewFrameEdge   |Edge_Detector_7  |     2|
|70    |  SHCount        |counterUD16L_8   |    66|
|71    |    count1       |CountUD4L_14     |    16|
|72    |    count2       |CountUD4L_15     |    17|
|73    |    count3       |CountUD4L_16     |    17|
|74    |    count4       |CountUD4L_17     |    16|
|75    |  SVCount        |counterUD16L_9   |    66|
|76    |    count1       |CountUD4L        |    15|
|77    |    count2       |CountUD4L_11     |    18|
|78    |    count3       |CountUD4L_12     |    17|
|79    |    count4       |CountUD4L_13     |    16|
|80    |  SwitchEdge     |Edge_Detector_10 |     3|
|81    |  not_so_slow    |lab7_clks        |     6|
|82    |    my_clk_inst  |clk_wiz_0        |     4|
|83    |    slowclk      |clkcntrl4        |     1|
|84    |  random         |LFSR             |    28|
+------+-----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 662.148 ; gain = 451.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 140 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 662.148 ; gain = 141.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 662.148 ; gain = 451.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 236 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 662.664 ; gain = 451.699
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 662.664 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 15:50:24 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11304 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.410 ; gain = 82.547
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:57]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-350] instance 'btnCSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
INFO: [Synth 8-638] synthesizing module 'GameStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:40]
WARNING: [Synth 8-350] instance 'Q1234_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:41]
INFO: [Synth 8-256] done synthesizing module 'GameStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:84]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:86]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (24#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:90]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized2' (25#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:46]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:47]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:50]
INFO: [Synth 8-256] done synthesizing module 'Gate' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3848] Net SSwitchEdge in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:46]
INFO: [Synth 8-256] done synthesizing module 'Top' (32#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.484 ; gain = 119.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:40]
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[4]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[3]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[2]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[1]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:46]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:47]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:63]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-3295] tying undriven pin btnCSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:69]
WARNING: [Synth 8-3295] tying undriven pin SwitchEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:84]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:86]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:87]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:89]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:106]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:108]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:110]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:114]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:116]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:118]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:120]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.484 ; gain = 119.621
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 632.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.996 ; gain = 422.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 632.996 ; gain = 422.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 632.996 ; gain = 422.133
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:92]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:92]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 632.996 ; gain = 422.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 480   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 632.996 ; gain = 422.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 632.996 ; gain = 422.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 663.602 ; gain = 452.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 663.676 ; gain = 452.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnCSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[4]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[3]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[2]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[1]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 663.676 ; gain = 452.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 663.676 ; gain = 452.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 663.676 ; gain = 452.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 663.676 ; gain = 452.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 663.676 ; gain = 452.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 663.676 ; gain = 452.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   116|
|3     |LUT1       |   163|
|4     |LUT2       |   157|
|5     |LUT3       |    84|
|6     |LUT4       |   363|
|7     |LUT5       |   190|
|8     |LUT6       |   163|
|9     |MMCME2_ADV |     1|
|10    |STARTUPE2  |     1|
|11    |FDRE       |   264|
|12    |IBUF       |     8|
|13    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+-----------------+------+
|      |Instance         |Module           |Cells |
+------+-----------------+-----------------+------+
|1     |top              |                 |  1555|
|2     |  EightFrameEdge |Edge_Detector    |     3|
|3     |  FrameCounter   |counterUD16L     |    38|
|4     |    count1       |CountUD4L_68     |    11|
|5     |    count2       |CountUD4L_69     |     9|
|6     |    count3       |CountUD4L_70     |    11|
|7     |    count4       |CountUD4L_71     |     7|
|8     |  Gate1          |Gate             |    88|
|9     |    GVCount      |counterUD16L_63  |    72|
|10    |      count1     |CountUD4L_64     |    18|
|11    |      count2     |CountUD4L_65     |    18|
|12    |      count3     |CountUD4L_66     |    16|
|13    |      count4     |CountUD4L_67     |    20|
|14    |  Gate2          |Gate_0           |    87|
|15    |    GVCount      |counterUD16L_58  |    71|
|16    |      count1     |CountUD4L_59     |    18|
|17    |      count2     |CountUD4L_60     |    17|
|18    |      count3     |CountUD4L_61     |    16|
|19    |      count4     |CountUD4L_62     |    20|
|20    |  Gate3          |Gate_1           |    86|
|21    |    GVCount      |counterUD16L_53  |    70|
|22    |      count1     |CountUD4L_54     |    18|
|23    |      count2     |CountUD4L_55     |    17|
|24    |      count3     |CountUD4L_56     |    16|
|25    |      count4     |CountUD4L_57     |    19|
|26    |  Gate4          |Gate_2           |    89|
|27    |    GVCount      |counterUD16L_48  |    73|
|28    |      count1     |CountUD4L_49     |    18|
|29    |      count2     |CountUD4L_50     |    18|
|30    |      count3     |CountUD4L_51     |    16|
|31    |      count4     |CountUD4L_52     |    21|
|32    |  Gate5          |Gate_3           |    88|
|33    |    GVCount      |counterUD16L_43  |    72|
|34    |      count1     |CountUD4L_44     |    18|
|35    |      count2     |CountUD4L_45     |    18|
|36    |      count3     |CountUD4L_46     |    16|
|37    |      count4     |CountUD4L_47     |    20|
|38    |  Gate6          |Gate_4           |    87|
|39    |    GVCount      |counterUD16L_38  |    71|
|40    |      count1     |CountUD4L_39     |    18|
|41    |      count2     |CountUD4L_40     |    17|
|42    |      count3     |CountUD4L_41     |    16|
|43    |      count4     |CountUD4L_42     |    20|
|44    |  Gate7          |Gate_5           |    88|
|45    |    GVCount      |counterUD16L_33  |    72|
|46    |      count1     |CountUD4L_34     |    18|
|47    |      count2     |CountUD4L_35     |    17|
|48    |      count3     |CountUD4L_36     |    16|
|49    |      count4     |CountUD4L_37     |    21|
|50    |  Gate8          |Gate_6           |    88|
|51    |    GVCount      |counterUD16L_28  |    72|
|52    |      count1     |CountUD4L_29     |    18|
|53    |      count2     |CountUD4L_30     |    18|
|54    |      count3     |CountUD4L_31     |    16|
|55    |      count4     |CountUD4L_32     |    20|
|56    |  MyGame         |GameStateMachine |   118|
|57    |  MySkiier       |SkiStateMachine  |    19|
|58    |  MyVGA          |VGAController    |   453|
|59    |    HCounter     |counterUD16L_18  |   224|
|60    |      count1     |CountUD4L_24     |    88|
|61    |      count2     |CountUD4L_25     |    58|
|62    |      count3     |CountUD4L_26     |    70|
|63    |      count4     |CountUD4L_27     |     8|
|64    |    VCounter     |counterUD16L_19  |   229|
|65    |      count1     |CountUD4L_20     |    68|
|66    |      count2     |CountUD4L_21     |    89|
|67    |      count3     |CountUD4L_22     |    63|
|68    |      count4     |CountUD4L_23     |     9|
|69    |  NewFrameEdge   |Edge_Detector_7  |     2|
|70    |  SHCount        |counterUD16L_8   |    67|
|71    |    count1       |CountUD4L_14     |    17|
|72    |    count2       |CountUD4L_15     |    17|
|73    |    count3       |CountUD4L_16     |    17|
|74    |    count4       |CountUD4L_17     |    16|
|75    |  SVCount        |counterUD16L_9   |    66|
|76    |    count1       |CountUD4L        |    15|
|77    |    count2       |CountUD4L_11     |    18|
|78    |    count3       |CountUD4L_12     |    16|
|79    |    count4       |CountUD4L_13     |    17|
|80    |  SwitchEdge     |Edge_Detector_10 |     2|
|81    |  not_so_slow    |lab7_clks        |     6|
|82    |    my_clk_inst  |clk_wiz_0        |     4|
|83    |    slowclk      |clkcntrl4        |     1|
|84    |  random         |LFSR             |    28|
+------+-----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 663.676 ; gain = 452.813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 140 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 663.676 ; gain = 142.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 663.676 ; gain = 452.813
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 236 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 666.414 ; gain = 455.551
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 666.414 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 15:55:30 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 294.211 ; gain = 84.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:59]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:66]
WARNING: [Synth 8-350] instance 'btnCSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
INFO: [Synth 8-638] synthesizing module 'GameStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:40]
WARNING: [Synth 8-350] instance 'Q1234_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:41]
INFO: [Synth 8-256] done synthesizing module 'GameStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUDL8' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'ld' does not match port width (1) of module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (4) of module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-350] instance 'counter0' of module 'CountUD4L' requires 9 connections, but only 8 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-689] width (4) of port connection 'ld' does not match port width (1) of module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (4) of module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-350] instance 'counter1' of module 'CountUD4L' requires 9 connections, but only 8 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-3848] Net Q in module/entity CountUDL8 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:29]
INFO: [Synth 8-256] done synthesizing module 'CountUDL8' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:23]
WARNING: [Synth 8-350] instance 'ScoreCounter' of module 'CountUDL8' requires 8 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:78]
INFO: [Synth 8-638] synthesizing module 'Adder8' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder8.v:23]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder8' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder8.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1x8' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m2_1x8.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x8' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m2_1x8.v:23]
INFO: [Synth 8-638] synthesizing module 'Ring_Counter' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Ring_Counter.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'Ring_Counter' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Ring_Counter.v:23]
INFO: [Synth 8-638] synthesizing module 'Selector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Selector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Selector' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Selector.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'H' does not match port width (4) of module 'Selector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:84]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v:23]
INFO: [Synth 8-638] synthesizing module 'm8_1e' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m8_1e.v:23]
INFO: [Synth 8-256] done synthesizing module 'm8_1e' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m8_1e.v:23]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (32#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'n' does not match port width (4) of module 'hex7seg' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:85]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:104]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:106]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:107]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized2' (32#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (33#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:110]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:111]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized3' (33#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (34#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-256] done synthesizing module 'Adder' (35#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (36#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:46]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:47]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (37#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:50]
INFO: [Synth 8-256] done synthesizing module 'Gate' (38#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[3] with 1st driver pin 'VCC' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[3] with 2nd driver pin 'GND' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net an[3] is connected to constant driver, other driver is ignored [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3848] Net SSwitchEdge in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:46]
INFO: [Synth 8-256] done synthesizing module 'Top' (39#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[7]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[6]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[5]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[3]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[2]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[1]
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.215 ; gain = 121.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:40]
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[4]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[3]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[2]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[1]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin counter0:Din[3] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-3295] tying undriven pin counter0:Din[2] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-3295] tying undriven pin counter0:Din[1] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-3295] tying undriven pin counter0:Din[0] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-3295] tying undriven pin counter1:Din[3] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-3295] tying undriven pin counter1:Din[2] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-3295] tying undriven pin counter1:Din[1] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-3295] tying undriven pin counter1:Din[0] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:46]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:47]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:65]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:66]
WARNING: [Synth 8-3295] tying undriven pin btnCSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SwitchEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:104]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:106]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:107]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:109]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:126]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:128]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:130]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:132]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:134]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:136]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:140]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.215 ; gain = 121.035
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 634.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 634.973 ; gain = 424.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 634.973 ; gain = 424.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 634.973 ; gain = 424.793
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 634.973 ; gain = 424.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 512   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[7]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[6]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[5]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[3]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[2]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[1]
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_39/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_40/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_45/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (counter0/ff1) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter0/ff2) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter0/ff3) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter0/ff4) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter1/ff1) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter1/ff2) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter1/ff3) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter1/ff4) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (MyCounter/ff1) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (MyCounter/ff2) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (MyCounter/ff3) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (MyCounter/ff4) is unused and will be removed from module Top.
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg0[6] with 1st driver pin 'seg0_inferred/seg0[6]' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg0[6] with 2nd driver pin 'VCC' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-5559] multi-driven net seg0[6] is connected to constant driver, other driver is ignored [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg0[5] with 1st driver pin 'seg0_inferred/seg0[5]' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg0[5] with 2nd driver pin 'VCC' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-5559] multi-driven net seg0[5] is connected to constant driver, other driver is ignored [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg0[4] with 1st driver pin 'seg0_inferred/seg0[4]' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg0[4] with 2nd driver pin 'VCC' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-5559] multi-driven net seg0[4] is connected to constant driver, other driver is ignored [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg0[3] with 1st driver pin 'seg0_inferred/seg0[3]' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg0[3] with 2nd driver pin 'VCC' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-5559] multi-driven net seg0[3] is connected to constant driver, other driver is ignored [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg0[2] with 1st driver pin 'seg0_inferred/seg0[2]' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg0[2] with 2nd driver pin 'VCC' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-5559] multi-driven net seg0[2] is connected to constant driver, other driver is ignored [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg0[1] with 1st driver pin 'seg0_inferred/seg0[1]' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg0[1] with 2nd driver pin 'VCC' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-5559] multi-driven net seg0[1] is connected to constant driver, other driver is ignored [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg0[0] with 1st driver pin 'seg0_inferred/seg0[0]' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg0[0] with 2nd driver pin 'VCC' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-5559] multi-driven net seg0[0] is connected to constant driver, other driver is ignored [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an0 with 1st driver pin 'an0_inferred/an0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:92]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an0 with 2nd driver pin 'VCC' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:92]
CRITICAL WARNING: [Synth 8-5559] multi-driven net an0 is connected to constant driver, other driver is ignored [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:92]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an0[1] with 1st driver pin 'an0_inferred__0/an0[1]' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an0[1] with 2nd driver pin 'VCC' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
CRITICAL WARNING: [Synth 8-5559] multi-driven net an0[1] is connected to constant driver, other driver is ignored [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an0[0] with 1st driver pin 'an0_inferred__0/an0[0]' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an0[0] with 2nd driver pin 'VCC' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
CRITICAL WARNING: [Synth 8-5559] multi-driven net an0[0] is connected to constant driver, other driver is ignored [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:91]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 634.973 ; gain = 424.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.418 ; gain = 83.445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:59]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:66]
WARNING: [Synth 8-350] instance 'btnCSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
INFO: [Synth 8-638] synthesizing module 'GameStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:40]
WARNING: [Synth 8-350] instance 'Q1234_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:41]
INFO: [Synth 8-256] done synthesizing module 'GameStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUDL8' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'ld' does not match port width (1) of module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (4) of module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-350] instance 'counter0' of module 'CountUD4L' requires 9 connections, but only 8 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-689] width (4) of port connection 'ld' does not match port width (1) of module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (4) of module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-350] instance 'counter1' of module 'CountUD4L' requires 9 connections, but only 8 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-3848] Net Q in module/entity CountUDL8 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:29]
INFO: [Synth 8-256] done synthesizing module 'CountUDL8' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:23]
WARNING: [Synth 8-350] instance 'ScoreCounter' of module 'CountUDL8' requires 8 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:78]
INFO: [Synth 8-638] synthesizing module 'Adder8' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder8.v:23]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder8' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder8.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1x8' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m2_1x8.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x8' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m2_1x8.v:23]
INFO: [Synth 8-638] synthesizing module 'Ring_Counter' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Ring_Counter.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'Ring_Counter' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Ring_Counter.v:23]
INFO: [Synth 8-638] synthesizing module 'Selector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Selector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Selector' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Selector.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'H' does not match port width (4) of module 'Selector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:84]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v:23]
INFO: [Synth 8-638] synthesizing module 'm8_1e' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m8_1e.v:23]
INFO: [Synth 8-256] done synthesizing module 'm8_1e' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m8_1e.v:23]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (32#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'n' does not match port width (4) of module 'hex7seg' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:85]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:104]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:106]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:107]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized2' (32#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (33#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:110]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:111]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized3' (33#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (34#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-256] done synthesizing module 'Adder' (35#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (36#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:46]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:47]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (37#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:50]
INFO: [Synth 8-256] done synthesizing module 'Gate' (38#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3848] Net SSwitchEdge in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:46]
INFO: [Synth 8-256] done synthesizing module 'Top' (39#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[7]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[6]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[5]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[3]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[2]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[1]
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.309 ; gain = 121.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:40]
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[4]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[3]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[2]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[1]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin counter0:Din[3] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-3295] tying undriven pin counter0:Din[2] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-3295] tying undriven pin counter0:Din[1] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-3295] tying undriven pin counter0:Din[0] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-3295] tying undriven pin counter1:Din[3] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-3295] tying undriven pin counter1:Din[2] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-3295] tying undriven pin counter1:Din[1] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-3295] tying undriven pin counter1:Din[0] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:46]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:47]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:65]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:66]
WARNING: [Synth 8-3295] tying undriven pin btnCSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SwitchEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:104]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:106]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:107]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:109]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:126]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:128]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:130]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:132]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:134]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:136]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:140]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 331.309 ; gain = 121.336
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 634.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 634.848 ; gain = 424.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 634.848 ; gain = 424.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 634.848 ; gain = 424.875
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 634.848 ; gain = 424.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 512   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[7]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[6]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[5]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[3]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[2]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[1]
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (counter0/ff1) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter0/ff2) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter0/ff3) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter0/ff4) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter1/ff1) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter1/ff2) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter1/ff3) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter1/ff4) is unused and will be removed from module CountUDL8.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 634.848 ; gain = 424.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 634.848 ; gain = 424.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 662.801 ; gain = 452.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 668.395 ; gain = 458.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnCSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[4]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[3]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[2]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[1]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 668.395 ; gain = 458.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 668.395 ; gain = 458.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 668.395 ; gain = 458.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 668.395 ; gain = 458.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 668.395 ; gain = 458.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 668.395 ; gain = 458.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2       |     8|
|2     |AND3       |     4|
|3     |AND4       |     4|
|4     |BUF        |     1|
|5     |BUFG       |     3|
|6     |CARRY4     |   116|
|7     |LUT1       |   167|
|8     |LUT2       |   163|
|9     |LUT3       |    85|
|10    |LUT4       |   324|
|11    |LUT5       |   176|
|12    |LUT6       |   194|
|13    |MMCME2_ADV |     1|
|14    |STARTUPE2  |     1|
|15    |XOR2       |    16|
|16    |FDCE       |    16|
|17    |FDRE       |   268|
|18    |IBUF       |     8|
|19    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+---------------------------+------+
|      |Instance         |Module                     |Cells |
+------+-----------------+---------------------------+------+
|1     |top              |                           |  1597|
|2     |  EightFrameEdge |Edge_Detector              |     3|
|3     |  FrameCounter   |counterUD16L               |    39|
|4     |    count1       |CountUD4L_86               |    10|
|5     |    count2       |CountUD4L_87               |    11|
|6     |    count3       |CountUD4L_88               |    10|
|7     |    count4       |CountUD4L_89               |     8|
|8     |  Gate1          |Gate                       |    99|
|9     |    GVCount      |counterUD16L_81            |    79|
|10    |      count1     |CountUD4L_82               |    20|
|11    |      count2     |CountUD4L_83               |    21|
|12    |      count3     |CountUD4L_84               |    19|
|13    |      count4     |CountUD4L_85               |    19|
|14    |  Gate2          |Gate_0                     |    98|
|15    |    GVCount      |counterUD16L_76            |    78|
|16    |      count1     |CountUD4L_77               |    20|
|17    |      count2     |CountUD4L_78               |    20|
|18    |      count3     |CountUD4L_79               |    19|
|19    |      count4     |CountUD4L_80               |    19|
|20    |  Gate3          |Gate_1                     |   100|
|21    |    GVCount      |counterUD16L_71            |    80|
|22    |      count1     |CountUD4L_72               |    20|
|23    |      count2     |CountUD4L_73               |    20|
|24    |      count3     |CountUD4L_74               |    22|
|25    |      count4     |CountUD4L_75               |    18|
|26    |  Gate4          |Gate_2                     |    99|
|27    |    GVCount      |counterUD16L_66            |    79|
|28    |      count1     |CountUD4L_67               |    20|
|29    |      count2     |CountUD4L_68               |    21|
|30    |      count3     |CountUD4L_69               |    19|
|31    |      count4     |CountUD4L_70               |    19|
|32    |  Gate5          |Gate_3                     |    98|
|33    |    GVCount      |counterUD16L_61            |    78|
|34    |      count1     |CountUD4L_62               |    20|
|35    |      count2     |CountUD4L_63               |    21|
|36    |      count3     |CountUD4L_64               |    18|
|37    |      count4     |CountUD4L_65               |    19|
|38    |  Gate6          |Gate_4                     |    97|
|39    |    GVCount      |counterUD16L_56            |    77|
|40    |      count1     |CountUD4L_57               |    20|
|41    |      count2     |CountUD4L_58               |    20|
|42    |      count3     |CountUD4L_59               |    18|
|43    |      count4     |CountUD4L_60               |    19|
|44    |  Gate7          |Gate_5                     |    98|
|45    |    GVCount      |counterUD16L_51            |    78|
|46    |      count1     |CountUD4L_52               |    20|
|47    |      count2     |CountUD4L_53               |    20|
|48    |      count3     |CountUD4L_54               |    18|
|49    |      count4     |CountUD4L_55               |    20|
|50    |  Gate8          |Gate_6                     |    99|
|51    |    GVCount      |counterUD16L_46            |    79|
|52    |      count1     |CountUD4L_47               |    20|
|53    |      count2     |CountUD4L_48               |    21|
|54    |      count3     |CountUD4L_49               |    19|
|55    |      count4     |CountUD4L_50               |    19|
|56    |  MyCounter      |Ring_Counter               |     7|
|57    |  MyGame         |GameStateMachine           |   105|
|58    |  MySkiier       |SkiStateMachine            |    16|
|59    |  MyVGA          |VGAController              |   351|
|60    |    HCounter     |counterUD16L_36            |   175|
|61    |      count1     |CountUD4L_42               |    88|
|62    |      count2     |CountUD4L_43               |    58|
|63    |      count3     |CountUD4L_44               |    21|
|64    |      count4     |CountUD4L_45               |     8|
|65    |    VCounter     |counterUD16L_37            |   176|
|66    |      count1     |CountUD4L_38               |    56|
|67    |      count2     |CountUD4L_39               |    61|
|68    |      count3     |CountUD4L_40               |    50|
|69    |      count4     |CountUD4L_41               |     9|
|70    |  NewFrameEdge   |Edge_Detector_7            |     2|
|71    |  SHCount        |counterUD16L_8             |    77|
|72    |    count1       |CountUD4L_32               |    20|
|73    |    count2       |CountUD4L_33               |    22|
|74    |    count3       |CountUD4L_34               |    18|
|75    |    count4       |CountUD4L_35               |    17|
|76    |  SVCount        |counterUD16L_9             |    72|
|77    |    count1       |CountUD4L                  |    18|
|78    |    count2       |CountUD4L_29               |    20|
|79    |    count3       |CountUD4L_30               |    19|
|80    |    count4       |CountUD4L_31               |    15|
|81    |  SwitchEdge     |Edge_Detector_10           |     2|
|82    |  not_so_slow    |lab7_clks                  |    55|
|83    |    my_clk_inst  |clk_wiz_0                  |     4|
|84    |    slowclk      |clkcntrl4                  |    50|
|85    |      XLXI_38    |CB4CE_MXILINX_clkcntrl4    |    12|
|86    |        I_Q0     |FTCE_MXILINX_clkcntrl4_25  |     2|
|87    |        I_Q1     |FTCE_MXILINX_clkcntrl4_26  |     2|
|88    |        I_Q2     |FTCE_MXILINX_clkcntrl4_27  |     2|
|89    |        I_Q3     |FTCE_MXILINX_clkcntrl4_28  |     2|
|90    |      XLXI_39    |CB4CE_MXILINX_clkcntrl4_11 |    12|
|91    |        I_Q0     |FTCE_MXILINX_clkcntrl4_21  |     2|
|92    |        I_Q1     |FTCE_MXILINX_clkcntrl4_22  |     2|
|93    |        I_Q2     |FTCE_MXILINX_clkcntrl4_23  |     2|
|94    |        I_Q3     |FTCE_MXILINX_clkcntrl4_24  |     2|
|95    |      XLXI_40    |CB4CE_MXILINX_clkcntrl4_12 |    12|
|96    |        I_Q0     |FTCE_MXILINX_clkcntrl4_17  |     2|
|97    |        I_Q1     |FTCE_MXILINX_clkcntrl4_18  |     2|
|98    |        I_Q2     |FTCE_MXILINX_clkcntrl4_19  |     2|
|99    |        I_Q3     |FTCE_MXILINX_clkcntrl4_20  |     2|
|100   |      XLXI_45    |CB4CE_MXILINX_clkcntrl4_13 |    12|
|101   |        I_Q0     |FTCE_MXILINX_clkcntrl4     |     2|
|102   |        I_Q1     |FTCE_MXILINX_clkcntrl4_14  |     2|
|103   |        I_Q2     |FTCE_MXILINX_clkcntrl4_15  |     2|
|104   |        I_Q3     |FTCE_MXILINX_clkcntrl4_16  |     2|
|105   |  random         |LFSR                       |    28|
+------+-----------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 668.395 ; gain = 458.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 128 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 668.395 ; gain = 146.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 668.395 ; gain = 458.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 4 instances
  AND4 => LUT4: 4 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 230 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 671.168 ; gain = 460.645
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 671.168 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 16:17:37 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.457 ; gain = 83.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:59]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:66]
WARNING: [Synth 8-350] instance 'btnCSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
INFO: [Synth 8-638] synthesizing module 'GameStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:41]
WARNING: [Synth 8-350] instance 'Q1234_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:42]
INFO: [Synth 8-256] done synthesizing module 'GameStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUDL8' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'ld' does not match port width (1) of module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (4) of module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-350] instance 'counter0' of module 'CountUD4L' requires 9 connections, but only 8 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-689] width (4) of port connection 'ld' does not match port width (1) of module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (4) of module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-350] instance 'counter1' of module 'CountUD4L' requires 9 connections, but only 8 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-3848] Net Q in module/entity CountUDL8 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:29]
INFO: [Synth 8-256] done synthesizing module 'CountUDL8' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:23]
WARNING: [Synth 8-350] instance 'ScoreCounter' of module 'CountUDL8' requires 8 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:78]
INFO: [Synth 8-638] synthesizing module 'Adder8' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder8.v:23]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder8' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder8.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1x8' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m2_1x8.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x8' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m2_1x8.v:23]
INFO: [Synth 8-638] synthesizing module 'Ring_Counter' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Ring_Counter.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'Ring_Counter' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Ring_Counter.v:23]
INFO: [Synth 8-638] synthesizing module 'Selector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Selector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Selector' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Selector.v:23]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v:23]
INFO: [Synth 8-638] synthesizing module 'm8_1e' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m8_1e.v:23]
INFO: [Synth 8-256] done synthesizing module 'm8_1e' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m8_1e.v:23]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (32#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:104]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:106]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:107]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized2' (32#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (33#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:110]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:111]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized3' (33#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (34#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-256] done synthesizing module 'Adder' (35#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (36#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:46]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:47]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (37#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:50]
INFO: [Synth 8-256] done synthesizing module 'Gate' (38#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3848] Net SSwitchEdge in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:46]
INFO: [Synth 8-256] done synthesizing module 'Top' (39#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[7]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[6]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[5]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[3]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[2]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[1]
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.406 ; gain = 121.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:41]
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[4]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[3]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[2]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[1]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin counter0:Din[3] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-3295] tying undriven pin counter0:Din[2] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-3295] tying undriven pin counter0:Din[1] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-3295] tying undriven pin counter0:Din[0] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:36]
WARNING: [Synth 8-3295] tying undriven pin counter1:Din[3] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-3295] tying undriven pin counter1:Din[2] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-3295] tying undriven pin counter1:Din[1] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-3295] tying undriven pin counter1:Din[0] to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:37]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:46]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:47]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:65]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:66]
WARNING: [Synth 8-3295] tying undriven pin btnCSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SwitchEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:104]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:106]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:107]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:109]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:126]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:128]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:130]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:132]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:134]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:136]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:140]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.406 ; gain = 121.035
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 633.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.945 ; gain = 423.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 633.945 ; gain = 423.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 633.945 ; gain = 423.574
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 633.945 ; gain = 423.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 512   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[7]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[6]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[5]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[3]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[2]
WARNING: [Synth 8-3331] design CountUDL8 has unconnected port Din[1]
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (counter0/ff1) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter0/ff2) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter0/ff3) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter0/ff4) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter1/ff1) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter1/ff2) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter1/ff3) is unused and will be removed from module CountUDL8.
WARNING: [Synth 8-3332] Sequential element (counter1/ff4) is unused and will be removed from module CountUDL8.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 633.945 ; gain = 423.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 633.945 ; gain = 423.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 662.980 ; gain = 452.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 669.375 ; gain = 459.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnCSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[4]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[3]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[2]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[1]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 669.375 ; gain = 459.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 669.375 ; gain = 459.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 669.375 ; gain = 459.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 669.375 ; gain = 459.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 669.375 ; gain = 459.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 669.375 ; gain = 459.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2       |     8|
|2     |AND3       |     4|
|3     |AND4       |     4|
|4     |BUF        |     1|
|5     |BUFG       |     3|
|6     |CARRY4     |   116|
|7     |LUT1       |   167|
|8     |LUT2       |   164|
|9     |LUT3       |    84|
|10    |LUT4       |   325|
|11    |LUT5       |   175|
|12    |LUT6       |   194|
|13    |MMCME2_ADV |     1|
|14    |STARTUPE2  |     1|
|15    |XOR2       |    16|
|16    |FDCE       |    16|
|17    |FDRE       |   268|
|18    |IBUF       |     8|
|19    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+---------------------------+------+
|      |Instance         |Module                     |Cells |
+------+-----------------+---------------------------+------+
|1     |top              |                           |  1597|
|2     |  EightFrameEdge |Edge_Detector              |     3|
|3     |  FrameCounter   |counterUD16L               |    39|
|4     |    count1       |CountUD4L_86               |    10|
|5     |    count2       |CountUD4L_87               |    11|
|6     |    count3       |CountUD4L_88               |    10|
|7     |    count4       |CountUD4L_89               |     8|
|8     |  Gate1          |Gate                       |    99|
|9     |    GVCount      |counterUD16L_81            |    79|
|10    |      count1     |CountUD4L_82               |    20|
|11    |      count2     |CountUD4L_83               |    21|
|12    |      count3     |CountUD4L_84               |    19|
|13    |      count4     |CountUD4L_85               |    19|
|14    |  Gate2          |Gate_0                     |    98|
|15    |    GVCount      |counterUD16L_76            |    78|
|16    |      count1     |CountUD4L_77               |    20|
|17    |      count2     |CountUD4L_78               |    20|
|18    |      count3     |CountUD4L_79               |    19|
|19    |      count4     |CountUD4L_80               |    19|
|20    |  Gate3          |Gate_1                     |   100|
|21    |    GVCount      |counterUD16L_71            |    80|
|22    |      count1     |CountUD4L_72               |    20|
|23    |      count2     |CountUD4L_73               |    20|
|24    |      count3     |CountUD4L_74               |    22|
|25    |      count4     |CountUD4L_75               |    18|
|26    |  Gate4          |Gate_2                     |    99|
|27    |    GVCount      |counterUD16L_66            |    79|
|28    |      count1     |CountUD4L_67               |    20|
|29    |      count2     |CountUD4L_68               |    21|
|30    |      count3     |CountUD4L_69               |    19|
|31    |      count4     |CountUD4L_70               |    19|
|32    |  Gate5          |Gate_3                     |    98|
|33    |    GVCount      |counterUD16L_61            |    78|
|34    |      count1     |CountUD4L_62               |    20|
|35    |      count2     |CountUD4L_63               |    21|
|36    |      count3     |CountUD4L_64               |    18|
|37    |      count4     |CountUD4L_65               |    19|
|38    |  Gate6          |Gate_4                     |    97|
|39    |    GVCount      |counterUD16L_56            |    77|
|40    |      count1     |CountUD4L_57               |    20|
|41    |      count2     |CountUD4L_58               |    20|
|42    |      count3     |CountUD4L_59               |    18|
|43    |      count4     |CountUD4L_60               |    19|
|44    |  Gate7          |Gate_5                     |    98|
|45    |    GVCount      |counterUD16L_51            |    78|
|46    |      count1     |CountUD4L_52               |    20|
|47    |      count2     |CountUD4L_53               |    20|
|48    |      count3     |CountUD4L_54               |    18|
|49    |      count4     |CountUD4L_55               |    20|
|50    |  Gate8          |Gate_6                     |    99|
|51    |    GVCount      |counterUD16L_46            |    79|
|52    |      count1     |CountUD4L_47               |    20|
|53    |      count2     |CountUD4L_48               |    21|
|54    |      count3     |CountUD4L_49               |    19|
|55    |      count4     |CountUD4L_50               |    19|
|56    |  MyCounter      |Ring_Counter               |     7|
|57    |  MyGame         |GameStateMachine           |   105|
|58    |  MySkiier       |SkiStateMachine            |    16|
|59    |  MyVGA          |VGAController              |   351|
|60    |    HCounter     |counterUD16L_36            |   175|
|61    |      count1     |CountUD4L_42               |    88|
|62    |      count2     |CountUD4L_43               |    58|
|63    |      count3     |CountUD4L_44               |    21|
|64    |      count4     |CountUD4L_45               |     8|
|65    |    VCounter     |counterUD16L_37            |   176|
|66    |      count1     |CountUD4L_38               |    56|
|67    |      count2     |CountUD4L_39               |    61|
|68    |      count3     |CountUD4L_40               |    50|
|69    |      count4     |CountUD4L_41               |     9|
|70    |  NewFrameEdge   |Edge_Detector_7            |     2|
|71    |  SHCount        |counterUD16L_8             |    77|
|72    |    count1       |CountUD4L_32               |    20|
|73    |    count2       |CountUD4L_33               |    22|
|74    |    count3       |CountUD4L_34               |    18|
|75    |    count4       |CountUD4L_35               |    17|
|76    |  SVCount        |counterUD16L_9             |    72|
|77    |    count1       |CountUD4L                  |    18|
|78    |    count2       |CountUD4L_29               |    20|
|79    |    count3       |CountUD4L_30               |    19|
|80    |    count4       |CountUD4L_31               |    15|
|81    |  SwitchEdge     |Edge_Detector_10           |     2|
|82    |  not_so_slow    |lab7_clks                  |    55|
|83    |    my_clk_inst  |clk_wiz_0                  |     4|
|84    |    slowclk      |clkcntrl4                  |    50|
|85    |      XLXI_38    |CB4CE_MXILINX_clkcntrl4    |    12|
|86    |        I_Q0     |FTCE_MXILINX_clkcntrl4_25  |     2|
|87    |        I_Q1     |FTCE_MXILINX_clkcntrl4_26  |     2|
|88    |        I_Q2     |FTCE_MXILINX_clkcntrl4_27  |     2|
|89    |        I_Q3     |FTCE_MXILINX_clkcntrl4_28  |     2|
|90    |      XLXI_39    |CB4CE_MXILINX_clkcntrl4_11 |    12|
|91    |        I_Q0     |FTCE_MXILINX_clkcntrl4_21  |     2|
|92    |        I_Q1     |FTCE_MXILINX_clkcntrl4_22  |     2|
|93    |        I_Q2     |FTCE_MXILINX_clkcntrl4_23  |     2|
|94    |        I_Q3     |FTCE_MXILINX_clkcntrl4_24  |     2|
|95    |      XLXI_40    |CB4CE_MXILINX_clkcntrl4_12 |    12|
|96    |        I_Q0     |FTCE_MXILINX_clkcntrl4_17  |     2|
|97    |        I_Q1     |FTCE_MXILINX_clkcntrl4_18  |     2|
|98    |        I_Q2     |FTCE_MXILINX_clkcntrl4_19  |     2|
|99    |        I_Q3     |FTCE_MXILINX_clkcntrl4_20  |     2|
|100   |      XLXI_45    |CB4CE_MXILINX_clkcntrl4_13 |    12|
|101   |        I_Q0     |FTCE_MXILINX_clkcntrl4     |     2|
|102   |        I_Q1     |FTCE_MXILINX_clkcntrl4_14  |     2|
|103   |        I_Q2     |FTCE_MXILINX_clkcntrl4_15  |     2|
|104   |        I_Q3     |FTCE_MXILINX_clkcntrl4_16  |     2|
|105   |  random         |LFSR                       |    28|
+------+-----------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 669.375 ; gain = 459.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 128 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 669.375 ; gain = 147.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 669.375 ; gain = 459.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 4 instances
  AND4 => LUT4: 4 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 228 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 672.051 ; gain = 461.082
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 672.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 16:28:22 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.996 ; gain = 83.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:59]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:66]
WARNING: [Synth 8-350] instance 'btnCSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
INFO: [Synth 8-638] synthesizing module 'GameStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:41]
WARNING: [Synth 8-350] instance 'Q1234_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:42]
INFO: [Synth 8-256] done synthesizing module 'GameStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUDL8' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:23]
INFO: [Synth 8-256] done synthesizing module 'CountUDL8' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:23]
WARNING: [Synth 8-350] instance 'ScoreCounter' of module 'CountUDL8' requires 8 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:78]
INFO: [Synth 8-638] synthesizing module 'Adder8' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder8.v:23]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder8' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder8.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1x8' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m2_1x8.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x8' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m2_1x8.v:23]
INFO: [Synth 8-638] synthesizing module 'Ring_Counter' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Ring_Counter.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'Ring_Counter' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Ring_Counter.v:23]
INFO: [Synth 8-638] synthesizing module 'Selector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Selector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Selector' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Selector.v:23]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v:23]
INFO: [Synth 8-638] synthesizing module 'm8_1e' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m8_1e.v:23]
INFO: [Synth 8-256] done synthesizing module 'm8_1e' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m8_1e.v:23]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (32#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:104]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:106]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:107]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized2' (32#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (33#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:110]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:111]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized3' (33#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (34#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-256] done synthesizing module 'Adder' (35#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (36#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:46]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:47]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (37#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:50]
INFO: [Synth 8-256] done synthesizing module 'Gate' (38#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3848] Net SSwitchEdge in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:46]
INFO: [Synth 8-256] done synthesizing module 'Top' (39#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.895 ; gain = 121.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:41]
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[4]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[3]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[2]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[1]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:46]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:47]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:65]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:66]
WARNING: [Synth 8-3295] tying undriven pin btnCSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SwitchEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:104]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:106]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:107]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:109]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:126]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:128]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:130]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:132]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:134]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:136]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:140]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.895 ; gain = 121.094
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 634.496 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 634.496 ; gain = 423.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 634.496 ; gain = 423.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 634.496 ; gain = 423.695
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 634.496 ; gain = 423.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 512   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 634.496 ; gain = 423.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 634.496 ; gain = 423.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 664.477 ; gain = 453.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 672.477 ; gain = 461.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnCSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[4]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[3]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[2]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[1]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 672.477 ; gain = 461.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 672.477 ; gain = 461.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 672.477 ; gain = 461.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 672.477 ; gain = 461.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 672.477 ; gain = 461.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 672.477 ; gain = 461.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2       |     8|
|2     |AND3       |     4|
|3     |AND4       |     4|
|4     |BUF        |     1|
|5     |BUFG       |     3|
|6     |CARRY4     |   116|
|7     |LUT1       |   166|
|8     |LUT2       |   165|
|9     |LUT3       |    89|
|10    |LUT4       |   330|
|11    |LUT5       |   186|
|12    |LUT6       |   202|
|13    |MMCME2_ADV |     1|
|14    |MUXF7      |     1|
|15    |STARTUPE2  |     1|
|16    |XOR2       |    16|
|17    |FDCE       |    16|
|18    |FDRE       |   276|
|19    |IBUF       |     8|
|20    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+---------------------------+------+
|      |Instance         |Module                     |Cells |
+------+-----------------+---------------------------+------+
|1     |top              |                           |  1635|
|2     |  EightFrameEdge |Edge_Detector              |     3|
|3     |  FrameCounter   |counterUD16L               |    39|
|4     |    count1       |CountUD4L_88               |    10|
|5     |    count2       |CountUD4L_89               |    11|
|6     |    count3       |CountUD4L_90               |    10|
|7     |    count4       |CountUD4L_91               |     8|
|8     |  Gate1          |Gate                       |    99|
|9     |    GVCount      |counterUD16L_83            |    79|
|10    |      count1     |CountUD4L_84               |    20|
|11    |      count2     |CountUD4L_85               |    21|
|12    |      count3     |CountUD4L_86               |    19|
|13    |      count4     |CountUD4L_87               |    19|
|14    |  Gate2          |Gate_0                     |    98|
|15    |    GVCount      |counterUD16L_78            |    78|
|16    |      count1     |CountUD4L_79               |    20|
|17    |      count2     |CountUD4L_80               |    20|
|18    |      count3     |CountUD4L_81               |    19|
|19    |      count4     |CountUD4L_82               |    19|
|20    |  Gate3          |Gate_1                     |   104|
|21    |    GVCount      |counterUD16L_73            |    84|
|22    |      count1     |CountUD4L_74               |    20|
|23    |      count2     |CountUD4L_75               |    20|
|24    |      count3     |CountUD4L_76               |    26|
|25    |      count4     |CountUD4L_77               |    18|
|26    |  Gate4          |Gate_2                     |    99|
|27    |    GVCount      |counterUD16L_68            |    79|
|28    |      count1     |CountUD4L_69               |    20|
|29    |      count2     |CountUD4L_70               |    21|
|30    |      count3     |CountUD4L_71               |    19|
|31    |      count4     |CountUD4L_72               |    19|
|32    |  Gate5          |Gate_3                     |    98|
|33    |    GVCount      |counterUD16L_63            |    78|
|34    |      count1     |CountUD4L_64               |    20|
|35    |      count2     |CountUD4L_65               |    21|
|36    |      count3     |CountUD4L_66               |    18|
|37    |      count4     |CountUD4L_67               |    19|
|38    |  Gate6          |Gate_4                     |    97|
|39    |    GVCount      |counterUD16L_58            |    77|
|40    |      count1     |CountUD4L_59               |    20|
|41    |      count2     |CountUD4L_60               |    20|
|42    |      count3     |CountUD4L_61               |    18|
|43    |      count4     |CountUD4L_62               |    19|
|44    |  Gate7          |Gate_5                     |    98|
|45    |    GVCount      |counterUD16L_53            |    78|
|46    |      count1     |CountUD4L_54               |    20|
|47    |      count2     |CountUD4L_55               |    20|
|48    |      count3     |CountUD4L_56               |    18|
|49    |      count4     |CountUD4L_57               |    20|
|50    |  Gate8          |Gate_6                     |    99|
|51    |    GVCount      |counterUD16L_48            |    79|
|52    |      count1     |CountUD4L_49               |    20|
|53    |      count2     |CountUD4L_50               |    21|
|54    |      count3     |CountUD4L_51               |    19|
|55    |      count4     |CountUD4L_52               |    19|
|56    |  MyCounter      |Ring_Counter               |     8|
|57    |  MyGame         |GameStateMachine           |    56|
|58    |  MySkiier       |SkiStateMachine            |    16|
|59    |  MyVGA          |VGAController              |   346|
|60    |    HCounter     |counterUD16L_38            |   176|
|61    |      count1     |CountUD4L_44               |    88|
|62    |      count2     |CountUD4L_45               |    59|
|63    |      count3     |CountUD4L_46               |    21|
|64    |      count4     |CountUD4L_47               |     8|
|65    |    VCounter     |counterUD16L_39            |   170|
|66    |      count1     |CountUD4L_40               |    51|
|67    |      count2     |CountUD4L_41               |    61|
|68    |      count3     |CountUD4L_42               |    49|
|69    |      count4     |CountUD4L_43               |     9|
|70    |  NewFrameEdge   |Edge_Detector_7            |     6|
|71    |  SHCount        |counterUD16L_8             |    77|
|72    |    count1       |CountUD4L_34               |    20|
|73    |    count2       |CountUD4L_35               |    22|
|74    |    count3       |CountUD4L_36               |    18|
|75    |    count4       |CountUD4L_37               |    17|
|76    |  SVCount        |counterUD16L_9             |    72|
|77    |    count1       |CountUD4L_30               |    18|
|78    |    count2       |CountUD4L_31               |    20|
|79    |    count3       |CountUD4L_32               |    19|
|80    |    count4       |CountUD4L_33               |    15|
|81    |  ScoreCounter   |CountUDL8                  |    83|
|82    |    counter0     |CountUD4L                  |    64|
|83    |    counter1     |CountUD4L_29               |    19|
|84    |  SwitchEdge     |Edge_Detector_10           |     2|
|85    |  not_so_slow    |lab7_clks                  |    55|
|86    |    my_clk_inst  |clk_wiz_0                  |     4|
|87    |    slowclk      |clkcntrl4                  |    50|
|88    |      XLXI_38    |CB4CE_MXILINX_clkcntrl4    |    12|
|89    |        I_Q0     |FTCE_MXILINX_clkcntrl4_25  |     2|
|90    |        I_Q1     |FTCE_MXILINX_clkcntrl4_26  |     2|
|91    |        I_Q2     |FTCE_MXILINX_clkcntrl4_27  |     2|
|92    |        I_Q3     |FTCE_MXILINX_clkcntrl4_28  |     2|
|93    |      XLXI_39    |CB4CE_MXILINX_clkcntrl4_11 |    12|
|94    |        I_Q0     |FTCE_MXILINX_clkcntrl4_21  |     2|
|95    |        I_Q1     |FTCE_MXILINX_clkcntrl4_22  |     2|
|96    |        I_Q2     |FTCE_MXILINX_clkcntrl4_23  |     2|
|97    |        I_Q3     |FTCE_MXILINX_clkcntrl4_24  |     2|
|98    |      XLXI_40    |CB4CE_MXILINX_clkcntrl4_12 |    12|
|99    |        I_Q0     |FTCE_MXILINX_clkcntrl4_17  |     2|
|100   |        I_Q1     |FTCE_MXILINX_clkcntrl4_18  |     2|
|101   |        I_Q2     |FTCE_MXILINX_clkcntrl4_19  |     2|
|102   |        I_Q3     |FTCE_MXILINX_clkcntrl4_20  |     2|
|103   |      XLXI_45    |CB4CE_MXILINX_clkcntrl4_13 |    12|
|104   |        I_Q0     |FTCE_MXILINX_clkcntrl4     |     2|
|105   |        I_Q1     |FTCE_MXILINX_clkcntrl4_14  |     2|
|106   |        I_Q2     |FTCE_MXILINX_clkcntrl4_15  |     2|
|107   |        I_Q3     |FTCE_MXILINX_clkcntrl4_16  |     2|
|108   |  random         |LFSR                       |    28|
+------+-----------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 672.477 ; gain = 461.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 114 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 672.477 ; gain = 151.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 672.477 ; gain = 461.676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 4 instances
  AND4 => LUT4: 4 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 675.242 ; gain = 464.441
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 675.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 16:41:29 2018...

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1052 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 292.758 ; gain = 81.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'lab7_clks' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:57]
INFO: [Synth 8-638] synthesizing module 'clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
INFO: [Synth 8-638] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'XOR2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (5#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (7#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:276]
INFO: [Synth 8-638] synthesizing module 'AND4' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-256] done synthesizing module 'AND4' (8#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:108]
INFO: [Synth 8-638] synthesizing module 'AND3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-256] done synthesizing module 'AND3' (9#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:60]
INFO: [Synth 8-638] synthesizing module 'AND2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (10#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:44693]
INFO: [Synth 8-256] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (12#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:306]
INFO: [Synth 8-638] synthesizing module 'BUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
INFO: [Synth 8-256] done synthesizing module 'BUF' (13#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:567]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:194]
INFO: [Synth 8-256] done synthesizing module 'clkcntrl4' (14#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:40]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (15#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43498]
INFO: [Synth 8-256] done synthesizing module 'lab7_clks' (16#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/Lab7/lab7_clks.v:24]
WARNING: [Synth 8-350] instance 'not_so_slow' of module 'lab7_clks' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:59]
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
INFO: [Synth 8-638] synthesizing module 'counterUD16L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUD4L' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-638] synthesizing module 'm4_1x4' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-256] done synthesizing module 'm4_1x4' (17#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/m4_1x4.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1' (18#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/m2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'CountUD4L' (20#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/CountUD4L.v:23]
INFO: [Synth 8-256] done synthesizing module 'counterUD16L' (21#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/counterUD16L.v:23]
WARNING: [Synth 8-350] instance 'HCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-350] instance 'VCounter' of module 'counterUD16L' requires 9 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
INFO: [Synth 8-256] done synthesizing module 'VGAController' (22#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (23#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Edge Detector.v:23]
WARNING: [Synth 8-350] instance 'FrameCounter' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:66]
WARNING: [Synth 8-350] instance 'btnCSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
INFO: [Synth 8-638] synthesizing module 'GameStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (23#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:41]
WARNING: [Synth 8-350] instance 'Q1234_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:42]
INFO: [Synth 8-256] done synthesizing module 'GameStateMachine' (24#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'CountUDL8' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:23]
INFO: [Synth 8-256] done synthesizing module 'CountUDL8' (25#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v:23]
WARNING: [Synth 8-350] instance 'ScoreCounter' of module 'CountUDL8' requires 8 connections, but only 6 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:78]
INFO: [Synth 8-638] synthesizing module 'Adder8' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder8.v:23]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (26#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/FullAdder.v:4]
INFO: [Synth 8-256] done synthesizing module 'Adder8' (27#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder8.v:23]
INFO: [Synth 8-638] synthesizing module 'm2_1x8' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m2_1x8.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x8' (28#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m2_1x8.v:23]
INFO: [Synth 8-638] synthesizing module 'Ring_Counter' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Ring_Counter.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (28#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'Ring_Counter' (29#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Ring_Counter.v:23]
INFO: [Synth 8-638] synthesizing module 'Selector' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Selector.v:23]
INFO: [Synth 8-256] done synthesizing module 'Selector' (30#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/new/Selector.v:23]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v:23]
INFO: [Synth 8-638] synthesizing module 'm8_1e' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m8_1e.v:23]
INFO: [Synth 8-256] done synthesizing module 'm8_1e' (31#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/m8_1e.v:23]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (32#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:104]
WARNING: [Synth 8-350] instance 'btnLSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:106]
WARNING: [Synth 8-350] instance 'btnRSync' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:107]
INFO: [Synth 8-638] synthesizing module 'SkiStateMachine' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized2' (32#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'Q0_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-350] instance 'Q1_FF' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
INFO: [Synth 8-256] done synthesizing module 'SkiStateMachine' (33#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:23]
WARNING: [Synth 8-350] instance 'SHCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:110]
WARNING: [Synth 8-350] instance 'SVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:111]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized3' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized3' (33#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (34#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/LFSR.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'GHPgen' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
INFO: [Synth 8-256] done synthesizing module 'Adder' (35#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/imports/new/Adder.v:3]
WARNING: [Synth 8-350] instance 'MyAdder' of module 'Adder' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:32]
INFO: [Synth 8-256] done synthesizing module 'GHPgen' (36#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GHPgen.v:23]
WARNING: [Synth 8-350] instance 'GFF1' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-350] instance 'GFF2' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-350] instance 'GFF3' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:46]
WARNING: [Synth 8-350] instance 'GFF4' of module 'FDRE' requires 5 connections, but only 4 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:47]
INFO: [Synth 8-638] synthesizing module 'm2_1x16' [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
INFO: [Synth 8-256] done synthesizing module 'm2_1x16' (37#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/m2_1x16.v:23]
WARNING: [Synth 8-350] instance 'GVCount' of module 'counterUD16L' requires 9 connections, but only 7 given [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:50]
INFO: [Synth 8-256] done synthesizing module 'Gate' (38#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:23]
WARNING: [Synth 8-3848] Net NewFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3848] Net EightFrame in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:45]
WARNING: [Synth 8-3848] Net SSwitchEdge in module/entity Top does not have driver. [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:46]
INFO: [Synth 8-256] done synthesizing module 'Top' (39#1) [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 330.699 ; gain = 119.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin HCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:35]
WARNING: [Synth 8-3295] tying undriven pin VCounter:r to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/VGAController.v:36]
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/GameStateMachine.v:41]
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[4]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[3]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[2]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q1234_FF[1]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Q0_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:34]
WARNING: [Synth 8-3295] tying undriven pin Q1_FF:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/SkiStateMachine.v:35]
WARNING: [Synth 8-3295] tying undriven pin GFF1:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:44]
WARNING: [Synth 8-3295] tying undriven pin GFF2:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:45]
WARNING: [Synth 8-3295] tying undriven pin GFF3:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:46]
WARNING: [Synth 8-3295] tying undriven pin GFF4:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Gate.v:47]
WARNING: [Synth 8-3295] tying undriven pin NewFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:64]
WARNING: [Synth 8-3295] tying undriven pin FrameCounter:up to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:65]
WARNING: [Synth 8-3295] tying undriven pin EightFrameEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:66]
WARNING: [Synth 8-3295] tying undriven pin btnCSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:71]
WARNING: [Synth 8-3295] tying undriven pin SwitchEdge:out to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:104]
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:106]
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:107]
WARNING: [Synth 8-3295] tying undriven pin MySkiier:Switch to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:109]
WARNING: [Synth 8-3295] tying undriven pin Gate1:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:126]
WARNING: [Synth 8-3295] tying undriven pin Gate2:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:128]
WARNING: [Synth 8-3295] tying undriven pin Gate3:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:130]
WARNING: [Synth 8-3295] tying undriven pin Gate4:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:132]
WARNING: [Synth 8-3295] tying undriven pin Gate5:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:134]
WARNING: [Synth 8-3295] tying undriven pin Gate6:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:136]
WARNING: [Synth 8-3295] tying undriven pin Gate7:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Gate8:NewFrame to constant 0 [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:140]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 330.699 ; gain = 119.898
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/constrs_1/imports/CMPE100/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 633.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 633.707 ; gain = 422.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 633.707 ; gain = 422.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 633.707 ; gain = 422.906
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.srcs/sources_1/new/Top.v:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 633.707 ; gain = 422.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 512   
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 16    
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
Module CountUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module GHPgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module m2_1x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design Top has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port btnU
WARNING: [Synth 8-3331] design Top has unconnected port btnD
WARNING: [Synth 8-3331] design Top has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 633.707 ; gain = 422.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 633.707 ; gain = 422.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 663.285 ; gain = 452.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 671.672 ; gain = 460.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/HCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count1/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count2/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count3/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyVGA/VCounter/count4/ff4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnCSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[4]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[3]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[2]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MyGame/Q1234_FF[1]:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnLSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin btnRSync:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q0_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin MySkiier/Q1_FF:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate1/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate2/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate3/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate4/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate5/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate6/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF1:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF2:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF3:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate7/GFF4:R to constant 0
WARNING: [Synth 8-3295] tying undriven pin Gate8/GFF1:R to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 671.672 ; gain = 460.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 671.672 ; gain = 460.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 671.672 ; gain = 460.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 671.672 ; gain = 460.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 671.672 ; gain = 460.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 671.672 ; gain = 460.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2       |     8|
|2     |AND3       |     4|
|3     |AND4       |     4|
|4     |BUF        |     1|
|5     |BUFG       |     3|
|6     |CARRY4     |   116|
|7     |LUT1       |   166|
|8     |LUT2       |   165|
|9     |LUT3       |    89|
|10    |LUT4       |   330|
|11    |LUT5       |   186|
|12    |LUT6       |   202|
|13    |MMCME2_ADV |     1|
|14    |MUXF7      |     1|
|15    |STARTUPE2  |     1|
|16    |XOR2       |    16|
|17    |FDCE       |    16|
|18    |FDRE       |   276|
|19    |IBUF       |     8|
|20    |OBUF       |    42|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+---------------------------+------+
|      |Instance         |Module                     |Cells |
+------+-----------------+---------------------------+------+
|1     |top              |                           |  1635|
|2     |  EightFrameEdge |Edge_Detector              |     3|
|3     |  FrameCounter   |counterUD16L               |    39|
|4     |    count1       |CountUD4L_88               |    10|
|5     |    count2       |CountUD4L_89               |    11|
|6     |    count3       |CountUD4L_90               |    10|
|7     |    count4       |CountUD4L_91               |     8|
|8     |  Gate1          |Gate                       |    99|
|9     |    GVCount      |counterUD16L_83            |    79|
|10    |      count1     |CountUD4L_84               |    20|
|11    |      count2     |CountUD4L_85               |    21|
|12    |      count3     |CountUD4L_86               |    19|
|13    |      count4     |CountUD4L_87               |    19|
|14    |  Gate2          |Gate_0                     |    98|
|15    |    GVCount      |counterUD16L_78            |    78|
|16    |      count1     |CountUD4L_79               |    20|
|17    |      count2     |CountUD4L_80               |    20|
|18    |      count3     |CountUD4L_81               |    19|
|19    |      count4     |CountUD4L_82               |    19|
|20    |  Gate3          |Gate_1                     |   104|
|21    |    GVCount      |counterUD16L_73            |    84|
|22    |      count1     |CountUD4L_74               |    20|
|23    |      count2     |CountUD4L_75               |    20|
|24    |      count3     |CountUD4L_76               |    26|
|25    |      count4     |CountUD4L_77               |    18|
|26    |  Gate4          |Gate_2                     |    99|
|27    |    GVCount      |counterUD16L_68            |    79|
|28    |      count1     |CountUD4L_69               |    20|
|29    |      count2     |CountUD4L_70               |    21|
|30    |      count3     |CountUD4L_71               |    19|
|31    |      count4     |CountUD4L_72               |    19|
|32    |  Gate5          |Gate_3                     |    98|
|33    |    GVCount      |counterUD16L_63            |    78|
|34    |      count1     |CountUD4L_64               |    20|
|35    |      count2     |CountUD4L_65               |    21|
|36    |      count3     |CountUD4L_66               |    18|
|37    |      count4     |CountUD4L_67               |    19|
|38    |  Gate6          |Gate_4                     |    97|
|39    |    GVCount      |counterUD16L_58            |    77|
|40    |      count1     |CountUD4L_59               |    20|
|41    |      count2     |CountUD4L_60               |    20|
|42    |      count3     |CountUD4L_61               |    18|
|43    |      count4     |CountUD4L_62               |    19|
|44    |  Gate7          |Gate_5                     |    98|
|45    |    GVCount      |counterUD16L_53            |    78|
|46    |      count1     |CountUD4L_54               |    20|
|47    |      count2     |CountUD4L_55               |    20|
|48    |      count3     |CountUD4L_56               |    18|
|49    |      count4     |CountUD4L_57               |    20|
|50    |  Gate8          |Gate_6                     |    99|
|51    |    GVCount      |counterUD16L_48            |    79|
|52    |      count1     |CountUD4L_49               |    20|
|53    |      count2     |CountUD4L_50               |    21|
|54    |      count3     |CountUD4L_51               |    19|
|55    |      count4     |CountUD4L_52               |    19|
|56    |  MyCounter      |Ring_Counter               |     8|
|57    |  MyGame         |GameStateMachine           |    56|
|58    |  MySkiier       |SkiStateMachine            |    16|
|59    |  MyVGA          |VGAController              |   346|
|60    |    HCounter     |counterUD16L_38            |   176|
|61    |      count1     |CountUD4L_44               |    88|
|62    |      count2     |CountUD4L_45               |    59|
|63    |      count3     |CountUD4L_46               |    21|
|64    |      count4     |CountUD4L_47               |     8|
|65    |    VCounter     |counterUD16L_39            |   170|
|66    |      count1     |CountUD4L_40               |    51|
|67    |      count2     |CountUD4L_41               |    61|
|68    |      count3     |CountUD4L_42               |    49|
|69    |      count4     |CountUD4L_43               |     9|
|70    |  NewFrameEdge   |Edge_Detector_7            |     6|
|71    |  SHCount        |counterUD16L_8             |    77|
|72    |    count1       |CountUD4L_34               |    20|
|73    |    count2       |CountUD4L_35               |    22|
|74    |    count3       |CountUD4L_36               |    18|
|75    |    count4       |CountUD4L_37               |    17|
|76    |  SVCount        |counterUD16L_9             |    72|
|77    |    count1       |CountUD4L_30               |    18|
|78    |    count2       |CountUD4L_31               |    20|
|79    |    count3       |CountUD4L_32               |    19|
|80    |    count4       |CountUD4L_33               |    15|
|81    |  ScoreCounter   |CountUDL8                  |    83|
|82    |    counter0     |CountUD4L                  |    64|
|83    |    counter1     |CountUD4L_29               |    19|
|84    |  SwitchEdge     |Edge_Detector_10           |     2|
|85    |  not_so_slow    |lab7_clks                  |    55|
|86    |    my_clk_inst  |clk_wiz_0                  |     4|
|87    |    slowclk      |clkcntrl4                  |    50|
|88    |      XLXI_38    |CB4CE_MXILINX_clkcntrl4    |    12|
|89    |        I_Q0     |FTCE_MXILINX_clkcntrl4_25  |     2|
|90    |        I_Q1     |FTCE_MXILINX_clkcntrl4_26  |     2|
|91    |        I_Q2     |FTCE_MXILINX_clkcntrl4_27  |     2|
|92    |        I_Q3     |FTCE_MXILINX_clkcntrl4_28  |     2|
|93    |      XLXI_39    |CB4CE_MXILINX_clkcntrl4_11 |    12|
|94    |        I_Q0     |FTCE_MXILINX_clkcntrl4_21  |     2|
|95    |        I_Q1     |FTCE_MXILINX_clkcntrl4_22  |     2|
|96    |        I_Q2     |FTCE_MXILINX_clkcntrl4_23  |     2|
|97    |        I_Q3     |FTCE_MXILINX_clkcntrl4_24  |     2|
|98    |      XLXI_40    |CB4CE_MXILINX_clkcntrl4_12 |    12|
|99    |        I_Q0     |FTCE_MXILINX_clkcntrl4_17  |     2|
|100   |        I_Q1     |FTCE_MXILINX_clkcntrl4_18  |     2|
|101   |        I_Q2     |FTCE_MXILINX_clkcntrl4_19  |     2|
|102   |        I_Q3     |FTCE_MXILINX_clkcntrl4_20  |     2|
|103   |      XLXI_45    |CB4CE_MXILINX_clkcntrl4_13 |    12|
|104   |        I_Q0     |FTCE_MXILINX_clkcntrl4     |     2|
|105   |        I_Q1     |FTCE_MXILINX_clkcntrl4_14  |     2|
|106   |        I_Q2     |FTCE_MXILINX_clkcntrl4_15  |     2|
|107   |        I_Q3     |FTCE_MXILINX_clkcntrl4_16  |     2|
|108   |  random         |LFSR                       |    28|
+------+-----------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 671.672 ; gain = 460.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 114 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 671.672 ; gain = 151.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 671.672 ; gain = 460.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 4 instances
  AND4 => LUT4: 4 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 674.516 ; gain = 463.715
INFO: [Common 17-1381] The checkpoint 'C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab7/Lab7.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 674.516 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 16:47:10 2018...
