<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2024-10-17T11:45:10" hostname="LukasDell" package="counter" id="0" name="1" tests="1" errors="0" failures="1" time="5" skipped="0">
<properties>
<property name="os" value="Linux"/>
<property name="expect" value="PASS"/>
<property name="status" value="FAIL"/>
</properties>
<testcase classname="1" name="1" time="5">
<failure type="assert" message="FAIL" />
</testcase>
<system-out>SBY 11:45:07 [counter_1] Removing directory '/home/lukas/OneDrive/Dokumente/Uni/DIS/task-22/counter_1'.
SBY 11:45:07 [counter_1] Copy '/home/lukas/OneDrive/Dokumente/Uni/DIS/task-22/tb_counter.sv' to '/home/lukas/OneDrive/Dokumente/Uni/DIS/task-22/counter_1/src/tb_counter.sv'.
SBY 11:45:07 [counter_1] Copy '/home/lukas/OneDrive/Dokumente/Uni/DIS/task-22/tests/counter-1.v' to '/home/lukas/OneDrive/Dokumente/Uni/DIS/task-22/counter_1/src/counter-1.v'.
SBY 11:45:07 [counter_1] Copy '/home/lukas/tabby-linux-x64-20240903/tabby/share/yosys/simcells.v' to '/home/lukas/OneDrive/Dokumente/Uni/DIS/task-22/counter_1/src/simcells.v'.
SBY 11:45:07 [counter_1] engine_0: aiger suprove
SBY 11:45:07 [counter_1] base: starting process &quot;cd counter_1/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 11:45:07 [counter_1] base: Academic/educational license for ICT / TU-Vienna.
SBY 11:45:07 [counter_1] base: Do not redistribute without permission.
SBY 11:45:07 [counter_1] base: Do not use for commercial purposes.
SBY 11:45:07 [counter_1] base: finished (returncode=0)
SBY 11:45:07 [counter_1] prep: starting process &quot;cd counter_1/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY 11:45:07 [counter_1] prep: Academic/educational license for ICT / TU-Vienna.
SBY 11:45:07 [counter_1] prep: Do not redistribute without permission.
SBY 11:45:07 [counter_1] prep: Do not use for commercial purposes.
SBY 11:45:08 [counter_1] prep: finished (returncode=0)
SBY 11:45:08 [counter_1] aig: starting process &quot;cd counter_1/model; yosys -ql design_aiger.log design_aiger.ys&quot;
SBY 11:45:08 [counter_1] aig: Academic/educational license for ICT / TU-Vienna.
SBY 11:45:08 [counter_1] aig: Do not redistribute without permission.
SBY 11:45:08 [counter_1] aig: Do not use for commercial purposes.
SBY 11:45:08 [counter_1] aig: finished (returncode=0)
SBY 11:45:08 [counter_1] engine_0: starting process &quot;cd counter_1; suprove model/design_aiger.aig&quot;
SBY 11:45:08 [counter_1] engine_0: finished (returncode=0)
SBY 11:45:08 [counter_1] engine_0: Status returned by engine: FAIL
SBY 11:45:08 [counter_1] smt2: starting process &quot;cd counter_1/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 11:45:08 [counter_1] engine_0: starting process &quot;cd counter_1; yosys-witness aiw2yw engine_0/trace.aiw model/design_aiger.ywa engine_0/trace_aiw.yw&quot;
SBY 11:45:08 [counter_1] smt2: Academic/educational license for ICT / TU-Vienna.
SBY 11:45:08 [counter_1] smt2: Do not redistribute without permission.
SBY 11:45:08 [counter_1] smt2: Do not use for commercial purposes.
SBY 11:45:08 [counter_1] smt2: finished (returncode=0)
SBY 11:45:08 [counter_1] engine_0: Converting AIGER witness trace 'engine_0/trace.aiw' to Yosys witness trace 'engine_0/trace_aiw.yw'...
SBY 11:45:08 [counter_1] engine_0: Using Yosys witness AIGER map file 'model/design_aiger.ywa'
SBY 11:45:08 [counter_1] engine_0: Converted 61 time steps.
SBY 11:45:08 [counter_1] engine_0: finished (returncode=0)
SBY 11:45:08 [counter_1] engine_0: starting process &quot;cd counter_1; yosys-smtbmc -s yices --noprogress --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc --yw engine_0/trace_aiw.yw model/design_smt2.smt2&quot;
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Solver: yices
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 0..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 1..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 2..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 3..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 4..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 5..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 6..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 7..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 8..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 9..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 10..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 11..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 12..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 13..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 14..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 15..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 16..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 17..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 18..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 19..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 20..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 21..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 22..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 23..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 24..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 25..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 26..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 27..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 28..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 29..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 30..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 31..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 32..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 33..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 34..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 35..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 36..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 37..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 38..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 39..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 40..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 41..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 42..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 43..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 44..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 45..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 46..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 47..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 48..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 49..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 50..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 51..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 52..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 53..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 54..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 55..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 56..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 57..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 58..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Skipping step 59..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Checking assertions in step 60..
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  BMC failed!
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Assert failed in tb_counter.dut.tb: tb_counter.sv:45.4-45.24 (_witness_.assert_auto_verificsva_cc_1732_import_1266)
SBY 11:45:09 [counter_1] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
SBY 11:45:10 [counter_1] engine_0: ##   0:00:01  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY 11:45:10 [counter_1] engine_0: ##   0:00:01  Writing trace to constraints file: engine_0/trace.smtc
SBY 11:45:10 [counter_1] engine_0: ##   0:00:01  Writing trace to Yosys witness file: engine_0/trace.yw
SBY 11:45:10 [counter_1] engine_0: ##   0:00:01  Status: FAILED
SBY 11:45:10 [counter_1] engine_0: finished (returncode=1)
SBY 11:45:10 [counter_1] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)
SBY 11:45:10 [counter_1] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:05 (5)
SBY 11:45:10 [counter_1] summary: engine_0 (aiger suprove) returned FAIL
SBY 11:45:10 [counter_1] summary: counterexample trace: counter_1/engine_0/trace.vcd
SBY 11:45:10 [counter_1] summary:   failed assertion tb_counter.dut.tb._witness_.assert_auto_verificsva_cc_1732_import_1266 at tb_counter.sv:45.4-45.24 in step 60
SBY 11:45:10 [counter_1] DONE (FAIL, rc=2)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
