read_verilog ../top.v
add -input i 2
add -wire i 2
tee -o result.log dump
