vsim -gui work.proc_hier_bench
# vsim -gui work.proc_hier_bench 
# Start time: 00:18:43 on Oct 23,2024
# Loading work.proc_hier_bench
# Loading work.proc_hier
# Loading work.clkrst
# Loading work.proc
# Loading work.fetch
# Loading work.pc
# Loading work.cla_16b
# Loading work.cla_4b
# Loading work.fullAdder_1b
# Loading work.xor2
# Loading work.nand2
# Loading work.memory2c
# Loading work.decode
# Loading work.instruction_decoder
# Loading work.mux4_1
# Loading work.regFile_bypass
# Loading work.regFile
# Loading work.mux8_1
# Loading work.register
# Loading work.mux2_1
# Loading work.execute
# Loading work.alu
# Loading work.shifter
# Loading work.left
# Loading work.right
# Loading work.add
# Loading work.branchCondition
# Loading work.memory
# Loading work.wb
# Loading work.dff
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier_bench.v(97)
#    Time: 800 ps  Iteration: 1  Instance: /proc_hier_bench
# 1
# Break in Module proc_hier_bench at C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier_bench.v line 97
add wave -position insertpoint sim:/proc_hier_bench/DUT/p0/f/*
add wave -position insertpoint sim:/proc_hier_bench/DUT/p0/d/*
add wave -position insertpoint sim:/proc_hier_bench/DUT/p0/x/*
add wave -position insertpoint sim:/proc_hier_bench/DUT/p0/m/*
add wave -position insertpoint sim:/proc_hier_bench/DUT/p0/w/*
restart
# Closing VCD file "dump.vcd"
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier_bench.v(97)
#    Time: 800 ps  Iteration: 1  Instance: /proc_hier_bench
# 1
# Break in Module proc_hier_bench at C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier_bench.v line 97
