

================================================================
== Vivado HLS Report for 'mpc_LowMC_verify_2'
================================================================
* Date:           Fri May  8 13:15:32 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sing_open
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.122 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   217450|   217618| 2.175 ms | 2.176 ms |  217450|  217618|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- Loop 1               |        8|        8|              1|          -|          -|     8|    no    |
        |- Loop 2               |        8|        8|              1|          -|          -|     8|    no    |
        |- xor_array_label4     |        8|        8|              2|          -|          -|     4|    no    |
        |- xor_array_label4     |        8|        8|              2|          -|          -|     4|    no    |
        |- Loop 5               |       20|       20|             10|          -|          -|     2|    no    |
        | + xor_array_label4    |        8|        8|              2|          -|          -|     4|    no    |
        |- Loop 6               |   212200|   212360| 10610 ~ 10618 |          -|          -|    20|    no    |
        | + Loop 6.1            |      300|      300|             30|          -|          -|    10|    no    |
        |  ++ Loop 6.1.1        |        4|        4|              2|          -|          -|     2|    no    |
        |  ++ Loop 6.1.2        |       12|       12|              6|          -|          -|     2|    no    |
        | + xor_array_label4    |        8|        8|              2|          -|          -|     4|    no    |
        | + xor_array_label4    |        8|        8|              2|          -|          -|     4|    no    |
        | + Loop 6.4            |       20|       20|             10|          -|          -|     2|    no    |
        |  ++ xor_array_label4  |        8|        8|              2|          -|          -|     4|    no    |
        |- Loop 7               |       32|       32|              2|          -|          -|    16|    no    |
        |- Loop 8               |       32|       32|              2|          -|          -|    16|    no    |
        +-----------------------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 7 6 
5 --> 4 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 13 
11 --> 12 10 
12 --> 11 
13 --> 14 40 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 31 18 
18 --> 19 20 
19 --> 18 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 17 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 25 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 36 37 
35 --> 34 
36 --> 34 
37 --> 38 13 
38 --> 39 37 
39 --> 38 
40 --> 41 42 
41 --> 40 
42 --> 43 
43 --> 42 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%challenge_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %challenge)" [picnic_impl.c:933]   --->   Operation 44 'read' 'challenge_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%view1_inputShare_off = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %view1_inputShare_offset)" [picnic_impl.c:933]   --->   Operation 45 'read' 'view1_inputShare_off' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %view1_inputShare_off, i2 0)" [picnic_impl.c:933]   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln933_1_cast = zext i10 %tmp_s to i11" [picnic_impl.c:933]   --->   Operation 47 'zext' 'zext_ln933_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.35ns)   --->   "br label %1" [picnic_impl.c:896]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%loop_0 = phi i4 [ 0, %0 ], [ %loop, %2 ]"   --->   Operation 49 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 0)"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.21ns)   --->   "%icmp_ln896 = icmp eq i4 %loop_0, -8" [picnic_impl.c:896]   --->   Operation 51 'icmp' 'icmp_ln896' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.49ns)   --->   "%loop = add i4 %loop_0, 1" [picnic_impl.c:896]   --->   Operation 52 'add' 'loop' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln896, label %.preheader3.preheader, label %2" [picnic_impl.c:896]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln897 = zext i4 %loop_0 to i64" [picnic_impl.c:897]   --->   Operation 54 'zext' 'zext_ln897' <Predicate = (!icmp_ln896)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln897" [picnic_impl.c:897]   --->   Operation 55 'getelementptr' 'tmp_addr' <Predicate = (!icmp_ln896)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr, i32 0, i4 -1)" [picnic_impl.c:897]   --->   Operation 56 'store' <Predicate = (!icmp_ln896)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br label %1" [picnic_impl.c:896]   --->   Operation 57 'br' <Predicate = (!icmp_ln896)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.35ns)   --->   "br label %.preheader3"   --->   Operation 58 'br' <Predicate = (icmp_ln896)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%loop_1 = phi i4 [ %loop_29, %3 ], [ 0, %.preheader3.preheader ]"   --->   Operation 59 'phi' 'loop_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_150 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 0)"   --->   Operation 60 'speclooptripcount' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.21ns)   --->   "%icmp_ln901 = icmp eq i4 %loop_1, -8" [picnic_impl.c:901]   --->   Operation 61 'icmp' 'icmp_ln901' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.49ns)   --->   "%loop_29 = add i4 %loop_1, 1" [picnic_impl.c:901]   --->   Operation 62 'add' 'loop_29' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln901, label %.critedge, label %3" [picnic_impl.c:901]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.79ns)   --->   "%xor_ln902 = xor i4 %loop_1, -8" [picnic_impl.c:902]   --->   Operation 64 'xor' 'xor_ln902' <Predicate = (!icmp_ln901)> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln902 = zext i4 %xor_ln902 to i64" [picnic_impl.c:902]   --->   Operation 65 'zext' 'zext_ln902' <Predicate = (!icmp_ln901)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_addr_1 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln902" [picnic_impl.c:902]   --->   Operation 66 'getelementptr' 'tmp_addr_1' <Predicate = (!icmp_ln901)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_1, i32 0, i4 -1)" [picnic_impl.c:902]   --->   Operation 67 'store' <Predicate = (!icmp_ln901)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader3" [picnic_impl.c:901]   --->   Operation 68 'br' <Predicate = (!icmp_ln901)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.79ns)   --->   "%icmp_ln266 = icmp eq i2 %challenge_read, 0" [picnic_impl.c:266->picnic_impl.c:904]   --->   Operation 69 'icmp' 'icmp_ln266' <Predicate = (icmp_ln901)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln266, label %.preheader519.preheader, label %5" [picnic_impl.c:266->picnic_impl.c:904]   --->   Operation 70 'br' <Predicate = (icmp_ln901)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.79ns)   --->   "%icmp_ln269 = icmp eq i2 %challenge_read, -2" [picnic_impl.c:269->picnic_impl.c:904]   --->   Operation 71 'icmp' 'icmp_ln269' <Predicate = (icmp_ln901 & !icmp_ln266)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln269, label %.preheader518.preheader, label %._crit_edge.i" [picnic_impl.c:269->picnic_impl.c:904]   --->   Operation 72 'br' <Predicate = (icmp_ln901 & !icmp_ln266)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.35ns)   --->   "br label %.preheader518" [picnic_impl.c:108->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 73 'br' <Predicate = (icmp_ln901 & !icmp_ln266 & icmp_ln269)> <Delay = 1.35>
ST_3 : Operation 74 [1/1] (1.35ns)   --->   "br label %.preheader519" [picnic_impl.c:108->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 74 'br' <Predicate = (icmp_ln901 & icmp_ln266)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%i_0_i8_i = phi i3 [ %i_12, %6 ], [ 0, %.preheader518.preheader ]"   --->   Operation 75 'phi' 'i_0_i8_i' <Predicate = (!icmp_ln266 & icmp_ln269)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.00ns)   --->   "%icmp_ln108_3 = icmp eq i3 %i_0_i8_i, -4" [picnic_impl.c:108->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 76 'icmp' 'icmp_ln108_3' <Predicate = (!icmp_ln266 & icmp_ln269)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%empty_152 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 77 'speclooptripcount' 'empty_152' <Predicate = (!icmp_ln266 & icmp_ln269)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.34ns)   --->   "%i_12 = add i3 %i_0_i8_i, 1" [picnic_impl.c:108->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 78 'add' 'i_12' <Predicate = (!icmp_ln266 & icmp_ln269)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_3, label %._crit_edge.i.loopexit, label %6" [picnic_impl.c:108->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 79 'br' <Predicate = (!icmp_ln266 & icmp_ln269)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln109_2 = zext i3 %i_0_i8_i to i64" [picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 80 'zext' 'zext_ln109_2' <Predicate = (!icmp_ln266 & icmp_ln269 & !icmp_ln108_3)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.80ns)   --->   "%xor_ln109_7 = xor i3 %i_0_i8_i, -4" [picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 81 'xor' 'xor_ln109_7' <Predicate = (!icmp_ln266 & icmp_ln269 & !icmp_ln108_3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i3 %xor_ln109_7 to i4" [picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 82 'sext' 'sext_ln109_1' <Predicate = (!icmp_ln266 & icmp_ln269 & !icmp_ln108_3)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln109_9 = zext i4 %sext_ln109_1 to i64" [picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 83 'zext' 'zext_ln109_9' <Predicate = (!icmp_ln266 & icmp_ln269 & !icmp_ln108_3)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_addr_5 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln109_9" [picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 84 'getelementptr' 'tmp_addr_5' <Predicate = (!icmp_ln266 & icmp_ln269 & !icmp_ln108_3)> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (1.75ns)   --->   "%state_1_load = load i32* %tmp_addr_5, align 4" [picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 85 'load' 'state_1_load' <Predicate = (!icmp_ln266 & icmp_ln269 & !icmp_ln108_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%plaintext_addr_1 = getelementptr [8 x i32]* %plaintext, i64 0, i64 %zext_ln109_2" [picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 86 'getelementptr' 'plaintext_addr_1' <Predicate = (!icmp_ln266 & icmp_ln269 & !icmp_ln108_3)> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (1.75ns)   --->   "%plaintext_load_1 = load i32* %plaintext_addr_1, align 4" [picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 87 'load' 'plaintext_load_1' <Predicate = (!icmp_ln266 & icmp_ln269 & !icmp_ln108_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br label %._crit_edge.i"   --->   Operation 88 'br' <Predicate = (!icmp_ln266 & icmp_ln269 & icmp_ln108_3)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "br label %mpc_xor_constant_verify.exit"   --->   Operation 89 'br' <Predicate = (!icmp_ln266 & icmp_ln108_3) | (!icmp_ln266 & !icmp_ln269)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i3 [ %i_6, %4 ], [ 0, %.preheader519.preheader ]"   --->   Operation 90 'phi' 'i_0_i_i' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.00ns)   --->   "%icmp_ln108_1 = icmp eq i3 %i_0_i_i, -4" [picnic_impl.c:108->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 91 'icmp' 'icmp_ln108_1' <Predicate = (icmp_ln266)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%empty_151 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 92 'speclooptripcount' 'empty_151' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.34ns)   --->   "%i_6 = add i3 %i_0_i_i, 1" [picnic_impl.c:108->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 93 'add' 'i_6' <Predicate = (icmp_ln266)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_1, label %mpc_xor_constant_verify.exit.loopexit, label %4" [picnic_impl.c:108->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 94 'br' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i3 %i_0_i_i to i64" [picnic_impl.c:109->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 95 'zext' 'zext_ln109_1' <Predicate = (icmp_ln266 & !icmp_ln108_1)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%state_0_sum1 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %i_0_i_i)" [picnic_impl.c:109->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 96 'bitconcatenate' 'state_0_sum1' <Predicate = (icmp_ln266 & !icmp_ln108_1)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln109_8 = zext i4 %state_0_sum1 to i64" [picnic_impl.c:109->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 97 'zext' 'zext_ln109_8' <Predicate = (icmp_ln266 & !icmp_ln108_1)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_addr_4 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln109_8" [picnic_impl.c:109->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 98 'getelementptr' 'tmp_addr_4' <Predicate = (icmp_ln266 & !icmp_ln108_1)> <Delay = 0.00>
ST_4 : Operation 99 [2/2] (1.75ns)   --->   "%state_0_load = load i32* %tmp_addr_4, align 4" [picnic_impl.c:109->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 99 'load' 'state_0_load' <Predicate = (icmp_ln266 & !icmp_ln108_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%plaintext_addr = getelementptr [8 x i32]* %plaintext, i64 0, i64 %zext_ln109_1" [picnic_impl.c:109->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 100 'getelementptr' 'plaintext_addr' <Predicate = (icmp_ln266 & !icmp_ln108_1)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (1.75ns)   --->   "%plaintext_load = load i32* %plaintext_addr, align 4" [picnic_impl.c:109->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 101 'load' 'plaintext_load' <Predicate = (icmp_ln266 & !icmp_ln108_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "br label %mpc_xor_constant_verify.exit"   --->   Operation 102 'br' <Predicate = (icmp_ln266 & icmp_ln108_1)> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (1.55ns)   --->   "call fastcc void @matrix_mul([24 x i32]* %tmp, i5 0, [876 x i32]* %view1_inputShare, i8 %view1_inputShare_off, i14 0)" [picnic_impl.c:909]   --->   Operation 103 'call' <Predicate = (icmp_ln266 & icmp_ln108_1) | (!icmp_ln266 & icmp_ln108_3) | (!icmp_ln266 & !icmp_ln269)> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.31>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str321) nounwind" [picnic_impl.c:108->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 104 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/2] (1.75ns)   --->   "%state_1_load = load i32* %tmp_addr_5, align 4" [picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 105 'load' 'state_1_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_5 : Operation 106 [1/2] (1.75ns)   --->   "%plaintext_load_1 = load i32* %plaintext_addr_1, align 4" [picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 106 'load' 'plaintext_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_5 : Operation 107 [1/1] (0.80ns)   --->   "%xor_ln109_4 = xor i32 %plaintext_load_1, %state_1_load" [picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 107 'xor' 'xor_ln109_4' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_5, i32 %xor_ln109_4, i4 -1)" [picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 108 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader518" [picnic_impl.c:108->picnic_impl.c:270->picnic_impl.c:904]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.31>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str321) nounwind" [picnic_impl.c:108->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 110 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/2] (1.75ns)   --->   "%state_0_load = load i32* %tmp_addr_4, align 4" [picnic_impl.c:109->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 111 'load' 'state_0_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_6 : Operation 112 [1/2] (1.75ns)   --->   "%plaintext_load = load i32* %plaintext_addr, align 4" [picnic_impl.c:109->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 112 'load' 'plaintext_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_6 : Operation 113 [1/1] (0.80ns)   --->   "%xor_ln109_1 = xor i32 %plaintext_load, %state_0_load" [picnic_impl.c:109->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 113 'xor' 'xor_ln109_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_4, i32 %xor_ln109_1, i4 -1)" [picnic_impl.c:109->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 114 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "br label %.preheader519" [picnic_impl.c:108->picnic_impl.c:267->picnic_impl.c:904]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 116 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul([24 x i32]* %tmp, i5 0, [876 x i32]* %view1_inputShare, i8 %view1_inputShare_off, i14 0)" [picnic_impl.c:909]   --->   Operation 116 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 1.55>
ST_8 : Operation 117 [2/2] (1.55ns)   --->   "call fastcc void @matrix_mul([24 x i32]* %tmp, i5 4, [876 x i32]* %view2_inputShare, i8 %view1_inputShare_off, i14 0)" [picnic_impl.c:910]   --->   Operation 117 'call' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 1.35>
ST_9 : Operation 118 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul([24 x i32]* %tmp, i5 4, [876 x i32]* %view2_inputShare, i8 %view1_inputShare_off, i14 0)" [picnic_impl.c:910]   --->   Operation 118 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 119 [1/1] (1.35ns)   --->   "br label %xor_array.2.exit.i" [picnic_impl.c:252->picnic_impl.c:911]   --->   Operation 119 'br' <Predicate = true> <Delay = 1.35>

State 10 <SV = 7> <Delay = 1.35>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%i_0_i2 = phi i2 [ 0, %mpc_xor_constant_verify.exit ], [ %i_13, %xor_array.2.exit.i.loopexit ]"   --->   Operation 120 'phi' 'i_0_i2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.79ns)   --->   "%icmp_ln252 = icmp eq i2 %i_0_i2, -2" [picnic_impl.c:252->picnic_impl.c:911]   --->   Operation 121 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%empty_153 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 122 'speclooptripcount' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (1.20ns)   --->   "%i_13 = add i2 %i_0_i2, 1" [picnic_impl.c:252->picnic_impl.c:911]   --->   Operation 123 'add' 'i_13' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln252, label %mpc_xor.exit, label %_ifconv.i" [picnic_impl.c:252->picnic_impl.c:911]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i2 %i_0_i2 to i1" [picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 125 'trunc' 'trunc_ln253' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.79ns)   --->   "%select_ln109 = select i1 %trunc_ln253, i3 -1, i3 3" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 126 'select' 'select_ln109' <Predicate = (!icmp_ln252)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (1.35ns)   --->   "br label %7" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 127 'br' <Predicate = (!icmp_ln252)> <Delay = 1.35>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%tapes_pos_0_0 = alloca i32"   --->   Operation 128 'alloca' 'tapes_pos_0_0' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.79ns)   --->   "%icmp_ln925 = icmp eq i2 %challenge_read, -2" [picnic_impl.c:925]   --->   Operation 129 'icmp' 'icmp_ln925' <Predicate = (icmp_ln252)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (1.35ns)   --->   "store i32 0, i32* %tapes_pos_0_0" [picnic_impl.c:913]   --->   Operation 130 'store' <Predicate = (icmp_ln252)> <Delay = 1.35>
ST_10 : Operation 131 [1/1] (1.35ns)   --->   "br label %9" [picnic_impl.c:913]   --->   Operation 131 'br' <Predicate = (icmp_ln252)> <Delay = 1.35>

State 11 <SV = 8> <Delay = 5.13>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%i_0_i_i4 = phi i3 [ 0, %_ifconv.i ], [ %i_14, %8 ]"   --->   Operation 132 'phi' 'i_0_i_i4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (1.00ns)   --->   "%icmp_ln108_4 = icmp eq i3 %i_0_i_i4, -4" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 133 'icmp' 'icmp_ln108_4' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%empty_154 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 134 'speclooptripcount' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (1.34ns)   --->   "%i_14 = add i3 %i_0_i_i4, 1" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 135 'add' 'i_14' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_4, label %xor_array.2.exit.i.loopexit, label %8" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.80ns)   --->   "%select_ln109_1 = select i1 %trunc_ln253, i4 7, i4 3" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 137 'select' 'select_ln109_1' <Predicate = (!icmp_ln108_4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln109_10 = zext i3 %i_0_i_i4 to i4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 138 'zext' 'zext_ln109_10' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_2 = add i4 %select_ln109_1, %zext_ln109_10" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 139 'add' 'add_ln109_2' <Predicate = (!icmp_ln108_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 140 [1/1] (2.57ns) (root node of TernaryAdder)   --->   "%add_ln109_3 = add i4 %add_ln109_2, 5" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 140 'add' 'add_ln109_3' <Predicate = (!icmp_ln108_4)> <Delay = 2.57> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln109_11 = zext i4 %add_ln109_3 to i64" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 141 'zext' 'zext_ln109_11' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_addr_6 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln109_11" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 142 'getelementptr' 'tmp_addr_6' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_11 : Operation 143 [2/2] (1.75ns)   --->   "%ldvalue359 = load i32* %tmp_addr_6, align 4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 143 'load' 'ldvalue359' <Predicate = (!icmp_ln108_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_11 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_4 = add i3 %select_ln109, %i_0_i_i4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 144 'add' 'add_ln109_4' <Predicate = (!icmp_ln108_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 145 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%add_ln109_5 = add i3 %add_ln109_4, -3" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 145 'add' 'add_ln109_5' <Predicate = (!icmp_ln108_4)> <Delay = 2.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln109_12 = zext i3 %add_ln109_5 to i64" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 146 'zext' 'zext_ln109_12' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_addr_7 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln109_12" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 147 'getelementptr' 'tmp_addr_7' <Predicate = (!icmp_ln108_4)> <Delay = 0.00>
ST_11 : Operation 148 [2/2] (1.75ns)   --->   "%ldvalue368 = load i32* %tmp_addr_7, align 4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 148 'load' 'ldvalue368' <Predicate = (!icmp_ln108_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "br label %xor_array.2.exit.i"   --->   Operation 149 'br' <Predicate = (icmp_ln108_4)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 4.31>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str321) nounwind" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 150 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/2] (1.75ns)   --->   "%ldvalue359 = load i32* %tmp_addr_6, align 4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 151 'load' 'ldvalue359' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_12 : Operation 152 [1/2] (1.75ns)   --->   "%ldvalue368 = load i32* %tmp_addr_7, align 4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 152 'load' 'ldvalue368' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_12 : Operation 153 [1/1] (0.80ns)   --->   "%xor_ln109_5 = xor i32 %ldvalue368, %ldvalue359" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 153 'xor' 'xor_ln109_5' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_6, i32 %xor_ln109_5, i4 -1)" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 154 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "br label %7" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:911]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 1.55>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 1, %mpc_xor.exit ], [ %r, %mpc_xor.exit35 ]"   --->   Operation 156 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 157 'speclooptripcount' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (1.21ns)   --->   "%icmp_ln913 = icmp eq i5 %r_0, -11" [picnic_impl.c:913]   --->   Operation 158 'icmp' 'icmp_ln913' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln913, label %.preheader2.preheader, label %10" [picnic_impl.c:913]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i5.i9(i5 %r_0, i9 0)" [picnic_impl.c:915]   --->   Operation 160 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln913)> <Delay = 0.00>
ST_13 : Operation 161 [2/2] (1.55ns)   --->   "call fastcc void @matrix_mul([24 x i32]* %tmp, i5 0, [876 x i32]* %view1_inputShare, i8 %view1_inputShare_off, i14 %shl_ln)" [picnic_impl.c:915]   --->   Operation 161 'call' <Predicate = (!icmp_ln913)> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 162 [1/1] (1.35ns)   --->   "br label %.preheader2" [picnic_impl.c:932]   --->   Operation 162 'br' <Predicate = (icmp_ln913)> <Delay = 1.35>

State 14 <SV = 9> <Delay = 0.00>
ST_14 : Operation 163 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul([24 x i32]* %tmp, i5 0, [876 x i32]* %view1_inputShare, i8 %view1_inputShare_off, i14 %shl_ln)" [picnic_impl.c:915]   --->   Operation 163 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 10> <Delay = 1.55>
ST_15 : Operation 164 [2/2] (1.55ns)   --->   "call fastcc void @matrix_mul([24 x i32]* %tmp, i5 4, [876 x i32]* %view2_inputShare, i8 %view1_inputShare_off, i14 %shl_ln)" [picnic_impl.c:916]   --->   Operation 164 'call' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 1.35>
ST_16 : Operation 165 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul([24 x i32]* %tmp, i5 4, [876 x i32]* %view2_inputShare, i8 %view1_inputShare_off, i14 %shl_ln)" [picnic_impl.c:916]   --->   Operation 165 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 166 [1/1] (1.35ns)   --->   "br label %11" [picnic_impl.c:797->picnic_impl.c:917]   --->   Operation 166 'br' <Predicate = true> <Delay = 1.35>

State 17 <SV = 12> <Delay = 3.15>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%c_1_06_i = phi i8 [ undef, %10 ], [ %c_1_1_i, %15 ]" [picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 167 'phi' 'c_1_06_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%c_0_05_i = phi i8 [ undef, %10 ], [ %c_0_1_i, %15 ]" [picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 168 'phi' 'c_0_05_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%b_1_04_i = phi i8 [ undef, %10 ], [ %b_1_1_i, %15 ]" [picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 169 'phi' 'b_1_04_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%b_0_03_i = phi i8 [ undef, %10 ], [ %b_0_1_i, %15 ]" [picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 170 'phi' 'b_0_03_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%a_1_02_i = phi i8 [ undef, %10 ], [ %a_1_1_i, %15 ]" [picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 171 'phi' 'a_1_02_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%a_0_01_i = phi i8 [ undef, %10 ], [ %a_0_1_i, %15 ]" [picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 172 'phi' 'a_0_01_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%bitNumber_assign_3_i = phi i5 [ 0, %10 ], [ %add_ln797, %15 ]" [picnic_impl.c:797->picnic_impl.c:917]   --->   Operation 173 'phi' 'bitNumber_assign_3_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln797 = trunc i5 %bitNumber_assign_3_i to i3" [picnic_impl.c:797->picnic_impl.c:917]   --->   Operation 174 'trunc' 'trunc_ln797' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (1.21ns)   --->   "%icmp_ln797 = icmp ult i5 %bitNumber_assign_3_i, -2" [picnic_impl.c:797->picnic_impl.c:917]   --->   Operation 175 'icmp' 'icmp_ln797' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 176 'speclooptripcount' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %icmp_ln797, label %.preheader.preheader.i, label %mpc_substitution_verify_2.exit" [picnic_impl.c:797->picnic_impl.c:917]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (1.54ns)   --->   "%add_ln804 = add i5 %bitNumber_assign_3_i, 2" [picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 178 'add' 'add_ln804' <Predicate = (icmp_ln797)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (1.54ns)   --->   "%add_ln805 = add i5 %bitNumber_assign_3_i, 1" [picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 179 'add' 'add_ln805' <Predicate = (icmp_ln797)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [1/1] (1.34ns)   --->   "%sub_ln54 = sub i3 -3, %trunc_ln797" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 180 'sub' 'sub_ln54' <Predicate = (icmp_ln797)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i3 %sub_ln54 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 181 'zext' 'zext_ln54' <Predicate = (icmp_ln797)> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (1.34ns)   --->   "%sub_ln54_1 = sub i3 -2, %trunc_ln797" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 182 'sub' 'sub_ln54_1' <Predicate = (icmp_ln797)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i3 %sub_ln54_1 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 183 'zext' 'zext_ln54_3' <Predicate = (icmp_ln797)> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.80ns)   --->   "%xor_ln54 = xor i3 %trunc_ln797, -1" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 184 'xor' 'xor_ln54' <Predicate = (icmp_ln797)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i3 %xor_ln54 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 185 'zext' 'zext_ln54_4' <Predicate = (icmp_ln797)> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (1.35ns)   --->   "br label %.preheader.i" [picnic_impl.c:803->picnic_impl.c:917]   --->   Operation 186 'br' <Predicate = (icmp_ln797)> <Delay = 1.35>
ST_17 : Operation 187 [1/1] (1.80ns)   --->   "%add_ln919 = add i14 %shl_ln, -512" [picnic_impl.c:919]   --->   Operation 187 'add' 'add_ln919' <Predicate = (!icmp_ln797)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 188 [2/2] (1.35ns)   --->   "call fastcc void @matrix_mul.1([24 x i32]* %tmp, i5 8, i14 %add_ln919)" [picnic_impl.c:919]   --->   Operation 188 'call' <Predicate = (!icmp_ln797)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 8.75>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%c_1_1_i = phi i8 [ %c_1_06_i, %.preheader.preheader.i ], [ %c_1_1, %12 ]"   --->   Operation 189 'phi' 'c_1_1_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%c_0_1_i = phi i8 [ %c_0_05_i, %.preheader.preheader.i ], [ %c_1_2, %12 ]"   --->   Operation 190 'phi' 'c_0_1_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%b_1_1_i = phi i8 [ %b_1_04_i, %.preheader.preheader.i ], [ %b_1_1, %12 ]"   --->   Operation 191 'phi' 'b_1_1_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%b_0_1_i = phi i8 [ %b_0_03_i, %.preheader.preheader.i ], [ %b_1_2, %12 ]"   --->   Operation 192 'phi' 'b_0_1_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%a_1_1_i = phi i8 [ %a_1_02_i, %.preheader.preheader.i ], [ %a_1_1, %12 ]"   --->   Operation 193 'phi' 'a_1_1_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%a_0_1_i = phi i8 [ %a_0_01_i, %.preheader.preheader.i ], [ %a_1_2, %12 ]"   --->   Operation 194 'phi' 'a_0_1_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ 0, %.preheader.preheader.i ], [ %j, %12 ]"   --->   Operation 195 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.79ns)   --->   "%icmp_ln803 = icmp eq i2 %j_0_i, -2" [picnic_impl.c:803->picnic_impl.c:917]   --->   Operation 196 'icmp' 'icmp_ln803' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 197 'speclooptripcount' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (1.20ns)   --->   "%j = add i2 %j_0_i, 1" [picnic_impl.c:803->picnic_impl.c:917]   --->   Operation 198 'add' 'j' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %icmp_ln803, label %13, label %12" [picnic_impl.c:803->picnic_impl.c:917]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln804 = trunc i2 %j_0_i to i1" [picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 200 'trunc' 'trunc_ln804' <Predicate = (!icmp_ln803)> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.98ns)   --->   "%select_ln54 = select i1 %trunc_ln804, i64 12, i64 8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 201 'select' 'select_ln54' <Predicate = (!icmp_ln803)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_addr_10 = getelementptr [24 x i32]* %tmp, i64 0, i64 %select_ln54" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 202 'getelementptr' 'tmp_addr_10' <Predicate = (!icmp_ln803)> <Delay = 0.00>
ST_18 : Operation 203 [2/2] (1.75ns)   --->   "%ldvalue377 = load i32* %tmp_addr_10, align 4" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 203 'load' 'ldvalue377' <Predicate = (!icmp_ln803)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%tapes_pos_0_0_load = load i32* %tapes_pos_0_0" [picnic_impl.c:813->picnic_impl.c:917]   --->   Operation 204 'load' 'tapes_pos_0_0_load' <Predicate = (icmp_ln803)> <Delay = 0.00>
ST_18 : Operation 205 [2/2] (8.75ns)   --->   "%call_ret403_i = call fastcc { i32, i8, i8 } @mpc_AND_verify_2(i8 %a_0_1_i, i8 %a_1_1_i, i8 %b_0_1_i, i8 %b_1_1_i, [498 x i8]* %tapes_0_tape, i32 %tapes_pos_0_0_load, [16425 x i8]* %view1_communicatedBi, i8 %view1_inputShare_off, [16425 x i8]* %view2_communicatedBi, i8 %view1_inputShare_off)" [picnic_impl.c:813->picnic_impl.c:917]   --->   Operation 205 'call' 'call_ret403_i' <Predicate = (icmp_ln803)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 14> <Delay = 8.56>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_32 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln804, i32 3, i32 4)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 206 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "%cast_offset = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_32, i3 0)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 207 'bitconcatenate' 'cast_offset' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 208 [1/2] (1.75ns)   --->   "%ldvalue377 = load i32* %tmp_addr_10, align 4" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 208 'load' 'ldvalue377' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln54 = or i5 %cast_offset, 7" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 209 'or' 'or_ln54' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (1.21ns)   --->   "%icmp_ln54 = icmp ugt i5 %cast_offset, %or_ln54" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 210 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i5 %cast_offset to i6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 211 'zext' 'zext_ln54_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i5 %or_ln54 to i6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 212 'zext' 'zext_ln54_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_6)   --->   "%tmp_33 = call i32 @llvm.part.select.i32(i32 %ldvalue377, i32 31, i32 0)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 213 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (1.54ns)   --->   "%sub_ln54_2 = sub i6 %zext_ln54_5, %zext_ln54_6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 214 'sub' 'sub_ln54_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_6)   --->   "%xor_ln54_2 = xor i6 %zext_ln54_5, 31" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 215 'xor' 'xor_ln54_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 216 [1/1] (1.54ns)   --->   "%sub_ln54_3 = sub i6 %zext_ln54_6, %zext_ln54_5" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 216 'sub' 'sub_ln54_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_4)   --->   "%select_ln54_1 = select i1 %icmp_ln54, i6 %sub_ln54_2, i6 %sub_ln54_3" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 217 'select' 'select_ln54_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_6)   --->   "%select_ln54_2 = select i1 %icmp_ln54, i32 %tmp_33, i32 %ldvalue377" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 218 'select' 'select_ln54_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_6)   --->   "%select_ln54_3 = select i1 %icmp_ln54, i6 %xor_ln54_2, i6 %zext_ln54_5" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 219 'select' 'select_ln54_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 220 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln54_4 = sub i6 31, %select_ln54_1" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 220 'sub' 'sub_ln54_4' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_6)   --->   "%zext_ln54_7 = zext i6 %select_ln54_3 to i32" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 221 'zext' 'zext_ln54_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%zext_ln54_11 = zext i6 %sub_ln54_4 to i32" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 222 'zext' 'zext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln54_6 = lshr i32 %select_ln54_2, %zext_ln54_7" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 223 'lshr' 'lshr_ln54_6' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%lshr_ln54_7 = lshr i32 -1, %zext_ln54_11" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 224 'lshr' 'lshr_ln54_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%and_ln54 = and i32 %lshr_ln54_6, %lshr_ln54_7" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 225 'and' 'and_ln54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%trunc_ln54 = trunc i32 %and_ln54 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 226 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54 = lshr i8 %trunc_ln54, %zext_ln54" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 227 'lshr' 'lshr_ln54' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%a_0 = trunc i8 %lshr_ln54 to i1" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 228 'trunc' 'a_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln54_8 = zext i1 %a_0 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 229 'zext' 'zext_ln54_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (1.07ns)   --->   "%a_1_1 = select i1 %trunc_ln804, i8 %zext_ln54_8, i8 %a_1_1_i" [picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 230 'select' 'a_1_1' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 231 [1/1] (1.07ns)   --->   "%a_1_2 = select i1 %trunc_ln804, i8 %a_0_1_i, i8 %zext_ln54_8" [picnic_impl.c:804->picnic_impl.c:917]   --->   Operation 231 'select' 'a_1_2' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_34 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln805, i32 3, i32 4)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 232 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%cast_offset1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_34, i3 0)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 233 'bitconcatenate' 'cast_offset1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%or_ln54_1 = or i5 %cast_offset1, 7" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 234 'or' 'or_ln54_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 235 [1/1] (1.21ns)   --->   "%icmp_ln54_1 = icmp ugt i5 %cast_offset1, %or_ln54_1" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 235 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i5 %cast_offset1 to i6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 236 'zext' 'zext_ln54_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln54_13 = zext i5 %or_ln54_1 to i6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 237 'zext' 'zext_ln54_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_8)   --->   "%tmp_35 = call i32 @llvm.part.select.i32(i32 %ldvalue377, i32 31, i32 0)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 238 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (1.54ns)   --->   "%sub_ln54_5 = sub i6 %zext_ln54_12, %zext_ln54_13" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 239 'sub' 'sub_ln54_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_8)   --->   "%xor_ln54_3 = xor i6 %zext_ln54_12, 31" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 240 'xor' 'xor_ln54_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (1.54ns)   --->   "%sub_ln54_6 = sub i6 %zext_ln54_13, %zext_ln54_12" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 241 'sub' 'sub_ln54_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_7)   --->   "%select_ln54_4 = select i1 %icmp_ln54_1, i6 %sub_ln54_5, i6 %sub_ln54_6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 242 'select' 'select_ln54_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_8)   --->   "%select_ln54_5 = select i1 %icmp_ln54_1, i32 %tmp_35, i32 %ldvalue377" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 243 'select' 'select_ln54_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_8)   --->   "%select_ln54_6 = select i1 %icmp_ln54_1, i6 %xor_ln54_3, i6 %zext_ln54_12" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 244 'select' 'select_ln54_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 245 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln54_7 = sub i6 31, %select_ln54_4" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 245 'sub' 'sub_ln54_7' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_8)   --->   "%zext_ln54_14 = zext i6 %select_ln54_6 to i32" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 246 'zext' 'zext_ln54_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_4)   --->   "%zext_ln54_15 = zext i6 %sub_ln54_7 to i32" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 247 'zext' 'zext_ln54_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln54_8 = lshr i32 %select_ln54_5, %zext_ln54_14" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 248 'lshr' 'lshr_ln54_8' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_4)   --->   "%lshr_ln54_9 = lshr i32 -1, %zext_ln54_15" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 249 'lshr' 'lshr_ln54_9' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_4)   --->   "%and_ln54_1 = and i32 %lshr_ln54_8, %lshr_ln54_9" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 250 'and' 'and_ln54_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_4)   --->   "%trunc_ln54_3 = trunc i32 %and_ln54_1 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 251 'trunc' 'trunc_ln54_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 252 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_4 = lshr i8 %trunc_ln54_3, %zext_ln54_3" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 252 'lshr' 'lshr_ln54_4' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 253 [1/1] (0.00ns)   --->   "%b_0 = trunc i8 %lshr_ln54_4 to i1" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 253 'trunc' 'b_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln54_9 = zext i1 %b_0 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 254 'zext' 'zext_ln54_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 255 [1/1] (1.07ns)   --->   "%b_1_1 = select i1 %trunc_ln804, i8 %zext_ln54_9, i8 %b_1_1_i" [picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 255 'select' 'b_1_1' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 256 [1/1] (1.07ns)   --->   "%b_1_2 = select i1 %trunc_ln804, i8 %b_0_1_i, i8 %zext_ln54_9" [picnic_impl.c:805->picnic_impl.c:917]   --->   Operation 256 'select' 'b_1_2' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_36 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %bitNumber_assign_3_i, i32 3, i32 4)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 257 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 258 [1/1] (0.00ns)   --->   "%cast_offset2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_36, i3 0)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 258 'bitconcatenate' 'cast_offset2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 259 [1/1] (0.00ns)   --->   "%or_ln54_2 = or i5 %cast_offset2, 7" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 259 'or' 'or_ln54_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 260 [1/1] (1.21ns)   --->   "%icmp_ln54_2 = icmp ugt i5 %cast_offset2, %or_ln54_2" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 260 'icmp' 'icmp_ln54_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln54_16 = zext i5 %cast_offset2 to i6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 261 'zext' 'zext_ln54_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln54_17 = zext i5 %or_ln54_2 to i6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 262 'zext' 'zext_ln54_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_10)   --->   "%tmp_37 = call i32 @llvm.part.select.i32(i32 %ldvalue377, i32 31, i32 0)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 263 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 264 [1/1] (1.54ns)   --->   "%sub_ln54_8 = sub i6 %zext_ln54_16, %zext_ln54_17" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 264 'sub' 'sub_ln54_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_10)   --->   "%xor_ln54_4 = xor i6 %zext_ln54_16, 31" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 265 'xor' 'xor_ln54_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 266 [1/1] (1.54ns)   --->   "%sub_ln54_9 = sub i6 %zext_ln54_17, %zext_ln54_16" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 266 'sub' 'sub_ln54_9' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_10)   --->   "%select_ln54_7 = select i1 %icmp_ln54_2, i6 %sub_ln54_8, i6 %sub_ln54_9" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 267 'select' 'select_ln54_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_10)   --->   "%select_ln54_8 = select i1 %icmp_ln54_2, i32 %tmp_37, i32 %ldvalue377" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 268 'select' 'select_ln54_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_10)   --->   "%select_ln54_9 = select i1 %icmp_ln54_2, i6 %xor_ln54_4, i6 %zext_ln54_16" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 269 'select' 'select_ln54_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 270 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln54_10 = sub i6 31, %select_ln54_7" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 270 'sub' 'sub_ln54_10' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_10)   --->   "%zext_ln54_18 = zext i6 %select_ln54_9 to i32" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 271 'zext' 'zext_ln54_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_5)   --->   "%zext_ln54_19 = zext i6 %sub_ln54_10 to i32" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 272 'zext' 'zext_ln54_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 273 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln54_10 = lshr i32 %select_ln54_8, %zext_ln54_18" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 273 'lshr' 'lshr_ln54_10' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_5)   --->   "%lshr_ln54_11 = lshr i32 -1, %zext_ln54_19" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 274 'lshr' 'lshr_ln54_11' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_5)   --->   "%and_ln54_2 = and i32 %lshr_ln54_10, %lshr_ln54_11" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 275 'and' 'and_ln54_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_5)   --->   "%trunc_ln54_5 = trunc i32 %and_ln54_2 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 276 'trunc' 'trunc_ln54_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 277 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_5 = lshr i8 %trunc_ln54_5, %zext_ln54_4" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 277 'lshr' 'lshr_ln54_5' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "%c_0 = trunc i8 %lshr_ln54_5 to i1" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 278 'trunc' 'c_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln54_10 = zext i1 %c_0 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 279 'zext' 'zext_ln54_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 280 [1/1] (1.07ns)   --->   "%c_1_1 = select i1 %trunc_ln804, i8 %zext_ln54_10, i8 %c_1_1_i" [picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 280 'select' 'c_1_1' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 281 [1/1] (1.07ns)   --->   "%c_1_2 = select i1 %trunc_ln804, i8 %c_0_1_i, i8 %zext_ln54_10" [picnic_impl.c:806->picnic_impl.c:917]   --->   Operation 281 'select' 'c_1_2' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 282 [1/1] (0.00ns)   --->   "br label %.preheader.i" [picnic_impl.c:803->picnic_impl.c:917]   --->   Operation 282 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 14> <Delay = 5.19>
ST_20 : Operation 283 [1/2] (5.19ns)   --->   "%call_ret403_i = call fastcc { i32, i8, i8 } @mpc_AND_verify_2(i8 %a_0_1_i, i8 %a_1_1_i, i8 %b_0_1_i, i8 %b_1_1_i, [498 x i8]* %tapes_0_tape, i32 %tapes_pos_0_0_load, [16425 x i8]* %view1_communicatedBi, i8 %view1_inputShare_off, [16425 x i8]* %view2_communicatedBi, i8 %view1_inputShare_off)" [picnic_impl.c:813->picnic_impl.c:917]   --->   Operation 283 'call' 'call_ret403_i' <Predicate = true> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%call_ret35_i = extractvalue { i32, i8, i8 } %call_ret403_i, 0" [picnic_impl.c:813->picnic_impl.c:917]   --->   Operation 284 'extractvalue' 'call_ret35_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%ab_0 = extractvalue { i32, i8, i8 } %call_ret403_i, 1" [picnic_impl.c:813->picnic_impl.c:917]   --->   Operation 285 'extractvalue' 'ab_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%ab_1 = extractvalue { i32, i8, i8 } %call_ret403_i, 2" [picnic_impl.c:813->picnic_impl.c:917]   --->   Operation 286 'extractvalue' 'ab_1' <Predicate = true> <Delay = 0.00>

State 21 <SV = 15> <Delay = 8.75>
ST_21 : Operation 287 [2/2] (8.75ns)   --->   "%call_ret412_i = call fastcc { i32, i8, i8 } @mpc_AND_verify_2(i8 %b_0_1_i, i8 %b_1_1_i, i8 %c_0_1_i, i8 %c_1_1_i, [498 x i8]* %tapes_0_tape, i32 %call_ret35_i, [16425 x i8]* %view1_communicatedBi, i8 %view1_inputShare_off, [16425 x i8]* %view2_communicatedBi, i8 %view1_inputShare_off)" [picnic_impl.c:814->picnic_impl.c:917]   --->   Operation 287 'call' 'call_ret412_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 16> <Delay = 5.19>
ST_22 : Operation 288 [1/2] (5.19ns)   --->   "%call_ret412_i = call fastcc { i32, i8, i8 } @mpc_AND_verify_2(i8 %b_0_1_i, i8 %b_1_1_i, i8 %c_0_1_i, i8 %c_1_1_i, [498 x i8]* %tapes_0_tape, i32 %call_ret35_i, [16425 x i8]* %view1_communicatedBi, i8 %view1_inputShare_off, [16425 x i8]* %view2_communicatedBi, i8 %view1_inputShare_off)" [picnic_impl.c:814->picnic_impl.c:917]   --->   Operation 288 'call' 'call_ret412_i' <Predicate = true> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%call_ret42_i = extractvalue { i32, i8, i8 } %call_ret412_i, 0" [picnic_impl.c:814->picnic_impl.c:917]   --->   Operation 289 'extractvalue' 'call_ret42_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%bc_0 = extractvalue { i32, i8, i8 } %call_ret412_i, 1" [picnic_impl.c:814->picnic_impl.c:917]   --->   Operation 290 'extractvalue' 'bc_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (0.00ns)   --->   "%bc_1 = extractvalue { i32, i8, i8 } %call_ret412_i, 2" [picnic_impl.c:814->picnic_impl.c:917]   --->   Operation 291 'extractvalue' 'bc_1' <Predicate = true> <Delay = 0.00>

State 23 <SV = 17> <Delay = 8.75>
ST_23 : Operation 292 [2/2] (8.75ns)   --->   "%call_ret1_i = call fastcc { i32, i8, i8 } @mpc_AND_verify_2(i8 %c_0_1_i, i8 %c_1_1_i, i8 %a_0_1_i, i8 %a_1_1_i, [498 x i8]* %tapes_0_tape, i32 %call_ret42_i, [16425 x i8]* %view1_communicatedBi, i8 %view1_inputShare_off, [16425 x i8]* %view2_communicatedBi, i8 %view1_inputShare_off)" [picnic_impl.c:815->picnic_impl.c:917]   --->   Operation 292 'call' 'call_ret1_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 18> <Delay = 5.19>
ST_24 : Operation 293 [1/2] (5.19ns)   --->   "%call_ret1_i = call fastcc { i32, i8, i8 } @mpc_AND_verify_2(i8 %c_0_1_i, i8 %c_1_1_i, i8 %a_0_1_i, i8 %a_1_1_i, [498 x i8]* %tapes_0_tape, i32 %call_ret42_i, [16425 x i8]* %view1_communicatedBi, i8 %view1_inputShare_off, [16425 x i8]* %view2_communicatedBi, i8 %view1_inputShare_off)" [picnic_impl.c:815->picnic_impl.c:917]   --->   Operation 293 'call' 'call_ret1_i' <Predicate = true> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 294 [1/1] (0.00ns)   --->   "%call_ret43_i = extractvalue { i32, i8, i8 } %call_ret1_i, 0" [picnic_impl.c:815->picnic_impl.c:917]   --->   Operation 294 'extractvalue' 'call_ret43_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 295 [1/1] (0.00ns)   --->   "%ca_0 = extractvalue { i32, i8, i8 } %call_ret1_i, 1" [picnic_impl.c:815->picnic_impl.c:917]   --->   Operation 295 'extractvalue' 'ca_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 296 [1/1] (0.00ns)   --->   "%ca_1 = extractvalue { i32, i8, i8 } %call_ret1_i, 2" [picnic_impl.c:815->picnic_impl.c:917]   --->   Operation 296 'extractvalue' 'ca_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln66)   --->   "%shl_ln66 = shl i8 1, %zext_ln54" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 297 'shl' 'shl_ln66' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 298 [1/1] (1.68ns) (out node of the LUT)   --->   "%xor_ln66 = xor i8 %shl_ln66, -1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 298 'xor' 'xor_ln66' <Predicate = true> <Delay = 1.68> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln66_4)   --->   "%shl_ln66_4 = shl i8 1, %zext_ln54_3" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 299 'shl' 'shl_ln66_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 300 [1/1] (1.68ns) (out node of the LUT)   --->   "%xor_ln66_4 = xor i8 %shl_ln66_4, -1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 300 'xor' 'xor_ln66_4' <Predicate = true> <Delay = 1.68> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln66_5)   --->   "%shl_ln66_5 = shl i8 1, %zext_ln54_4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 301 'shl' 'shl_ln66_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 302 [1/1] (1.68ns) (out node of the LUT)   --->   "%xor_ln66_5 = xor i8 %shl_ln66_5, -1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 302 'xor' 'xor_ln66_5' <Predicate = true> <Delay = 1.68> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 303 [1/1] (1.35ns)   --->   "br label %14" [picnic_impl.c:817->picnic_impl.c:917]   --->   Operation 303 'br' <Predicate = true> <Delay = 1.35>

State 25 <SV = 19> <Delay = 4.57>
ST_25 : Operation 304 [1/1] (0.00ns)   --->   "%j_1_i = phi i2 [ 0, %13 ], [ %j_4, %_ifconv.i13 ]"   --->   Operation 304 'phi' 'j_1_i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 305 [1/1] (0.79ns)   --->   "%icmp_ln817 = icmp eq i2 %j_1_i, -2" [picnic_impl.c:817->picnic_impl.c:917]   --->   Operation 305 'icmp' 'icmp_ln817' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 306 'speclooptripcount' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 307 [1/1] (1.20ns)   --->   "%j_4 = add i2 %j_1_i, 1" [picnic_impl.c:817->picnic_impl.c:917]   --->   Operation 307 'add' 'j_4' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %icmp_ln817, label %15, label %_ifconv.i13" [picnic_impl.c:817->picnic_impl.c:917]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln818 = trunc i2 %j_1_i to i1" [picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 309 'trunc' 'trunc_ln818' <Predicate = (!icmp_ln817)> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (1.07ns)   --->   "%select_ln818 = select i1 %trunc_ln818, i8 %a_1_1_i, i8 %a_0_1_i" [picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 310 'select' 'select_ln818' <Predicate = (!icmp_ln817)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_6)   --->   "%select_ln818_1 = select i1 %trunc_ln818, i8 %bc_1, i8 %bc_0" [picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 311 'select' 'select_ln818_1' <Predicate = (!icmp_ln817)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_6)   --->   "%xor_ln818 = xor i8 %select_ln818_1, %select_ln818" [picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 312 'xor' 'xor_ln818' <Predicate = (!icmp_ln817)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_38 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln804, i32 3, i32 4)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 313 'partselect' 'tmp_38' <Predicate = (!icmp_ln817)> <Delay = 0.00>
ST_25 : Operation 314 [1/1] (0.98ns)   --->   "%select_ln66 = select i1 %trunc_ln818, i64 12, i64 8" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 314 'select' 'select_ln66' <Predicate = (!icmp_ln817)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_addr_11 = getelementptr [24 x i32]* %tmp, i64 0, i64 %select_ln66" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 315 'getelementptr' 'tmp_addr_11' <Predicate = (!icmp_ln817)> <Delay = 0.00>
ST_25 : Operation 316 [2/2] (1.75ns)   --->   "%ldvalue424 = load i32* %tmp_addr_11, align 4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 316 'load' 'ldvalue424' <Predicate = (!icmp_ln817)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_25 : Operation 317 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln66_6 = shl i8 %xor_ln818, %zext_ln54" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 317 'shl' 'shl_ln66_6' <Predicate = (!icmp_ln817)> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln819)   --->   "%select_ln819 = select i1 %trunc_ln818, i8 %b_1_1_i, i8 %b_0_1_i" [picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 318 'select' 'select_ln819' <Predicate = (!icmp_ln817)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_7)   --->   "%select_ln819_1 = select i1 %trunc_ln818, i8 %ca_1, i8 %ca_0" [picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 319 'select' 'select_ln819_1' <Predicate = (!icmp_ln817)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 320 [1/1] (1.07ns) (out node of the LUT)   --->   "%xor_ln819 = xor i8 %select_ln819, %select_ln818" [picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 320 'xor' 'xor_ln819' <Predicate = (!icmp_ln817)> <Delay = 1.07> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_7)   --->   "%xor_ln819_1 = xor i8 %xor_ln819, %select_ln819_1" [picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 321 'xor' 'xor_ln819_1' <Predicate = (!icmp_ln817)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_42 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln805, i32 3, i32 4)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 322 'partselect' 'tmp_42' <Predicate = (!icmp_ln817)> <Delay = 0.00>
ST_25 : Operation 323 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln66_7 = shl i8 %xor_ln819_1, %zext_ln54_3" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 323 'shl' 'shl_ln66_7' <Predicate = (!icmp_ln817)> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln820)   --->   "%select_ln820 = select i1 %trunc_ln818, i8 %c_1_1_i, i8 %c_0_1_i" [picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 324 'select' 'select_ln820' <Predicate = (!icmp_ln817)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln820)   --->   "%select_ln820_1 = select i1 %trunc_ln818, i8 %ab_1, i8 %ab_0" [picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 325 'select' 'select_ln820_1' <Predicate = (!icmp_ln817)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 326 [1/1] (1.07ns) (out node of the LUT)   --->   "%xor_ln820 = xor i8 %select_ln820, %select_ln820_1" [picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 326 'xor' 'xor_ln820' <Predicate = (!icmp_ln817)> <Delay = 1.07> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_45 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %bitNumber_assign_3_i, i32 3, i32 4)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 327 'partselect' 'tmp_45' <Predicate = (!icmp_ln817)> <Delay = 0.00>
ST_25 : Operation 328 [1/1] (1.54ns)   --->   "%add_ln797 = add i5 %bitNumber_assign_3_i, 3" [picnic_impl.c:797->picnic_impl.c:917]   --->   Operation 328 'add' 'add_ln797' <Predicate = (icmp_ln817)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 329 [1/1] (1.35ns)   --->   "store i32 %call_ret43_i, i32* %tapes_pos_0_0" [picnic_impl.c:797->picnic_impl.c:917]   --->   Operation 329 'store' <Predicate = (icmp_ln817)> <Delay = 1.35>
ST_25 : Operation 330 [1/1] (0.00ns)   --->   "br label %11" [picnic_impl.c:797->picnic_impl.c:917]   --->   Operation 330 'br' <Predicate = (icmp_ln817)> <Delay = 0.00>

State 26 <SV = 20> <Delay = 7.34>
ST_26 : Operation 331 [1/1] (0.00ns)   --->   "%cast_offset3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_38, i3 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 331 'bitconcatenate' 'cast_offset3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 332 [1/2] (1.75ns)   --->   "%ldvalue424 = load i32* %tmp_addr_11, align 4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 332 'load' 'ldvalue424' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_26 : Operation 333 [1/1] (0.00ns)   --->   "%or_ln66_4 = or i5 %cast_offset3, 7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 333 'or' 'or_ln66_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 334 [1/1] (1.21ns)   --->   "%icmp_ln66 = icmp ugt i5 %cast_offset3, %or_ln66_4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 334 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i5 %cast_offset3 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 335 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln66_3 = zext i5 %or_ln66_4 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 336 'zext' 'zext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%tmp_39 = call i32 @llvm.part.select.i32(i32 %ldvalue424, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 337 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 338 [1/1] (1.54ns)   --->   "%sub_ln66 = sub i6 %zext_ln66, %zext_ln66_3" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 338 'sub' 'sub_ln66' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%xor_ln66_6 = xor i6 %zext_ln66, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 339 'xor' 'xor_ln66_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 340 [1/1] (1.54ns)   --->   "%sub_ln66_1 = sub i6 %zext_ln66_3, %zext_ln66" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 340 'sub' 'sub_ln66_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node sub_ln66_2)   --->   "%select_ln66_1 = select i1 %icmp_ln66, i6 %sub_ln66, i6 %sub_ln66_1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 341 'select' 'select_ln66_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%select_ln66_2 = select i1 %icmp_ln66, i32 %tmp_39, i32 %ldvalue424" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 342 'select' 'select_ln66_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%select_ln66_3 = select i1 %icmp_ln66, i6 %xor_ln66_6, i6 %zext_ln66" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 343 'select' 'select_ln66_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 344 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln66_2 = sub i6 31, %select_ln66_1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 344 'sub' 'sub_ln66_2' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%zext_ln66_4 = zext i6 %select_ln66_3 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 345 'zext' 'zext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%zext_ln66_5 = zext i6 %sub_ln66_2 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 346 'zext' 'zext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 347 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln66 = lshr i32 %select_ln66_2, %zext_ln66_4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 347 'lshr' 'lshr_ln66' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%lshr_ln66_1 = lshr i32 -1, %zext_ln66_5" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 348 'lshr' 'lshr_ln66_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln66_4 = and i32 %lshr_ln66, %lshr_ln66_1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 349 'and' 'and_ln66_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%trunc_ln66 = trunc i32 %and_ln66_4 to i8" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 350 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln66 = and i8 %trunc_ln66, %xor_ln66" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 351 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 352 [1/1] (2.28ns) (out node of the LUT)   --->   "%or_ln66 = or i8 %and_ln66, %shl_ln66_6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 352 'or' 'or_ln66' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 21> <Delay = 7.75>
ST_27 : Operation 353 [1/1] (1.21ns)   --->   "%icmp_ln66_1 = icmp ugt i5 %cast_offset3, %or_ln66_4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 353 'icmp' 'icmp_ln66_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln66_6 = zext i5 %cast_offset3 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 354 'zext' 'zext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln66_7 = zext i5 %or_ln66_4 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 355 'zext' 'zext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_9)   --->   "%zext_ln66_8 = zext i8 %or_ln66 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 356 'zext' 'zext_ln66_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_9)   --->   "%xor_ln66_7 = xor i6 %zext_ln66_6, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 357 'xor' 'xor_ln66_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_5)   --->   "%select_ln66_4 = select i1 %icmp_ln66_1, i6 %zext_ln66_6, i6 %zext_ln66_7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 358 'select' 'select_ln66_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_5)   --->   "%select_ln66_5 = select i1 %icmp_ln66_1, i6 %zext_ln66_7, i6 %zext_ln66_6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 359 'select' 'select_ln66_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_9)   --->   "%select_ln66_6 = select i1 %icmp_ln66_1, i6 %xor_ln66_7, i6 %zext_ln66_6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 360 'select' 'select_ln66_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_5)   --->   "%xor_ln66_8 = xor i6 %select_ln66_4, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 361 'xor' 'xor_ln66_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_9)   --->   "%zext_ln66_9 = zext i6 %select_ln66_6 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 362 'zext' 'zext_ln66_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_5)   --->   "%zext_ln66_10 = zext i6 %select_ln66_5 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 363 'zext' 'zext_ln66_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_5)   --->   "%zext_ln66_11 = zext i6 %xor_ln66_8 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 364 'zext' 'zext_ln66_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 365 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln66_9 = shl i32 %zext_ln66_8, %zext_ln66_9" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 365 'shl' 'shl_ln66_9' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_6)   --->   "%tmp_40 = call i32 @llvm.part.select.i32(i32 %shl_ln66_9, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 366 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_6)   --->   "%select_ln66_7 = select i1 %icmp_ln66_1, i32 %tmp_40, i32 %shl_ln66_9" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 367 'select' 'select_ln66_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_5)   --->   "%shl_ln66_10 = shl i32 -1, %zext_ln66_10" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 368 'shl' 'shl_ln66_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_5)   --->   "%lshr_ln66_2 = lshr i32 -1, %zext_ln66_11" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 369 'lshr' 'lshr_ln66_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 370 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln66_5 = and i32 %shl_ln66_10, %lshr_ln66_2" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 370 'and' 'and_ln66_5' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 371 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln66_6 = and i32 %select_ln66_7, %and_ln66_5" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 371 'and' 'and_ln66_6' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln66_12 = zext i2 %tmp_38 to i4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 372 'zext' 'zext_ln66_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 373 [1/1] (1.49ns)   --->   "%shl_ln66_11 = shl i4 1, %zext_ln66_12" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 373 'shl' 'shl_ln66_11' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 374 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_11, i32 %and_ln66_6, i4 %shl_ln66_11)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 374 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_27 : Operation 375 [1/1] (1.21ns)   --->   "%icmp_ln66_2 = icmp ugt i5 %cast_offset3, %or_ln66_4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 375 'icmp' 'icmp_ln66_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln66_13 = zext i5 %cast_offset3 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 376 'zext' 'zext_ln66_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln66_14 = zext i5 %or_ln66_4 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 377 'zext' 'zext_ln66_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_12)   --->   "%zext_ln66_15 = zext i8 %or_ln66 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 378 'zext' 'zext_ln66_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_12)   --->   "%xor_ln66_9 = xor i6 %zext_ln66_13, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 379 'xor' 'xor_ln66_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%select_ln66_8 = select i1 %icmp_ln66_2, i6 %zext_ln66_13, i6 %zext_ln66_14" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 380 'select' 'select_ln66_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%select_ln66_9 = select i1 %icmp_ln66_2, i6 %zext_ln66_14, i6 %zext_ln66_13" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 381 'select' 'select_ln66_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_12)   --->   "%select_ln66_10 = select i1 %icmp_ln66_2, i6 %xor_ln66_9, i6 %zext_ln66_13" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 382 'select' 'select_ln66_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%xor_ln66_10 = xor i6 %select_ln66_8, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 383 'xor' 'xor_ln66_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_12)   --->   "%zext_ln66_16 = zext i6 %select_ln66_10 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 384 'zext' 'zext_ln66_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%zext_ln66_17 = zext i6 %select_ln66_9 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 385 'zext' 'zext_ln66_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%zext_ln66_18 = zext i6 %xor_ln66_10 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 386 'zext' 'zext_ln66_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 387 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln66_12 = shl i32 %zext_ln66_15, %zext_ln66_16" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 387 'shl' 'shl_ln66_12' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_5)   --->   "%tmp_41 = call i32 @llvm.part.select.i32(i32 %shl_ln66_12, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 388 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_5)   --->   "%select_ln66_11 = select i1 %icmp_ln66_2, i32 %tmp_41, i32 %shl_ln66_12" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 389 'select' 'select_ln66_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%shl_ln66_13 = shl i32 -1, %zext_ln66_17" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 390 'shl' 'shl_ln66_13' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%lshr_ln66_3 = lshr i32 -1, %zext_ln66_18" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 391 'lshr' 'lshr_ln66_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 392 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln66_7 = and i32 %shl_ln66_13, %lshr_ln66_3" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 392 'and' 'and_ln66_7' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_5)   --->   "%xor_ln66_11 = xor i32 %and_ln66_7, -1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 393 'xor' 'xor_ln66_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_5)   --->   "%and_ln66_8 = and i32 %ldvalue424, %xor_ln66_11" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 394 'and' 'and_ln66_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_5)   --->   "%and_ln66_9 = and i32 %select_ln66_11, %and_ln66_7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 395 'and' 'and_ln66_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 396 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln66_5 = or i32 %and_ln66_8, %and_ln66_9" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 396 'or' 'or_ln66_5' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 397 [1/1] (0.00ns)   --->   "%cast_offset4 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_42, i3 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 397 'bitconcatenate' 'cast_offset4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 398 [1/1] (0.00ns)   --->   "%or_ln66_6 = or i5 %cast_offset4, 7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 398 'or' 'or_ln66_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 399 [1/1] (1.21ns)   --->   "%icmp_ln66_3 = icmp ugt i5 %cast_offset4, %or_ln66_6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 399 'icmp' 'icmp_ln66_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln66_19 = zext i5 %cast_offset4 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 400 'zext' 'zext_ln66_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln66_20 = zext i5 %or_ln66_6 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 401 'zext' 'zext_ln66_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_4)   --->   "%tmp_43 = call i32 @llvm.part.select.i32(i32 %or_ln66_5, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 402 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 403 [1/1] (1.54ns)   --->   "%sub_ln66_3 = sub i6 %zext_ln66_19, %zext_ln66_20" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 403 'sub' 'sub_ln66_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_4)   --->   "%xor_ln66_12 = xor i6 %zext_ln66_19, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 404 'xor' 'xor_ln66_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 405 [1/1] (1.54ns)   --->   "%sub_ln66_4 = sub i6 %zext_ln66_20, %zext_ln66_19" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 405 'sub' 'sub_ln66_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node sub_ln66_5)   --->   "%select_ln66_12 = select i1 %icmp_ln66_3, i6 %sub_ln66_3, i6 %sub_ln66_4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 406 'select' 'select_ln66_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_4)   --->   "%select_ln66_13 = select i1 %icmp_ln66_3, i32 %tmp_43, i32 %or_ln66_5" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 407 'select' 'select_ln66_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_4)   --->   "%select_ln66_14 = select i1 %icmp_ln66_3, i6 %xor_ln66_12, i6 %zext_ln66_19" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 408 'select' 'select_ln66_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 409 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln66_5 = sub i6 31, %select_ln66_12" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 409 'sub' 'sub_ln66_5' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_4)   --->   "%zext_ln66_21 = zext i6 %select_ln66_14 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 410 'zext' 'zext_ln66_21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 411 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln66_4 = lshr i32 %select_ln66_13, %zext_ln66_21" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 411 'lshr' 'lshr_ln66_4' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 22> <Delay = 2.28>
ST_28 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%zext_ln66_22 = zext i6 %sub_ln66_5 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 412 'zext' 'zext_ln66_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%lshr_ln66_5 = lshr i32 -1, %zext_ln66_22" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 413 'lshr' 'lshr_ln66_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%and_ln66_10 = and i32 %lshr_ln66_4, %lshr_ln66_5" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 414 'and' 'and_ln66_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%trunc_ln66_1 = trunc i32 %and_ln66_10 to i8" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 415 'trunc' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%and_ln66_2 = and i8 %trunc_ln66_1, %xor_ln66_4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 416 'and' 'and_ln66_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 417 [1/1] (2.28ns) (out node of the LUT)   --->   "%or_ln66_2 = or i8 %and_ln66_2, %shl_ln66_7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 417 'or' 'or_ln66_2' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 23> <Delay = 7.75>
ST_29 : Operation 418 [1/1] (1.21ns)   --->   "%icmp_ln66_4 = icmp ugt i5 %cast_offset4, %or_ln66_6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 418 'icmp' 'icmp_ln66_4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln66_23 = zext i5 %cast_offset4 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 419 'zext' 'zext_ln66_23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln66_24 = zext i5 %or_ln66_6 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 420 'zext' 'zext_ln66_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_14)   --->   "%zext_ln66_25 = zext i8 %or_ln66_2 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 421 'zext' 'zext_ln66_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_14)   --->   "%xor_ln66_13 = xor i6 %zext_ln66_23, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 422 'xor' 'xor_ln66_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_11)   --->   "%select_ln66_15 = select i1 %icmp_ln66_4, i6 %zext_ln66_23, i6 %zext_ln66_24" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 423 'select' 'select_ln66_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_11)   --->   "%select_ln66_16 = select i1 %icmp_ln66_4, i6 %zext_ln66_24, i6 %zext_ln66_23" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 424 'select' 'select_ln66_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_14)   --->   "%select_ln66_17 = select i1 %icmp_ln66_4, i6 %xor_ln66_13, i6 %zext_ln66_23" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 425 'select' 'select_ln66_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_11)   --->   "%xor_ln66_14 = xor i6 %select_ln66_15, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 426 'xor' 'xor_ln66_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_14)   --->   "%zext_ln66_26 = zext i6 %select_ln66_17 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 427 'zext' 'zext_ln66_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_11)   --->   "%zext_ln66_27 = zext i6 %select_ln66_16 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 428 'zext' 'zext_ln66_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_11)   --->   "%zext_ln66_28 = zext i6 %xor_ln66_14 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 429 'zext' 'zext_ln66_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 430 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln66_14 = shl i32 %zext_ln66_25, %zext_ln66_26" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 430 'shl' 'shl_ln66_14' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_7)   --->   "%tmp_44 = call i32 @llvm.part.select.i32(i32 %shl_ln66_14, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 431 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_7)   --->   "%select_ln66_18 = select i1 %icmp_ln66_4, i32 %tmp_44, i32 %shl_ln66_14" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 432 'select' 'select_ln66_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_11)   --->   "%shl_ln66_15 = shl i32 -1, %zext_ln66_27" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 433 'shl' 'shl_ln66_15' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_11)   --->   "%lshr_ln66_6 = lshr i32 -1, %zext_ln66_28" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 434 'lshr' 'lshr_ln66_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 435 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln66_11 = and i32 %shl_ln66_15, %lshr_ln66_6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 435 'and' 'and_ln66_11' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_7)   --->   "%xor_ln66_15 = xor i32 %and_ln66_11, -1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 436 'xor' 'xor_ln66_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_7)   --->   "%and_ln66_12 = and i32 %or_ln66_5, %xor_ln66_15" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 437 'and' 'and_ln66_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_7)   --->   "%and_ln66_13 = and i32 %select_ln66_18, %and_ln66_11" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 438 'and' 'and_ln66_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 439 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln66_7 = or i32 %and_ln66_12, %and_ln66_13" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 439 'or' 'or_ln66_7' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 440 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_11, i32 %or_ln66_7, i4 -1)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917]   --->   Operation 440 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_29 : Operation 441 [1/1] (0.00ns)   --->   "%cast_offset5 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_45, i3 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 441 'bitconcatenate' 'cast_offset5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 442 [1/1] (0.00ns)   --->   "%or_ln66_8 = or i5 %cast_offset5, 7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 442 'or' 'or_ln66_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 443 [1/1] (1.21ns)   --->   "%icmp_ln66_5 = icmp ugt i5 %cast_offset5, %or_ln66_8" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 443 'icmp' 'icmp_ln66_5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln66_29 = zext i5 %cast_offset5 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 444 'zext' 'zext_ln66_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln66_30 = zext i5 %or_ln66_8 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 445 'zext' 'zext_ln66_30' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_7)   --->   "%tmp_46 = call i32 @llvm.part.select.i32(i32 %or_ln66_7, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 446 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 447 [1/1] (1.54ns)   --->   "%sub_ln66_6 = sub i6 %zext_ln66_29, %zext_ln66_30" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 447 'sub' 'sub_ln66_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_7)   --->   "%xor_ln66_16 = xor i6 %zext_ln66_29, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 448 'xor' 'xor_ln66_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 449 [1/1] (1.54ns)   --->   "%sub_ln66_7 = sub i6 %zext_ln66_30, %zext_ln66_29" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 449 'sub' 'sub_ln66_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node sub_ln66_8)   --->   "%select_ln66_19 = select i1 %icmp_ln66_5, i6 %sub_ln66_6, i6 %sub_ln66_7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 450 'select' 'select_ln66_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_7)   --->   "%select_ln66_20 = select i1 %icmp_ln66_5, i32 %tmp_46, i32 %or_ln66_7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 451 'select' 'select_ln66_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_7)   --->   "%select_ln66_21 = select i1 %icmp_ln66_5, i6 %xor_ln66_16, i6 %zext_ln66_29" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 452 'select' 'select_ln66_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 453 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln66_8 = sub i6 31, %select_ln66_19" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 453 'sub' 'sub_ln66_8' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_7)   --->   "%zext_ln66_31 = zext i6 %select_ln66_21 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 454 'zext' 'zext_ln66_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 455 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln66_7 = lshr i32 %select_ln66_20, %zext_ln66_31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 455 'lshr' 'lshr_ln66_7' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 24> <Delay = 7.40>
ST_30 : Operation 456 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([24 x i32]* %tmp)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917]   --->   Operation 456 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_3)   --->   "%xor_ln820_1 = xor i8 %xor_ln820, %xor_ln819" [picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 457 'xor' 'xor_ln820_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_3)   --->   "%zext_ln66_32 = zext i6 %sub_ln66_8 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 458 'zext' 'zext_ln66_32' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_3)   --->   "%lshr_ln66_8 = lshr i32 -1, %zext_ln66_32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 459 'lshr' 'lshr_ln66_8' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_3)   --->   "%and_ln66_14 = and i32 %lshr_ln66_7, %lshr_ln66_8" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 460 'and' 'and_ln66_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_3)   --->   "%trunc_ln66_2 = trunc i32 %and_ln66_14 to i8" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 461 'trunc' 'trunc_ln66_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_3)   --->   "%shl_ln66_8 = shl i8 %xor_ln820_1, %zext_ln54_4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 462 'shl' 'shl_ln66_8' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_3)   --->   "%and_ln66_3 = and i8 %trunc_ln66_2, %xor_ln66_5" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 463 'and' 'and_ln66_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 464 [1/1] (2.42ns) (out node of the LUT)   --->   "%or_ln66_3 = or i8 %and_ln66_3, %shl_ln66_8" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 464 'or' 'or_ln66_3' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 465 [1/1] (1.21ns)   --->   "%icmp_ln66_6 = icmp ugt i5 %cast_offset5, %or_ln66_8" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 465 'icmp' 'icmp_ln66_6' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln66_33 = zext i5 %cast_offset5 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 466 'zext' 'zext_ln66_33' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln66_34 = zext i5 %or_ln66_8 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 467 'zext' 'zext_ln66_34' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_16)   --->   "%zext_ln66_35 = zext i8 %or_ln66_3 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 468 'zext' 'zext_ln66_35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_16)   --->   "%xor_ln66_17 = xor i6 %zext_ln66_33, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 469 'xor' 'xor_ln66_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_15)   --->   "%select_ln66_22 = select i1 %icmp_ln66_6, i6 %zext_ln66_33, i6 %zext_ln66_34" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 470 'select' 'select_ln66_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_15)   --->   "%select_ln66_23 = select i1 %icmp_ln66_6, i6 %zext_ln66_34, i6 %zext_ln66_33" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 471 'select' 'select_ln66_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_16)   --->   "%select_ln66_24 = select i1 %icmp_ln66_6, i6 %xor_ln66_17, i6 %zext_ln66_33" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 472 'select' 'select_ln66_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_15)   --->   "%xor_ln66_18 = xor i6 %select_ln66_22, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 473 'xor' 'xor_ln66_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_16)   --->   "%zext_ln66_36 = zext i6 %select_ln66_24 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 474 'zext' 'zext_ln66_36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_15)   --->   "%zext_ln66_37 = zext i6 %select_ln66_23 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 475 'zext' 'zext_ln66_37' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_15)   --->   "%zext_ln66_38 = zext i6 %xor_ln66_18 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 476 'zext' 'zext_ln66_38' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 477 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln66_16 = shl i32 %zext_ln66_35, %zext_ln66_36" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 477 'shl' 'shl_ln66_16' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%tmp_47 = call i32 @llvm.part.select.i32(i32 %shl_ln66_16, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 478 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%select_ln66_25 = select i1 %icmp_ln66_6, i32 %tmp_47, i32 %shl_ln66_16" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 479 'select' 'select_ln66_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_15)   --->   "%shl_ln66_17 = shl i32 -1, %zext_ln66_37" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 480 'shl' 'shl_ln66_17' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_15)   --->   "%lshr_ln66_9 = lshr i32 -1, %zext_ln66_38" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 481 'lshr' 'lshr_ln66_9' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 482 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln66_15 = and i32 %shl_ln66_17, %lshr_ln66_9" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 482 'and' 'and_ln66_15' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%xor_ln66_19 = xor i32 %and_ln66_15, -1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 483 'xor' 'xor_ln66_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%and_ln66_16 = and i32 %or_ln66_7, %xor_ln66_19" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 484 'and' 'and_ln66_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%and_ln66_17 = and i32 %select_ln66_25, %and_ln66_15" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 485 'and' 'and_ln66_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 486 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln66_9 = or i32 %and_ln66_16, %and_ln66_17" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 486 'or' 'or_ln66_9' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 487 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_11, i32 %or_ln66_9, i4 -1)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917]   --->   Operation 487 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_30 : Operation 488 [1/1] (0.00ns)   --->   "br label %14" [picnic_impl.c:817->picnic_impl.c:917]   --->   Operation 488 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 13> <Delay = 0.00>
ST_31 : Operation 489 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul.1([24 x i32]* %tmp, i5 8, i14 %add_ln919)" [picnic_impl.c:919]   --->   Operation 489 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 14> <Delay = 1.35>
ST_32 : Operation 490 [2/2] (1.35ns)   --->   "call fastcc void @matrix_mul.1([24 x i32]* %tmp, i5 12, i14 %add_ln919)" [picnic_impl.c:920]   --->   Operation 490 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 15> <Delay = 1.66>
ST_33 : Operation 491 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul.1([24 x i32]* %tmp, i5 12, i14 %add_ln919)" [picnic_impl.c:920]   --->   Operation 491 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 492 [1/1] (0.00ns)   --->   "br i1 %icmp_ln266, label %16, label %19" [picnic_impl.c:922]   --->   Operation 492 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 493 [1/1] (0.00ns)   --->   "br i1 %icmp_ln925, label %20, label %._crit_edge" [picnic_impl.c:925]   --->   Operation 493 'br' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_33 : Operation 494 [1/1] (0.00ns)   --->   "%shl_ln5 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0, i2 0)" [picnic_impl.c:926]   --->   Operation 494 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln266 & icmp_ln925)> <Delay = 0.00>
ST_33 : Operation 495 [1/1] (1.66ns)   --->   "%add_ln926 = add i7 %shl_ln5, -4" [picnic_impl.c:926]   --->   Operation 495 'add' 'add_ln926' <Predicate = (!icmp_ln266 & icmp_ln925)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 496 [1/1] (1.35ns)   --->   "br label %21" [picnic_impl.c:108->picnic_impl.c:926]   --->   Operation 496 'br' <Predicate = (!icmp_ln266 & icmp_ln925)> <Delay = 1.35>
ST_33 : Operation 497 [1/1] (0.00ns)   --->   "%shl_ln4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0, i2 0)" [picnic_impl.c:923]   --->   Operation 497 'bitconcatenate' 'shl_ln4' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_33 : Operation 498 [1/1] (1.66ns)   --->   "%add_ln923 = add i7 %shl_ln4, -4" [picnic_impl.c:923]   --->   Operation 498 'add' 'add_ln923' <Predicate = (icmp_ln266)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 499 [1/1] (1.35ns)   --->   "br label %17" [picnic_impl.c:108->picnic_impl.c:923]   --->   Operation 499 'br' <Predicate = (icmp_ln266)> <Delay = 1.35>

State 34 <SV = 16> <Delay = 4.43>
ST_34 : Operation 500 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i3 [ 0, %20 ], [ %i_15, %22 ]"   --->   Operation 500 'phi' 'i_0_i1' <Predicate = (!icmp_ln266 & icmp_ln925)> <Delay = 0.00>
ST_34 : Operation 501 [1/1] (1.00ns)   --->   "%icmp_ln108_2 = icmp eq i3 %i_0_i1, -4" [picnic_impl.c:108->picnic_impl.c:926]   --->   Operation 501 'icmp' 'icmp_ln108_2' <Predicate = (!icmp_ln266 & icmp_ln925)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 502 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 502 'speclooptripcount' 'empty_160' <Predicate = (!icmp_ln266 & icmp_ln925)> <Delay = 0.00>
ST_34 : Operation 503 [1/1] (1.34ns)   --->   "%i_15 = add i3 %i_0_i1, 1" [picnic_impl.c:108->picnic_impl.c:926]   --->   Operation 503 'add' 'i_15' <Predicate = (!icmp_ln266 & icmp_ln925)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 504 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_2, label %._crit_edge.loopexit, label %22" [picnic_impl.c:108->picnic_impl.c:926]   --->   Operation 504 'br' <Predicate = (!icmp_ln266 & icmp_ln925)> <Delay = 0.00>
ST_34 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln109_5 = zext i3 %i_0_i1 to i7" [picnic_impl.c:109->picnic_impl.c:926]   --->   Operation 505 'zext' 'zext_ln109_5' <Predicate = (!icmp_ln266 & icmp_ln925 & !icmp_ln108_2)> <Delay = 0.00>
ST_34 : Operation 506 [1/1] (0.80ns)   --->   "%xor_ln109_3 = xor i3 %i_0_i1, -4" [picnic_impl.c:109->picnic_impl.c:926]   --->   Operation 506 'xor' 'xor_ln109_3' <Predicate = (!icmp_ln266 & icmp_ln925 & !icmp_ln108_2)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i3 %xor_ln109_3 to i4" [picnic_impl.c:109->picnic_impl.c:926]   --->   Operation 507 'sext' 'sext_ln109' <Predicate = (!icmp_ln266 & icmp_ln925 & !icmp_ln108_2)> <Delay = 0.00>
ST_34 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln109_6 = zext i4 %sext_ln109 to i64" [picnic_impl.c:109->picnic_impl.c:926]   --->   Operation 508 'zext' 'zext_ln109_6' <Predicate = (!icmp_ln266 & icmp_ln925 & !icmp_ln108_2)> <Delay = 0.00>
ST_34 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_addr_3 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln109_6" [picnic_impl.c:109->picnic_impl.c:926]   --->   Operation 509 'getelementptr' 'tmp_addr_3' <Predicate = (!icmp_ln266 & icmp_ln925 & !icmp_ln108_2)> <Delay = 0.00>
ST_34 : Operation 510 [2/2] (1.75ns)   --->   "%in1_load_i6 = load i32* %tmp_addr_3, align 4" [picnic_impl.c:109->picnic_impl.c:926]   --->   Operation 510 'load' 'in1_load_i6' <Predicate = (!icmp_ln266 & icmp_ln925 & !icmp_ln108_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_34 : Operation 511 [1/1] (1.66ns)   --->   "%add_ln109_1 = add i7 %zext_ln109_5, %add_ln926" [picnic_impl.c:109->picnic_impl.c:926]   --->   Operation 511 'add' 'add_ln109_1' <Predicate = (!icmp_ln266 & icmp_ln925 & !icmp_ln108_2)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln109_7 = zext i7 %add_ln109_1 to i64" [picnic_impl.c:109->picnic_impl.c:926]   --->   Operation 512 'zext' 'zext_ln109_7' <Predicate = (!icmp_ln266 & icmp_ln925 & !icmp_ln108_2)> <Delay = 0.00>
ST_34 : Operation 513 [1/1] (0.00ns)   --->   "%temp_matrix3_addr_1 = getelementptr [80 x i32]* @temp_matrix3, i64 0, i64 %zext_ln109_7" [picnic_impl.c:109->picnic_impl.c:926]   --->   Operation 513 'getelementptr' 'temp_matrix3_addr_1' <Predicate = (!icmp_ln266 & icmp_ln925 & !icmp_ln108_2)> <Delay = 0.00>
ST_34 : Operation 514 [2/2] (2.77ns)   --->   "%temp_matrix3_load_1 = load i32* %temp_matrix3_addr_1, align 4" [picnic_impl.c:109->picnic_impl.c:926]   --->   Operation 514 'load' 'temp_matrix3_load_1' <Predicate = (!icmp_ln266 & icmp_ln925 & !icmp_ln108_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 80> <ROM>
ST_34 : Operation 515 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 515 'br' <Predicate = (!icmp_ln266 & icmp_ln925 & icmp_ln108_2)> <Delay = 0.00>
ST_34 : Operation 516 [1/1] (0.00ns)   --->   "br label %xor_array.1.exit"   --->   Operation 516 'br' <Predicate = (!icmp_ln266 & icmp_ln108_2) | (!icmp_ln266 & !icmp_ln925)> <Delay = 0.00>
ST_34 : Operation 517 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ 0, %16 ], [ %i, %18 ]"   --->   Operation 517 'phi' 'i_0_i' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_34 : Operation 518 [1/1] (1.00ns)   --->   "%icmp_ln108 = icmp eq i3 %i_0_i, -4" [picnic_impl.c:108->picnic_impl.c:923]   --->   Operation 518 'icmp' 'icmp_ln108' <Predicate = (icmp_ln266)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 519 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 519 'speclooptripcount' 'empty_159' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_34 : Operation 520 [1/1] (1.34ns)   --->   "%i = add i3 %i_0_i, 1" [picnic_impl.c:108->picnic_impl.c:923]   --->   Operation 520 'add' 'i' <Predicate = (icmp_ln266)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 521 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %xor_array.1.exit.loopexit, label %18" [picnic_impl.c:108->picnic_impl.c:923]   --->   Operation 521 'br' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_34 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i3 %i_0_i to i7" [picnic_impl.c:109->picnic_impl.c:923]   --->   Operation 522 'zext' 'zext_ln109' <Predicate = (icmp_ln266 & !icmp_ln108)> <Delay = 0.00>
ST_34 : Operation 523 [1/1] (0.00ns)   --->   "%or_ln = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %i_0_i)" [picnic_impl.c:109->picnic_impl.c:923]   --->   Operation 523 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln266 & !icmp_ln108)> <Delay = 0.00>
ST_34 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln109_3 = zext i4 %or_ln to i64" [picnic_impl.c:109->picnic_impl.c:923]   --->   Operation 524 'zext' 'zext_ln109_3' <Predicate = (icmp_ln266 & !icmp_ln108)> <Delay = 0.00>
ST_34 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_addr_2 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln109_3" [picnic_impl.c:109->picnic_impl.c:923]   --->   Operation 525 'getelementptr' 'tmp_addr_2' <Predicate = (icmp_ln266 & !icmp_ln108)> <Delay = 0.00>
ST_34 : Operation 526 [2/2] (1.75ns)   --->   "%in1_load_i = load i32* %tmp_addr_2, align 4" [picnic_impl.c:109->picnic_impl.c:923]   --->   Operation 526 'load' 'in1_load_i' <Predicate = (icmp_ln266 & !icmp_ln108)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_34 : Operation 527 [1/1] (1.66ns)   --->   "%add_ln109 = add i7 %zext_ln109, %add_ln923" [picnic_impl.c:109->picnic_impl.c:923]   --->   Operation 527 'add' 'add_ln109' <Predicate = (icmp_ln266 & !icmp_ln108)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln109_4 = zext i7 %add_ln109 to i64" [picnic_impl.c:109->picnic_impl.c:923]   --->   Operation 528 'zext' 'zext_ln109_4' <Predicate = (icmp_ln266 & !icmp_ln108)> <Delay = 0.00>
ST_34 : Operation 529 [1/1] (0.00ns)   --->   "%temp_matrix3_addr = getelementptr [80 x i32]* @temp_matrix3, i64 0, i64 %zext_ln109_4" [picnic_impl.c:109->picnic_impl.c:923]   --->   Operation 529 'getelementptr' 'temp_matrix3_addr' <Predicate = (icmp_ln266 & !icmp_ln108)> <Delay = 0.00>
ST_34 : Operation 530 [2/2] (2.77ns)   --->   "%temp_matrix3_load = load i32* %temp_matrix3_addr, align 4" [picnic_impl.c:109->picnic_impl.c:923]   --->   Operation 530 'load' 'temp_matrix3_load' <Predicate = (icmp_ln266 & !icmp_ln108)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 80> <ROM>
ST_34 : Operation 531 [1/1] (0.00ns)   --->   "br label %xor_array.1.exit"   --->   Operation 531 'br' <Predicate = (icmp_ln266 & icmp_ln108)> <Delay = 0.00>
ST_34 : Operation 532 [1/1] (1.35ns)   --->   "br label %xor_array.2.exit.i34" [picnic_impl.c:252->picnic_impl.c:928]   --->   Operation 532 'br' <Predicate = (icmp_ln266 & icmp_ln108) | (!icmp_ln266 & icmp_ln108_2) | (!icmp_ln266 & !icmp_ln925)> <Delay = 1.35>

State 35 <SV = 17> <Delay = 5.33>
ST_35 : Operation 533 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str321) nounwind" [picnic_impl.c:108->picnic_impl.c:926]   --->   Operation 533 'specloopname' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 534 [1/2] (1.75ns)   --->   "%in1_load_i6 = load i32* %tmp_addr_3, align 4" [picnic_impl.c:109->picnic_impl.c:926]   --->   Operation 534 'load' 'in1_load_i6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_35 : Operation 535 [1/2] (2.77ns)   --->   "%temp_matrix3_load_1 = load i32* %temp_matrix3_addr_1, align 4" [picnic_impl.c:109->picnic_impl.c:926]   --->   Operation 535 'load' 'temp_matrix3_load_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 80> <ROM>
ST_35 : Operation 536 [1/1] (0.80ns)   --->   "%xor_ln109_2 = xor i32 %temp_matrix3_load_1, %in1_load_i6" [picnic_impl.c:109->picnic_impl.c:926]   --->   Operation 536 'xor' 'xor_ln109_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 537 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_3, i32 %xor_ln109_2, i4 -1)" [picnic_impl.c:109->picnic_impl.c:926]   --->   Operation 537 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_35 : Operation 538 [1/1] (0.00ns)   --->   "br label %21" [picnic_impl.c:108->picnic_impl.c:926]   --->   Operation 538 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 17> <Delay = 5.33>
ST_36 : Operation 539 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str321) nounwind" [picnic_impl.c:108->picnic_impl.c:923]   --->   Operation 539 'specloopname' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 540 [1/2] (1.75ns)   --->   "%in1_load_i = load i32* %tmp_addr_2, align 4" [picnic_impl.c:109->picnic_impl.c:923]   --->   Operation 540 'load' 'in1_load_i' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_36 : Operation 541 [1/2] (2.77ns)   --->   "%temp_matrix3_load = load i32* %temp_matrix3_addr, align 4" [picnic_impl.c:109->picnic_impl.c:923]   --->   Operation 541 'load' 'temp_matrix3_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 80> <ROM>
ST_36 : Operation 542 [1/1] (0.80ns)   --->   "%xor_ln109 = xor i32 %temp_matrix3_load, %in1_load_i" [picnic_impl.c:109->picnic_impl.c:923]   --->   Operation 542 'xor' 'xor_ln109' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 543 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_2, i32 %xor_ln109, i4 -1)" [picnic_impl.c:109->picnic_impl.c:923]   --->   Operation 543 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_36 : Operation 544 [1/1] (0.00ns)   --->   "br label %17" [picnic_impl.c:108->picnic_impl.c:923]   --->   Operation 544 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 17> <Delay = 1.54>
ST_37 : Operation 545 [1/1] (0.00ns)   --->   "%i_0_i14 = phi i2 [ 0, %xor_array.1.exit ], [ %i_16, %xor_array.2.exit.i34.loopexit ]"   --->   Operation 545 'phi' 'i_0_i14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 546 [1/1] (0.79ns)   --->   "%icmp_ln252_1 = icmp eq i2 %i_0_i14, -2" [picnic_impl.c:252->picnic_impl.c:928]   --->   Operation 546 'icmp' 'icmp_ln252_1' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 547 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 547 'speclooptripcount' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 548 [1/1] (1.20ns)   --->   "%i_16 = add i2 %i_0_i14, 1" [picnic_impl.c:252->picnic_impl.c:928]   --->   Operation 548 'add' 'i_16' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 549 [1/1] (0.00ns)   --->   "br i1 %icmp_ln252_1, label %mpc_xor.exit35, label %_ifconv.i23" [picnic_impl.c:252->picnic_impl.c:928]   --->   Operation 549 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln253_1 = trunc i2 %i_0_i14 to i1" [picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 550 'trunc' 'trunc_ln253_1' <Predicate = (!icmp_ln252_1)> <Delay = 0.00>
ST_37 : Operation 551 [1/1] (0.79ns)   --->   "%select_ln109_2 = select i1 %trunc_ln253_1, i3 -1, i3 3" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 551 'select' 'select_ln109_2' <Predicate = (!icmp_ln252_1)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 552 [1/1] (1.35ns)   --->   "br label %23" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 552 'br' <Predicate = (!icmp_ln252_1)> <Delay = 1.35>
ST_37 : Operation 553 [1/1] (1.54ns)   --->   "%r = add i5 %r_0, 1" [picnic_impl.c:913]   --->   Operation 553 'add' 'r' <Predicate = (icmp_ln252_1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 554 [1/1] (0.00ns)   --->   "br label %9" [picnic_impl.c:913]   --->   Operation 554 'br' <Predicate = (icmp_ln252_1)> <Delay = 0.00>

State 38 <SV = 18> <Delay = 5.13>
ST_38 : Operation 555 [1/1] (0.00ns)   --->   "%i_0_i_i24 = phi i3 [ 0, %_ifconv.i23 ], [ %i_17, %24 ]"   --->   Operation 555 'phi' 'i_0_i_i24' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 556 [1/1] (1.00ns)   --->   "%icmp_ln108_5 = icmp eq i3 %i_0_i_i24, -4" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 556 'icmp' 'icmp_ln108_5' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 557 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 557 'speclooptripcount' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 558 [1/1] (1.34ns)   --->   "%i_17 = add i3 %i_0_i_i24, 1" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 558 'add' 'i_17' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 559 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_5, label %xor_array.2.exit.i34.loopexit, label %24" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 559 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 560 [1/1] (0.80ns)   --->   "%select_ln109_3 = select i1 %trunc_ln253_1, i4 7, i4 3" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 560 'select' 'select_ln109_3' <Predicate = (!icmp_ln108_5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln109_13 = zext i3 %i_0_i_i24 to i4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 561 'zext' 'zext_ln109_13' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_38 : Operation 562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_6 = add i4 %select_ln109_3, %zext_ln109_13" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 562 'add' 'add_ln109_6' <Predicate = (!icmp_ln108_5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 563 [1/1] (2.57ns) (root node of TernaryAdder)   --->   "%add_ln109_7 = add i4 %add_ln109_6, 5" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 563 'add' 'add_ln109_7' <Predicate = (!icmp_ln108_5)> <Delay = 2.57> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln109_14 = zext i4 %add_ln109_7 to i64" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 564 'zext' 'zext_ln109_14' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_38 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_addr_12 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln109_14" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 565 'getelementptr' 'tmp_addr_12' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_38 : Operation 566 [2/2] (1.75ns)   --->   "%ldvalue499 = load i32* %tmp_addr_12, align 4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 566 'load' 'ldvalue499' <Predicate = (!icmp_ln108_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_38 : Operation 567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_8 = add i3 %select_ln109_2, %i_0_i_i24" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 567 'add' 'add_ln109_8' <Predicate = (!icmp_ln108_5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 568 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%add_ln109_9 = add i3 %add_ln109_8, -3" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 568 'add' 'add_ln109_9' <Predicate = (!icmp_ln108_5)> <Delay = 2.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln109_15 = zext i3 %add_ln109_9 to i64" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 569 'zext' 'zext_ln109_15' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_38 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_addr_13 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln109_15" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 570 'getelementptr' 'tmp_addr_13' <Predicate = (!icmp_ln108_5)> <Delay = 0.00>
ST_38 : Operation 571 [2/2] (1.75ns)   --->   "%ldvalue508 = load i32* %tmp_addr_13, align 4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 571 'load' 'ldvalue508' <Predicate = (!icmp_ln108_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_38 : Operation 572 [1/1] (0.00ns)   --->   "br label %xor_array.2.exit.i34"   --->   Operation 572 'br' <Predicate = (icmp_ln108_5)> <Delay = 0.00>

State 39 <SV = 19> <Delay = 4.31>
ST_39 : Operation 573 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str321) nounwind" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 573 'specloopname' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 574 [1/2] (1.75ns)   --->   "%ldvalue499 = load i32* %tmp_addr_12, align 4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 574 'load' 'ldvalue499' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_39 : Operation 575 [1/2] (1.75ns)   --->   "%ldvalue508 = load i32* %tmp_addr_13, align 4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 575 'load' 'ldvalue508' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_39 : Operation 576 [1/1] (0.80ns)   --->   "%xor_ln109_6 = xor i32 %ldvalue508, %ldvalue499" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 576 'xor' 'xor_ln109_6' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 577 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %tmp_addr_12, i32 %xor_ln109_6, i4 -1)" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 577 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_39 : Operation 578 [1/1] (0.00ns)   --->   "br label %23" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:928]   --->   Operation 578 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 9> <Delay = 3.30>
ST_40 : Operation 579 [1/1] (0.00ns)   --->   "%loop_2 = phi i5 [ %loop_30, %25 ], [ 0, %.preheader2.preheader ]"   --->   Operation 579 'phi' 'loop_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 580 [1/1] (1.21ns)   --->   "%icmp_ln932 = icmp eq i5 %loop_2, -16" [picnic_impl.c:932]   --->   Operation 580 'icmp' 'icmp_ln932' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 581 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 581 'speclooptripcount' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 582 [1/1] (1.54ns)   --->   "%loop_30 = add i5 %loop_2, 1" [picnic_impl.c:932]   --->   Operation 582 'add' 'loop_30' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 583 [1/1] (0.00ns)   --->   "br i1 %icmp_ln932, label %.preheader.preheader, label %25" [picnic_impl.c:932]   --->   Operation 583 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 584 [1/1] (1.54ns)   --->   "%add_ln933_1 = add i5 %loop_2, 8" [picnic_impl.c:933]   --->   Operation 584 'add' 'add_ln933_1' <Predicate = (!icmp_ln932)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln933_2 = zext i5 %add_ln933_1 to i64" [picnic_impl.c:933]   --->   Operation 585 'zext' 'zext_ln933_2' <Predicate = (!icmp_ln932)> <Delay = 0.00>
ST_40 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_addr_8 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln933_2" [picnic_impl.c:933]   --->   Operation 586 'getelementptr' 'tmp_addr_8' <Predicate = (!icmp_ln932)> <Delay = 0.00>
ST_40 : Operation 587 [2/2] (1.75ns)   --->   "%state_0_load_1 = load i32* %tmp_addr_8, align 4" [picnic_impl.c:933]   --->   Operation 587 'load' 'state_0_load_1' <Predicate = (!icmp_ln932)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_40 : Operation 588 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:935]   --->   Operation 588 'br' <Predicate = (icmp_ln932)> <Delay = 1.35>

State 41 <SV = 10> <Delay = 4.52>
ST_41 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln933 = zext i5 %loop_2 to i11" [picnic_impl.c:933]   --->   Operation 589 'zext' 'zext_ln933' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 590 [1/1] (1.74ns)   --->   "%add_ln933 = add i11 %zext_ln933_1_cast, %zext_ln933" [picnic_impl.c:933]   --->   Operation 590 'add' 'add_ln933' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln933_1 = zext i11 %add_ln933 to i64" [picnic_impl.c:933]   --->   Operation 591 'zext' 'zext_ln933_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 592 [1/1] (0.00ns)   --->   "%view1_outputShare_ad = getelementptr [876 x i32]* %view1_outputShare, i64 0, i64 %zext_ln933_1" [picnic_impl.c:933]   --->   Operation 592 'getelementptr' 'view1_outputShare_ad' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 593 [1/2] (1.75ns)   --->   "%state_0_load_1 = load i32* %tmp_addr_8, align 4" [picnic_impl.c:933]   --->   Operation 593 'load' 'state_0_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_41 : Operation 594 [1/1] (2.77ns)   --->   "store i32 %state_0_load_1, i32* %view1_outputShare_ad, align 4" [picnic_impl.c:933]   --->   Operation 594 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_41 : Operation 595 [1/1] (0.00ns)   --->   "br label %.preheader2" [picnic_impl.c:932]   --->   Operation 595 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 10> <Delay = 3.30>
ST_42 : Operation 596 [1/1] (0.00ns)   --->   "%loop_3 = phi i5 [ %loop_31, %26 ], [ 0, %.preheader.preheader ]"   --->   Operation 596 'phi' 'loop_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 597 [1/1] (1.21ns)   --->   "%icmp_ln935 = icmp eq i5 %loop_3, -16" [picnic_impl.c:935]   --->   Operation 597 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 598 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 598 'speclooptripcount' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 599 [1/1] (1.54ns)   --->   "%loop_31 = add i5 %loop_3, 1" [picnic_impl.c:935]   --->   Operation 599 'add' 'loop_31' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 600 [1/1] (0.00ns)   --->   "br i1 %icmp_ln935, label %27, label %26" [picnic_impl.c:935]   --->   Operation 600 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln936 = zext i5 %loop_3 to i11" [picnic_impl.c:936]   --->   Operation 601 'zext' 'zext_ln936' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 602 [1/1] (1.74ns)   --->   "%add_ln936 = add i11 %zext_ln933_1_cast, %zext_ln936" [picnic_impl.c:936]   --->   Operation 602 'add' 'add_ln936' <Predicate = (!icmp_ln935)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 603 [1/1] (1.54ns)   --->   "%add_ln936_1 = add i5 %loop_3, 12" [picnic_impl.c:936]   --->   Operation 603 'add' 'add_ln936_1' <Predicate = (!icmp_ln935)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln936_2 = zext i5 %add_ln936_1 to i64" [picnic_impl.c:936]   --->   Operation 604 'zext' 'zext_ln936_2' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_addr_9 = getelementptr [24 x i32]* %tmp, i64 0, i64 %zext_ln936_2" [picnic_impl.c:936]   --->   Operation 605 'getelementptr' 'tmp_addr_9' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 606 [2/2] (1.75ns)   --->   "%state_1_load_1 = load i32* %tmp_addr_9, align 4" [picnic_impl.c:936]   --->   Operation 606 'load' 'state_1_load_1' <Predicate = (!icmp_ln935)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_42 : Operation 607 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 607 'ret' <Predicate = (icmp_ln935)> <Delay = 0.00>

State 43 <SV = 11> <Delay = 4.52>
ST_43 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln936_1 = zext i11 %add_ln936 to i64" [picnic_impl.c:936]   --->   Operation 608 'zext' 'zext_ln936_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 609 [1/1] (0.00ns)   --->   "%view2_outputShare_ad = getelementptr [876 x i32]* %view2_outputShare, i64 0, i64 %zext_ln936_1" [picnic_impl.c:936]   --->   Operation 609 'getelementptr' 'view2_outputShare_ad' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 610 [1/2] (1.75ns)   --->   "%state_1_load_1 = load i32* %tmp_addr_9, align 4" [picnic_impl.c:936]   --->   Operation 610 'load' 'state_1_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_43 : Operation 611 [1/1] (2.77ns)   --->   "store i32 %state_1_load_1, i32* %view2_outputShare_ad, align 4" [picnic_impl.c:936]   --->   Operation 611 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_43 : Operation 612 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:935]   --->   Operation 612 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:896) [24]  (1.35 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:896) [24]  (0 ns)
	'getelementptr' operation ('tmp_addr', picnic_impl.c:897) [31]  (0 ns)
	'store' operation ('store_ln897', picnic_impl.c:897) of constant <constant:_ssdm_op_Write.bram.i32> on array 'tmp' [32]  (1.75 ns)

 <State 3>: 2.55ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:901) [37]  (0 ns)
	'xor' operation ('xor_ln902', picnic_impl.c:902) [43]  (0.795 ns)
	'getelementptr' operation ('tmp_addr_1', picnic_impl.c:902) [45]  (0 ns)
	'store' operation ('store_ln902', picnic_impl.c:902) of constant <constant:_ssdm_op_Write.bram.i32> on array 'tmp' [46]  (1.75 ns)

 <State 4>: 2.56ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', picnic_impl.c:108->picnic_impl.c:270->picnic_impl.c:904) [57]  (0 ns)
	'xor' operation ('xor_ln109_7', picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904) [65]  (0.806 ns)
	'getelementptr' operation ('tmp_addr_5', picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904) [68]  (0 ns)
	'load' operation ('state_1_load', picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904) on array 'tmp' [69]  (1.75 ns)

 <State 5>: 4.32ns
The critical path consists of the following:
	'load' operation ('state_1_load', picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904) on array 'tmp' [69]  (1.75 ns)
	'xor' operation ('xor_ln109_4', picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904) [72]  (0.809 ns)
	'store' operation ('store_ln109', picnic_impl.c:109->picnic_impl.c:270->picnic_impl.c:904) of constant <constant:_ssdm_op_Write.bram.i32> on array 'tmp' [73]  (1.75 ns)

 <State 6>: 4.32ns
The critical path consists of the following:
	'load' operation ('state_0_load', picnic_impl.c:109->picnic_impl.c:267->picnic_impl.c:904) on array 'tmp' [93]  (1.75 ns)
	'xor' operation ('xor_ln109_1', picnic_impl.c:109->picnic_impl.c:267->picnic_impl.c:904) [96]  (0.809 ns)
	'store' operation ('store_ln109', picnic_impl.c:109->picnic_impl.c:267->picnic_impl.c:904) of constant <constant:_ssdm_op_Write.bram.i32> on array 'tmp' [97]  (1.75 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.55ns
The critical path consists of the following:
	'call' operation ('call_ln910', picnic_impl.c:910) to 'matrix_mul' [103]  (1.55 ns)

 <State 9>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', picnic_impl.c:252->picnic_impl.c:911) [106]  (1.35 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:911) [116]  (1.35 ns)

 <State 11>: 5.13ns
The critical path consists of the following:
	'select' operation ('select_ln109_1', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911) [123]  (0.806 ns)
	'add' operation ('add_ln109_2', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911) [125]  (0 ns)
	'add' operation ('add_ln109_3', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911) [126]  (2.57 ns)
	'getelementptr' operation ('tmp_addr_6', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911) [128]  (0 ns)
	'load' operation ('ldvalue359', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911) on array 'tmp' [129]  (1.75 ns)

 <State 12>: 4.32ns
The critical path consists of the following:
	'load' operation ('ldvalue359', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911) on array 'tmp' [129]  (1.75 ns)
	'xor' operation ('xor_ln109_5', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911) [135]  (0.809 ns)
	'store' operation ('store_ln109', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:911) of constant <constant:_ssdm_op_Write.bram.i32> on array 'tmp' [136]  (1.75 ns)

 <State 13>: 1.55ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', picnic_impl.c:913) [146]  (0 ns)
	'call' operation ('call_ln915', picnic_impl.c:915) to 'matrix_mul' [152]  (1.55 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 1.55ns
The critical path consists of the following:
	'call' operation ('call_ln916', picnic_impl.c:916) to 'matrix_mul' [153]  (1.55 ns)

 <State 16>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c_1_06_i', picnic_impl.c:806->picnic_impl.c:917) with incoming values : ('c[1]', picnic_impl.c:806->picnic_impl.c:917) [156]  (1.35 ns)

 <State 17>: 3.16ns
The critical path consists of the following:
	'add' operation ('add_ln919', picnic_impl.c:919) [479]  (1.81 ns)
	'call' operation ('call_ln919', picnic_impl.c:919) to 'matrix_mul.1' [480]  (1.35 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	'phi' operation ('b[1]') with incoming values : ('b[1]', picnic_impl.c:805->picnic_impl.c:917) [180]  (0 ns)
	'call' operation ('call_ret403_i', picnic_impl.c:813->picnic_impl.c:917) to 'mpc_AND_verify_2' [272]  (8.75 ns)

 <State 19>: 8.56ns
The critical path consists of the following:
	'load' operation ('ldvalue377', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917) on array 'tmp' [195]  (1.75 ns)
	'select' operation ('select_ln54_2', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917) [205]  (0 ns)
	'lshr' operation ('lshr_ln54_6', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917) [210]  (3.31 ns)
	'and' operation ('and_ln54', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917) [212]  (0 ns)
	'lshr' operation ('lshr_ln54', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:804->picnic_impl.c:917) [214]  (2.42 ns)
	'select' operation ('a[1]', picnic_impl.c:804->picnic_impl.c:917) [217]  (1.08 ns)

 <State 20>: 5.19ns
The critical path consists of the following:
	'call' operation ('call_ret403_i', picnic_impl.c:813->picnic_impl.c:917) to 'mpc_AND_verify_2' [272]  (5.19 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret412_i', picnic_impl.c:814->picnic_impl.c:917) to 'mpc_AND_verify_2' [276]  (8.75 ns)

 <State 22>: 5.19ns
The critical path consists of the following:
	'call' operation ('call_ret412_i', picnic_impl.c:814->picnic_impl.c:917) to 'mpc_AND_verify_2' [276]  (5.19 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	'call' operation ('call_ret1_i', picnic_impl.c:815->picnic_impl.c:917) to 'mpc_AND_verify_2' [280]  (8.75 ns)

 <State 24>: 5.19ns
The critical path consists of the following:
	'call' operation ('call_ret1_i', picnic_impl.c:815->picnic_impl.c:917) to 'mpc_AND_verify_2' [280]  (5.19 ns)

 <State 25>: 4.57ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', picnic_impl.c:817->picnic_impl.c:917) [292]  (0 ns)
	'select' operation ('select_ln818', picnic_impl.c:818->picnic_impl.c:917) [299]  (1.08 ns)
	'xor' operation ('xor_ln819', picnic_impl.c:819->picnic_impl.c:917) [375]  (1.08 ns)
	'xor' operation ('val', picnic_impl.c:819->picnic_impl.c:917) [376]  (0 ns)
	'shl' operation ('shl_ln66_7', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917) [397]  (2.42 ns)

 <State 26>: 7.34ns
The critical path consists of the following:
	'load' operation ('ldvalue424', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917) on array 'tmp' [306]  (1.75 ns)
	'select' operation ('select_ln66_2', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917) [316]  (0 ns)
	'lshr' operation ('lshr_ln66', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917) [321]  (3.31 ns)
	'and' operation ('and_ln66_4', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917) [323]  (0 ns)
	'and' operation ('and_ln66', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917) [326]  (0 ns)
	'or' operation ('or_ln66', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917) [327]  (2.28 ns)

 <State 27>: 7.76ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln66_2', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917) [351]  (1.22 ns)
	'select' operation ('select_ln66_10', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917) [358]  (0 ns)
	'shl' operation ('shl_ln66_12', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917) [363]  (2.42 ns)
	'select' operation ('select_ln66_11', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917) [365]  (0 ns)
	'and' operation ('and_ln66_9', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917) [371]  (0 ns)
	'or' operation ('or_ln66_5', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:818->picnic_impl.c:917) [372]  (0.809 ns)
	'select' operation ('select_ln66_13', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917) [388]  (0 ns)
	'lshr' operation ('lshr_ln66_4', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917) [393]  (3.31 ns)

 <State 28>: 2.28ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln66_5', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917) [394]  (0 ns)
	'and' operation ('and_ln66_10', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917) [395]  (0 ns)
	'and' operation ('and_ln66_2', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917) [398]  (0 ns)
	'or' operation ('or_ln66_2', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917) [399]  (2.28 ns)

 <State 29>: 7.76ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln66_4', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917) [400]  (1.22 ns)
	'select' operation ('select_ln66_17', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917) [407]  (0 ns)
	'shl' operation ('shl_ln66_14', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917) [412]  (2.42 ns)
	'select' operation ('select_ln66_18', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917) [414]  (0 ns)
	'and' operation ('and_ln66_13', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917) [420]  (0 ns)
	'or' operation ('or_ln66_7', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:819->picnic_impl.c:917) [421]  (0.809 ns)
	'select' operation ('select_ln66_20', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917) [438]  (0 ns)
	'lshr' operation ('lshr_ln66_7', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917) [443]  (3.31 ns)

 <State 30>: 7.41ns
The critical path consists of the following:
	'xor' operation ('val', picnic_impl.c:820->picnic_impl.c:917) [426]  (0 ns)
	'shl' operation ('shl_ln66_8', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917) [447]  (0 ns)
	'or' operation ('or_ln66_3', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917) [449]  (2.42 ns)
	'shl' operation ('shl_ln66_16', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917) [462]  (2.42 ns)
	'select' operation ('select_ln66_25', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917) [464]  (0 ns)
	'and' operation ('and_ln66_17', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917) [470]  (0 ns)
	'or' operation ('or_ln66_9', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917) [471]  (0.809 ns)
	'store' operation ('store_ln66', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:820->picnic_impl.c:917) of constant <constant:_ssdm_op_Write.bram.i32> on array 'tmp' [472]  (1.75 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 1.35ns
The critical path consists of the following:
	'call' operation ('call_ln920', picnic_impl.c:920) to 'matrix_mul.1' [481]  (1.35 ns)

 <State 33>: 1.66ns
The critical path consists of the following:
	'add' operation ('add_ln926', picnic_impl.c:926) [487]  (1.66 ns)

 <State 34>: 4.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', picnic_impl.c:108->picnic_impl.c:926) [490]  (0 ns)
	'add' operation ('add_ln109_1', picnic_impl.c:109->picnic_impl.c:926) [503]  (1.66 ns)
	'getelementptr' operation ('temp_matrix3_addr_1', picnic_impl.c:109->picnic_impl.c:926) [505]  (0 ns)
	'load' operation ('temp_matrix3_load_1', picnic_impl.c:109->picnic_impl.c:926) on array 'temp_matrix3' [506]  (2.77 ns)

 <State 35>: 5.34ns
The critical path consists of the following:
	'load' operation ('temp_matrix3_load_1', picnic_impl.c:109->picnic_impl.c:926) on array 'temp_matrix3' [506]  (2.77 ns)
	'xor' operation ('xor_ln109_2', picnic_impl.c:109->picnic_impl.c:926) [507]  (0.809 ns)
	'store' operation ('store_ln109', picnic_impl.c:109->picnic_impl.c:926) of constant <constant:_ssdm_op_Write.bram.i32> on array 'tmp' [508]  (1.75 ns)

 <State 36>: 5.34ns
The critical path consists of the following:
	'load' operation ('temp_matrix3_load', picnic_impl.c:109->picnic_impl.c:923) on array 'temp_matrix3' [534]  (2.77 ns)
	'xor' operation ('xor_ln109', picnic_impl.c:109->picnic_impl.c:923) [535]  (0.809 ns)
	'store' operation ('store_ln109', picnic_impl.c:109->picnic_impl.c:923) of constant <constant:_ssdm_op_Write.bram.i32> on array 'tmp' [536]  (1.75 ns)

 <State 37>: 1.55ns
The critical path consists of the following:
	'add' operation ('r', picnic_impl.c:913) [578]  (1.55 ns)

 <State 38>: 5.13ns
The critical path consists of the following:
	'select' operation ('select_ln109_3', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928) [560]  (0.806 ns)
	'add' operation ('add_ln109_6', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928) [562]  (0 ns)
	'add' operation ('add_ln109_7', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928) [563]  (2.57 ns)
	'getelementptr' operation ('tmp_addr_12', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928) [565]  (0 ns)
	'load' operation ('ldvalue499', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928) on array 'tmp' [566]  (1.75 ns)

 <State 39>: 4.32ns
The critical path consists of the following:
	'load' operation ('ldvalue499', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928) on array 'tmp' [566]  (1.75 ns)
	'xor' operation ('xor_ln109_6', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928) [572]  (0.809 ns)
	'store' operation ('store_ln109', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:928) of constant <constant:_ssdm_op_Write.bram.i32> on array 'tmp' [573]  (1.75 ns)

 <State 40>: 3.3ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:932) [583]  (0 ns)
	'add' operation ('add_ln933_1', picnic_impl.c:933) [593]  (1.55 ns)
	'getelementptr' operation ('tmp_addr_8', picnic_impl.c:933) [595]  (0 ns)
	'load' operation ('state_0_load_1', picnic_impl.c:933) on array 'tmp' [596]  (1.75 ns)

 <State 41>: 4.53ns
The critical path consists of the following:
	'load' operation ('state_0_load_1', picnic_impl.c:933) on array 'tmp' [596]  (1.75 ns)
	'store' operation ('store_ln933', picnic_impl.c:933) of variable 'state_0_load_1', picnic_impl.c:933 on array 'view1_outputShare' [597]  (2.77 ns)

 <State 42>: 3.3ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:935) [602]  (0 ns)
	'add' operation ('add_ln936_1', picnic_impl.c:936) [612]  (1.55 ns)
	'getelementptr' operation ('tmp_addr_9', picnic_impl.c:936) [614]  (0 ns)
	'load' operation ('state_1_load_1', picnic_impl.c:936) on array 'tmp' [615]  (1.75 ns)

 <State 43>: 4.53ns
The critical path consists of the following:
	'load' operation ('state_1_load_1', picnic_impl.c:936) on array 'tmp' [615]  (1.75 ns)
	'store' operation ('store_ln936', picnic_impl.c:936) of variable 'state_1_load_1', picnic_impl.c:936 on array 'view2_outputShare' [616]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
