
---------- Begin Simulation Statistics ----------
final_tick                                84811783500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 267306                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687920                       # Number of bytes of host memory used
host_op_rate                                   267831                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   374.10                       # Real time elapsed on the host
host_tick_rate                              226707000                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084812                       # Number of seconds simulated
sim_ticks                                 84811783500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.618004                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095651                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103687                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728077                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478218                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65360                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.696236                       # CPI: cycles per instruction
system.cpu.discardedOps                        190901                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610664                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403432                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001686                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36901284                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.589541                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        169623567                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132722283                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106633                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229831                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          304                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       893660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          312                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1787815                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            312                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84811783500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38021                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72922                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33700                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85188                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85187                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38021                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       353039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 353039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25104640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25104640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123209                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123209    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123209                       # Request fanout histogram
system.membus.respLayer1.occupancy         1151937250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           842065500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84811783500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            537601                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       912772                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           87518                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           356554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          356553                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       537059                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2680581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2681969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       108288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    221883136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              221991424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          106934                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9334016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1001089                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000615                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024798                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1000473     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    616      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1001089                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2574215500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2234032495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1355000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84811783500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               770822                       # number of demand (read+write) hits
system.l2.demand_hits::total                   770941                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 119                       # number of overall hits
system.l2.overall_hits::.cpu.data              770822                       # number of overall hits
system.l2.overall_hits::total                  770941                       # number of overall hits
system.l2.demand_misses::.cpu.inst                423                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             122791                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123214                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               423                       # number of overall misses
system.l2.overall_misses::.cpu.data            122791                       # number of overall misses
system.l2.overall_misses::total                123214                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36426500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11191474000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11227900500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36426500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11191474000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11227900500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           893613                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               894155                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          893613                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              894155                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.780443                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.137410                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.137799                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.780443                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.137410                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.137799                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86114.657210                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91142.461581                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91125.200870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86114.657210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91142.461581                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91125.200870                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               72922                       # number of writebacks
system.l2.writebacks::total                     72922                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        122786                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123209                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       122786                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123209                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32196500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9963274500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9995471000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32196500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9963274500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9995471000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.780443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.137404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.137794                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.780443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.137404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.137794                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76114.657210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81143.408043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81126.143382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76114.657210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81143.408043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81126.143382                       # average overall mshr miss latency
system.l2.replacements                         106934                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       839850                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           839850                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       839850                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       839850                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            271366                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                271366                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85188                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85188                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7923380500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7923380500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        356554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            356554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.238920                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.238920                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93010.523783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93010.523783                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7071510500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7071510500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.238920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.238920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83010.641170                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83010.641170                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36426500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36426500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.780443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86114.657210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86114.657210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32196500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32196500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.780443                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780443                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76114.657210                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76114.657210                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        499456                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            499456                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3268093500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3268093500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       537059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        537059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.070017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.070017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86910.445975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86910.445975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37598                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37598                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2891764000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2891764000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.070007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76912.708123                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76912.708123                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84811783500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15954.772773                       # Cycle average of tags in use
system.l2.tags.total_refs                     1787505                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123318                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.495086                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.514049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        52.380728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15863.877997                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973802                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          665                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9016                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6590                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14423406                       # Number of tag accesses
system.l2.tags.data_accesses                 14423406                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84811783500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15716480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15770624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9334016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9334016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          122785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        72922                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              72922                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            638402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         185310099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             185948501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       638402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           638402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      110055650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            110055650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      110055650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           638402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        185310099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            296004151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    145844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003473782500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8790                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8790                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              450224                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137202                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123209                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72922                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246418                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145844                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9150                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4596311500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1231890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9215899000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18655.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37405.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203130                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116175                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246418                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145844                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    344.356158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.810993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.256135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3522      4.83%      4.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44580     61.16%     65.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4533      6.22%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1702      2.34%     74.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1740      2.39%     76.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1488      2.04%     78.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          831      1.14%     80.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          890      1.22%     81.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13603     18.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72889                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.029124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.298077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.366009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8761     99.67%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           25      0.28%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8790                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.590102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.561460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.001429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6368     72.45%     72.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.34%     72.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2193     24.95%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      0.52%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              139      1.58%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8790                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15768192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9332928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15770752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9334016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       185.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       110.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    185.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    110.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84811725500                       # Total gap between requests
system.mem_ctrls.avgGap                     432423.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15714048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9332928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 638401.856034544995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 185281423.777628719807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 110042822.056678012013                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       245572                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       145844                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27526500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9188372500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1966740452500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32537.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37416.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13485233.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            257654040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136927395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           876991920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          377969760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6694658880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17816817180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17564089440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43725108615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.554641                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  45460156750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2831920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  36519706750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            262844820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139686360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           882132720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          383247180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6694658880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18001126680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17408881440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43772578080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.114345                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45055867500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2831920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36923996000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84811783500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84811783500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050926                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050926                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050926                       # number of overall hits
system.cpu.icache.overall_hits::total         8050926                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          542                       # number of overall misses
system.cpu.icache.overall_misses::total           542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39123000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39123000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39123000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39123000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051468                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051468                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051468                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051468                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72182.656827                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72182.656827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72182.656827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72182.656827                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          542                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38581000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38581000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38581000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38581000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71182.656827                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71182.656827                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71182.656827                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71182.656827                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050926                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050926                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39123000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39123000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051468                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051468                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72182.656827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72182.656827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38581000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38581000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71182.656827                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71182.656827                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84811783500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           205.060608                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051468                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14855.107011                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   205.060608                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.801018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.801018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16103478                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16103478                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84811783500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84811783500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84811783500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51128643                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51128643                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51129178                       # number of overall hits
system.cpu.dcache.overall_hits::total        51129178                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       925481                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         925481                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       933362                       # number of overall misses
system.cpu.dcache.overall_misses::total        933362                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23668206000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23668206000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23668206000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23668206000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52054124                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52054124                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52062540                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52062540                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017779                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017779                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017928                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017928                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25573.951275                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25573.951275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25358.013290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25358.013290                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       839850                       # number of writebacks
system.cpu.dcache.writebacks::total            839850                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35841                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35841                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35841                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35841                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       889640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       889640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       893613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       893613                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20356445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20356445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20689228000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20689228000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017091                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017091                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017164                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017164                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22881.665618                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22881.665618                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23152.335519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23152.335519                       # average overall mshr miss latency
system.cpu.dcache.replacements                 893356                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40568277                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40568277                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       535768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        535768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9719632500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9719632500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41104045                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41104045                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18141.495013                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18141.495013                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2682                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2682                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       533086                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       533086                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9046198000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9046198000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16969.490851                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16969.490851                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10560366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10560366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       389713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       389713                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13948573500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13948573500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035590                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035590                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 35791.912253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35791.912253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       356554                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       356554                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11310247000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11310247000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31720.993174                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31720.993174                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          535                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           535                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7881                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7881                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.936431                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.936431                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3973                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3973                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    332783000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    332783000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.472077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.472077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83761.137679                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83761.137679                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84811783500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.275726                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52022866                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            893612                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.216391                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.275726                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989358                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989358                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105018844                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105018844                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84811783500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84811783500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
