Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Fri May  4 23:23:45 2018
| Host             : idea-PC running 64-bit major release  (build 9200)
| Command          : report_power -file gtx3g_exdes_power_routed.rpt -pb gtx3g_exdes_power_summary_routed.pb -rpx gtx3g_exdes_power_routed.rpx
| Design           : gtx3g_exdes
| Device           : xc7z100iffg900-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.776 |
| Dynamic (W)              | 0.551 |
| Device Static (W)        | 0.225 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 98.6  |
| Junction Temperature (C) | 26.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.015 |       10 |       --- |             --- |
| Slice Logic             |     0.006 |     3824 |       --- |             --- |
|   LUT as Logic          |     0.005 |     1287 |    277400 |            0.46 |
|   Register              |    <0.001 |     1950 |    554800 |            0.35 |
|   CARRY4                |    <0.001 |      116 |     69350 |            0.17 |
|   LUT as Shift Register |    <0.001 |       25 |    108200 |            0.02 |
|   F7/F8 Muxes           |    <0.001 |       61 |    277400 |            0.02 |
|   Others                |     0.000 |      143 |       --- |             --- |
| Signals                 |     0.007 |     2790 |       --- |             --- |
| Block RAM               |     0.001 |      0.5 |       755 |            0.07 |
| I/O                     |     0.029 |       94 |       362 |           25.97 |
| GTX                     |     0.492 |        2 |        16 |           12.50 |
| Static Power            |     0.225 |          |           |                 |
| Total                   |     0.776 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.115 |       0.076 |      0.039 |
| Vccaux    |       1.800 |     0.058 |       0.002 |      0.056 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.005 |       0.004 |      0.001 |
| Vcco18    |       1.800 |     0.010 |       0.009 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.257 |       0.252 |      0.005 |
| MGTAVtt   |       1.200 |     0.161 |       0.151 |      0.010 |
| MGTVccaux |       1.800 |     0.009 |       0.009 |      0.000 |
| Vccpint   |       1.000 |     0.011 |       0.000 |      0.011 |
| Vccpaux   |       1.800 |     0.009 |       0.000 |      0.009 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------+
| Clock                                                                  | Domain                                                                 | Constraint (ns) |
+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------+
| Q0_CLK1_GTREFCLK_PAD_P_IN                                              | Q0_CLK1_GTREFCLK_PAD_P_IN                                              |             6.7 |
| drpclk_in_i                                                            | DRPCLK_IN                                                              |            10.0 |
| gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK | gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_txoutclk_out |             6.7 |
+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------+-----------+
| Name                                                     | Power (W) |
+----------------------------------------------------------+-----------+
| gtx3g_exdes                                              |     0.551 |
|   gt0_frame_check                                        |     0.009 |
|     parity_encoder_inst_2                                |    <0.001 |
|     pattern_gen_inst_2                                   |     0.002 |
|       bram_gen_inst1                                     |    <0.001 |
|       prbs11_gen_inst1                                   |    <0.001 |
|       prbs15_gen_inst1                                   |    <0.001 |
|       prbs20_gen_inst1                                   |    <0.001 |
|       prbs23_gen_inst1                                   |    <0.001 |
|       prbs31_gen_inst1                                   |    <0.001 |
|       prbs7_gen_inst1                                    |    <0.001 |
|       prbs9_gen_inst1                                    |    <0.001 |
|     rx_word_fifo_inst_1                                  |     0.002 |
|       U0                                                 |     0.002 |
|         inst_fifo_gen                                    |     0.002 |
|           gconvfifo.rf                                   |     0.002 |
|             grf.rf                                       |     0.002 |
|               gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                 grss.rsts                                |    <0.001 |
|                 rpntr                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                 gwss.wsts                                |    <0.001 |
|                 wpntr                                    |    <0.001 |
|               gntv_or_sync_fifo.mem                      |     0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                 |     0.001 |
|                   inst_blk_mem_gen                       |     0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen |     0.001 |
|                       valid.cstr                         |     0.001 |
|                         ramloop[0].ram.r                 |     0.001 |
|                           prim_noinit.ram                |     0.001 |
|   gt0_frame_gen                                          |     0.005 |
|     error_insertion_inst_1                               |    <0.001 |
|     parity_encoder_inst_1                                |    <0.001 |
|     pattern_gen_inst_1                                   |     0.002 |
|       bram_gen_inst1                                     |    <0.001 |
|       prbs11_gen_inst1                                   |    <0.001 |
|       prbs15_gen_inst1                                   |    <0.001 |
|       prbs20_gen_inst1                                   |    <0.001 |
|       prbs23_gen_inst1                                   |    <0.001 |
|       prbs31_gen_inst1                                   |    <0.001 |
|       prbs7_gen_inst1                                    |    <0.001 |
|       prbs9_gen_inst1                                    |    <0.001 |
|   gt1_frame_check                                        |     0.002 |
|     rx_word_fifo_inst_1                                  |    <0.001 |
|       U0                                                 |    <0.001 |
|         inst_fifo_gen                                    |    <0.001 |
|           gconvfifo.rf                                   |    <0.001 |
|             grf.rf                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                 grss.rsts                                |    <0.001 |
|                 rpntr                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                 gwss.wsts                                |    <0.001 |
|                 wpntr                                    |    <0.001 |
|   gt1_frame_gen                                          |     0.005 |
|     error_insertion_inst_1                               |    <0.001 |
|     parity_encoder_inst_1                                |    <0.001 |
|     pattern_gen_inst_1                                   |     0.002 |
|       bram_gen_inst1                                     |    <0.001 |
|       prbs11_gen_inst1                                   |    <0.001 |
|       prbs15_gen_inst1                                   |    <0.001 |
|       prbs20_gen_inst1                                   |    <0.001 |
|       prbs23_gen_inst1                                   |    <0.001 |
|       prbs31_gen_inst1                                   |    <0.001 |
|       prbs7_gen_inst1                                    |    <0.001 |
|       prbs9_gen_inst1                                    |    <0.001 |
|   gtx3g_support_i                                        |     0.500 |
|     common0_i                                            |    <0.001 |
|     common_reset_i                                       |    <0.001 |
|     gt_usrclk_source                                     |    <0.001 |
|     gtx3g_init_i                                         |     0.500 |
|       inst                                               |     0.500 |
|         gt0_rxresetfsm_i                                 |     0.002 |
|           sync_RXRESETDONE                               |    <0.001 |
|           sync_data_valid                                |    <0.001 |
|           sync_mmcm_lock_reclocked                       |    <0.001 |
|           sync_qplllock                                  |    <0.001 |
|           sync_run_phase_alignment_int                   |    <0.001 |
|           sync_rx_fsm_reset_done_int                     |    <0.001 |
|           sync_time_out_wait_bypass                      |    <0.001 |
|         gt0_tx_manual_phase_i                            |    <0.001 |
|           cdc[0].sync_TXDLYSRESETDONE                    |    <0.001 |
|           cdc[0].sync_TXPHALIGNDONE                      |    <0.001 |
|           cdc[0].sync_TXPHINITDONE                       |    <0.001 |
|           cdc[1].sync_TXDLYSRESETDONE                    |    <0.001 |
|           cdc[1].sync_TXPHALIGNDONE                      |    <0.001 |
|           cdc[1].sync_TXPHINITDONE                       |    <0.001 |
|         gt0_txresetfsm_i                                 |     0.001 |
|           sync_TXRESETDONE                               |    <0.001 |
|           sync_mmcm_lock_reclocked                       |    <0.001 |
|           sync_qplllock                                  |    <0.001 |
|           sync_run_phase_alignment_int                   |    <0.001 |
|           sync_time_out_wait_bypass                      |    <0.001 |
|           sync_tx_fsm_reset_done_int                     |    <0.001 |
|         gt1_rxresetfsm_i                                 |     0.002 |
|           sync_RXRESETDONE                               |    <0.001 |
|           sync_data_valid                                |    <0.001 |
|           sync_mmcm_lock_reclocked                       |    <0.001 |
|           sync_qplllock                                  |    <0.001 |
|           sync_run_phase_alignment_int                   |    <0.001 |
|           sync_rx_fsm_reset_done_int                     |    <0.001 |
|           sync_time_out_wait_bypass                      |    <0.001 |
|         gt1_txresetfsm_i                                 |     0.001 |
|           sync_TXRESETDONE                               |    <0.001 |
|           sync_mmcm_lock_reclocked                       |    <0.001 |
|           sync_qplllock                                  |    <0.001 |
|           sync_run_phase_alignment_int                   |    <0.001 |
|           sync_time_out_wait_bypass                      |    <0.001 |
|           sync_tx_fsm_reset_done_int                     |    <0.001 |
|         gtx3g_i                                          |     0.492 |
|           gt0_gtx3g_i                                    |     0.247 |
|           gt1_gtx3g_i                                    |     0.246 |
+----------------------------------------------------------+-----------+


