<html><body><samp><pre>
<!@TC:1646828841>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Wed Mar 09 14:27:21 2022

#Implementation: tens_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1646828841> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1646828841> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1646828841> | Setting time resolution to ps
@N: : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:6:7:6:10:@N::@XP_MSG">Top.vhd(6)</a><!@TM:1646828841> | Top entity is set to TOP.
File C:\lscc\iCEcube2.2020.12\synpbase\bin64\c_vhdl.exe changed - recompiling
File C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\location.map changed - recompiling
File C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd changed - recompiling
File C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\snps_haps_pkg.vhd changed - recompiling
File C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std1164.vhd changed - recompiling
File C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\numeric.vhd changed - recompiling
File C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\umr_capim.vhd changed - recompiling
File C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\arith.vhd changed - recompiling
File C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\unsigned.vhd changed - recompiling
File C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\hyperents.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccio_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccinaux_vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd changed - recompiling
<a name=error3></a><font color=red>@E:<a href="@E:CD614:@XP_HELP">CD614</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:33:2:33:4:@E:CD614:@XP_MSG">Top.vhd(33)</a><!@TM:1646828841> | separator required between number and identifier</font>
<a name=error4></a><font color=red>@E:<a href="@E:CD492:@XP_HELP">CD492</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:33:5:33:6:@E:CD492:@XP_MSG">Top.vhd(33)</a><!@TM:1646828841> | character '_' is not allowed as the first character</font>
<a name=error5></a><font color=red>@E:<a href="@E:CD213:@XP_HELP">CD213</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:186:1:186:10:@E:CD213:@XP_MSG">Top.vhd(186)</a><!@TM:1646828841> | Undefined identifier</font>
<a name=error6></a><font color=red>@E:<a href="@E:CD213:@XP_HELP">CD213</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:187:1:187:10:@E:CD213:@XP_MSG">Top.vhd(187)</a><!@TM:1646828841> | Undefined identifier</font>
<a name=error7></a><font color=red>@E:<a href="@E:CD213:@XP_HELP">CD213</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:188:1:188:12:@E:CD213:@XP_MSG">Top.vhd(188)</a><!@TM:1646828841> | Undefined identifier</font>
<a name=error8></a><font color=red>@E:<a href="@E:CD213:@XP_HELP">CD213</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:189:1:189:8:@E:CD213:@XP_MSG">Top.vhd(189)</a><!@TM:1646828841> | Undefined identifier</font>
<a name=error9></a><font color=red>@E:<a href="@E:CD213:@XP_HELP">CD213</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:191:1:191:9:@E:CD213:@XP_MSG">Top.vhd(191)</a><!@TM:1646828841> | Undefined identifier</font>
<a name=error10></a><font color=red>@E:<a href="@E:CD213:@XP_HELP">CD213</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:192:1:192:7:@E:CD213:@XP_MSG">Top.vhd(192)</a><!@TM:1646828841> | Undefined identifier</font>
<a name=error11></a><font color=red>@E:<a href="@E:CD213:@XP_HELP">CD213</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:193:4:193:12:@E:CD213:@XP_MSG">Top.vhd(193)</a><!@TM:1646828841> | Undefined identifier</font>
<a name=error12></a><font color=red>@E:<a href="@E:CD213:@XP_HELP">CD213</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:194:1:194:10:@E:CD213:@XP_MSG">Top.vhd(194)</a><!@TM:1646828841> | Undefined identifier</font>
<a name=error13></a><font color=red>@E:<a href="@E:CD213:@XP_HELP">CD213</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:195:1:195:8:@E:CD213:@XP_MSG">Top.vhd(195)</a><!@TM:1646828841> | Undefined identifier</font>
<a name=error14></a><font color=red>@E:<a href="@E:CD213:@XP_HELP">CD213</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:196:1:196:9:@E:CD213:@XP_MSG">Top.vhd(196)</a><!@TM:1646828841> | Undefined identifier</font>
<a name=error15></a><font color=red>@E:<a href="@E:CD213:@XP_HELP">CD213</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:197:1:197:10:@E:CD213:@XP_MSG">Top.vhd(197)</a><!@TM:1646828841> | Undefined identifier</font>
<a name=error16></a><font color=red>@E:<a href="@E:CD255:@XP_HELP">CD255</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:200:55:200:56:@E:CD255:@XP_MSG">Top.vhd(200)</a><!@TM:1646828841> | No identifier "slp_s3n" in scope</font>
<a name=error17></a><font color=red>@E:<a href="@E:CD255:@XP_HELP">CD255</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:200:55:200:56:@E:CD255:@XP_MSG">Top.vhd(200)</a><!@TM:1646828841> | Too many errors - aborting.</font>
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 09 14:27:21 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 09 14:27:21 2022

###########################################################]

</pre></samp></body></html>
