-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity em2calo_drvals_525_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    hadcalo_0_hwEta_V_r : IN STD_LOGIC_VECTOR (8 downto 0);
    hadcalo_1_hwEta_V_r : IN STD_LOGIC_VECTOR (8 downto 0);
    hadcalo_2_hwEta_V_r : IN STD_LOGIC_VECTOR (8 downto 0);
    hadcalo_3_hwEta_V_r : IN STD_LOGIC_VECTOR (8 downto 0);
    hadcalo_4_hwEta_V_r : IN STD_LOGIC_VECTOR (8 downto 0);
    hadcalo_0_hwPhi_V_r : IN STD_LOGIC_VECTOR (8 downto 0);
    hadcalo_1_hwPhi_V_r : IN STD_LOGIC_VECTOR (8 downto 0);
    hadcalo_2_hwPhi_V_r : IN STD_LOGIC_VECTOR (8 downto 0);
    hadcalo_3_hwPhi_V_r : IN STD_LOGIC_VECTOR (8 downto 0);
    hadcalo_4_hwPhi_V_r : IN STD_LOGIC_VECTOR (8 downto 0);
    hadcalo_0_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_1_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_2_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_3_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_4_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_0_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_1_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_2_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_3_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_4_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_0_hwEta_V_re : IN STD_LOGIC_VECTOR (8 downto 0);
    emcalo_1_hwEta_V_re : IN STD_LOGIC_VECTOR (8 downto 0);
    emcalo_2_hwEta_V_re : IN STD_LOGIC_VECTOR (8 downto 0);
    emcalo_3_hwEta_V_re : IN STD_LOGIC_VECTOR (8 downto 0);
    emcalo_4_hwEta_V_re : IN STD_LOGIC_VECTOR (8 downto 0);
    emcalo_0_hwPhi_V_re : IN STD_LOGIC_VECTOR (8 downto 0);
    emcalo_1_hwPhi_V_re : IN STD_LOGIC_VECTOR (8 downto 0);
    emcalo_2_hwPhi_V_re : IN STD_LOGIC_VECTOR (8 downto 0);
    emcalo_3_hwPhi_V_re : IN STD_LOGIC_VECTOR (8 downto 0);
    emcalo_4_hwPhi_V_re : IN STD_LOGIC_VECTOR (8 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (9 downto 0) );
end;


architecture behav of em2calo_drvals_525_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_20D : STD_LOGIC_VECTOR (9 downto 0) := "1000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal emcalo_2_hwPhi_V_re_1_reg_1077 : STD_LOGIC_VECTOR (8 downto 0);
    signal emcalo_2_hwEta_V_re_1_reg_1086 : STD_LOGIC_VECTOR (8 downto 0);
    signal hadcalo_4_hwPhi_V_r_2_reg_1095 : STD_LOGIC_VECTOR (8 downto 0);
    signal hadcalo_3_hwPhi_V_r_2_reg_1104 : STD_LOGIC_VECTOR (8 downto 0);
    signal hadcalo_2_hwPhi_V_r_2_reg_1113 : STD_LOGIC_VECTOR (8 downto 0);
    signal hadcalo_1_hwPhi_V_r_2_reg_1122 : STD_LOGIC_VECTOR (8 downto 0);
    signal hadcalo_0_hwPhi_V_r_2_reg_1131 : STD_LOGIC_VECTOR (8 downto 0);
    signal hadcalo_4_hwEta_V_r_2_reg_1140 : STD_LOGIC_VECTOR (8 downto 0);
    signal hadcalo_3_hwEta_V_r_2_reg_1149 : STD_LOGIC_VECTOR (8 downto 0);
    signal hadcalo_2_hwEta_V_r_2_reg_1158 : STD_LOGIC_VECTOR (8 downto 0);
    signal hadcalo_1_hwEta_V_r_2_reg_1167 : STD_LOGIC_VECTOR (8 downto 0);
    signal hadcalo_0_hwEta_V_r_2_reg_1176 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_13_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_1185 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_13_reg_1185 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_13_reg_1185 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_13_reg_1185 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_0_1_fu_727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_0_1_reg_1189 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_0_1_reg_1189 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_0_1_reg_1189 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_0_1_reg_1189 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_0_2_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_0_2_reg_1193 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_0_2_reg_1193 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_0_2_reg_1193 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_0_2_reg_1193 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_0_3_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_0_3_reg_1197 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_0_3_reg_1197 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_0_3_reg_1197 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_0_3_reg_1197 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_0_4_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_0_4_reg_1201 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_0_4_reg_1201 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_0_4_reg_1201 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_0_4_reg_1201 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_1_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_1_reg_1205 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_1_reg_1205 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_1_reg_1205 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_1_reg_1205 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_1_1_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_1_1_reg_1209 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_1_1_reg_1209 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_1_1_reg_1209 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_1_1_reg_1209 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_1_2_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_1_2_reg_1213 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_1_2_reg_1213 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_1_2_reg_1213 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_1_2_reg_1213 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_1_3_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_1_3_reg_1217 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_1_3_reg_1217 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_1_3_reg_1217 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_1_3_reg_1217 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_1_4_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_1_4_reg_1221 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_1_4_reg_1221 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_1_4_reg_1221 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_1_4_reg_1221 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_2_fu_809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_2_reg_1225 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_2_reg_1225 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_2_reg_1225 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_2_reg_1225 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_2_1_fu_815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_2_1_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_2_1_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_2_1_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_2_1_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_2_2_fu_821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_2_2_reg_1233 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_2_2_reg_1233 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_2_2_reg_1233 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_2_2_reg_1233 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_2_3_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_2_3_reg_1237 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_2_3_reg_1237 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_2_3_reg_1237 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_2_3_reg_1237 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_2_4_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_2_4_reg_1241 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_2_4_reg_1241 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_2_4_reg_1241 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_2_4_reg_1241 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_3_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_3_reg_1245 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_3_reg_1245 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_3_reg_1245 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_3_reg_1245 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_3_1_fu_859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_3_1_reg_1249 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_3_1_reg_1249 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_3_1_reg_1249 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_3_1_reg_1249 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_3_2_fu_865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_3_2_reg_1253 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_3_2_reg_1253 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_3_2_reg_1253 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_3_2_reg_1253 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_3_3_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_3_3_reg_1257 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_3_3_reg_1257 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_3_3_reg_1257 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_3_3_reg_1257 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_3_4_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_3_4_reg_1261 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_3_4_reg_1261 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_3_4_reg_1261 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_3_4_reg_1261 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_4_fu_897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_4_reg_1265 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_4_reg_1265 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_4_reg_1265 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_4_reg_1265 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_4_1_fu_903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_4_1_reg_1269 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_4_1_reg_1269 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_4_1_reg_1269 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_4_1_reg_1269 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_4_2_fu_909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_4_2_reg_1273 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_4_2_reg_1273 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_4_2_reg_1273 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_4_2_reg_1273 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_4_3_fu_915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_4_3_reg_1277 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_4_3_reg_1277 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_4_3_reg_1277 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_4_3_reg_1277 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_4_4_fu_921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_4_4_reg_1281 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_129_4_4_reg_1281 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_tmp_129_4_4_reg_1281 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_tmp_129_4_4_reg_1281 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dr2_int_cap_10_s_fu_531_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_reg_1285 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_543_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_0_1_reg_1290 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_555_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_0_2_reg_1295 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_567_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_0_3_reg_1300 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_579_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_0_4_reg_1305 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_591_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_1_reg_1310 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_603_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_1_1_reg_1315 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_615_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_1_2_reg_1320 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_627_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_1_3_reg_1325 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_639_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_1_4_reg_1330 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_651_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_2_reg_1335 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_663_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_2_1_reg_1340 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_675_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_2_2_reg_1345 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_2_3_reg_1350 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_2_4_reg_1355 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_3_reg_1360 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_3_1_reg_1365 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_3_2_reg_1370 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_3_3_reg_1375 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_3_4_reg_1380 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_4_reg_1385 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_4_1_reg_1390 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_4_2_reg_1395 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_4_3_reg_1400 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_4_4_reg_1405 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0_preg : STD_LOGIC := '0';
    signal ap_port_reg_emcalo_3_hwEta_V_re : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_emcalo_4_hwEta_V_re : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_emcalo_3_hwPhi_V_re : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_emcalo_4_hwPhi_V_re : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_531_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_531_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_531_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_531_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_531_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_543_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_543_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_543_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_543_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_543_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_555_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_555_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_555_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_555_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_555_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_567_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_567_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_567_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_567_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_567_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_579_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_579_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_579_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_579_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_579_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_591_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_591_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_591_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_591_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_591_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_603_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_603_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_603_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_603_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_603_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_615_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_615_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_615_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_615_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_615_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_627_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_627_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_627_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_627_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_627_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_639_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_639_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_639_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_639_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_639_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_651_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_651_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_651_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_651_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_651_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_663_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_663_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_663_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_663_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_10_s_fu_663_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_675_ap_ce : STD_LOGIC;
    signal ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_reg_256 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_reg_256 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_1_reg_267 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_1_reg_267 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_2_reg_278 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_2_reg_278 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_3_reg_289 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_3_reg_289 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_8_reg_300 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_8_reg_300 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_4_reg_311 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_4_reg_311 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_5_reg_322 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_5_reg_322 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_6_reg_333 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_6_reg_333 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_7_reg_344 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_7_reg_344 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_24_reg_355 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_24_reg_355 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_9_reg_366 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_9_reg_366 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_10_reg_377 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_10_reg_377 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_11_reg_388 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_11_reg_388 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_emcalo_drval_12_phi_fu_403_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_emcalo_drval_13_phi_fu_414_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_emcalo_drval_14_phi_fu_425_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_emcalo_drval_15_phi_fu_436_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_emcalo_drval_16_phi_fu_447_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_emcalo_drval_17_phi_fu_458_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_emcalo_drval_18_phi_fu_469_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_emcalo_drval_19_phi_fu_480_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_emcalo_drval_20_phi_fu_491_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_emcalo_drval_21_phi_fu_502_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_emcalo_drval_22_phi_fu_513_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_emcalo_drval_23_phi_fu_524_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_707_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_fu_717_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_751_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_1_fu_761_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_795_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_2_fu_805_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_fu_839_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_3_fu_849_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_fu_883_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_4_fu_893_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_pipeline_idle_pp0 : STD_LOGIC;

    component dr2_int_cap_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        eta1_V : IN STD_LOGIC_VECTOR (8 downto 0);
        phi1_V : IN STD_LOGIC_VECTOR (8 downto 0);
        eta2_V : IN STD_LOGIC_VECTOR (8 downto 0);
        phi2_V : IN STD_LOGIC_VECTOR (8 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_dr2_int_cap_10_s_fu_531 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_531_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_531_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_531_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_531_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_531_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_531_ap_ce);

    grp_dr2_int_cap_10_s_fu_543 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_543_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_543_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_543_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_543_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_543_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_543_ap_ce);

    grp_dr2_int_cap_10_s_fu_555 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_555_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_555_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_555_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_555_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_555_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_555_ap_ce);

    grp_dr2_int_cap_10_s_fu_567 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_567_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_567_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_567_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_567_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_567_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_567_ap_ce);

    grp_dr2_int_cap_10_s_fu_579 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_579_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_579_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_579_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_579_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_579_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_579_ap_ce);

    grp_dr2_int_cap_10_s_fu_591 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_591_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_591_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_591_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_591_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_591_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_591_ap_ce);

    grp_dr2_int_cap_10_s_fu_603 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_603_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_603_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_603_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_603_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_603_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_603_ap_ce);

    grp_dr2_int_cap_10_s_fu_615 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_615_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_615_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_615_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_615_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_615_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_615_ap_ce);

    grp_dr2_int_cap_10_s_fu_627 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_627_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_627_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_627_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_627_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_627_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_627_ap_ce);

    grp_dr2_int_cap_10_s_fu_639 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_639_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_639_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_639_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_639_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_639_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_639_ap_ce);

    grp_dr2_int_cap_10_s_fu_651 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_651_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_651_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_651_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_651_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_651_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_651_ap_ce);

    grp_dr2_int_cap_10_s_fu_663 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_663_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_663_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_663_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_663_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_663_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_663_ap_ce);

    grp_dr2_int_cap_10_s_fu_675 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => emcalo_2_hwEta_V_re,
        phi1_V => emcalo_2_hwPhi_V_re,
        eta2_V => hadcalo_2_hwEta_V_r,
        phi2_V => hadcalo_2_hwPhi_V_r,
        ap_return => grp_dr2_int_cap_10_s_fu_675_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_675_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_preg <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter0_preg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter3)))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_10_reg_377_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if (not((ap_pipeline_reg_pp0_iter3_tmp_129_2_1_reg_1229 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_10_reg_377 <= op2_V_assign_0_2_1_reg_1340;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_10_reg_377 <= ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_10_reg_377;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_11_reg_388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if (not((ap_pipeline_reg_pp0_iter3_tmp_129_2_2_reg_1233 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_11_reg_388 <= op2_V_assign_0_2_2_reg_1345;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_11_reg_388 <= ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_11_reg_388;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_1_reg_267_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if (not((ap_pipeline_reg_pp0_iter3_tmp_129_0_1_reg_1189 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_1_reg_267 <= op2_V_assign_0_0_1_reg_1290;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_1_reg_267 <= ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_1_reg_267;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_24_reg_355_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if (not((ap_pipeline_reg_pp0_iter3_tmp_129_1_4_reg_1221 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_24_reg_355 <= op2_V_assign_0_1_4_reg_1330;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_24_reg_355 <= ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_24_reg_355;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_2_reg_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if (not((ap_pipeline_reg_pp0_iter3_tmp_129_0_2_reg_1193 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_2_reg_278 <= op2_V_assign_0_0_2_reg_1295;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_2_reg_278 <= ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_2_reg_278;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_3_reg_289_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if (not((ap_pipeline_reg_pp0_iter3_tmp_129_0_3_reg_1197 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_3_reg_289 <= op2_V_assign_0_0_3_reg_1300;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_3_reg_289 <= ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_3_reg_289;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_4_reg_311_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if (not((ap_pipeline_reg_pp0_iter3_tmp_129_1_reg_1205 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_4_reg_311 <= op2_V_assign_0_1_reg_1310;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_4_reg_311 <= ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_4_reg_311;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_5_reg_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if (not((ap_pipeline_reg_pp0_iter3_tmp_129_1_1_reg_1209 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_5_reg_322 <= op2_V_assign_0_1_1_reg_1315;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_5_reg_322 <= ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_5_reg_322;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_6_reg_333_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if (not((ap_pipeline_reg_pp0_iter3_tmp_129_1_2_reg_1213 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_6_reg_333 <= op2_V_assign_0_1_2_reg_1320;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_6_reg_333 <= ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_6_reg_333;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_7_reg_344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if (not((ap_pipeline_reg_pp0_iter3_tmp_129_1_3_reg_1217 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_7_reg_344 <= op2_V_assign_0_1_3_reg_1325;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_7_reg_344 <= ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_7_reg_344;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_8_reg_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if (not((ap_pipeline_reg_pp0_iter3_tmp_129_0_4_reg_1201 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_8_reg_300 <= op2_V_assign_0_0_4_reg_1305;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_8_reg_300 <= ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_8_reg_300;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_9_reg_366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if (not((ap_pipeline_reg_pp0_iter3_tmp_129_2_reg_1225 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_9_reg_366 <= op2_V_assign_0_2_reg_1335;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_9_reg_366 <= ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_9_reg_366;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_reg_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if (not((ap_pipeline_reg_pp0_iter3_tmp_13_reg_1185 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_reg_256 <= op2_V_assign_reg_1285;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_reg_256 <= ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_reg_256;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                ap_pipeline_reg_pp0_iter1_tmp_129_0_1_reg_1189 <= tmp_129_0_1_reg_1189;
                ap_pipeline_reg_pp0_iter1_tmp_129_0_2_reg_1193 <= tmp_129_0_2_reg_1193;
                ap_pipeline_reg_pp0_iter1_tmp_129_0_3_reg_1197 <= tmp_129_0_3_reg_1197;
                ap_pipeline_reg_pp0_iter1_tmp_129_0_4_reg_1201 <= tmp_129_0_4_reg_1201;
                ap_pipeline_reg_pp0_iter1_tmp_129_1_1_reg_1209 <= tmp_129_1_1_reg_1209;
                ap_pipeline_reg_pp0_iter1_tmp_129_1_2_reg_1213 <= tmp_129_1_2_reg_1213;
                ap_pipeline_reg_pp0_iter1_tmp_129_1_3_reg_1217 <= tmp_129_1_3_reg_1217;
                ap_pipeline_reg_pp0_iter1_tmp_129_1_4_reg_1221 <= tmp_129_1_4_reg_1221;
                ap_pipeline_reg_pp0_iter1_tmp_129_1_reg_1205 <= tmp_129_1_reg_1205;
                ap_pipeline_reg_pp0_iter1_tmp_129_2_1_reg_1229 <= tmp_129_2_1_reg_1229;
                ap_pipeline_reg_pp0_iter1_tmp_129_2_2_reg_1233 <= tmp_129_2_2_reg_1233;
                ap_pipeline_reg_pp0_iter1_tmp_129_2_3_reg_1237 <= tmp_129_2_3_reg_1237;
                ap_pipeline_reg_pp0_iter1_tmp_129_2_4_reg_1241 <= tmp_129_2_4_reg_1241;
                ap_pipeline_reg_pp0_iter1_tmp_129_2_reg_1225 <= tmp_129_2_reg_1225;
                ap_pipeline_reg_pp0_iter1_tmp_129_3_1_reg_1249 <= tmp_129_3_1_reg_1249;
                ap_pipeline_reg_pp0_iter1_tmp_129_3_2_reg_1253 <= tmp_129_3_2_reg_1253;
                ap_pipeline_reg_pp0_iter1_tmp_129_3_3_reg_1257 <= tmp_129_3_3_reg_1257;
                ap_pipeline_reg_pp0_iter1_tmp_129_3_4_reg_1261 <= tmp_129_3_4_reg_1261;
                ap_pipeline_reg_pp0_iter1_tmp_129_3_reg_1245 <= tmp_129_3_reg_1245;
                ap_pipeline_reg_pp0_iter1_tmp_129_4_1_reg_1269 <= tmp_129_4_1_reg_1269;
                ap_pipeline_reg_pp0_iter1_tmp_129_4_2_reg_1273 <= tmp_129_4_2_reg_1273;
                ap_pipeline_reg_pp0_iter1_tmp_129_4_3_reg_1277 <= tmp_129_4_3_reg_1277;
                ap_pipeline_reg_pp0_iter1_tmp_129_4_4_reg_1281 <= tmp_129_4_4_reg_1281;
                ap_pipeline_reg_pp0_iter1_tmp_129_4_reg_1265 <= tmp_129_4_reg_1265;
                ap_pipeline_reg_pp0_iter1_tmp_13_reg_1185 <= tmp_13_reg_1185;
                ap_pipeline_reg_pp0_iter2_tmp_129_0_1_reg_1189 <= ap_pipeline_reg_pp0_iter1_tmp_129_0_1_reg_1189;
                ap_pipeline_reg_pp0_iter2_tmp_129_0_2_reg_1193 <= ap_pipeline_reg_pp0_iter1_tmp_129_0_2_reg_1193;
                ap_pipeline_reg_pp0_iter2_tmp_129_0_3_reg_1197 <= ap_pipeline_reg_pp0_iter1_tmp_129_0_3_reg_1197;
                ap_pipeline_reg_pp0_iter2_tmp_129_0_4_reg_1201 <= ap_pipeline_reg_pp0_iter1_tmp_129_0_4_reg_1201;
                ap_pipeline_reg_pp0_iter2_tmp_129_1_1_reg_1209 <= ap_pipeline_reg_pp0_iter1_tmp_129_1_1_reg_1209;
                ap_pipeline_reg_pp0_iter2_tmp_129_1_2_reg_1213 <= ap_pipeline_reg_pp0_iter1_tmp_129_1_2_reg_1213;
                ap_pipeline_reg_pp0_iter2_tmp_129_1_3_reg_1217 <= ap_pipeline_reg_pp0_iter1_tmp_129_1_3_reg_1217;
                ap_pipeline_reg_pp0_iter2_tmp_129_1_4_reg_1221 <= ap_pipeline_reg_pp0_iter1_tmp_129_1_4_reg_1221;
                ap_pipeline_reg_pp0_iter2_tmp_129_1_reg_1205 <= ap_pipeline_reg_pp0_iter1_tmp_129_1_reg_1205;
                ap_pipeline_reg_pp0_iter2_tmp_129_2_1_reg_1229 <= ap_pipeline_reg_pp0_iter1_tmp_129_2_1_reg_1229;
                ap_pipeline_reg_pp0_iter2_tmp_129_2_2_reg_1233 <= ap_pipeline_reg_pp0_iter1_tmp_129_2_2_reg_1233;
                ap_pipeline_reg_pp0_iter2_tmp_129_2_3_reg_1237 <= ap_pipeline_reg_pp0_iter1_tmp_129_2_3_reg_1237;
                ap_pipeline_reg_pp0_iter2_tmp_129_2_4_reg_1241 <= ap_pipeline_reg_pp0_iter1_tmp_129_2_4_reg_1241;
                ap_pipeline_reg_pp0_iter2_tmp_129_2_reg_1225 <= ap_pipeline_reg_pp0_iter1_tmp_129_2_reg_1225;
                ap_pipeline_reg_pp0_iter2_tmp_129_3_1_reg_1249 <= ap_pipeline_reg_pp0_iter1_tmp_129_3_1_reg_1249;
                ap_pipeline_reg_pp0_iter2_tmp_129_3_2_reg_1253 <= ap_pipeline_reg_pp0_iter1_tmp_129_3_2_reg_1253;
                ap_pipeline_reg_pp0_iter2_tmp_129_3_3_reg_1257 <= ap_pipeline_reg_pp0_iter1_tmp_129_3_3_reg_1257;
                ap_pipeline_reg_pp0_iter2_tmp_129_3_4_reg_1261 <= ap_pipeline_reg_pp0_iter1_tmp_129_3_4_reg_1261;
                ap_pipeline_reg_pp0_iter2_tmp_129_3_reg_1245 <= ap_pipeline_reg_pp0_iter1_tmp_129_3_reg_1245;
                ap_pipeline_reg_pp0_iter2_tmp_129_4_1_reg_1269 <= ap_pipeline_reg_pp0_iter1_tmp_129_4_1_reg_1269;
                ap_pipeline_reg_pp0_iter2_tmp_129_4_2_reg_1273 <= ap_pipeline_reg_pp0_iter1_tmp_129_4_2_reg_1273;
                ap_pipeline_reg_pp0_iter2_tmp_129_4_3_reg_1277 <= ap_pipeline_reg_pp0_iter1_tmp_129_4_3_reg_1277;
                ap_pipeline_reg_pp0_iter2_tmp_129_4_4_reg_1281 <= ap_pipeline_reg_pp0_iter1_tmp_129_4_4_reg_1281;
                ap_pipeline_reg_pp0_iter2_tmp_129_4_reg_1265 <= ap_pipeline_reg_pp0_iter1_tmp_129_4_reg_1265;
                ap_pipeline_reg_pp0_iter2_tmp_13_reg_1185 <= ap_pipeline_reg_pp0_iter1_tmp_13_reg_1185;
                ap_pipeline_reg_pp0_iter3_tmp_129_0_1_reg_1189 <= ap_pipeline_reg_pp0_iter2_tmp_129_0_1_reg_1189;
                ap_pipeline_reg_pp0_iter3_tmp_129_0_2_reg_1193 <= ap_pipeline_reg_pp0_iter2_tmp_129_0_2_reg_1193;
                ap_pipeline_reg_pp0_iter3_tmp_129_0_3_reg_1197 <= ap_pipeline_reg_pp0_iter2_tmp_129_0_3_reg_1197;
                ap_pipeline_reg_pp0_iter3_tmp_129_0_4_reg_1201 <= ap_pipeline_reg_pp0_iter2_tmp_129_0_4_reg_1201;
                ap_pipeline_reg_pp0_iter3_tmp_129_1_1_reg_1209 <= ap_pipeline_reg_pp0_iter2_tmp_129_1_1_reg_1209;
                ap_pipeline_reg_pp0_iter3_tmp_129_1_2_reg_1213 <= ap_pipeline_reg_pp0_iter2_tmp_129_1_2_reg_1213;
                ap_pipeline_reg_pp0_iter3_tmp_129_1_3_reg_1217 <= ap_pipeline_reg_pp0_iter2_tmp_129_1_3_reg_1217;
                ap_pipeline_reg_pp0_iter3_tmp_129_1_4_reg_1221 <= ap_pipeline_reg_pp0_iter2_tmp_129_1_4_reg_1221;
                ap_pipeline_reg_pp0_iter3_tmp_129_1_reg_1205 <= ap_pipeline_reg_pp0_iter2_tmp_129_1_reg_1205;
                ap_pipeline_reg_pp0_iter3_tmp_129_2_1_reg_1229 <= ap_pipeline_reg_pp0_iter2_tmp_129_2_1_reg_1229;
                ap_pipeline_reg_pp0_iter3_tmp_129_2_2_reg_1233 <= ap_pipeline_reg_pp0_iter2_tmp_129_2_2_reg_1233;
                ap_pipeline_reg_pp0_iter3_tmp_129_2_3_reg_1237 <= ap_pipeline_reg_pp0_iter2_tmp_129_2_3_reg_1237;
                ap_pipeline_reg_pp0_iter3_tmp_129_2_4_reg_1241 <= ap_pipeline_reg_pp0_iter2_tmp_129_2_4_reg_1241;
                ap_pipeline_reg_pp0_iter3_tmp_129_2_reg_1225 <= ap_pipeline_reg_pp0_iter2_tmp_129_2_reg_1225;
                ap_pipeline_reg_pp0_iter3_tmp_129_3_1_reg_1249 <= ap_pipeline_reg_pp0_iter2_tmp_129_3_1_reg_1249;
                ap_pipeline_reg_pp0_iter3_tmp_129_3_2_reg_1253 <= ap_pipeline_reg_pp0_iter2_tmp_129_3_2_reg_1253;
                ap_pipeline_reg_pp0_iter3_tmp_129_3_3_reg_1257 <= ap_pipeline_reg_pp0_iter2_tmp_129_3_3_reg_1257;
                ap_pipeline_reg_pp0_iter3_tmp_129_3_4_reg_1261 <= ap_pipeline_reg_pp0_iter2_tmp_129_3_4_reg_1261;
                ap_pipeline_reg_pp0_iter3_tmp_129_3_reg_1245 <= ap_pipeline_reg_pp0_iter2_tmp_129_3_reg_1245;
                ap_pipeline_reg_pp0_iter3_tmp_129_4_1_reg_1269 <= ap_pipeline_reg_pp0_iter2_tmp_129_4_1_reg_1269;
                ap_pipeline_reg_pp0_iter3_tmp_129_4_2_reg_1273 <= ap_pipeline_reg_pp0_iter2_tmp_129_4_2_reg_1273;
                ap_pipeline_reg_pp0_iter3_tmp_129_4_3_reg_1277 <= ap_pipeline_reg_pp0_iter2_tmp_129_4_3_reg_1277;
                ap_pipeline_reg_pp0_iter3_tmp_129_4_4_reg_1281 <= ap_pipeline_reg_pp0_iter2_tmp_129_4_4_reg_1281;
                ap_pipeline_reg_pp0_iter3_tmp_129_4_reg_1265 <= ap_pipeline_reg_pp0_iter2_tmp_129_4_reg_1265;
                ap_pipeline_reg_pp0_iter3_tmp_13_reg_1185 <= ap_pipeline_reg_pp0_iter2_tmp_13_reg_1185;
                emcalo_2_hwEta_V_re_1_reg_1086 <= emcalo_2_hwEta_V_re;
                emcalo_2_hwPhi_V_re_1_reg_1077 <= emcalo_2_hwPhi_V_re;
                hadcalo_0_hwEta_V_r_2_reg_1176 <= hadcalo_0_hwEta_V_r;
                hadcalo_0_hwPhi_V_r_2_reg_1131 <= hadcalo_0_hwPhi_V_r;
                hadcalo_1_hwEta_V_r_2_reg_1167 <= hadcalo_1_hwEta_V_r;
                hadcalo_1_hwPhi_V_r_2_reg_1122 <= hadcalo_1_hwPhi_V_r;
                hadcalo_2_hwEta_V_r_2_reg_1158 <= hadcalo_2_hwEta_V_r;
                hadcalo_2_hwPhi_V_r_2_reg_1113 <= hadcalo_2_hwPhi_V_r;
                hadcalo_3_hwEta_V_r_2_reg_1149 <= hadcalo_3_hwEta_V_r;
                hadcalo_3_hwPhi_V_r_2_reg_1104 <= hadcalo_3_hwPhi_V_r;
                hadcalo_4_hwEta_V_r_2_reg_1140 <= hadcalo_4_hwEta_V_r;
                hadcalo_4_hwPhi_V_r_2_reg_1095 <= hadcalo_4_hwPhi_V_r;
                tmp_129_0_1_reg_1189 <= tmp_129_0_1_fu_727_p2;
                tmp_129_0_2_reg_1193 <= tmp_129_0_2_fu_733_p2;
                tmp_129_0_3_reg_1197 <= tmp_129_0_3_fu_739_p2;
                tmp_129_0_4_reg_1201 <= tmp_129_0_4_fu_745_p2;
                tmp_129_1_1_reg_1209 <= tmp_129_1_1_fu_771_p2;
                tmp_129_1_2_reg_1213 <= tmp_129_1_2_fu_777_p2;
                tmp_129_1_3_reg_1217 <= tmp_129_1_3_fu_783_p2;
                tmp_129_1_4_reg_1221 <= tmp_129_1_4_fu_789_p2;
                tmp_129_1_reg_1205 <= tmp_129_1_fu_765_p2;
                tmp_129_2_1_reg_1229 <= tmp_129_2_1_fu_815_p2;
                tmp_129_2_2_reg_1233 <= tmp_129_2_2_fu_821_p2;
                tmp_129_2_3_reg_1237 <= tmp_129_2_3_fu_827_p2;
                tmp_129_2_4_reg_1241 <= tmp_129_2_4_fu_833_p2;
                tmp_129_2_reg_1225 <= tmp_129_2_fu_809_p2;
                tmp_129_3_1_reg_1249 <= tmp_129_3_1_fu_859_p2;
                tmp_129_3_2_reg_1253 <= tmp_129_3_2_fu_865_p2;
                tmp_129_3_3_reg_1257 <= tmp_129_3_3_fu_871_p2;
                tmp_129_3_4_reg_1261 <= tmp_129_3_4_fu_877_p2;
                tmp_129_3_reg_1245 <= tmp_129_3_fu_853_p2;
                tmp_129_4_1_reg_1269 <= tmp_129_4_1_fu_903_p2;
                tmp_129_4_2_reg_1273 <= tmp_129_4_2_fu_909_p2;
                tmp_129_4_3_reg_1277 <= tmp_129_4_3_fu_915_p2;
                tmp_129_4_4_reg_1281 <= tmp_129_4_4_fu_921_p2;
                tmp_129_4_reg_1265 <= tmp_129_4_fu_897_p2;
                tmp_13_reg_1185 <= tmp_13_fu_721_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                ap_port_reg_emcalo_3_hwEta_V_re <= emcalo_3_hwEta_V_re;
                ap_port_reg_emcalo_3_hwPhi_V_re <= emcalo_3_hwPhi_V_re;
                ap_port_reg_emcalo_4_hwEta_V_re <= emcalo_4_hwEta_V_re;
                ap_port_reg_emcalo_4_hwPhi_V_re <= emcalo_4_hwPhi_V_re;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_129_0_1_reg_1189 = ap_const_lv1_0)))) then
                op2_V_assign_0_0_1_reg_1290 <= grp_dr2_int_cap_10_s_fu_543_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_129_0_2_reg_1193 = ap_const_lv1_0)))) then
                op2_V_assign_0_0_2_reg_1295 <= grp_dr2_int_cap_10_s_fu_555_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_129_0_3_reg_1197 = ap_const_lv1_0)))) then
                op2_V_assign_0_0_3_reg_1300 <= grp_dr2_int_cap_10_s_fu_567_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_129_0_4_reg_1201 = ap_const_lv1_0)))) then
                op2_V_assign_0_0_4_reg_1305 <= grp_dr2_int_cap_10_s_fu_579_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_129_1_1_reg_1209 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_1_reg_1315 <= grp_dr2_int_cap_10_s_fu_603_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_129_1_2_reg_1213 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_2_reg_1320 <= grp_dr2_int_cap_10_s_fu_615_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_129_1_3_reg_1217 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_3_reg_1325 <= grp_dr2_int_cap_10_s_fu_627_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_129_1_4_reg_1221 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_4_reg_1330 <= grp_dr2_int_cap_10_s_fu_639_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_129_1_reg_1205 = ap_const_lv1_0)))) then
                op2_V_assign_0_1_reg_1310 <= grp_dr2_int_cap_10_s_fu_591_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_129_2_1_reg_1229 = ap_const_lv1_0)))) then
                op2_V_assign_0_2_1_reg_1340 <= grp_dr2_int_cap_10_s_fu_663_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((ap_pipeline_reg_pp0_iter2_tmp_129_2_2_reg_1233 = ap_const_lv1_0)))) then
                op2_V_assign_0_2_2_reg_1345 <= grp_dr2_int_cap_10_s_fu_675_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter3_tmp_129_2_3_reg_1237 = ap_const_lv1_0)))) then
                op2_V_assign_0_2_3_reg_1350 <= grp_dr2_int_cap_10_s_fu_531_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter3_tmp_129_2_4_reg_1241 = ap_const_lv1_0)))) then
                op2_V_assign_0_2_4_reg_1355 <= grp_dr2_int_cap_10_s_fu_543_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_129_2_reg_1225 = ap_const_lv1_0)))) then
                op2_V_assign_0_2_reg_1335 <= grp_dr2_int_cap_10_s_fu_651_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter3_tmp_129_3_1_reg_1249 = ap_const_lv1_0)))) then
                op2_V_assign_0_3_1_reg_1365 <= grp_dr2_int_cap_10_s_fu_567_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter3_tmp_129_3_2_reg_1253 = ap_const_lv1_0)))) then
                op2_V_assign_0_3_2_reg_1370 <= grp_dr2_int_cap_10_s_fu_579_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter3_tmp_129_3_3_reg_1257 = ap_const_lv1_0)))) then
                op2_V_assign_0_3_3_reg_1375 <= grp_dr2_int_cap_10_s_fu_591_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter3_tmp_129_3_4_reg_1261 = ap_const_lv1_0)))) then
                op2_V_assign_0_3_4_reg_1380 <= grp_dr2_int_cap_10_s_fu_603_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter3_tmp_129_3_reg_1245 = ap_const_lv1_0)))) then
                op2_V_assign_0_3_reg_1360 <= grp_dr2_int_cap_10_s_fu_555_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter3_tmp_129_4_1_reg_1269 = ap_const_lv1_0)))) then
                op2_V_assign_0_4_1_reg_1390 <= grp_dr2_int_cap_10_s_fu_627_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter3_tmp_129_4_2_reg_1273 = ap_const_lv1_0)))) then
                op2_V_assign_0_4_2_reg_1395 <= grp_dr2_int_cap_10_s_fu_639_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter3_tmp_129_4_3_reg_1277 = ap_const_lv1_0)))) then
                op2_V_assign_0_4_3_reg_1400 <= grp_dr2_int_cap_10_s_fu_651_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter3_tmp_129_4_4_reg_1281 = ap_const_lv1_0)))) then
                op2_V_assign_0_4_4_reg_1405 <= grp_dr2_int_cap_10_s_fu_663_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter3_tmp_129_4_reg_1265 = ap_const_lv1_0)))) then
                op2_V_assign_0_4_reg_1385 <= grp_dr2_int_cap_10_s_fu_615_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_pipeline_reg_pp0_iter2_tmp_13_reg_1185 = ap_const_lv1_0)))) then
                op2_V_assign_reg_1285 <= grp_dr2_int_cap_10_s_fu_531_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_pipeline_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((ap_const_logic_1 = ap_pipeline_idle_pp0)) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_pipeline_idle_pp0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1 downto 1);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_preg)
    begin
        if ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_preg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_10_reg_377 <= ap_const_lv10_20D;
    ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_11_reg_388 <= ap_const_lv10_20D;
    ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_1_reg_267 <= ap_const_lv10_20D;
    ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_24_reg_355 <= ap_const_lv10_20D;
    ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_2_reg_278 <= ap_const_lv10_20D;
    ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_3_reg_289 <= ap_const_lv10_20D;
    ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_4_reg_311 <= ap_const_lv10_20D;
    ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_5_reg_322 <= ap_const_lv10_20D;
    ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_6_reg_333 <= ap_const_lv10_20D;
    ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_7_reg_344 <= ap_const_lv10_20D;
    ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_8_reg_300 <= ap_const_lv10_20D;
    ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_9_reg_366 <= ap_const_lv10_20D;
    ap_phi_precharge_reg_pp0_iter3_hadcalo_emcalo_drval_reg_256 <= ap_const_lv10_20D;

    ap_pipeline_idle_pp0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3))) then 
            ap_pipeline_idle_pp0 <= ap_const_logic_1;
        else 
            ap_pipeline_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_reg_256;
    ap_return_1 <= ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_1_reg_267;
    ap_return_10 <= ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_9_reg_366;
    ap_return_11 <= ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_10_reg_377;
    ap_return_12 <= ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_11_reg_388;
    ap_return_13 <= hadcalo_emcalo_drval_12_phi_fu_403_p4;
    ap_return_14 <= hadcalo_emcalo_drval_13_phi_fu_414_p4;
    ap_return_15 <= hadcalo_emcalo_drval_14_phi_fu_425_p4;
    ap_return_16 <= hadcalo_emcalo_drval_15_phi_fu_436_p4;
    ap_return_17 <= hadcalo_emcalo_drval_16_phi_fu_447_p4;
    ap_return_18 <= hadcalo_emcalo_drval_17_phi_fu_458_p4;
    ap_return_19 <= hadcalo_emcalo_drval_18_phi_fu_469_p4;
    ap_return_2 <= ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_2_reg_278;
    ap_return_20 <= hadcalo_emcalo_drval_19_phi_fu_480_p4;
    ap_return_21 <= hadcalo_emcalo_drval_20_phi_fu_491_p4;
    ap_return_22 <= hadcalo_emcalo_drval_21_phi_fu_502_p4;
    ap_return_23 <= hadcalo_emcalo_drval_22_phi_fu_513_p4;
    ap_return_24 <= hadcalo_emcalo_drval_23_phi_fu_524_p4;
    ap_return_3 <= ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_3_reg_289;
    ap_return_4 <= ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_8_reg_300;
    ap_return_5 <= ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_4_reg_311;
    ap_return_6 <= ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_5_reg_322;
    ap_return_7 <= ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_6_reg_333;
    ap_return_8 <= ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_7_reg_344;
    ap_return_9 <= ap_phi_precharge_reg_pp0_iter4_hadcalo_emcalo_drval_24_reg_355;

    grp_dr2_int_cap_10_s_fu_531_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_10_s_fu_531_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_531_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_531_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_0_hwEta_V_re, emcalo_2_hwEta_V_re_1_reg_1086, tmp_13_fu_721_p2, tmp_129_2_3_reg_1237)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_2_3_reg_1237 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_531_eta1_V <= emcalo_2_hwEta_V_re_1_reg_1086;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_13_fu_721_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_531_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_531_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_531_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_531_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_0_hwEta_V_r, hadcalo_3_hwEta_V_r_2_reg_1149, tmp_13_fu_721_p2, tmp_129_2_3_reg_1237)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_2_3_reg_1237 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_531_eta2_V <= hadcalo_3_hwEta_V_r_2_reg_1149;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_13_fu_721_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_531_eta2_V <= hadcalo_0_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_531_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_531_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_531_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_0_hwPhi_V_re, emcalo_2_hwPhi_V_re_1_reg_1077, tmp_13_fu_721_p2, tmp_129_2_3_reg_1237)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_2_3_reg_1237 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_531_phi1_V <= emcalo_2_hwPhi_V_re_1_reg_1077;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_13_fu_721_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_531_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_531_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_531_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_531_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_0_hwPhi_V_r, hadcalo_3_hwPhi_V_r_2_reg_1104, tmp_13_fu_721_p2, tmp_129_2_3_reg_1237)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_2_3_reg_1237 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_531_phi2_V <= hadcalo_3_hwPhi_V_r_2_reg_1104;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_13_fu_721_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_531_phi2_V <= hadcalo_0_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_531_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_531_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_543_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_10_s_fu_543_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_543_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_543_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_0_hwEta_V_re, emcalo_2_hwEta_V_re_1_reg_1086, tmp_129_0_1_fu_727_p2, tmp_129_2_4_reg_1241)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_2_4_reg_1241 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_543_eta1_V <= emcalo_2_hwEta_V_re_1_reg_1086;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_0_1_fu_727_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_543_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_543_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_543_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_543_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_1_hwEta_V_r, hadcalo_4_hwEta_V_r_2_reg_1140, tmp_129_0_1_fu_727_p2, tmp_129_2_4_reg_1241)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_2_4_reg_1241 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_543_eta2_V <= hadcalo_4_hwEta_V_r_2_reg_1140;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_0_1_fu_727_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_543_eta2_V <= hadcalo_1_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_543_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_543_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_543_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_0_hwPhi_V_re, emcalo_2_hwPhi_V_re_1_reg_1077, tmp_129_0_1_fu_727_p2, tmp_129_2_4_reg_1241)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_2_4_reg_1241 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_543_phi1_V <= emcalo_2_hwPhi_V_re_1_reg_1077;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_0_1_fu_727_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_543_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_543_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_543_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_543_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_1_hwPhi_V_r, hadcalo_4_hwPhi_V_r_2_reg_1095, tmp_129_0_1_fu_727_p2, tmp_129_2_4_reg_1241)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_2_4_reg_1241 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_543_phi2_V <= hadcalo_4_hwPhi_V_r_2_reg_1095;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_0_1_fu_727_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_543_phi2_V <= hadcalo_1_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_543_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_543_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_555_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_10_s_fu_555_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_555_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_555_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_0_hwEta_V_re, tmp_129_0_2_fu_733_p2, tmp_129_3_reg_1245, ap_port_reg_emcalo_3_hwEta_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_reg_1245 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_555_eta1_V <= ap_port_reg_emcalo_3_hwEta_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_0_2_fu_733_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_555_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_555_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_555_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_555_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_2_hwEta_V_r, hadcalo_0_hwEta_V_r_2_reg_1176, tmp_129_0_2_fu_733_p2, tmp_129_3_reg_1245)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_reg_1245 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_555_eta2_V <= hadcalo_0_hwEta_V_r_2_reg_1176;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_0_2_fu_733_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_555_eta2_V <= hadcalo_2_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_555_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_555_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_555_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_0_hwPhi_V_re, tmp_129_0_2_fu_733_p2, tmp_129_3_reg_1245, ap_port_reg_emcalo_3_hwPhi_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_reg_1245 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_555_phi1_V <= ap_port_reg_emcalo_3_hwPhi_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_0_2_fu_733_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_555_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_555_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_555_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_555_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_2_hwPhi_V_r, hadcalo_0_hwPhi_V_r_2_reg_1131, tmp_129_0_2_fu_733_p2, tmp_129_3_reg_1245)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_reg_1245 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_555_phi2_V <= hadcalo_0_hwPhi_V_r_2_reg_1131;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_0_2_fu_733_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_555_phi2_V <= hadcalo_2_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_555_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_555_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_567_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_10_s_fu_567_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_567_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_567_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_0_hwEta_V_re, tmp_129_0_3_fu_739_p2, tmp_129_3_1_reg_1249, ap_port_reg_emcalo_3_hwEta_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_1_reg_1249 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_567_eta1_V <= ap_port_reg_emcalo_3_hwEta_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_0_3_fu_739_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_567_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_567_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_567_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_567_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_3_hwEta_V_r, hadcalo_1_hwEta_V_r_2_reg_1167, tmp_129_0_3_fu_739_p2, tmp_129_3_1_reg_1249)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_1_reg_1249 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_567_eta2_V <= hadcalo_1_hwEta_V_r_2_reg_1167;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_0_3_fu_739_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_567_eta2_V <= hadcalo_3_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_567_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_567_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_567_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_0_hwPhi_V_re, tmp_129_0_3_fu_739_p2, tmp_129_3_1_reg_1249, ap_port_reg_emcalo_3_hwPhi_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_1_reg_1249 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_567_phi1_V <= ap_port_reg_emcalo_3_hwPhi_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_0_3_fu_739_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_567_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_567_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_567_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_567_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_3_hwPhi_V_r, hadcalo_1_hwPhi_V_r_2_reg_1122, tmp_129_0_3_fu_739_p2, tmp_129_3_1_reg_1249)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_1_reg_1249 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_567_phi2_V <= hadcalo_1_hwPhi_V_r_2_reg_1122;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_0_3_fu_739_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_567_phi2_V <= hadcalo_3_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_567_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_567_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_579_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_10_s_fu_579_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_579_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_579_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_0_hwEta_V_re, tmp_129_0_4_fu_745_p2, tmp_129_3_2_reg_1253, ap_port_reg_emcalo_3_hwEta_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_2_reg_1253 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_579_eta1_V <= ap_port_reg_emcalo_3_hwEta_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_0_4_fu_745_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_579_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_579_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_579_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_579_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_4_hwEta_V_r, hadcalo_2_hwEta_V_r_2_reg_1158, tmp_129_0_4_fu_745_p2, tmp_129_3_2_reg_1253)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_2_reg_1253 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_579_eta2_V <= hadcalo_2_hwEta_V_r_2_reg_1158;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_0_4_fu_745_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_579_eta2_V <= hadcalo_4_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_579_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_579_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_579_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_0_hwPhi_V_re, tmp_129_0_4_fu_745_p2, tmp_129_3_2_reg_1253, ap_port_reg_emcalo_3_hwPhi_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_2_reg_1253 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_579_phi1_V <= ap_port_reg_emcalo_3_hwPhi_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_0_4_fu_745_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_579_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_579_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_579_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_579_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_4_hwPhi_V_r, hadcalo_2_hwPhi_V_r_2_reg_1113, tmp_129_0_4_fu_745_p2, tmp_129_3_2_reg_1253)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_2_reg_1253 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_579_phi2_V <= hadcalo_2_hwPhi_V_r_2_reg_1113;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_0_4_fu_745_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_579_phi2_V <= hadcalo_4_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_579_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_579_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_591_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_10_s_fu_591_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_591_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_591_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_1_hwEta_V_re, tmp_129_1_fu_765_p2, tmp_129_3_3_reg_1257, ap_port_reg_emcalo_3_hwEta_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_3_reg_1257 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_591_eta1_V <= ap_port_reg_emcalo_3_hwEta_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_fu_765_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_591_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_591_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_591_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_591_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_0_hwEta_V_r, hadcalo_3_hwEta_V_r_2_reg_1149, tmp_129_1_fu_765_p2, tmp_129_3_3_reg_1257)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_3_reg_1257 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_591_eta2_V <= hadcalo_3_hwEta_V_r_2_reg_1149;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_fu_765_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_591_eta2_V <= hadcalo_0_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_591_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_591_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_591_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_1_hwPhi_V_re, tmp_129_1_fu_765_p2, tmp_129_3_3_reg_1257, ap_port_reg_emcalo_3_hwPhi_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_3_reg_1257 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_591_phi1_V <= ap_port_reg_emcalo_3_hwPhi_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_fu_765_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_591_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_591_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_591_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_591_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_0_hwPhi_V_r, hadcalo_3_hwPhi_V_r_2_reg_1104, tmp_129_1_fu_765_p2, tmp_129_3_3_reg_1257)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_3_reg_1257 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_591_phi2_V <= hadcalo_3_hwPhi_V_r_2_reg_1104;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_fu_765_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_591_phi2_V <= hadcalo_0_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_591_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_591_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_603_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_10_s_fu_603_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_603_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_603_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_1_hwEta_V_re, tmp_129_1_1_fu_771_p2, tmp_129_3_4_reg_1261, ap_port_reg_emcalo_3_hwEta_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_4_reg_1261 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_603_eta1_V <= ap_port_reg_emcalo_3_hwEta_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_1_fu_771_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_603_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_603_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_603_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_603_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_1_hwEta_V_r, hadcalo_4_hwEta_V_r_2_reg_1140, tmp_129_1_1_fu_771_p2, tmp_129_3_4_reg_1261)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_4_reg_1261 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_603_eta2_V <= hadcalo_4_hwEta_V_r_2_reg_1140;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_1_fu_771_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_603_eta2_V <= hadcalo_1_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_603_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_603_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_603_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_1_hwPhi_V_re, tmp_129_1_1_fu_771_p2, tmp_129_3_4_reg_1261, ap_port_reg_emcalo_3_hwPhi_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_4_reg_1261 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_603_phi1_V <= ap_port_reg_emcalo_3_hwPhi_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_1_fu_771_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_603_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_603_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_603_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_603_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_1_hwPhi_V_r, hadcalo_4_hwPhi_V_r_2_reg_1095, tmp_129_1_1_fu_771_p2, tmp_129_3_4_reg_1261)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_3_4_reg_1261 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_603_phi2_V <= hadcalo_4_hwPhi_V_r_2_reg_1095;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_1_fu_771_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_603_phi2_V <= hadcalo_1_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_603_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_603_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_615_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_10_s_fu_615_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_615_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_615_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_1_hwEta_V_re, tmp_129_1_2_fu_777_p2, tmp_129_4_reg_1265, ap_port_reg_emcalo_4_hwEta_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_reg_1265 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_615_eta1_V <= ap_port_reg_emcalo_4_hwEta_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_2_fu_777_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_615_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_615_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_615_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_615_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_2_hwEta_V_r, hadcalo_0_hwEta_V_r_2_reg_1176, tmp_129_1_2_fu_777_p2, tmp_129_4_reg_1265)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_reg_1265 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_615_eta2_V <= hadcalo_0_hwEta_V_r_2_reg_1176;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_2_fu_777_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_615_eta2_V <= hadcalo_2_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_615_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_615_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_615_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_1_hwPhi_V_re, tmp_129_1_2_fu_777_p2, tmp_129_4_reg_1265, ap_port_reg_emcalo_4_hwPhi_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_reg_1265 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_615_phi1_V <= ap_port_reg_emcalo_4_hwPhi_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_2_fu_777_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_615_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_615_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_615_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_615_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_2_hwPhi_V_r, hadcalo_0_hwPhi_V_r_2_reg_1131, tmp_129_1_2_fu_777_p2, tmp_129_4_reg_1265)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_reg_1265 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_615_phi2_V <= hadcalo_0_hwPhi_V_r_2_reg_1131;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_2_fu_777_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_615_phi2_V <= hadcalo_2_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_615_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_615_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_627_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_10_s_fu_627_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_627_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_627_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_1_hwEta_V_re, tmp_129_1_3_fu_783_p2, tmp_129_4_1_reg_1269, ap_port_reg_emcalo_4_hwEta_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_1_reg_1269 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_627_eta1_V <= ap_port_reg_emcalo_4_hwEta_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_3_fu_783_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_627_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_627_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_627_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_627_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_3_hwEta_V_r, hadcalo_1_hwEta_V_r_2_reg_1167, tmp_129_1_3_fu_783_p2, tmp_129_4_1_reg_1269)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_1_reg_1269 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_627_eta2_V <= hadcalo_1_hwEta_V_r_2_reg_1167;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_3_fu_783_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_627_eta2_V <= hadcalo_3_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_627_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_627_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_627_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_1_hwPhi_V_re, tmp_129_1_3_fu_783_p2, tmp_129_4_1_reg_1269, ap_port_reg_emcalo_4_hwPhi_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_1_reg_1269 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_627_phi1_V <= ap_port_reg_emcalo_4_hwPhi_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_3_fu_783_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_627_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_627_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_627_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_627_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_3_hwPhi_V_r, hadcalo_1_hwPhi_V_r_2_reg_1122, tmp_129_1_3_fu_783_p2, tmp_129_4_1_reg_1269)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_1_reg_1269 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_627_phi2_V <= hadcalo_1_hwPhi_V_r_2_reg_1122;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_3_fu_783_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_627_phi2_V <= hadcalo_3_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_627_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_627_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_639_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_10_s_fu_639_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_639_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_639_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_1_hwEta_V_re, tmp_129_1_4_fu_789_p2, tmp_129_4_2_reg_1273, ap_port_reg_emcalo_4_hwEta_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_2_reg_1273 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_639_eta1_V <= ap_port_reg_emcalo_4_hwEta_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_4_fu_789_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_639_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_639_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_639_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_639_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_4_hwEta_V_r, hadcalo_2_hwEta_V_r_2_reg_1158, tmp_129_1_4_fu_789_p2, tmp_129_4_2_reg_1273)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_2_reg_1273 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_639_eta2_V <= hadcalo_2_hwEta_V_r_2_reg_1158;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_4_fu_789_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_639_eta2_V <= hadcalo_4_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_639_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_639_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_639_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_1_hwPhi_V_re, tmp_129_1_4_fu_789_p2, tmp_129_4_2_reg_1273, ap_port_reg_emcalo_4_hwPhi_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_2_reg_1273 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_639_phi1_V <= ap_port_reg_emcalo_4_hwPhi_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_4_fu_789_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_639_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_639_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_639_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_639_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_4_hwPhi_V_r, hadcalo_2_hwPhi_V_r_2_reg_1113, tmp_129_1_4_fu_789_p2, tmp_129_4_2_reg_1273)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_2_reg_1273 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_639_phi2_V <= hadcalo_2_hwPhi_V_r_2_reg_1113;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_1_4_fu_789_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_639_phi2_V <= hadcalo_4_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_639_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_639_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_651_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_10_s_fu_651_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_651_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_651_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_2_hwEta_V_re, tmp_129_2_fu_809_p2, tmp_129_4_3_reg_1277, ap_port_reg_emcalo_4_hwEta_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_3_reg_1277 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_651_eta1_V <= ap_port_reg_emcalo_4_hwEta_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_2_fu_809_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_651_eta1_V <= emcalo_2_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_651_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_651_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_651_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_0_hwEta_V_r, hadcalo_3_hwEta_V_r_2_reg_1149, tmp_129_2_fu_809_p2, tmp_129_4_3_reg_1277)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_3_reg_1277 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_651_eta2_V <= hadcalo_3_hwEta_V_r_2_reg_1149;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_2_fu_809_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_651_eta2_V <= hadcalo_0_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_651_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_651_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_651_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_2_hwPhi_V_re, tmp_129_2_fu_809_p2, tmp_129_4_3_reg_1277, ap_port_reg_emcalo_4_hwPhi_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_3_reg_1277 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_651_phi1_V <= ap_port_reg_emcalo_4_hwPhi_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_2_fu_809_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_651_phi1_V <= emcalo_2_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_651_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_651_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_651_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_0_hwPhi_V_r, hadcalo_3_hwPhi_V_r_2_reg_1104, tmp_129_2_fu_809_p2, tmp_129_4_3_reg_1277)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_3_reg_1277 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_651_phi2_V <= hadcalo_3_hwPhi_V_r_2_reg_1104;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_2_fu_809_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_651_phi2_V <= hadcalo_0_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_651_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_651_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_663_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_10_s_fu_663_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_663_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_663_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_2_hwEta_V_re, tmp_129_2_1_fu_815_p2, tmp_129_4_4_reg_1281, ap_port_reg_emcalo_4_hwEta_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_4_reg_1281 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_663_eta1_V <= ap_port_reg_emcalo_4_hwEta_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_2_1_fu_815_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_663_eta1_V <= emcalo_2_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_663_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_663_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_663_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_1_hwEta_V_r, hadcalo_4_hwEta_V_r_2_reg_1140, tmp_129_2_1_fu_815_p2, tmp_129_4_4_reg_1281)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_4_reg_1281 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_663_eta2_V <= hadcalo_4_hwEta_V_r_2_reg_1140;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_2_1_fu_815_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_663_eta2_V <= hadcalo_1_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_663_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_663_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_663_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, emcalo_2_hwPhi_V_re, tmp_129_2_1_fu_815_p2, tmp_129_4_4_reg_1281, ap_port_reg_emcalo_4_hwPhi_V_re)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_4_reg_1281 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_663_phi1_V <= ap_port_reg_emcalo_4_hwPhi_V_re;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_2_1_fu_815_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_663_phi1_V <= emcalo_2_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_663_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_663_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_663_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, hadcalo_1_hwPhi_V_r, hadcalo_4_hwPhi_V_r_2_reg_1095, tmp_129_2_1_fu_815_p2, tmp_129_4_4_reg_1281)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and not((tmp_129_4_4_reg_1281 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_663_phi2_V <= hadcalo_4_hwPhi_V_r_2_reg_1095;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((tmp_129_2_1_fu_815_p2 = ap_const_lv1_0)))) then 
                grp_dr2_int_cap_10_s_fu_663_phi2_V <= hadcalo_1_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_663_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_663_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_675_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_10_s_fu_675_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_675_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    hadcalo_emcalo_drval_12_phi_fu_403_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_tmp_129_2_3_reg_1237, op2_V_assign_0_2_3_reg_1350)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter3_tmp_129_2_3_reg_1237 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            hadcalo_emcalo_drval_12_phi_fu_403_p4 <= op2_V_assign_0_2_3_reg_1350;
        else 
            hadcalo_emcalo_drval_12_phi_fu_403_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    hadcalo_emcalo_drval_13_phi_fu_414_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_tmp_129_2_4_reg_1241, op2_V_assign_0_2_4_reg_1355)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter3_tmp_129_2_4_reg_1241 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            hadcalo_emcalo_drval_13_phi_fu_414_p4 <= op2_V_assign_0_2_4_reg_1355;
        else 
            hadcalo_emcalo_drval_13_phi_fu_414_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    hadcalo_emcalo_drval_14_phi_fu_425_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_tmp_129_3_reg_1245, op2_V_assign_0_3_reg_1360)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter3_tmp_129_3_reg_1245 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            hadcalo_emcalo_drval_14_phi_fu_425_p4 <= op2_V_assign_0_3_reg_1360;
        else 
            hadcalo_emcalo_drval_14_phi_fu_425_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    hadcalo_emcalo_drval_15_phi_fu_436_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_tmp_129_3_1_reg_1249, op2_V_assign_0_3_1_reg_1365)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter3_tmp_129_3_1_reg_1249 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            hadcalo_emcalo_drval_15_phi_fu_436_p4 <= op2_V_assign_0_3_1_reg_1365;
        else 
            hadcalo_emcalo_drval_15_phi_fu_436_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    hadcalo_emcalo_drval_16_phi_fu_447_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_tmp_129_3_2_reg_1253, op2_V_assign_0_3_2_reg_1370)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter3_tmp_129_3_2_reg_1253 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            hadcalo_emcalo_drval_16_phi_fu_447_p4 <= op2_V_assign_0_3_2_reg_1370;
        else 
            hadcalo_emcalo_drval_16_phi_fu_447_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    hadcalo_emcalo_drval_17_phi_fu_458_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_tmp_129_3_3_reg_1257, op2_V_assign_0_3_3_reg_1375)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter3_tmp_129_3_3_reg_1257 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            hadcalo_emcalo_drval_17_phi_fu_458_p4 <= op2_V_assign_0_3_3_reg_1375;
        else 
            hadcalo_emcalo_drval_17_phi_fu_458_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    hadcalo_emcalo_drval_18_phi_fu_469_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_tmp_129_3_4_reg_1261, op2_V_assign_0_3_4_reg_1380)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter3_tmp_129_3_4_reg_1261 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            hadcalo_emcalo_drval_18_phi_fu_469_p4 <= op2_V_assign_0_3_4_reg_1380;
        else 
            hadcalo_emcalo_drval_18_phi_fu_469_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    hadcalo_emcalo_drval_19_phi_fu_480_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_tmp_129_4_reg_1265, op2_V_assign_0_4_reg_1385)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter3_tmp_129_4_reg_1265 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            hadcalo_emcalo_drval_19_phi_fu_480_p4 <= op2_V_assign_0_4_reg_1385;
        else 
            hadcalo_emcalo_drval_19_phi_fu_480_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    hadcalo_emcalo_drval_20_phi_fu_491_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_tmp_129_4_1_reg_1269, op2_V_assign_0_4_1_reg_1390)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter3_tmp_129_4_1_reg_1269 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            hadcalo_emcalo_drval_20_phi_fu_491_p4 <= op2_V_assign_0_4_1_reg_1390;
        else 
            hadcalo_emcalo_drval_20_phi_fu_491_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    hadcalo_emcalo_drval_21_phi_fu_502_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_tmp_129_4_2_reg_1273, op2_V_assign_0_4_2_reg_1395)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter3_tmp_129_4_2_reg_1273 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            hadcalo_emcalo_drval_21_phi_fu_502_p4 <= op2_V_assign_0_4_2_reg_1395;
        else 
            hadcalo_emcalo_drval_21_phi_fu_502_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    hadcalo_emcalo_drval_22_phi_fu_513_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_tmp_129_4_3_reg_1277, op2_V_assign_0_4_3_reg_1400)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter3_tmp_129_4_3_reg_1277 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            hadcalo_emcalo_drval_22_phi_fu_513_p4 <= op2_V_assign_0_4_3_reg_1400;
        else 
            hadcalo_emcalo_drval_22_phi_fu_513_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    hadcalo_emcalo_drval_23_phi_fu_524_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_tmp_129_4_4_reg_1281, op2_V_assign_0_4_4_reg_1405)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not((ap_pipeline_reg_pp0_iter3_tmp_129_4_4_reg_1281 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            hadcalo_emcalo_drval_23_phi_fu_524_p4 <= op2_V_assign_0_4_4_reg_1405;
        else 
            hadcalo_emcalo_drval_23_phi_fu_524_p4 <= ap_const_lv10_20D;
        end if; 
    end process;

        r_V_1_fu_761_p1 <= std_logic_vector(resize(signed(tmp_15_fu_751_p4),16));

        r_V_2_fu_805_p1 <= std_logic_vector(resize(signed(tmp_17_fu_795_p4),16));

        r_V_3_fu_849_p1 <= std_logic_vector(resize(signed(tmp_19_fu_839_p4),16));

        r_V_4_fu_893_p1 <= std_logic_vector(resize(signed(tmp_21_fu_883_p4),16));

        r_V_fu_717_p1 <= std_logic_vector(resize(signed(tmp_s_fu_707_p4),16));

    tmp_129_0_1_fu_727_p2 <= "1" when (signed(r_V_fu_717_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_129_0_2_fu_733_p2 <= "1" when (signed(r_V_fu_717_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_129_0_3_fu_739_p2 <= "1" when (signed(r_V_fu_717_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_129_0_4_fu_745_p2 <= "1" when (signed(r_V_fu_717_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_129_1_1_fu_771_p2 <= "1" when (signed(r_V_1_fu_761_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_129_1_2_fu_777_p2 <= "1" when (signed(r_V_1_fu_761_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_129_1_3_fu_783_p2 <= "1" when (signed(r_V_1_fu_761_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_129_1_4_fu_789_p2 <= "1" when (signed(r_V_1_fu_761_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_129_1_fu_765_p2 <= "1" when (signed(r_V_1_fu_761_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_129_2_1_fu_815_p2 <= "1" when (signed(r_V_2_fu_805_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_129_2_2_fu_821_p2 <= "1" when (signed(r_V_2_fu_805_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_129_2_3_fu_827_p2 <= "1" when (signed(r_V_2_fu_805_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_129_2_4_fu_833_p2 <= "1" when (signed(r_V_2_fu_805_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_129_2_fu_809_p2 <= "1" when (signed(r_V_2_fu_805_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_129_3_1_fu_859_p2 <= "1" when (signed(r_V_3_fu_849_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_129_3_2_fu_865_p2 <= "1" when (signed(r_V_3_fu_849_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_129_3_3_fu_871_p2 <= "1" when (signed(r_V_3_fu_849_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_129_3_4_fu_877_p2 <= "1" when (signed(r_V_3_fu_849_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_129_3_fu_853_p2 <= "1" when (signed(r_V_3_fu_849_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_129_4_1_fu_903_p2 <= "1" when (signed(r_V_4_fu_893_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_129_4_2_fu_909_p2 <= "1" when (signed(r_V_4_fu_893_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_129_4_3_fu_915_p2 <= "1" when (signed(r_V_4_fu_893_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_129_4_4_fu_921_p2 <= "1" when (signed(r_V_4_fu_893_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_129_4_fu_897_p2 <= "1" when (signed(r_V_4_fu_893_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_13_fu_721_p2 <= "1" when (signed(r_V_fu_717_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_15_fu_751_p4 <= emcalo_1_hwPt_V_rea(15 downto 1);
    tmp_17_fu_795_p4 <= emcalo_2_hwPt_V_rea(15 downto 1);
    tmp_19_fu_839_p4 <= emcalo_3_hwPt_V_rea(15 downto 1);
    tmp_21_fu_883_p4 <= emcalo_4_hwPt_V_rea(15 downto 1);
    tmp_s_fu_707_p4 <= emcalo_0_hwPt_V_rea(15 downto 1);
end behav;
