EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# CS4344-CZZ
#
DEF CS4344-CZZ U 0 40 Y Y 1 L N
F0 "U" -216 458 50 H V L BNN
F1 "CS4344-CZZ" -207 -801 50 H V L BNN
F2 "SOP50P490X110-10N" 0 0 50 H I L BNN
F3 "Cirrus Logic" 0 0 50 H I L BNN
F4 "TSSOP-10 Cirrus Logic" 0 0 50 H I L BNN
F5 "None" 0 0 50 H I L BNN
F6 "CS4344-CZZ" 0 0 50 H I L BNN
F7 "D/A converter; 24bit; 192ksps; Channels: 2; 3รท5.25VDC; T" 0 0 50 H I L BNN
F8 "Unavailable" 0 0 50 H I L BNN
DRAW
P 2 0 0 16 -700 400 -700 -700 N
P 2 0 0 16 -700 -700 700 -700 N
P 2 0 0 16 700 -700 700 400 N
P 2 0 0 16 700 400 -700 400 N
X VA 9 -900 200 200 R 40 40 0 0 I 
X ~DEM/SCLK 2 -900 0 200 R 40 40 0 0 I 
X SDIN 1 -900 -100 200 R 40 40 0 0 I 
X LRCK 3 -900 -200 200 R 40 40 0 0 I 
X MCLK 4 -900 -300 200 R 40 40 0 0 I 
X GND 8 -900 -500 200 R 40 40 0 0 P 
X VQ 5 900 200 200 L 40 40 0 0 O 
X FILT+ 6 900 100 200 L 40 40 0 0 O 
X AOUTL 7 900 0 200 L 40 40 0 0 O 
X AOUTR 10 900 -100 200 L 40 40 0 0 O 
ENDDRAW
ENDDEF
#
# End Library