

================================================================
== Vivado HLS Report for 'lut_div3_chunk'
================================================================
* Date:           Wed Aug 22 16:06:06 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        use_tab
* Solution:       lut_div3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|     2.664|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|       6|       6|
|Multiplexer      |        -|      -|       -|      15|
|Register         |        -|      -|       2|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       8|      21|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    |q0_U   |lut_div3_chunk_q0  |        0|  1|   1|    64|    1|     1|           64|
    |q1_U   |lut_div3_chunk_q1  |        0|  1|   1|    64|    1|     1|           64|
    |q2_U   |lut_div3_chunk_q2  |        0|  1|   1|    64|    1|     1|           64|
    |q3_U   |lut_div3_chunk_q3  |        0|  1|   1|    64|    1|     1|           64|
    |r0_U   |lut_div3_chunk_r0  |        0|  1|   1|    64|    1|     1|           64|
    |r1_U   |lut_div3_chunk_r1  |        0|  1|   1|    64|    1|     1|           64|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                   |        0|  6|   6|   384|    6|     6|          384|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | lut_div3_chunk | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | lut_div3_chunk | return value |
|ap_start        |  in |    1| ap_ctrl_hs | lut_div3_chunk | return value |
|ap_done         | out |    1| ap_ctrl_hs | lut_div3_chunk | return value |
|ap_idle         | out |    1| ap_ctrl_hs | lut_div3_chunk | return value |
|ap_ready        | out |    1| ap_ctrl_hs | lut_div3_chunk | return value |
|d_V             |  in |    4|   ap_none  |       d_V      |    scalar    |
|r_in_V          |  in |    2|   ap_none  |     r_in_V     |    scalar    |
|q_V             | out |    4|   ap_vld   |       q_V      |    pointer   |
|q_V_ap_vld      | out |    1|   ap_vld   |       q_V      |    pointer   |
|r_out_V         | out |    2|   ap_vld   |     r_out_V    |    pointer   |
|r_out_V_ap_vld  | out |    1|   ap_vld   |     r_out_V    |    pointer   |
+----------------+-----+-----+------------+----------------+--------------+

