dont_use_io iocell 1 2
dont_use_location comparatorcell -1 -1 2
dont_use_location comparatorcell -1 -1 3
dont_use_location sccell -1 -1 0
dont_use_location sccell -1 -1 1
dont_use_location sccell -1 -1 2
dont_use_location sccell -1 -1 3
dont_use_location vidaccell -1 -1 1
dont_use_location vidaccell -1 -1 2
dont_use_location vidaccell -1 -1 3
dont_use_location abufcell -1 -1 0
dont_use_location abufcell -1 -1 2
dont_use_location abufcell -1 -1 1
dont_use_location abufcell -1 -1 3
set_location "Net_246" macrocell 3 2 1 2
set_location "\UART_RS485:BUART:counter_load_not\" macrocell 3 1 0 1
set_location "\UART_RS485:BUART:tx_state_2\" macrocell 3 1 0 0
set_location "\UART_RS485:BUART:rx_status_4\" macrocell 1 5 1 3
set_location "\SPI_IMU:BSPIM:tx_status_0\" macrocell 2 0 0 1
set_location "__ONE__" macrocell 2 5 0 1
set_location "__ZERO__" macrocell 0 1 0 2
set_location "Net_248" macrocell 2 1 0 1
set_location "Net_255" macrocell 3 1 1 2
set_location "\UART_RS485:BUART:tx_status_0\" macrocell 3 0 1 2
set_location "\UART_RS485:BUART:sTX:TxShifter:u0\" datapathcell 3 0 2 
set_location "\UART_RS485:BUART:rx_load_fifo\" macrocell 1 4 1 3
set_location "\UART_RS485:BUART:txn\" macrocell 3 0 0 0
set_location "\UART_RS485:BUART:rx_bitclk_enable\" macrocell 2 2 1 0
set_location "\UART_RS485:BUART:tx_bitclk\" macrocell 3 0 1 1
set_location "Net_254" macrocell 3 1 1 1
set_location "\SPI_IMU:BSPIM:RxStsReg\" statusicell 2 0 4 
set_location "\MY_TIMER:TimerUDB:sT24:timerdp:u2\" datapathcell 0 5 2 
set_location "\UART_RS485:BUART:rx_counter_load\" macrocell 2 3 0 3
set_location "\SPI_IMU:BSPIM:BitCounter\" count7cell 2 1 7 
set_location "\SPI_IMU:BSPIM:tx_status_4\" macrocell 2 1 1 3
set_location "\SPI_IMU:BSPIM:sR8:Dp:u0\" datapathcell 2 2 2 
set_location "\UART_RS485:BUART:sRX:RxSts\" statusicell 1 5 4 
set_location "\MY_TIMER:TimerUDB:sT24:timerdp:u1\" datapathcell 0 4 2 
set_location "Net_241" macrocell 3 2 1 3
set_location "\SPI_IMU:BSPIM:state_0\" macrocell 2 0 1 1
set_location "\UART_RS485:BUART:rx_state_1\" macrocell 3 3 1 1
set_location "\MY_TIMER:TimerUDB:status_tc\" macrocell 0 5 0 0
set_location "Net_258" macrocell 3 1 1 3
set_location "\UART_RS485:BUART:rx_status_5\" macrocell 2 2 1 3
set_location "cy_srff_1" macrocell 2 2 0 1
set_location "\SPI_IMU:BSPIM:TxStsReg\" statusicell 1 4 4 
set_location "\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 3 1 2 
set_location "Net_6183" macrocell 2 2 0 2
set_location "Net_244" macrocell 2 2 0 0
set_location "Net_3798" macrocell 3 2 0 3
set_location "Net_252" macrocell 2 1 0 0
set_location "Net_6020" macrocell 3 0 1 3
set_location "\SPI_IMU:BSPIM:cnt_enable\" macrocell 2 0 0 0
set_location "Net_251" macrocell 2 1 0 2
set_location "\SPI_IMU:BSPIM:state_2\" macrocell 2 1 1 2
set_location "\UART_RS485:BUART:tx_status_2\" macrocell 1 4 0 2
set_location "\UART_RS485:BUART:rx_state_3\" macrocell 3 3 1 2
set_location "\UART_RS485:BUART:rx_status_3\" macrocell 2 3 1 3
set_location "\SPI_IMU:BSPIM:state_1\" macrocell 2 1 1 0
set_location "\SPI_IMU:BSPIM:rx_status_6\" macrocell 2 0 0 3
set_location "\UART_RS485:BUART:rx_state_2\" macrocell 2 3 0 0
set_location "\UART_RS485:BUART:tx_state_1\" macrocell 3 0 0 1
set_location "Net_245" macrocell 3 2 1 1
set_location "\UART_RS485:BUART:rx_break_detect\" macrocell 2 3 1 0
set_location "\SPI_IMU:BSPIM:load_cond\" macrocell 2 0 1 0
set_location "\UART_RS485:BUART:tx_state_0\" macrocell 3 0 1 0
set_location "Net_3669" macrocell 3 2 0 0
set_location "Net_250" macrocell 3 1 1 0
set_location "Net_256" macrocell 2 1 0 3
set_location "\UART_RS485:BUART:rx_state_stop1_reg\" macrocell 2 3 0 2
set_location "\MY_TIMER:TimerUDB:sT24:timerdp:u0\" datapathcell 1 4 2 
set_location "\UART_RS485:BUART:rx_state_2_split\" macrocell 3 3 0 0
set_location "Net_257" macrocell 3 1 0 3
set_location "Net_243" macrocell 3 1 0 2
set_location "\UART_RS485:BUART:sTX:TxSts\" statusicell 3 0 4 
set_location "\UART_RS485:BUART:rx_state_0\" macrocell 3 3 1 0
set_location "\UART_RS485:BUART:sRX:RxShifter:u0\" datapathcell 2 3 2 
set_location "\MY_TIMER:TimerUDB:rstSts:stsreg\" statusicell 0 5 4 
set_location "\SPI_IMU:BSPIM:load_rx_data\" macrocell 2 0 0 2
set_location "Net_242" macrocell 3 2 1 0
set_location "\UART_RS485:BUART:rx_status_1\" macrocell 2 3 1 1
set_location "Net_3670" macrocell 2 1 1 1
set_location "\UART_RS485:BUART:rx_last\" macrocell 2 3 1 2
set_location "Net_247" macrocell 3 2 0 2
set_location "Net_2627" macrocell 1 4 0 0
set_location "\UART_RS485:BUART:sRX:RxBitCounter\" count7cell 2 3 7 
set_location "Net_3671" macrocell 3 2 0 1
# Note: port 12 is the logical name for port 7
set_io "CS07(0)" iocell 12 1
set_location "\Chip_Select_B:Sync:ctrl_reg\" controlcell 3 2 6 
set_io "CS11(0)" iocell 1 7
set_io "CS16(0)" iocell 0 7
set_location "isr_imu" interrupt -1 -1 2
set_location "ISR_WATCHDOG" interrupt -1 -1 18
set_location "ISR_RS485_RX" interrupt -1 -1 0
set_location "\UART_RS485:RXInternalInterrupt\" interrupt -1 -1 1
set_io "CS04(0)" iocell 0 2
set_location "\PACER_TIMER:TimerHW\" timercell -1 -1 0
set_location "\RESET_FF:Sync:ctrl_reg\" controlcell 2 0 6 
set_location "\Chip_Select_A:Sync:ctrl_reg\" controlcell 3 1 6 
set_location "\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\" controlcell 0 5 6 
set_io "MISO(0)" iocell 0 0
set_location "\RS485_CTS:Sync:ctrl_reg\" controlcell 1 4 6 
set_location "\FTDI_ENABLE_REG:Sync:ctrl_reg\" controlcell 0 4 6 
set_io "CS12(0)" iocell 1 6
# Note: port 15 is the logical name for port 8
set_io "CS10(0)" iocell 15 0
set_location "RS485_RX(0)_SYNC" synccell 3 3 5 0
set_io "USB_VDD(0)" iocell 2 4
set_io "SCLK(0)" iocell 1 1
set_io "CS02(0)" iocell 0 6
set_io "CS05(0)" iocell 0 3
set_io "CS03(0)" iocell 0 1
# Note: port 12 is the logical name for port 7
set_io "CS08(0)" iocell 12 0
set_location "\WATCHDOG_REFRESH:Sync:ctrl_reg\" controlcell 2 2 6 
set_io "FTDI_ENABLE(0)" iocell 2 3
set_location "\WATCHDOG_COUNTER:CounterHW\" timercell -1 -1 1
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "CS01(0)" iocell 0 5
# Note: port 15 is the logical name for port 8
set_io "CS06(0)" iocell 15 2
set_io "RS485_RX(0)" iocell 2 5
# Note: port 12 is the logical name for port 7
set_io "CS15(0)" iocell 12 2
# Note: port 15 is the logical name for port 8
set_io "CS09(0)" iocell 15 1
set_io "CS14(0)" iocell 1 4
set_io "RS485_TX(0)" iocell 2 7
set_location "\Sync_1:genblk1[0]:INST\" synccell 0 4 5 0
set_io "RS_485_EN(0)" iocell 2 6
# Note: port 12 is the logical name for port 7
set_io "MOSI(0)" iocell 12 3
set_location "\WATCHDOG_ENABLER:Sync:ctrl_reg\" controlcell 1 5 6 
set_io "Opto_Pin(0)" iocell 1 3
set_io "CS13(0)" iocell 1 5
set_location "\FF_STATUS:sts:sts_reg\" statuscell 2 2 3 
set_io "CS00(0)" iocell 0 4
