#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Nov 13 20:47:41 2022
# Process ID: 2128
# Current directory: C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/dut/xsim_script.tcl}
# Log file: C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/sim/verilog\xsim.jou
# Running On: BenWang, OS: Windows, CPU Frequency: 3893 MHz, CPU Physical cores: 12, Host memory: 29939 MB
#-----------------------------------------------------------
source xsim.dir/dut/xsim_script.tcl
# xsim {dut} -view {{dut_dataflow_ana.wcfg}} -tclbatch {dut.tcl} -protoinst {dut.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file dut.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut//AESL_inst_dut_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_OBJ_LOOP_fu_6828/grp_dut_Pipeline_OBJ_LOOP_fu_6828_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_mergeBuffer_fu_6955/grp_mergeBuffer_Pipeline_10_fu_540/grp_mergeBuffer_Pipeline_10_fu_540_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_mergeBuffer_fu_6955/grp_mergeBuffer_Pipeline_11_fu_563/grp_mergeBuffer_Pipeline_11_fu_563_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_mergeBuffer_fu_6955/grp_mergeBuffer_Pipeline_12_fu_586/grp_mergeBuffer_Pipeline_12_fu_586_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_mergeBuffer_fu_6955/grp_mergeBuffer_Pipeline_1_fu_332/grp_mergeBuffer_Pipeline_1_fu_332_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_mergeBuffer_fu_6955/grp_mergeBuffer_Pipeline_2_fu_356/grp_mergeBuffer_Pipeline_2_fu_356_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_mergeBuffer_fu_6955/grp_mergeBuffer_Pipeline_3_fu_379/grp_mergeBuffer_Pipeline_3_fu_379_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_mergeBuffer_fu_6955/grp_mergeBuffer_Pipeline_4_fu_402/grp_mergeBuffer_Pipeline_4_fu_402_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_mergeBuffer_fu_6955/grp_mergeBuffer_Pipeline_5_fu_425/grp_mergeBuffer_Pipeline_5_fu_425_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_mergeBuffer_fu_6955/grp_mergeBuffer_Pipeline_6_fu_448/grp_mergeBuffer_Pipeline_6_fu_448_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_mergeBuffer_fu_6955/grp_mergeBuffer_Pipeline_7_fu_471/grp_mergeBuffer_Pipeline_7_fu_471_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_mergeBuffer_fu_6955/grp_mergeBuffer_Pipeline_8_fu_494/grp_mergeBuffer_Pipeline_8_fu_494_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_mergeBuffer_fu_6955/grp_mergeBuffer_Pipeline_9_fu_517/grp_mergeBuffer_Pipeline_9_fu_517_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_mergeBuffer_fu_6955/grp_mergeBuffer_fu_6955_activity
Time resolution is 1 ps
open_wave_config dut_dataflow_ana.wcfg
source dut.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set size__return_group [add_wave_group size__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/interrupt -into $size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BRESP -into $size__return_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BREADY -into $size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BVALID -into $size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RRESP -into $size__return_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RDATA -into $size__return_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RREADY -into $size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RVALID -into $size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARREADY -into $size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARVALID -into $size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARADDR -into $size__return_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WSTRB -into $size__return_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WDATA -into $size__return_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WREADY -into $size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WVALID -into $size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWREADY -into $size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWVALID -into $size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWADDR -into $size__return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/dst_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/dst_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/dst_TDATA -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/src_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/src_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/src_TDATA -into $return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_dut_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_dut_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_dut_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_dut_top/LENGTH_src -into $tb_portdepth_group -radix hex
## add_wave /apatb_dut_top/LENGTH_size -into $tb_portdepth_group -radix hex
## add_wave /apatb_dut_top/LENGTH_dst -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_size__return_group [add_wave_group size__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_dut_top/control_INTERRUPT -into $tb_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_BRESP -into $tb_size__return_group -radix hex
## add_wave /apatb_dut_top/control_BREADY -into $tb_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_BVALID -into $tb_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_RRESP -into $tb_size__return_group -radix hex
## add_wave /apatb_dut_top/control_RDATA -into $tb_size__return_group -radix hex
## add_wave /apatb_dut_top/control_RREADY -into $tb_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_RVALID -into $tb_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_ARREADY -into $tb_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_ARVALID -into $tb_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_ARADDR -into $tb_size__return_group -radix hex
## add_wave /apatb_dut_top/control_WSTRB -into $tb_size__return_group -radix hex
## add_wave /apatb_dut_top/control_WDATA -into $tb_size__return_group -radix hex
## add_wave /apatb_dut_top/control_WREADY -into $tb_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_WVALID -into $tb_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_AWREADY -into $tb_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_AWVALID -into $tb_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_AWADDR -into $tb_size__return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_dut_top/dst_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/dst_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/dst_TDATA -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_dut_top/src_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/src_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/src_TDATA -into $tb_return_group -radix hex
## save_wave_config dut.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "135000"
// RTL Simulation : 1 / 1 [n/a] @ "1072566000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1072603350 ps : File "C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/sim/verilog/dut.autotb.v" Line 357
run: Time (s): cpu = 00:02:08 ; elapsed = 00:02:10 . Memory (MB): peak = 1226.383 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 69108 KB (Peak: 69108 KB), Simulation CPU Usage: 30624 ms
INFO: [Common 17-206] Exiting xsim at Sun Nov 13 20:49:55 2022...
