

================================================================
== Vitis HLS Report for 'layernorm'
================================================================
* Date:           Tue Jun 25 13:53:36 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Layer_Norm.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------+
        |                                                              |                                                             |  Latency (cycles) |  Latency (absolute)  |  Interval |                 Pipeline                 |
        |                           Instance                           |                            Module                           |   min   |   max   |    min    |    max   | min | max |                   Type                   |
        +--------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------+
        |entry_proc_U0                                                 |entry_proc                                                   |        0|        0|       0 ns|      0 ns|    0|    0|                                        no|
        |p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_U0  |p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s  |        ?|        ?|          ?|         ?|    ?|    ?|                                        no|
        |p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_U0  |p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s  |        ?|        ?|          ?|         ?|    ?|    ?|                                        no|
        |p_anonymous_namespace_Mean_ap_int_8_5u_U0                     |p_anonymous_namespace_Mean_ap_int_8_5u_s                     |        1|        ?|  10.000 ns|         ?|    1|    ?|                                        no|
        |p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0             |p_anonymous_namespace_StdDev_ap_int_8_float_5u_s             |        5|        ?|  50.000 ns|         ?|    5|    ?|                                        no|
        |p_anonymous_namespace_Norm_ap_int_8_float_5u_U0               |p_anonymous_namespace_Norm_ap_int_8_float_5u_s               |        1|        ?|  10.000 ns|         ?|    1|    ?|                                        no|
        |p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0   |p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s   |      517|        ?|   5.170 us|         ?|  517|    ?|                                        no|
        |p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0        |p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s        |      550|      551|   5.500 us|  5.510 us|  512|  512|  loop rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      18|    -|
|FIFO             |      105|     -|    2344|    1241|    -|
|Instance         |       32|   134|   22109|   47422|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      137|   134|   24456|   48708|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       21|     7|       5|      21|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+----+-------+-------+-----+
    |                           Instance                           |                            Module                           | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+----+-------+-------+-----+
    |entry_proc_U0                                                 |entry_proc                                                   |        0|   0|      3|     38|    0|
    |ln_addr_s_axi_U                                               |ln_addr_s_axi                                                |        0|   0|    588|   1000|    0|
    |ln_data_m_axi_U                                               |ln_data_m_axi                                                |        0|   0|   1079|   2354|    0|
    |ln_paras_m_axi_U                                              |ln_paras_m_axi                                               |        0|   0|   1079|   2354|    0|
    |p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_U0  |p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s  |        8|   0|    764|   1420|    0|
    |p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_U0  |p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s  |       16|   0|   2183|   6230|    0|
    |p_anonymous_namespace_Mean_ap_int_8_5u_U0                     |p_anonymous_namespace_Mean_ap_int_8_5u_s                     |        0|   0|    285|   1047|    0|
    |p_anonymous_namespace_Norm_ap_int_8_float_5u_U0               |p_anonymous_namespace_Norm_ap_int_8_float_5u_s               |        0|  96|  13556|  30023|    0|
    |p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0             |p_anonymous_namespace_StdDev_ap_int_8_float_5u_s             |        0|  35|   1350|   1906|    0|
    |p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0        |p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s        |        0|   0|    703|    330|    0|
    |p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0   |p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s   |        8|   3|    519|    720|    0|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                         |                                                             |       32| 134|  22109|  47422|    0|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------+---------+-----+----+-----+------+-----+---------+
    |         Name         | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------+---------+-----+----+-----+------+-----+---------+
    |beta_U                |       15|  151|   0|    -|    16|  256|     4096|
    |cols_log_c20_U        |        0|   99|   0|    -|     2|   32|       64|
    |cols_log_c21_U        |        0|   99|   0|    -|     2|   32|       64|
    |cols_log_c22_U        |        0|   99|   0|    -|     2|   32|       64|
    |cols_log_c_U          |        0|   99|   0|    -|     2|   32|       64|
    |data_copy_a_U         |       15|  151|   0|    -|    16|  256|     4096|
    |data_copy_b_U         |       15|  151|   0|    -|    16|  256|     4096|
    |data_copy_c_U         |       15|  151|   0|    -|    16|  256|     4096|
    |gamma_U               |       15|  151|   0|    -|    16|  256|     4096|
    |mean_a_U              |        0|   99|   0|    -|    32|    8|      256|
    |mean_b_U              |        0|   99|   0|    -|    32|    8|      256|
    |norm_U                |       15|  151|   0|    -|    16|  256|     4096|
    |output_data_addr_c_U  |        0|   99|   0|    -|     7|   32|      224|
    |outputs_c_U           |        0|   99|   0|    -|     7|   64|      448|
    |rows_c17_U            |        0|   99|   0|    -|     2|   32|       64|
    |rows_c18_U            |        0|   99|   0|    -|     2|   32|       64|
    |rows_c19_U            |        0|   99|   0|    -|     2|   32|       64|
    |rows_c_U              |        0|   99|   0|    -|     2|   32|       64|
    |stddev_U              |        0|   99|   0|    -|    32|   32|     1024|
    |store_temp_U          |       15|  151|   0|    -|    16|  256|     4096|
    +----------------------+---------+-----+----+-----+------+-----+---------+
    |Total                 |      105| 2344|   0|    0|   238| 2192|    31392|
    +----------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                 Variable Name                                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                                                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                                  |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                                                         |       and|   0|  0|   2|           1|           1|
    |p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_U0_start_full_n      |       and|   0|  0|   2|           1|           1|
    |p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                          |          |   0|  0|  18|           9|           9|
    +-------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                        Name                                       | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                                                 |   9|          2|    1|          2|
    |ap_sync_reg_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_U0_ap_ready  |   9|          2|    1|          2|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                              |  27|          6|    3|          6|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                        Name                                       | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                                                 |  1|   0|    1|          0|
    |ap_sync_reg_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_U0_ap_ready  |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                              |  3|   0|    3|          0|
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_ln_addr_AWVALID    |   in|    1|       s_axi|       ln_addr|        scalar|
|s_axi_ln_addr_AWREADY    |  out|    1|       s_axi|       ln_addr|        scalar|
|s_axi_ln_addr_AWADDR     |   in|    8|       s_axi|       ln_addr|        scalar|
|s_axi_ln_addr_WVALID     |   in|    1|       s_axi|       ln_addr|        scalar|
|s_axi_ln_addr_WREADY     |  out|    1|       s_axi|       ln_addr|        scalar|
|s_axi_ln_addr_WDATA      |   in|   32|       s_axi|       ln_addr|        scalar|
|s_axi_ln_addr_WSTRB      |   in|    4|       s_axi|       ln_addr|        scalar|
|s_axi_ln_addr_ARVALID    |   in|    1|       s_axi|       ln_addr|        scalar|
|s_axi_ln_addr_ARREADY    |  out|    1|       s_axi|       ln_addr|        scalar|
|s_axi_ln_addr_ARADDR     |   in|    8|       s_axi|       ln_addr|        scalar|
|s_axi_ln_addr_RVALID     |  out|    1|       s_axi|       ln_addr|        scalar|
|s_axi_ln_addr_RREADY     |   in|    1|       s_axi|       ln_addr|        scalar|
|s_axi_ln_addr_RDATA      |  out|   32|       s_axi|       ln_addr|        scalar|
|s_axi_ln_addr_RRESP      |  out|    2|       s_axi|       ln_addr|        scalar|
|s_axi_ln_addr_BVALID     |  out|    1|       s_axi|       ln_addr|        scalar|
|s_axi_ln_addr_BREADY     |   in|    1|       s_axi|       ln_addr|        scalar|
|s_axi_ln_addr_BRESP      |  out|    2|       s_axi|       ln_addr|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|     layernorm|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|     layernorm|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|     layernorm|  return value|
|m_axi_ln_data_AWVALID    |  out|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_AWREADY    |   in|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_AWADDR     |  out|   64|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_AWID       |  out|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_AWLEN      |  out|    8|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_AWSIZE     |  out|    3|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_AWBURST    |  out|    2|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_AWLOCK     |  out|    2|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_AWCACHE    |  out|    4|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_AWPROT     |  out|    3|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_AWQOS      |  out|    4|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_AWREGION   |  out|    4|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_AWUSER     |  out|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_WVALID     |  out|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_WREADY     |   in|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_WDATA      |  out|  256|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_WSTRB      |  out|   32|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_WLAST      |  out|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_WID        |  out|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_WUSER      |  out|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_ARVALID    |  out|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_ARREADY    |   in|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_ARADDR     |  out|   64|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_ARID       |  out|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_ARLEN      |  out|    8|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_ARSIZE     |  out|    3|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_ARBURST    |  out|    2|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_ARLOCK     |  out|    2|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_ARCACHE    |  out|    4|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_ARPROT     |  out|    3|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_ARQOS      |  out|    4|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_ARREGION   |  out|    4|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_ARUSER     |  out|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_RVALID     |   in|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_RREADY     |  out|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_RDATA      |   in|  256|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_RLAST      |   in|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_RID        |   in|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_RUSER      |   in|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_RRESP      |   in|    2|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_BVALID     |   in|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_BREADY     |  out|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_BRESP      |   in|    2|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_BID        |   in|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_data_BUSER      |   in|    1|       m_axi|       ln_data|       pointer|
|m_axi_ln_paras_AWVALID   |  out|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_AWREADY   |   in|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_AWADDR    |  out|   64|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_AWID      |  out|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_AWLEN     |  out|    8|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_AWSIZE    |  out|    3|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_AWBURST   |  out|    2|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_AWLOCK    |  out|    2|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_AWCACHE   |  out|    4|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_AWPROT    |  out|    3|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_AWQOS     |  out|    4|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_AWREGION  |  out|    4|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_AWUSER    |  out|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_WVALID    |  out|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_WREADY    |   in|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_WDATA     |  out|  256|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_WSTRB     |  out|   32|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_WLAST     |  out|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_WID       |  out|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_WUSER     |  out|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_ARVALID   |  out|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_ARREADY   |   in|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_ARADDR    |  out|   64|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_ARID      |  out|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_ARLEN     |  out|    8|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_ARSIZE    |  out|    3|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_ARBURST   |  out|    2|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_ARLOCK    |  out|    2|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_ARCACHE   |  out|    4|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_ARPROT    |  out|    3|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_ARQOS     |  out|    4|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_ARREGION  |  out|    4|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_ARUSER    |  out|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_RVALID    |   in|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_RREADY    |  out|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_RDATA     |   in|  256|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_RLAST     |   in|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_RID       |   in|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_RUSER     |   in|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_RRESP     |   in|    2|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_BVALID    |   in|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_BREADY    |  out|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_BRESP     |   in|    2|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_BID       |   in|    1|       m_axi|      ln_paras|       pointer|
|m_axi_ln_paras_BUSER     |   in|    1|       m_axi|      ln_paras|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

