

================================================================
== Vitis HLS Report for 'mmm_basic_Pipeline_ak'
================================================================
* Date:           Sun Jul 10 13:00:26 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mmm_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2057|     2057|  10.285 us|  10.285 us|  2057|  2057|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ak      |     2055|     2055|        24|         16|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      40|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     209|    -|
|Register         |        -|     -|     285|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     285|     249|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_223_p2  |         +|   0|  0|  16|           9|           2|
    |add_ln36_fu_212_p2  |         +|   0|  0|  22|          15|          15|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  40|          25|          19|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  81|         17|    1|         17|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_2         |   9|          2|    9|         18|
    |ap_sig_allocacmp_p_load      |   9|          2|   32|         64|
    |empty_fu_72                  |   9|          2|   32|         64|
    |grp_fu_131_p0                |  14|          3|   32|         96|
    |grp_fu_131_p1                |  14|          3|   32|         96|
    |grp_fu_135_p0                |  14|          3|   32|         96|
    |grp_fu_135_p1                |  14|          3|   32|         96|
    |k_fu_76                      |   9|          2|    9|         18|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 209|         45|  215|        573|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  16|   0|   16|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_fu_72                  |  32|   0|   32|          0|
    |k_fu_76                      |   9|   0|    9|          0|
    |mul_1_reg_370                |  32|   0|   32|          0|
    |mul_reg_360                  |  32|   0|   32|          0|
    |reg_139                      |  32|   0|   32|          0|
    |tmp_5_reg_330                |  32|   0|   32|          0|
    |tmp_6_reg_335                |  32|   0|   32|          0|
    |tmp_reg_306                  |   1|   0|    1|          0|
    |trunc_ln36_1_reg_320         |  32|   0|   32|          0|
    |trunc_ln36_2_reg_325         |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 285|   0|  285|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mmm_basic_Pipeline_ak|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  mmm_basic_Pipeline_ak|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mmm_basic_Pipeline_ak|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mmm_basic_Pipeline_ak|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mmm_basic_Pipeline_ak|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mmm_basic_Pipeline_ak|  return value|
|grp_fu_267_p_din0    |  out|   32|  ap_ctrl_hs|  mmm_basic_Pipeline_ak|  return value|
|grp_fu_267_p_din1    |  out|   32|  ap_ctrl_hs|  mmm_basic_Pipeline_ak|  return value|
|grp_fu_267_p_opcode  |  out|    2|  ap_ctrl_hs|  mmm_basic_Pipeline_ak|  return value|
|grp_fu_267_p_dout0   |   in|   32|  ap_ctrl_hs|  mmm_basic_Pipeline_ak|  return value|
|grp_fu_267_p_ce      |  out|    1|  ap_ctrl_hs|  mmm_basic_Pipeline_ak|  return value|
|grp_fu_271_p_din0    |  out|   32|  ap_ctrl_hs|  mmm_basic_Pipeline_ak|  return value|
|grp_fu_271_p_din1    |  out|   32|  ap_ctrl_hs|  mmm_basic_Pipeline_ak|  return value|
|grp_fu_271_p_dout0   |   in|   32|  ap_ctrl_hs|  mmm_basic_Pipeline_ak|  return value|
|grp_fu_271_p_ce      |  out|    1|  ap_ctrl_hs|  mmm_basic_Pipeline_ak|  return value|
|select_ln31_1        |   in|    9|     ap_none|          select_ln31_1|        scalar|
|trunc_ln36           |   in|    1|     ap_none|             trunc_ln36|        scalar|
|A_address0           |  out|   15|   ap_memory|                      A|         array|
|A_ce0                |  out|    1|   ap_memory|                      A|         array|
|A_q0                 |   in|   64|   ap_memory|                      A|         array|
|zext_ln32            |   in|    9|     ap_none|              zext_ln32|        scalar|
|B_address0           |  out|   15|   ap_memory|                      B|         array|
|B_ce0                |  out|    1|   ap_memory|                      B|         array|
|B_q0                 |   in|   64|   ap_memory|                      B|         array|
|p_out                |  out|   32|      ap_vld|                  p_out|       pointer|
|p_out_ap_vld         |  out|    1|      ap_vld|                  p_out|       pointer|
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 16, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.07>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 27 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 28 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln32_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln32"   --->   Operation 29 'read' 'zext_ln32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln36_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln36"   --->   Operation 30 'read' 'trunc_ln36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%select_ln31_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %select_ln31_1"   --->   Operation 31 'read' 'select_ln31_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln32_cast = zext i9 %zext_ln32_read"   --->   Operation 32 'zext' 'zext_ln32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %k"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%k_2 = load i9 %k" [mmm.cpp:34]   --->   Operation 38 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %k_2, i32 8" [mmm.cpp:34]   --->   Operation 40 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 41 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %tmp, void %.split, void %.exitStub" [mmm.cpp:34]   --->   Operation 42 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %k_2, i32 1, i32 7" [mmm.cpp:36]   --->   Operation 43 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln31_1_read, i32 1, i32 8" [mmm.cpp:36]   --->   Operation 44 'partselect' 'tmp_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i1.i7, i8 %tmp_9, i1 %trunc_ln36_read, i7 %lshr_ln" [mmm.cpp:36]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i16 %tmp_s" [mmm.cpp:36]   --->   Operation 46 'zext' 'zext_ln36' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln36" [mmm.cpp:36]   --->   Operation 47 'getelementptr' 'A_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %lshr_ln, i8 0" [mmm.cpp:36]   --->   Operation 48 'bitconcatenate' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.84ns)   --->   "%add_ln36 = add i15 %tmp_1, i15 %zext_ln32_cast" [mmm.cpp:36]   --->   Operation 49 'add' 'add_ln36' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i15 %add_ln36" [mmm.cpp:36]   --->   Operation 50 'zext' 'zext_ln36_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i64 %B, i64 0, i64 %zext_ln36_1" [mmm.cpp:36]   --->   Operation 51 'getelementptr' 'B_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%A_load = load i15 %A_addr" [mmm.cpp:36]   --->   Operation 52 'load' 'A_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32768> <RAM>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%B_load = load i15 %B_addr" [mmm.cpp:36]   --->   Operation 53 'load' 'B_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32768> <RAM>
ST_1 : Operation 54 [1/1] (0.77ns)   --->   "%add_ln34 = add i9 %k_2, i9 2" [mmm.cpp:34]   --->   Operation 54 'add' 'add_ln34' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln34 = store i9 %add_ln34, i9 %k" [mmm.cpp:34]   --->   Operation 55 'store' 'store_ln34' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%A_load = load i15 %A_addr" [mmm.cpp:36]   --->   Operation 56 'load' 'A_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32768> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i64 %A_load" [mmm.cpp:36]   --->   Operation 57 'trunc' 'trunc_ln36_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%B_load = load i15 %B_addr" [mmm.cpp:36]   --->   Operation 58 'load' 'B_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32768> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln36_2 = trunc i64 %B_load" [mmm.cpp:36]   --->   Operation 59 'trunc' 'trunc_ln36_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %A_load, i32 32, i32 63" [mmm.cpp:36]   --->   Operation 60 'partselect' 'tmp_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %B_load, i32 32, i32 63" [mmm.cpp:36]   --->   Operation 61 'partselect' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %trunc_ln36_1" [mmm.cpp:36]   --->   Operation 62 'bitcast' 'bitcast_ln36' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln36_1 = bitcast i32 %trunc_ln36_2" [mmm.cpp:36]   --->   Operation 63 'bitcast' 'bitcast_ln36_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 64 [5/5] (3.17ns)   --->   "%mul = fmul i32 %bitcast_ln36, i32 %bitcast_ln36_1" [mmm.cpp:36]   --->   Operation 64 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 65 [4/5] (3.17ns)   --->   "%mul = fmul i32 %bitcast_ln36, i32 %bitcast_ln36_1" [mmm.cpp:36]   --->   Operation 65 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln36_2 = bitcast i32 %tmp_5" [mmm.cpp:36]   --->   Operation 66 'bitcast' 'bitcast_ln36_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln36_3 = bitcast i32 %tmp_6" [mmm.cpp:36]   --->   Operation 67 'bitcast' 'bitcast_ln36_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 68 [5/5] (3.17ns)   --->   "%mul_1 = fmul i32 %bitcast_ln36_2, i32 %bitcast_ln36_3" [mmm.cpp:36]   --->   Operation 68 'fmul' 'mul_1' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.17>
ST_5 : Operation 69 [3/5] (3.17ns)   --->   "%mul = fmul i32 %bitcast_ln36, i32 %bitcast_ln36_1" [mmm.cpp:36]   --->   Operation 69 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [4/5] (3.17ns)   --->   "%mul_1 = fmul i32 %bitcast_ln36_2, i32 %bitcast_ln36_3" [mmm.cpp:36]   --->   Operation 70 'fmul' 'mul_1' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.17>
ST_6 : Operation 71 [2/5] (3.17ns)   --->   "%mul = fmul i32 %bitcast_ln36, i32 %bitcast_ln36_1" [mmm.cpp:36]   --->   Operation 71 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [3/5] (3.17ns)   --->   "%mul_1 = fmul i32 %bitcast_ln36_2, i32 %bitcast_ln36_3" [mmm.cpp:36]   --->   Operation 72 'fmul' 'mul_1' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 73 [1/5] (3.17ns)   --->   "%mul = fmul i32 %bitcast_ln36, i32 %bitcast_ln36_1" [mmm.cpp:36]   --->   Operation 73 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [2/5] (3.17ns)   --->   "%mul_1 = fmul i32 %bitcast_ln36_2, i32 %bitcast_ln36_3" [mmm.cpp:36]   --->   Operation 74 'fmul' 'mul_1' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.45>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [mmm.cpp:36]   --->   Operation 75 'load' 'p_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 76 [8/8] (3.45ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [mmm.cpp:36]   --->   Operation 76 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/5] (3.17ns)   --->   "%mul_1 = fmul i32 %bitcast_ln36_2, i32 %bitcast_ln36_3" [mmm.cpp:36]   --->   Operation 77 'fmul' 'mul_1' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%p_load7 = load i32 %empty"   --->   Operation 96 'load' 'p_load7' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load7"   --->   Operation 97 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 78 [7/8] (3.45ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [mmm.cpp:36]   --->   Operation 78 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.45>
ST_10 : Operation 79 [6/8] (3.45ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [mmm.cpp:36]   --->   Operation 79 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.45>
ST_11 : Operation 80 [5/8] (3.45ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [mmm.cpp:36]   --->   Operation 80 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.45>
ST_12 : Operation 81 [4/8] (3.45ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [mmm.cpp:36]   --->   Operation 81 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.45>
ST_13 : Operation 82 [3/8] (3.45ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [mmm.cpp:36]   --->   Operation 82 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.45>
ST_14 : Operation 83 [2/8] (3.45ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [mmm.cpp:36]   --->   Operation 83 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.45>
ST_15 : Operation 84 [1/8] (3.45ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [mmm.cpp:36]   --->   Operation 84 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.45>
ST_16 : Operation 85 [8/8] (3.45ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [mmm.cpp:36]   --->   Operation 85 'fadd' 'add_1' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.45>
ST_17 : Operation 86 [7/8] (3.45ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [mmm.cpp:36]   --->   Operation 86 'fadd' 'add_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.45>
ST_18 : Operation 87 [6/8] (3.45ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [mmm.cpp:36]   --->   Operation 87 'fadd' 'add_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.45>
ST_19 : Operation 88 [5/8] (3.45ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [mmm.cpp:36]   --->   Operation 88 'fadd' 'add_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.45>
ST_20 : Operation 89 [4/8] (3.45ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [mmm.cpp:36]   --->   Operation 89 'fadd' 'add_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.45>
ST_21 : Operation 90 [3/8] (3.45ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [mmm.cpp:36]   --->   Operation 90 'fadd' 'add_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.45>
ST_22 : Operation 91 [2/8] (3.45ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [mmm.cpp:36]   --->   Operation 91 'fadd' 'add_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.45>
ST_23 : Operation 92 [1/8] (3.45ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [mmm.cpp:36]   --->   Operation 92 'fadd' 'add_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 0.42>
ST_24 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [mmm.cpp:29]   --->   Operation 93 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln36 = store i32 %add_1, i32 %empty" [mmm.cpp:36]   --->   Operation 94 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_24 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln31_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty              (alloca           ) [ 0111111111111111111111111]
k                  (alloca           ) [ 0100000000000000000000000]
zext_ln32_read     (read             ) [ 0000000000000000000000000]
trunc_ln36_read    (read             ) [ 0000000000000000000000000]
select_ln31_1_read (read             ) [ 0000000000000000000000000]
zext_ln32_cast     (zext             ) [ 0000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000000000]
store_ln0          (store            ) [ 0000000000000000000000000]
store_ln0          (store            ) [ 0000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000]
k_2                (load             ) [ 0000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000000000000]
tmp                (bitselect        ) [ 0111111111111111100000000]
empty_13           (speclooptripcount) [ 0000000000000000000000000]
br_ln34            (br               ) [ 0000000000000000000000000]
lshr_ln            (partselect       ) [ 0000000000000000000000000]
tmp_9              (partselect       ) [ 0000000000000000000000000]
tmp_s              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln36          (zext             ) [ 0000000000000000000000000]
A_addr             (getelementptr    ) [ 0010000000000000000000000]
tmp_1              (bitconcatenate   ) [ 0000000000000000000000000]
add_ln36           (add              ) [ 0000000000000000000000000]
zext_ln36_1        (zext             ) [ 0000000000000000000000000]
B_addr             (getelementptr    ) [ 0010000000000000000000000]
add_ln34           (add              ) [ 0000000000000000000000000]
store_ln34         (store            ) [ 0000000000000000000000000]
A_load             (load             ) [ 0000000000000000000000000]
trunc_ln36_1       (trunc            ) [ 0001000000000000000000000]
B_load             (load             ) [ 0000000000000000000000000]
trunc_ln36_2       (trunc            ) [ 0001000000000000000000000]
tmp_5              (partselect       ) [ 0001100000000000000000000]
tmp_6              (partselect       ) [ 0001100000000000000000000]
bitcast_ln36       (bitcast          ) [ 0000111100000000000000000]
bitcast_ln36_1     (bitcast          ) [ 0000111100000000000000000]
bitcast_ln36_2     (bitcast          ) [ 0000011110000000000000000]
bitcast_ln36_3     (bitcast          ) [ 0000011110000000000000000]
mul                (fmul             ) [ 0000000011111111000000000]
p_load             (load             ) [ 0000000001111111000000000]
mul_1              (fmul             ) [ 0111111101111111111111110]
add                (fadd             ) [ 0111111100000000111111110]
add_1              (fadd             ) [ 0000000010000000000000001]
specloopname_ln29  (specloopname     ) [ 0000000000000000000000000]
store_ln36         (store            ) [ 0000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000]
p_load7            (load             ) [ 0000000000000000000000000]
write_ln0          (write            ) [ 0000000000000000000000000]
ret_ln0            (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln31_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln36">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln32">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="empty_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="k_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="zext_ln32_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="9" slack="0"/>
<pin id="82" dir="0" index="1" bw="9" slack="0"/>
<pin id="83" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln32_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="trunc_ln36_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln36_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="select_ln31_1_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="0" index="1" bw="9" slack="0"/>
<pin id="95" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln31_1_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln0_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="A_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="16" slack="0"/>
<pin id="109" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="B_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="15" slack="0"/>
<pin id="116" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="15" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="15" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/8 add_1/16 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul_1/4 "/>
</bind>
</comp>

<comp id="139" class="1005" name="reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add add_1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln32_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_cast/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln0_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="9" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="k_2_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_2/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="9" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="lshr_ln_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="9" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="0" index="3" bw="4" slack="0"/>
<pin id="174" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_9_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="9" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="0" index="3" bw="5" slack="0"/>
<pin id="184" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_s_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="0" index="3" bw="7" slack="0"/>
<pin id="194" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln36_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="15" slack="0"/>
<pin id="206" dir="0" index="1" bw="7" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln36_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="15" slack="0"/>
<pin id="214" dir="0" index="1" bw="9" slack="0"/>
<pin id="215" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln36_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="15" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln34_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="3" slack="0"/>
<pin id="226" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln34_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="0" index="1" bw="9" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln36_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln36_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36_2/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_5_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="0" index="2" bw="7" slack="0"/>
<pin id="246" dir="0" index="3" bw="7" slack="0"/>
<pin id="247" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_6_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="0" index="3" bw="7" slack="0"/>
<pin id="257" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="bitcast_ln36_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="bitcast_ln36_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_1/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="bitcast_ln36_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_2/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="bitcast_ln36_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_3/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="7"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln36_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="0" index="1" bw="32" slack="23"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/24 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_load7_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="7"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load7/8 "/>
</bind>
</comp>

<comp id="291" class="1005" name="empty_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="299" class="1005" name="k_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="9" slack="0"/>
<pin id="301" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="310" class="1005" name="A_addr_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="15" slack="1"/>
<pin id="312" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="315" class="1005" name="B_addr_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="15" slack="1"/>
<pin id="317" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="320" class="1005" name="trunc_ln36_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln36_1 "/>
</bind>
</comp>

<comp id="325" class="1005" name="trunc_ln36_2_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln36_2 "/>
</bind>
</comp>

<comp id="330" class="1005" name="tmp_5_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="2"/>
<pin id="332" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_6_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="2"/>
<pin id="337" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="340" class="1005" name="bitcast_ln36_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln36 "/>
</bind>
</comp>

<comp id="345" class="1005" name="bitcast_ln36_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln36_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="bitcast_ln36_2_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln36_2 "/>
</bind>
</comp>

<comp id="355" class="1005" name="bitcast_ln36_3_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln36_3 "/>
</bind>
</comp>

<comp id="360" class="1005" name="mul_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="365" class="1005" name="p_load_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="370" class="1005" name="mul_1_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="8"/>
<pin id="372" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="70" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="52" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="52" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="105" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="112" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="142"><net_src comp="131" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="147"><net_src comp="80" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="158" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="92" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="179" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="86" pin="2"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="169" pin="4"/><net_sink comp="189" pin=3"/></net>

<net id="202"><net_src comp="189" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="209"><net_src comp="54" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="169" pin="4"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="144" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="227"><net_src comp="158" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="58" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="119" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="125" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="60" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="119" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="62" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="64" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="125" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="62" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="64" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="265"><net_src comp="262" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="281"><net_src comp="278" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="286"><net_src comp="139" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="294"><net_src comp="72" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="302"><net_src comp="76" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="309"><net_src comp="161" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="105" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="318"><net_src comp="112" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="323"><net_src comp="234" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="328"><net_src comp="238" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="333"><net_src comp="242" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="338"><net_src comp="252" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="343"><net_src comp="262" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="348"><net_src comp="266" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="353"><net_src comp="270" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="358"><net_src comp="274" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="363"><net_src comp="135" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="368"><net_src comp="278" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="373"><net_src comp="135" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="131" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: B | {}
	Port: p_out | {8 }
 - Input state : 
	Port: mmm_basic_Pipeline_ak : select_ln31_1 | {1 }
	Port: mmm_basic_Pipeline_ak : trunc_ln36 | {1 }
	Port: mmm_basic_Pipeline_ak : A | {1 2 }
	Port: mmm_basic_Pipeline_ak : zext_ln32 | {1 }
	Port: mmm_basic_Pipeline_ak : B | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		k_2 : 1
		tmp : 2
		br_ln34 : 3
		lshr_ln : 2
		tmp_s : 3
		zext_ln36 : 4
		A_addr : 5
		tmp_1 : 3
		add_ln36 : 4
		zext_ln36_1 : 5
		B_addr : 6
		A_load : 6
		B_load : 7
		add_ln34 : 2
		store_ln34 : 3
	State 2
		trunc_ln36_1 : 1
		trunc_ln36_2 : 1
		tmp_5 : 1
		tmp_6 : 1
	State 3
		mul : 1
	State 4
		mul_1 : 1
	State 5
	State 6
	State 7
	State 8
		add : 1
		write_ln0 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_131          |    2    |   296   |   239   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_135          |    3    |   151   |   145   |
|----------|-------------------------------|---------|---------|---------|
|    add   |        add_ln36_fu_212        |    0    |    0    |    22   |
|          |        add_ln34_fu_223        |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |   zext_ln32_read_read_fu_80   |    0    |    0    |    0    |
|   read   |   trunc_ln36_read_read_fu_86  |    0    |    0    |    0    |
|          | select_ln31_1_read_read_fu_92 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_98     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     zext_ln32_cast_fu_144     |    0    |    0    |    0    |
|   zext   |        zext_ln36_fu_199       |    0    |    0    |    0    |
|          |       zext_ln36_1_fu_218      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|           tmp_fu_161          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         lshr_ln_fu_169        |    0    |    0    |    0    |
|partselect|          tmp_9_fu_179         |    0    |    0    |    0    |
|          |          tmp_5_fu_242         |    0    |    0    |    0    |
|          |          tmp_6_fu_252         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_s_fu_189         |    0    |    0    |    0    |
|          |          tmp_1_fu_204         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln36_1_fu_234      |    0    |    0    |    0    |
|          |      trunc_ln36_2_fu_238      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   447   |   422   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    A_addr_reg_310    |   15   |
|    B_addr_reg_315    |   15   |
|bitcast_ln36_1_reg_345|   32   |
|bitcast_ln36_2_reg_350|   32   |
|bitcast_ln36_3_reg_355|   32   |
| bitcast_ln36_reg_340 |   32   |
|     empty_reg_291    |   32   |
|       k_reg_299      |    9   |
|     mul_1_reg_370    |   32   |
|      mul_reg_360     |   32   |
|    p_load_reg_365    |   32   |
|        reg_139       |   32   |
|     tmp_5_reg_330    |   32   |
|     tmp_6_reg_335    |   32   |
|      tmp_reg_306     |    1   |
| trunc_ln36_1_reg_320 |   32   |
| trunc_ln36_2_reg_325 |   32   |
+----------------------+--------+
|         Total        |   456  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_125 |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_131    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_131    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_135    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_135    |  p1  |   4  |  32  |   128  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   476  ||  2.807  ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   447  |   422  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   81   |
|  Register |    -   |    -   |   456  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   903  |   503  |
+-----------+--------+--------+--------+--------+
