xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
RAM_64K.v,verilog,xil_defaultlib,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/RAM_64K/sim/RAM_64K.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
