<?xml version="1.0" encoding="UTF-8" standalone="no" ?><dca xmlns="http://actel.com/sweng/afi"><format name="Design Configuration and Access" version="01.00"/><creator name="Libero" version="2023.2.0.8"/><date>Monday August 12 21:59:45 2024</date><project_name>VKPFSOC_TOP</project_name><family>PolarFireSoC</family><device>MPFS250TS</device><package>FCG1152</package><fabric_configuration><avionics_mode>0</avionics_mode><enable_uathena>1</enable_uathena><ff_clock_gate_delay>000</ff_clock_gate_delay><uathena_mode>0</uathena_mode></fabric_configuration><uic><uic_addr>000000ca</uic_addr><uic_type>3</uic_type><uic_script_timeout>fe</uic_script_timeout><uic_spiclk_div>1</uic_spiclk_div></uic></dca>