// Seed: 2120931937
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_3 = 32'd10
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  output wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic [1 : id_3] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5
  );
endmodule
