Analysis & Synthesis report for Controlador_VGA
Tue Sep 03 14:49:37 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated
 13. Parameter Settings for User Entity Instance: counter:Counter
 14. Parameter Settings for User Entity Instance: VGA_Controller:vga
 15. Parameter Settings for User Entity Instance: SDRAMController:sdram|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "SDRAMController:sdram"
 18. Port Connectivity Checks: "VGA_Controller:vga"
 19. Port Connectivity Checks: "counter:Counter"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Sep 03 14:49:36 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Controlador_VGA                             ;
; Top-level Entity Name           ; system                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 34                                          ;
; Total pins                      ; 31                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; system             ; Controlador_VGA    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; VGA_Controller.sv                ; yes             ; User SystemVerilog HDL File            ; C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/VGA_Controller.sv      ;         ;
; system.sv                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv              ;         ;
; counter.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/counter.sv             ;         ;
; ../../Testing/SDRAMController.v  ; yes             ; User Wizard-Generated File             ; C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v                                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                              ;         ;
; db/altsyncram_enp1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf ;         ;
; ../../Python-testing/pandita.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Python-testing/pandita.mif                                       ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/decode_dla.tdf      ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/decode_61a.tdf      ;         ;
; db/mux_tfb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/mux_tfb.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 23    ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 38    ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 5     ;
;     -- 5 input functions                    ; 4     ;
;     -- 4 input functions                    ; 5     ;
;     -- <=3 input functions                  ; 24    ;
;                                             ;       ;
; Dedicated logic registers                   ; 34    ;
;                                             ;       ;
; I/O pins                                    ; 31    ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk25 ;
; Maximum fan-out                             ; 35    ;
; Total fan-out                               ; 280   ;
; Average fan-out                             ; 2.09  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                              ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------+----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name        ; Entity Name    ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------+----------------+--------------+
; |system                    ; 38 (1)              ; 34 (1)                    ; 0                 ; 0          ; 31   ; 0            ; |system                    ; system         ; work         ;
;    |VGA_Controller:vga|    ; 37 (37)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |system|VGA_Controller:vga ; VGA_Controller ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------+---------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------+---------------------------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |system|SDRAMController:sdram ; ../../Testing/SDRAMController.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------+---------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; VGA_Controller:vga|oVGA_G[0..7]        ; Stuck at GND due to stuck port data_in ;
; VGA_Controller:vga|oVGA_B[0..7]        ; Stuck at GND due to stuck port data_in ;
; VGA_Controller:vga|oVGA_SYNC           ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 17 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 34    ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 22    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |system|VGA_Controller:vga|H_Cont[9] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:Counter ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:vga ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; H_SYNC_CYC     ; 45    ; Signed Integer                         ;
; H_SYNC_BACK    ; 95    ; Signed Integer                         ;
; H_SYNC_ACT     ; 640   ; Signed Integer                         ;
; H_SYNC_FRONT   ; 20    ; Signed Integer                         ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                         ;
; V_SYNC_CYC     ; 32    ; Signed Integer                         ;
; V_SYNC_BACK    ; 2     ; Signed Integer                         ;
; V_SYNC_ACT     ; 480   ; Signed Integer                         ;
; V_SYNC_FRONT   ; 14    ; Signed Integer                         ;
; V_SYNC_TOTAL   ; 528   ; Signed Integer                         ;
; X_START        ; 140   ; Signed Integer                         ;
; Y_START        ; 34    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAMController:sdram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+----------------------------+
; Parameter Name                     ; Value                            ; Type                       ;
+------------------------------------+----------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT                      ; Untyped                    ;
; WIDTH_A                            ; 8                                ; Signed Integer             ;
; WIDTHAD_A                          ; 16                               ; Signed Integer             ;
; NUMWORDS_A                         ; 65536                            ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                    ;
; WIDTH_B                            ; 1                                ; Untyped                    ;
; WIDTHAD_B                          ; 1                                ; Untyped                    ;
; NUMWORDS_B                         ; 1                                ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                    ;
; BYTE_SIZE                          ; 8                                ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                    ;
; INIT_FILE                          ; ../../Python-testing/pandita.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_enp1                  ; Untyped                    ;
+------------------------------------+----------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 1                                                     ;
; Entity Instance                           ; SDRAMController:sdram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                           ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAMController:sdram"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; address ; Input  ; Info     ; Stuck at GND                                                                        ;
; data    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren    ; Input  ; Info     ; Stuck at GND                                                                        ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:vga"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; iRed   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; iGreen ; Input  ; Info     ; Stuck at GND                                                                        ;
; iBlue  ; Input  ; Info     ; Stuck at GND                                                                        ;
; H_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; V_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter:Counter"                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (33 bits) it drives.  The 25 most-significant bit(s) in the port expression will be connected to GND. ;
; q[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 34                          ;
;     CLR               ; 12                          ;
;     ENA CLR SCLR      ; 10                          ;
;     SCLR              ; 11                          ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 39                          ;
;     arith             ; 20                          ;
;         1 data inputs ; 20                          ;
;     normal            ; 19                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 5                           ;
;         5 data inputs ; 4                           ;
;         6 data inputs ; 5                           ;
; boundary_port         ; 31                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Sep 03 14:49:06 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Controlador_VGA -c Controlador_VGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/VGA_Controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_system.sv
    Info (12023): Found entity 1: tb_system File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/tb_system.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system.sv
    Info (12023): Found entity 1: system File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/pablo/documents/1-tec/arqui1/proyecto1/testing/sdramcontroller.v
    Info (12023): Found entity 1: SDRAMController File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v Line: 39
Info (12127): Elaborating entity "system" for the top level hierarchy
Info (12128): Elaborating entity "counter" for hierarchy "counter:Counter" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 31
Warning (10230): Verilog HDL assignment warning at counter.sv(11): truncated value with size 32 to match size of target (8) File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/counter.sv Line: 11
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:vga" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 41
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(68): truncated value with size 32 to match size of target (8) File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/VGA_Controller.sv Line: 68
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(72): truncated value with size 32 to match size of target (8) File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/VGA_Controller.sv Line: 72
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(75): truncated value with size 32 to match size of target (8) File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/VGA_Controller.sv Line: 75
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(93): truncated value with size 32 to match size of target (10) File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/VGA_Controller.sv Line: 93
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(121): truncated value with size 32 to match size of target (10) File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/VGA_Controller.sv Line: 121
Info (12128): Elaborating entity "SDRAMController" for hierarchy "SDRAMController:sdram" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 43
Info (12128): Elaborating entity "altsyncram" for hierarchy "SDRAMController:sdram|altsyncram:altsyncram_component" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v Line: 85
Info (12130): Elaborated megafunction instantiation "SDRAMController:sdram|altsyncram:altsyncram_component" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v Line: 85
Info (12133): Instantiated megafunction "SDRAMController:sdram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../Python-testing/pandita.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_enp1.tdf
    Info (12023): Found entity 1: altsyncram_enp1 File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_enp1" for hierarchy "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113016): Width of data items in "pandita.mif" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory.  File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Python-testing/pandita.mif Line: 5
Critical Warning (127004): Memory depth (65536) in the design file differs from memory depth (390150) in the Memory Initialization File "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Python-testing/pandita.mif" -- truncated remaining initial content value to fit RAM File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|decode_dla:decode3" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/decode_61a.tdf Line: 22
Info (12128): Elaborating entity "decode_61a" for hierarchy "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|decode_61a:rden_decode" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/mux_tfb.tdf Line: 22
Info (12128): Elaborating entity "mux_tfb" for hierarchy "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|mux_tfb:mux2" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 46
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a0" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 47
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a1" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 72
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a2" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 97
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a3" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 122
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a4" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 147
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a5" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 172
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a6" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 197
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a7" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 222
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a8" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 247
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a9" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 272
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a10" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 297
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a11" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 322
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a12" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 347
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a13" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 372
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a14" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 397
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a15" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 422
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a16" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 447
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a17" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 472
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a18" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 497
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a19" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 522
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a20" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 547
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a21" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 572
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a22" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 597
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a23" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 622
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a24" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 647
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a25" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 672
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a26" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 697
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a27" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 722
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a28" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 747
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a29" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 772
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a30" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 797
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a31" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 822
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a32" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 847
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a33" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 872
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a34" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 897
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a35" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 922
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a36" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 947
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a37" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 972
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a38" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 997
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a39" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1022
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a40" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1047
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a41" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1072
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a42" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1097
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a43" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1122
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a44" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1147
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a45" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1172
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a46" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1197
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a47" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1222
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a48" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1247
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a49" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1272
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a50" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1297
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a51" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1322
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a52" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1347
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a53" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1372
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a54" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1397
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a55" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1422
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a56" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1447
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a57" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1472
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a58" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1497
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a59" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1522
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a60" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1547
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a61" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1572
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a62" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1597
        Warning (14320): Synthesized away node "SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a63" File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf Line: 1622
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sync" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 6
    Warning (13410): Pin "g[0]" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 8
    Warning (13410): Pin "g[1]" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 8
    Warning (13410): Pin "g[2]" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 8
    Warning (13410): Pin "g[3]" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 8
    Warning (13410): Pin "g[4]" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 8
    Warning (13410): Pin "g[5]" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 8
    Warning (13410): Pin "g[6]" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 8
    Warning (13410): Pin "g[7]" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 8
    Warning (13410): Pin "b[0]" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 9
    Warning (13410): Pin "b[1]" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 9
    Warning (13410): Pin "b[2]" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 9
    Warning (13410): Pin "b[3]" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 9
    Warning (13410): Pin "b[4]" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 9
    Warning (13410): Pin "b[5]" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 9
    Warning (13410): Pin "b[6]" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 9
    Warning (13410): Pin "b[7]" is stuck at GND File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 79 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 48 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Tue Sep 03 14:49:37 2019
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:01:00


