design_1_dds_compiler_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dds_compiler_0_0/sim/design_1_dds_compiler_0_0.vhd,incdir="$ref_dir/../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,incdir="$ref_dir/../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v,incdir="$ref_dir/../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_xbip_dsp48_macro_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xbip_dsp48_macro_0_1/sim/design_1_xbip_dsp48_macro_0_1.vhd,incdir="$ref_dir/../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_mult_gen_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mult_gen_0_0/sim/design_1_mult_gen_0_0.vhd,incdir="$ref_dir/../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_mult_gen_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mult_gen_0_1/sim/design_1_mult_gen_0_1.vhd,incdir="$ref_dir/../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"
sim_clk_gen.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v,incdir="$ref_dir/../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"
design_1_sim_clk_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v,incdir="$ref_dir/../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"incdir="../../../../mezclador.srcs/sources_1/bd/design_1/ipshared/4868"
glbl.v,Verilog,xil_defaultlib,glbl.v
