// Seed: 3595536859
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [1 : -1 'b0] id_5 = 1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    module_1,
    id_11
);
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_8,
      id_9
  );
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [1 'b0 : -1] id_12, id_13 = 1'h0;
endmodule
