Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Tue Mar  1 08:33:35 2022
| Host         : TxT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  118         
TIMING-20  Warning           Non-clocked latch            9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (153)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (223)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (153)
--------------------------
 There are 118 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyin_1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyin_2 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Judge/KeyInput_1/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Judge/KeyInput_1/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Judge/KeyInput_1/time_up_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Judge/KeyInput_2/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Judge/KeyInput_2/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Judge/KeyInput_2/time_up_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Result/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Result/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Result/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Result/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Result/FSM_onehot_current_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (223)
--------------------------------------------------
 There are 223 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  225          inf        0.000                      0                  225           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           225 Endpoints
Min Delay           225 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Result/givechange_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            givechange
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.537ns  (logic 3.784ns (68.352%)  route 1.752ns (31.648%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE                         0.000     0.000 r  Result/givechange_reg/C
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  Result/givechange_reg/Q
                         net (fo=1, routed)           1.752     2.185    givechange_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.351     5.537 r  givechange_OBUF_inst/O
                         net (fo=0)                   0.000     5.537    givechange
    U12                                                               r  givechange (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result/drink_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            drink
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.535ns  (logic 3.775ns (68.199%)  route 1.760ns (31.801%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDSE                         0.000     0.000 r  Result/drink_reg/C
    SLICE_X42Y62         FDSE (Prop_fdse_C_Q)         0.433     0.433 r  Result/drink_reg/Q
                         net (fo=1, routed)           1.760     2.193    drink_OBUF
    T12                  OBUF (Prop_obuf_I_O)         3.342     5.535 r  drink_OBUF_inst/O
                         net (fo=0)                   0.000     5.535    drink
    T12                                                               r  drink (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Judge/KeyInput_1/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Judge/KeyInput_1/counter_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.702ns  (logic 0.840ns (22.693%)  route 2.862ns (77.307%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE                         0.000     0.000 r  Judge/KeyInput_1/counter_reg[27]/C
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.398     0.398 f  Judge/KeyInput_1/counter_reg[27]/Q
                         net (fo=2, routed)           0.665     1.063    Judge/KeyInput_1/counter[27]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.232     1.295 f  Judge/KeyInput_1/counter[31]_i_9/O
                         net (fo=1, routed)           0.772     2.067    Judge/KeyInput_1/counter[31]_i_9_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.105     2.172 f  Judge/KeyInput_1/counter[31]_i_4/O
                         net (fo=2, routed)           0.541     2.713    Judge/KeyInput_1/counter[31]_i_4_n_0
    SLICE_X38Y77         LUT4 (Prop_lut4_I1_O)        0.105     2.818 r  Judge/KeyInput_1/counter[31]_i_1/O
                         net (fo=31, routed)          0.884     3.702    Judge/KeyInput_1/counter[31]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  Judge/KeyInput_1/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Judge/KeyInput_1/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Judge/KeyInput_1/counter_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.702ns  (logic 0.840ns (22.693%)  route 2.862ns (77.307%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE                         0.000     0.000 r  Judge/KeyInput_1/counter_reg[27]/C
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.398     0.398 f  Judge/KeyInput_1/counter_reg[27]/Q
                         net (fo=2, routed)           0.665     1.063    Judge/KeyInput_1/counter[27]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.232     1.295 f  Judge/KeyInput_1/counter[31]_i_9/O
                         net (fo=1, routed)           0.772     2.067    Judge/KeyInput_1/counter[31]_i_9_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.105     2.172 f  Judge/KeyInput_1/counter[31]_i_4/O
                         net (fo=2, routed)           0.541     2.713    Judge/KeyInput_1/counter[31]_i_4_n_0
    SLICE_X38Y77         LUT4 (Prop_lut4_I1_O)        0.105     2.818 r  Judge/KeyInput_1/counter[31]_i_1/O
                         net (fo=31, routed)          0.884     3.702    Judge/KeyInput_1/counter[31]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  Judge/KeyInput_1/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Judge/KeyInput_1/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Judge/KeyInput_1/counter_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.702ns  (logic 0.840ns (22.693%)  route 2.862ns (77.307%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE                         0.000     0.000 r  Judge/KeyInput_1/counter_reg[27]/C
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.398     0.398 f  Judge/KeyInput_1/counter_reg[27]/Q
                         net (fo=2, routed)           0.665     1.063    Judge/KeyInput_1/counter[27]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.232     1.295 f  Judge/KeyInput_1/counter[31]_i_9/O
                         net (fo=1, routed)           0.772     2.067    Judge/KeyInput_1/counter[31]_i_9_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.105     2.172 f  Judge/KeyInput_1/counter[31]_i_4/O
                         net (fo=2, routed)           0.541     2.713    Judge/KeyInput_1/counter[31]_i_4_n_0
    SLICE_X38Y77         LUT4 (Prop_lut4_I1_O)        0.105     2.818 r  Judge/KeyInput_1/counter[31]_i_1/O
                         net (fo=31, routed)          0.884     3.702    Judge/KeyInput_1/counter[31]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  Judge/KeyInput_1/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Judge/KeyInput_1/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Judge/KeyInput_1/counter_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.702ns  (logic 0.840ns (22.693%)  route 2.862ns (77.307%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE                         0.000     0.000 r  Judge/KeyInput_1/counter_reg[27]/C
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.398     0.398 f  Judge/KeyInput_1/counter_reg[27]/Q
                         net (fo=2, routed)           0.665     1.063    Judge/KeyInput_1/counter[27]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.232     1.295 f  Judge/KeyInput_1/counter[31]_i_9/O
                         net (fo=1, routed)           0.772     2.067    Judge/KeyInput_1/counter[31]_i_9_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.105     2.172 f  Judge/KeyInput_1/counter[31]_i_4/O
                         net (fo=2, routed)           0.541     2.713    Judge/KeyInput_1/counter[31]_i_4_n_0
    SLICE_X38Y77         LUT4 (Prop_lut4_I1_O)        0.105     2.818 r  Judge/KeyInput_1/counter[31]_i_1/O
                         net (fo=31, routed)          0.884     3.702    Judge/KeyInput_1/counter[31]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  Judge/KeyInput_1/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Judge/KeyInput_1/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Judge/KeyInput_1/counter_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.702ns  (logic 0.840ns (22.693%)  route 2.862ns (77.307%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE                         0.000     0.000 r  Judge/KeyInput_1/counter_reg[27]/C
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.398     0.398 f  Judge/KeyInput_1/counter_reg[27]/Q
                         net (fo=2, routed)           0.665     1.063    Judge/KeyInput_1/counter[27]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.232     1.295 f  Judge/KeyInput_1/counter[31]_i_9/O
                         net (fo=1, routed)           0.772     2.067    Judge/KeyInput_1/counter[31]_i_9_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.105     2.172 f  Judge/KeyInput_1/counter[31]_i_4/O
                         net (fo=2, routed)           0.541     2.713    Judge/KeyInput_1/counter[31]_i_4_n_0
    SLICE_X38Y77         LUT4 (Prop_lut4_I1_O)        0.105     2.818 r  Judge/KeyInput_1/counter[31]_i_1/O
                         net (fo=31, routed)          0.884     3.702    Judge/KeyInput_1/counter[31]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  Judge/KeyInput_1/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Judge/KeyInput_1/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Judge/KeyInput_1/counter_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.702ns  (logic 0.840ns (22.693%)  route 2.862ns (77.307%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE                         0.000     0.000 r  Judge/KeyInput_1/counter_reg[27]/C
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.398     0.398 f  Judge/KeyInput_1/counter_reg[27]/Q
                         net (fo=2, routed)           0.665     1.063    Judge/KeyInput_1/counter[27]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.232     1.295 f  Judge/KeyInput_1/counter[31]_i_9/O
                         net (fo=1, routed)           0.772     2.067    Judge/KeyInput_1/counter[31]_i_9_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.105     2.172 f  Judge/KeyInput_1/counter[31]_i_4/O
                         net (fo=2, routed)           0.541     2.713    Judge/KeyInput_1/counter[31]_i_4_n_0
    SLICE_X38Y77         LUT4 (Prop_lut4_I1_O)        0.105     2.818 r  Judge/KeyInput_1/counter[31]_i_1/O
                         net (fo=31, routed)          0.884     3.702    Judge/KeyInput_1/counter[31]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  Judge/KeyInput_1/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Judge/KeyInput_1/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Judge/KeyInput_1/counter_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.590ns  (logic 0.840ns (23.400%)  route 2.750ns (76.600%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE                         0.000     0.000 r  Judge/KeyInput_1/counter_reg[27]/C
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.398     0.398 f  Judge/KeyInput_1/counter_reg[27]/Q
                         net (fo=2, routed)           0.665     1.063    Judge/KeyInput_1/counter[27]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.232     1.295 f  Judge/KeyInput_1/counter[31]_i_9/O
                         net (fo=1, routed)           0.772     2.067    Judge/KeyInput_1/counter[31]_i_9_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.105     2.172 f  Judge/KeyInput_1/counter[31]_i_4/O
                         net (fo=2, routed)           0.541     2.713    Judge/KeyInput_1/counter[31]_i_4_n_0
    SLICE_X38Y77         LUT4 (Prop_lut4_I1_O)        0.105     2.818 r  Judge/KeyInput_1/counter[31]_i_1/O
                         net (fo=31, routed)          0.772     3.590    Judge/KeyInput_1/counter[31]_i_1_n_0
    SLICE_X38Y79         FDRE                                         r  Judge/KeyInput_1/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Judge/KeyInput_1/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Judge/KeyInput_1/counter_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.590ns  (logic 0.840ns (23.400%)  route 2.750ns (76.600%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE                         0.000     0.000 r  Judge/KeyInput_1/counter_reg[27]/C
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.398     0.398 f  Judge/KeyInput_1/counter_reg[27]/Q
                         net (fo=2, routed)           0.665     1.063    Judge/KeyInput_1/counter[27]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.232     1.295 f  Judge/KeyInput_1/counter[31]_i_9/O
                         net (fo=1, routed)           0.772     2.067    Judge/KeyInput_1/counter[31]_i_9_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.105     2.172 f  Judge/KeyInput_1/counter[31]_i_4/O
                         net (fo=2, routed)           0.541     2.713    Judge/KeyInput_1/counter[31]_i_4_n_0
    SLICE_X38Y77         LUT4 (Prop_lut4_I1_O)        0.105     2.818 r  Judge/KeyInput_1/counter[31]_i_1/O
                         net (fo=31, routed)          0.772     3.590    Judge/KeyInput_1/counter[31]_i_1_n_0
    SLICE_X38Y79         FDRE                                         r  Judge/KeyInput_1/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Judge/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Judge/keyout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE                         0.000     0.000 r  Judge/FSM_sequential_current_state_reg[0]/C
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Judge/FSM_sequential_current_state_reg[0]/Q
                         net (fo=3, routed)           0.122     0.286    Judge/current_state[0]
    SLICE_X43Y64         FDRE                                         r  Judge/keyout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result/hold_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.164ns (55.436%)  route 0.132ns (44.564%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE                         0.000     0.000 r  Result/FSM_onehot_current_state_reg[3]/C
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Result/FSM_onehot_current_state_reg[3]/Q
                         net (fo=7, routed)           0.132     0.296    Result/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X43Y64         FDRE                                         r  Result/hold_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Judge/KeyInput_2/time_up_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Judge/KeyInput_2/FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.041%)  route 0.124ns (39.959%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE                         0.000     0.000 r  Judge/KeyInput_2/time_up_reg/C
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Judge/KeyInput_2/time_up_reg/Q
                         net (fo=6, routed)           0.124     0.265    Judge/KeyInput_2/time_up_reg_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I2_O)        0.045     0.310 r  Judge/KeyInput_2/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.310    Judge/KeyInput_2/next_state[0]
    SLICE_X40Y79         FDRE                                         r  Judge/KeyInput_2/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Judge/KeyInput_2/time_up_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Judge/KeyInput_2/FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.189ns (60.424%)  route 0.124ns (39.576%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE                         0.000     0.000 r  Judge/KeyInput_2/time_up_reg/C
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Judge/KeyInput_2/time_up_reg/Q
                         net (fo=6, routed)           0.124     0.265    Judge/KeyInput_2/time_up_reg_n_0
    SLICE_X40Y79         LUT4 (Prop_lut4_I3_O)        0.048     0.313 r  Judge/KeyInput_2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.313    Judge/KeyInput_2/next_state[1]
    SLICE_X40Y79         FDRE                                         r  Judge/KeyInput_2/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result/hold_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Judge/FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.959%)  route 0.141ns (43.041%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE                         0.000     0.000 r  Result/hold_reg/C
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Result/hold_reg/Q
                         net (fo=2, routed)           0.141     0.282    Judge/hold
    SLICE_X42Y64         LUT6 (Prop_lut6_I1_O)        0.045     0.327 r  Judge/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.327    Judge/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  Judge/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result/hold_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Judge/FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.431%)  route 0.150ns (44.569%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE                         0.000     0.000 r  Result/hold_reg/C
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Result/hold_reg/Q
                         net (fo=2, routed)           0.150     0.291    Judge/hold
    SLICE_X42Y64         LUT4 (Prop_lut4_I1_O)        0.045     0.336 r  Judge/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.336    Judge/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  Judge/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  Result/counter_reg[19]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Result/counter_reg[19]/Q
                         net (fo=2, routed)           0.115     0.256    Result/counter_reg[19]
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.364 r  Result/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    Result/counter_reg[16]_i_1_n_4
    SLICE_X41Y64         FDRE                                         r  Result/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE                         0.000     0.000 r  Result/counter_reg[27]/C
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Result/counter_reg[27]/Q
                         net (fo=2, routed)           0.115     0.256    Result/counter_reg[27]
    SLICE_X41Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.364 r  Result/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    Result/counter_reg[24]_i_1_n_4
    SLICE_X41Y66         FDRE                                         r  Result/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE                         0.000     0.000 r  Result/counter_reg[11]/C
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Result/counter_reg[11]/Q
                         net (fo=3, routed)           0.115     0.256    Result/counter_reg[11]
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.364 r  Result/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    Result/counter_reg[8]_i_1_n_4
    SLICE_X41Y62         FDRE                                         r  Result/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result/counter_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result/counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE                         0.000     0.000 r  Result/counter_reg[31]/C
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Result/counter_reg[31]/Q
                         net (fo=2, routed)           0.115     0.256    Result/counter_reg[31]
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.364 r  Result/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    Result/counter_reg[28]_i_1_n_4
    SLICE_X41Y67         FDRE                                         r  Result/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------





