Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun 16 21:09:33 2021
| Host         : DESKTOP-5K5FCUF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   200 |
|    Minimum number of control sets                        |   200 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   513 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   200 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    52 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    34 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |    23 |
| >= 16              |    60 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             272 |           92 |
| No           | No                    | Yes                    |              81 |           33 |
| No           | Yes                   | No                     |             201 |          103 |
| Yes          | No                    | No                     |            1080 |          309 |
| Yes          | No                    | Yes                    |             345 |          116 |
| Yes          | Yes                   | No                     |            1324 |          384 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                                       Enable Signal                                                                                                      |                                                                            Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                                        |                1 |              2 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                                        |                1 |              2 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                          | system_wrapper_i/bbstub_peripheral_aresetn[0]                                                                                                                          |                2 |              3 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                         |                                                                                                                                                                        |                1 |              3 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[43][0]              | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[35][0]              | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[59][0]              | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[3][0]               | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]              | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0]              | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]              | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                    | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/FSM_sequential_ahb_wr_rd_cs[3]_i_1_n_0                                                                                                              | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |                3 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[35][0]             | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                          | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/FSM_sequential_ahb_wr_rd_cs[3]_i_1_n_0                                                                                                              | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19][0]             | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_2[0]                                     | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                  | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                          | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                          | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                        |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                |                                                                                                                                                                        |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                               | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                          | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                             | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]             | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]             | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                   | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                 |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                |                                                                                                                                                                        |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                             | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                |                                                                                                                                                                        |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[3][0]              | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                             | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                             | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[43][0]             | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                               | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                               | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                          |                                                                                                                                                                        |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                          |                                                                                                                                                                        |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                        |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                |                                                                                                                                                                        |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                          | system_wrapper_i/system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              5 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                     | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                   |                                                                                                                                                                        |                4 |              5 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                       | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |              5 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                            | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              5 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                        | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              5 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                             | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              5 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                       |                                                                                                                                                                        |                1 |              5 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                     | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                       | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                       | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              5 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                             | system_wrapper_i/system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/ARREADY_i_reg_1[0]                                                                                                                                   | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |                2 |              7 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                      | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                             | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                          | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                 | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                      | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                      | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                           | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                      | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                       | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/wrap_brst_count[7]_i_1_n_0                                                                                                                          | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                      | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count[7]_i_1_n_0                                                                                                                          | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                          | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                      | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                          | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                       | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                1 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                2 |              8 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                2 |              8 |
|  TFTLCD_TCLK_OBUF_BUFG                                         | TFTLCDCtrl_i/f_BRAMCtrl/hcnt[8]_i_1_n_0                                                                                                                                                                                  | filter_i/RESET                                                                                                                                                         |                3 |              9 |
|  TFTLCD_TCLK_OBUF_BUFG                                         | TFTLCDCtrl_i/f_BRAMCtrl/ena                                                                                                                                                                                              |                                                                                                                                                                        |                4 |             10 |
|  TFTLCD_TCLK_OBUF_BUFG                                         | TFTLCDCtrl_i/f_BRAMCtrl/sel_reg_0                                                                                                                                                                                        |                                                                                                                                                                        |                3 |             10 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                          | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                          | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_master_slots[3].reg_slice_mi/p_1_in                                                                         |                9 |             10 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                          | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_master_slots[4].reg_slice_mi/p_0_in                                                                         |                9 |             10 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                          | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                          | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |                4 |             10 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | AHB2PORT1RAM_i/REQ[1]                                                                                                                                                                                                    |                                                                                                                                                                        |                4 |             10 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                          | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |                4 |             10 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/m_ahb_htrans[1]                                                                                                                                     | system_wrapper_i/bbstub_peripheral_aresetn[0]                                                                                                                          |                4 |             10 |
|  TFTLCDCtrl_i/b_horizontal/UP_CLKa_reg_0                       |                                                                                                                                                                                                                          | filter_i/RESET                                                                                                                                                         |                5 |             11 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/wr_addr_ready_sm                                                                                                                                     | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |                3 |             12 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4      |                                                                                                                                                                        |                4 |             12 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/rd_request                                                                                                                                           | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |                3 |             12 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/wr_addr_ready_sm                                                                                                                                     | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |                3 |             12 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                          | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/E[0]                                                                                                    | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             12 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/rd_request                                                                                                                                           | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |                3 |             12 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_1[0]                                      |                                                                                                                                                                        |                5 |             13 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                                        |                4 |             13 |
|  TFTLCD_TCLK_OBUF_BUFG                                         | TFTLCDCtrl_i/c_vertical/Vsync_reg_0                                                                                                                                                                                      | filter_i/RESET                                                                                                                                                         |                4 |             13 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen411_in |                                                                                                                                                                        |                4 |             13 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                                        |                4 |             13 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                        |                4 |             13 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen53_in  |                                                                                                                                                                        |                3 |             13 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen6      |                                                                                                                                                                        |                5 |             14 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                        |                3 |             14 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen60_in  |                                                                                                                                                                        |                3 |             14 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                                        |                2 |             14 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                                        |                3 |             14 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                        |                4 |             14 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                               | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                               | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                               | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                               | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                               | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/ARREADY_i_reg_1[0]                                                                                                                                   | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |                5 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                               | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                               | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                               | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             15 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                                        |                3 |             16 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                          | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                9 |             16 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                                        |                3 |             16 |
|  TFTLCD_TCLK_OBUF_BUFG                                         | register_set_1/curr_reg1_reg[0]_0[0]                                                                                                                                                                                     | filter_i/RESET                                                                                                                                                         |                9 |             16 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                        |               10 |             18 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                |                                                                                                                                                                        |                9 |             18 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                        |                7 |             18 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                |                                                                                                                                                                        |                8 |             18 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/axi_prot[2]_i_1_n_0                                                                                                                                  | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |                6 |             19 |
|  TFTLCD_CLK_IBUF_BUFG                                          |                                                                                                                                                                                                                          | filter_i/RESET                                                                                                                                                         |                5 |             19 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/M_AHB_0_hready                                                                                                                                                                                          | system_wrapper_i/bbstub_peripheral_aresetn[0]                                                                                                                          |                6 |             23 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                              |                                                                                                                                                                        |                5 |             27 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                        |                6 |             27 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                |                                                                                                                                                                        |                6 |             27 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                        |                5 |             27 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                        |                6 |             27 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                        |                5 |             27 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/axi_prot[2]_i_1_n_0                                                                                                                                  | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |                8 |             27 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                              |                                                                                                                                                                        |                7 |             27 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                |                                                                                                                                                                        |                8 |             27 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                                        |                8 |             32 |
|  TFTLCD_TCLK_OBUF_BUFG                                         | register_set_1/curr_reg3_reg[0]_0[0]                                                                                                                                                                                     | filter_i/RESET                                                                                                                                                         |               17 |             32 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                     | system_wrapper_i/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                              |               11 |             32 |
|  TFTLCD_TCLK_OBUF_BUFG                                         | filter_i/cycle[0]_i_1_n_0                                                                                                                                                                                                | filter_i/RESET                                                                                                                                                         |                8 |             32 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                                        |                9 |             32 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/send_wr_data                                                                                                                                        | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |                8 |             32 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/write_ready_sm                                                                                                                                       | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |               13 |             32 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/VALID_READY_SKID/E[0]                                                                                                                                                  | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |                8 |             32 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/write_ready_sm                                                                                                                                       | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |               12 |             32 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/E[0]                                                                                                                                                  | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |               11 |             32 |
|  TFTLCD_TCLK_OBUF_BUFG                                         | register_set_1/curr_reg1_reg[0]_2[0]                                                                                                                                                                                     |                                                                                                                                                                        |               22 |             32 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                           | system_wrapper_i/system_i/cycle_1/inst/cycle_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                     |               10 |             32 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/send_wr_data                                                                                                                                        | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |               15 |             32 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | register_set_1/next_reg2                                                                                                                                                                                                 | system_wrapper_i/bbstub_peripheral_aresetn[0]                                                                                                                          |                6 |             32 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | register_set_1/next_reg3                                                                                                                                                                                                 | system_wrapper_i/bbstub_peripheral_aresetn[0]                                                                                                                          |               10 |             32 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | register_set_1/next_reg0                                                                                                                                                                                                 | system_wrapper_i/bbstub_peripheral_aresetn[0]                                                                                                                          |               11 |             33 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | register_set_1/next_reg1                                                                                                                                                                                                 | system_wrapper_i/bbstub_peripheral_aresetn[0]                                                                                                                          |               12 |             33 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                     | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |               12 |             41 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                     | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |               13 |             41 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                                        |               10 |             45 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                        |               11 |             45 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                                        |               10 |             45 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                        |               15 |             45 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                        |                9 |             45 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_1[0]                                      |                                                                                                                                                                        |               10 |             45 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                                      |                                                                                                                                                                        |               18 |             45 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/VALID_READY_SKID/sig_s_ready_dup                                                                                                                                       | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |               12 |             45 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                         |                                                                                                                                                                        |                8 |             45 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                        |                9 |             45 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_s_ready_dup                                                                                                                                       | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |               18 |             45 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                      |                                                                                                                                                                        |               12 |             45 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                        |               12 |             45 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/VALID_READY_SKID/sig_data_reg_out_en                                                                                                                                   | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |               14 |             45 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_reg_out_en                                                                                                                                   | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |               17 |             45 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_i/system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                  |                                                                                                                                                                        |               14 |             45 |
|  TFTLCD_TCLK_OBUF_BUFG                                         |                                                                                                                                                                                                                          | filter_i/RESET                                                                                                                                                         |               21 |             48 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                          | system_wrapper_i/system_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |               23 |             52 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                          | system_wrapper_i/system_i/axi_ahblite_bridge_1/U0/AXI_SLV_IF_MODULE/SR[0]                                                                                              |               26 |             52 |
|  TFTLCD_TCLK_OBUF_BUFG                                         | filter_i/E[0]                                                                                                                                                                                                            | filter_i/RESET                                                                                                                                                         |               26 |             80 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                          |                                                                                                                                                                        |               93 |            273 |
+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


