$date
	Fri Jun 03 15:46:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab3_SR_Latch_gatelevel $end
$var wire 1 ! Qb $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$scope module SR $end
$var wire 1 " Q $end
$var wire 1 ! Qb $end
$var wire 1 # R $end
$var wire 1 $ S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
x"
x!
$end
#10
0"
#20
1!
#30
0#
1$
#40
0!
#50
1"
#60
0$
#90
1$
#120
1#
#130
0"
#170
0#
0$
#180
1"
1!
#190
0!
0"
#200
1"
1!
1#
#210
0!
0"
#220
1!
#250
