--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y1.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4648 paths analyzed, 2834 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.994ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_44 (SLICE_X76Y24.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_44 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.511ns (Levels of Logic = 1)
  Clock Path Skew:      -0.448ns (0.852 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X87Y14.B2      net (fanout=4)        1.705   usr/rx_kchar<3>
    SLICE_X87Y14.BMUX    Tilo                  0.197   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv1
    SLICE_X76Y24.CE      net (fanout=48)       1.784   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv
    SLICE_X76Y24.CLK     Tceck                 0.284   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<47>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_44
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (1.022ns logic, 3.489ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_44 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.497ns (Levels of Logic = 1)
  Clock Path Skew:      -0.448ns (0.852 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X87Y14.B3      net (fanout=4)        1.702   usr/rx_kchar<2>
    SLICE_X87Y14.BMUX    Tilo                  0.186   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv1
    SLICE_X76Y24.CE      net (fanout=48)       1.784   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv
    SLICE_X76Y24.CLK     Tceck                 0.284   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<47>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_44
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (1.011ns logic, 3.486ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_44 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (0.852 - 0.911)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y14.DQ      Tcko                  0.337   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X87Y14.B4      net (fanout=12)       0.545   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X87Y14.BMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv1
    SLICE_X76Y24.CE      net (fanout=48)       1.784   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv
    SLICE_X76Y24.CLK     Tceck                 0.284   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<47>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_44
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (0.812ns logic, 2.329ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_45 (SLICE_X76Y24.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_45 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.511ns (Levels of Logic = 1)
  Clock Path Skew:      -0.448ns (0.852 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X87Y14.B2      net (fanout=4)        1.705   usr/rx_kchar<3>
    SLICE_X87Y14.BMUX    Tilo                  0.197   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv1
    SLICE_X76Y24.CE      net (fanout=48)       1.784   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv
    SLICE_X76Y24.CLK     Tceck                 0.284   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<47>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_45
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (1.022ns logic, 3.489ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_45 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.497ns (Levels of Logic = 1)
  Clock Path Skew:      -0.448ns (0.852 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X87Y14.B3      net (fanout=4)        1.702   usr/rx_kchar<2>
    SLICE_X87Y14.BMUX    Tilo                  0.186   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv1
    SLICE_X76Y24.CE      net (fanout=48)       1.784   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv
    SLICE_X76Y24.CLK     Tceck                 0.284   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<47>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_45
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (1.011ns logic, 3.486ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_45 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (0.852 - 0.911)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y14.DQ      Tcko                  0.337   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X87Y14.B4      net (fanout=12)       0.545   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X87Y14.BMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv1
    SLICE_X76Y24.CE      net (fanout=48)       1.784   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv
    SLICE_X76Y24.CLK     Tceck                 0.284   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<47>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_45
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (0.812ns logic, 2.329ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_46 (SLICE_X76Y24.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_46 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.511ns (Levels of Logic = 1)
  Clock Path Skew:      -0.448ns (0.852 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X87Y14.B2      net (fanout=4)        1.705   usr/rx_kchar<3>
    SLICE_X87Y14.BMUX    Tilo                  0.197   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv1
    SLICE_X76Y24.CE      net (fanout=48)       1.784   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv
    SLICE_X76Y24.CLK     Tceck                 0.284   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<47>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_46
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (1.022ns logic, 3.489ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_46 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.497ns (Levels of Logic = 1)
  Clock Path Skew:      -0.448ns (0.852 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X87Y14.B3      net (fanout=4)        1.702   usr/rx_kchar<2>
    SLICE_X87Y14.BMUX    Tilo                  0.186   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv1
    SLICE_X76Y24.CE      net (fanout=48)       1.784   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv
    SLICE_X76Y24.CLK     Tceck                 0.284   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<47>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_46
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (1.011ns logic, 3.486ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_46 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (0.852 - 0.911)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y14.DQ      Tcko                  0.337   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X87Y14.B4      net (fanout=12)       0.545   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X87Y14.BMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv1
    SLICE_X76Y24.CE      net (fanout=48)       1.784   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv
    SLICE_X76Y24.CLK     Tceck                 0.284   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<47>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_46
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (0.812ns logic, 2.329ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X4Y4.DIADI10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_11 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.138ns (0.534 - 0.396)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_11 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X70Y22.DQ        Tcko                  0.115   usr/link_tracking_1_inst/track_rx_data<11>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_11
    RAMB36_X4Y4.DIADI10    net (fanout=1)        0.244   usr/link_tracking_1_inst/track_rx_data<11>
    RAMB36_X4Y4.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.161ns (-0.083ns logic, 0.244ns route)
                                                         (-51.6% logic, 151.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X4Y4.DIADI28), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_31 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.138ns (0.534 - 0.396)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_31 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y22.DQ        Tcko                  0.098   usr/link_tracking_1_inst/track_rx_data<31>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_31
    RAMB36_X4Y4.DIADI28    net (fanout=1)        0.261   usr/link_tracking_1_inst/track_rx_data<31>
    RAMB36_X4Y4.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.161ns (-0.100ns logic, 0.261ns route)
                                                         (-62.1% logic, 162.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X4Y3.DIADI21), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_161 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.537 - 0.384)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_161 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X79Y13.BQ        Tcko                  0.098   usr/link_tracking_1_inst/track_rx_data<163>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_161
    RAMB36_X4Y3.DIADI21    net (fanout=1)        0.277   usr/link_tracking_1_inst/track_rx_data<161>
    RAMB36_X4Y3.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.177ns (-0.100ns logic, 0.277ns route)
                                                         (-56.5% logic, 156.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y1.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.084ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X18Y65.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.057ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (1.459 - 1.451)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y134.AQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X31Y111.A5     net (fanout=2)        1.059   system/rst/d25
    SLICE_X31Y111.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X18Y65.CE      net (fanout=2)        2.309   system/rst/d25_d25_d_AND_3_o
    SLICE_X18Y65.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (0.689ns logic, 3.368ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (1.459 - 1.469)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X31Y111.A3     net (fanout=1)        0.456   system/rst/d25_d
    SLICE_X31Y111.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X18Y65.CE      net (fanout=2)        2.309   system/rst/d25_d25_d_AND_3_o
    SLICE_X18Y65.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (0.733ns logic, 2.765ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X16Y73.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (1.467 - 1.451)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y134.AQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X31Y111.A5     net (fanout=2)        1.059   system/rst/d25
    SLICE_X31Y111.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X16Y73.CE      net (fanout=2)        2.016   system/rst/d25_d25_d_AND_3_o
    SLICE_X16Y73.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.764ns (0.689ns logic, 3.075ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (1.467 - 1.469)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X31Y111.A3     net (fanout=1)        0.456   system/rst/d25_d
    SLICE_X31Y111.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X16Y73.CE      net (fanout=2)        2.016   system/rst/d25_d25_d_AND_3_o
    SLICE_X16Y73.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (0.733ns logic, 2.472ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/Mshreg_nuke_d2 (SLICE_X16Y73.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.573ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (1.467 - 1.451)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y134.AQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X31Y111.A5     net (fanout=2)        1.059   system/rst/d25
    SLICE_X31Y111.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X16Y73.CE      net (fanout=2)        2.016   system/rst/d25_d25_d_AND_3_o
    SLICE_X16Y73.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (0.498ns logic, 3.075ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.014ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (1.467 - 1.469)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.AQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X31Y111.A3     net (fanout=1)        0.456   system/rst/d25_d
    SLICE_X31Y111.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X16Y73.CE      net (fanout=2)        2.016   system/rst/d25_d25_d_AND_3_o
    SLICE_X16Y73.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (0.542ns logic, 2.472ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X95Y110.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y110.AQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X95Y110.A5     net (fanout=2)        0.067   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X95Y110.CLK    Tah         (-Th)     0.055   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X95Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/plllkdet_sync (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.362 - 0.327)
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/plllkdet_sync to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y110.AQ     Tcko                  0.115   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/plllkdet_sync
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/plllkdet_sync
    SLICE_X95Y110.A6     net (fanout=2)        0.090   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/plllkdet_sync
    SLICE_X95Y110.CLK    Tah         (-Th)     0.055   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.060ns logic, 0.090ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X26Y128.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y128.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X26Y128.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X26Y128.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13561 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.378ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_110 (SLICE_X89Y150.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_110 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.320ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.933 - 0.956)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y108.BQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X74Y121.A1     net (fanout=2)        1.563   system/mac_rx_last<2>
    SLICE_X74Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X82Y130.A2     net (fanout=42)       1.532   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X82Y130.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y131.A2     net (fanout=1)        0.842   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y130.A1     net (fanout=9)        0.620   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y130.AMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X89Y150.CE     net (fanout=25)       1.710   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X89Y150.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_110
    -------------------------------------------------  ---------------------------
    Total                                      7.320ns (1.053ns logic, 6.267ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_110 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.319ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.933 - 0.961)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y102.CQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X82Y130.A4     net (fanout=527)      2.162   system/rst_macclk<2>
    SLICE_X82Y130.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y131.A2     net (fanout=1)        0.842   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y130.A1     net (fanout=9)        0.620   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y130.AMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X89Y150.CE     net (fanout=25)       1.710   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X89Y150.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_110
    -------------------------------------------------  ---------------------------
    Total                                      6.319ns (0.985ns logic, 5.334ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_110 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.298ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.714 - 0.746)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y121.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X74Y121.A4     net (fanout=1)        0.541   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X74Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X82Y130.A2     net (fanout=42)       1.532   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X82Y130.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y131.A2     net (fanout=1)        0.842   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y130.A1     net (fanout=9)        0.620   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y130.AMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X89Y150.CE     net (fanout=25)       1.710   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X89Y150.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_110
    -------------------------------------------------  ---------------------------
    Total                                      6.298ns (1.053ns logic, 5.245ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111 (SLICE_X89Y150.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.320ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.933 - 0.956)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y108.BQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X74Y121.A1     net (fanout=2)        1.563   system/mac_rx_last<2>
    SLICE_X74Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X82Y130.A2     net (fanout=42)       1.532   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X82Y130.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y131.A2     net (fanout=1)        0.842   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y130.A1     net (fanout=9)        0.620   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y130.AMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X89Y150.CE     net (fanout=25)       1.710   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X89Y150.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111
    -------------------------------------------------  ---------------------------
    Total                                      7.320ns (1.053ns logic, 6.267ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.319ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.933 - 0.961)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y102.CQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X82Y130.A4     net (fanout=527)      2.162   system/rst_macclk<2>
    SLICE_X82Y130.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y131.A2     net (fanout=1)        0.842   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y130.A1     net (fanout=9)        0.620   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y130.AMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X89Y150.CE     net (fanout=25)       1.710   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X89Y150.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111
    -------------------------------------------------  ---------------------------
    Total                                      6.319ns (0.985ns logic, 5.334ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.298ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.714 - 0.746)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y121.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X74Y121.A4     net (fanout=1)        0.541   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X74Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X82Y130.A2     net (fanout=42)       1.532   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X82Y130.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y131.A2     net (fanout=1)        0.842   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y130.A1     net (fanout=9)        0.620   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y130.AMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X89Y150.CE     net (fanout=25)       1.710   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X89Y150.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_111
    -------------------------------------------------  ---------------------------
    Total                                      6.298ns (1.053ns logic, 5.245ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112 (SLICE_X89Y150.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.320ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.933 - 0.956)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y108.BQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X74Y121.A1     net (fanout=2)        1.563   system/mac_rx_last<2>
    SLICE_X74Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X82Y130.A2     net (fanout=42)       1.532   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X82Y130.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y131.A2     net (fanout=1)        0.842   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y130.A1     net (fanout=9)        0.620   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y130.AMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X89Y150.CE     net (fanout=25)       1.710   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X89Y150.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112
    -------------------------------------------------  ---------------------------
    Total                                      7.320ns (1.053ns logic, 6.267ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.319ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.933 - 0.961)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y102.CQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X82Y130.A4     net (fanout=527)      2.162   system/rst_macclk<2>
    SLICE_X82Y130.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y131.A2     net (fanout=1)        0.842   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y130.A1     net (fanout=9)        0.620   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y130.AMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X89Y150.CE     net (fanout=25)       1.710   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X89Y150.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112
    -------------------------------------------------  ---------------------------
    Total                                      6.319ns (0.985ns logic, 5.334ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.298ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.714 - 0.746)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y121.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
                                                       system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X74Y121.A4     net (fanout=1)        0.541   system/phy_en.phy_ipb_ctrl/udp_if/last_rx_last
    SLICE_X74Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X82Y130.A2     net (fanout=42)       1.532   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X82Y130.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y131.A2     net (fanout=1)        0.842   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y131.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X87Y130.A1     net (fanout=9)        0.620   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X87Y130.AMUX   Tilo                  0.194   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X89Y150.CE     net (fanout=25)       1.710   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X89Y150.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_112
    -------------------------------------------------  ---------------------------
    Total                                      6.298ns (1.053ns logic, 5.245ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y27.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.132ns (0.440 - 0.308)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_2 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X78Y132.CQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_2
    RAMB36_X4Y27.DIADI2     net (fanout=1)        0.244   system/phy_en.phy_ipb_ctrl/udp_if/dia<2>
    RAMB36_X4Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.161ns (-0.083ns logic, 0.244ns route)
                                                          (-51.6% logic, 151.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxdisperr_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.355 - 0.318)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxdisperr_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y98.AQ             Tcko                  0.098   system/phy_en.phy_eth/sgmii/rxrundisp_r
                                                              system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACRXDISPERR net (fanout=1)        0.291   system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                              system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.067ns (-0.224ns logic, 0.291ns route)
                                                              (-334.3% logic, 434.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y27.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.132ns (0.440 - 0.308)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X78Y132.AQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0
    RAMB36_X4Y27.DIADI0     net (fanout=1)        0.247   system/phy_en.phy_ipb_ctrl/udp_if/dia<0>
    RAMB36_X4Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.164ns (-0.083ns logic, 0.247ns route)
                                                          (-50.6% logic, 150.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13568 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.071ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7 (SLICE_X94Y48.CIN), 109 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.973ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.725 - 0.788)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y77.DQ      Tcko                  0.337   system/mac_rx_data<0><3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_3
    SLICE_X96Y50.C2      net (fanout=23)       3.995   system/mac_rx_data<0><3>
    SLICE_X96Y50.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00694_SW0
    SLICE_X96Y50.A4      net (fanout=1)        0.406   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/N6
    SLICE_X96Y50.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00694
    SLICE_X94Y47.D5      net (fanout=1)        0.457   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/n0069<3>
    SLICE_X94Y47.COUT    Topcyd                0.319   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X94Y48.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X94Y48.CLK     Tcinck                0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      5.973ns (1.115ns logic, 4.858ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.725 - 0.788)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y77.CQ      Tcko                  0.337   system/mac_rx_data<0><3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_2
    SLICE_X96Y50.C5      net (fanout=24)       1.859   system/mac_rx_data<0><2>
    SLICE_X96Y50.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00693_SW0
    SLICE_X96Y50.B2      net (fanout=1)        0.736   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/N4
    SLICE_X96Y50.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00693
    SLICE_X94Y47.C5      net (fanout=1)        0.552   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/n0069<2>
    SLICE_X94Y47.COUT    Topcyc                0.338   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X94Y48.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X94Y48.CLK     Tcinck                0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (1.004ns logic, 3.147ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.725 - 0.788)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y77.BQ      Tcko                  0.337   system/mac_rx_data<0><3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1
    SLICE_X93Y58.C4      net (fanout=25)       1.311   system/mac_rx_data<0><1>
    SLICE_X93Y58.CMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00692_SW0
    SLICE_X93Y58.A3      net (fanout=1)        0.471   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/N2
    SLICE_X93Y58.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00692
    SLICE_X94Y47.B1      net (fanout=1)        1.020   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/n0069<1>
    SLICE_X94Y47.COUT    Topcyb                0.404   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X94Y48.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X94Y48.CLK     Tcinck                0.193   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (1.188ns logic, 2.802ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8 (SLICE_X80Y99.CIN), 288 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.202ns (0.862 - 1.064)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO0  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    SLICE_X75Y86.B2      net (fanout=1)        1.831   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<4>
    SLICE_X75Y86.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X80Y98.A3      net (fanout=4)        1.390   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X80Y98.COUT    Topcya                0.410   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X80Y99.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X80Y99.CLK     Tcinck                0.042   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.hi_byte_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      5.814ns (2.593ns logic, 3.221ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.565ns (Levels of Logic = 4)
  Clock Path Skew:      -0.204ns (0.862 - 1.066)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y15.DOBDO1  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    SLICE_X78Y90.C2      net (fanout=1)        1.679   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<17>
    SLICE_X78Y90.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob21
    SLICE_X80Y97.B2      net (fanout=4)        1.219   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<1>
    SLICE_X80Y97.COUT    Topcyb                0.406   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X80Y98.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X80Y98.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X80Y99.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X80Y99.CLK     Tcinck                0.042   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.hi_byte_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      5.565ns (2.667ns logic, 2.898ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.484ns (Levels of Logic = 4)
  Clock Path Skew:      -0.274ns (0.862 - 1.136)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y15.DOBDO1  Trcko_DOB             2.073   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    SLICE_X78Y90.C1      net (fanout=1)        1.598   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<25>
    SLICE_X78Y90.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob21
    SLICE_X80Y97.B2      net (fanout=4)        1.219   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/udpdob<1>
    SLICE_X80Y97.COUT    Topcyb                0.406   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X80Y98.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X80Y98.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X80Y99.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X80Y99.CLK     Tcinck                0.042   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.hi_byte_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      5.484ns (2.667ns logic, 2.817ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8 (SLICE_X94Y49.CIN), 217 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.952ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.724 - 0.788)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y77.DQ      Tcko                  0.337   system/mac_rx_data<0><3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_3
    SLICE_X96Y50.C2      net (fanout=23)       3.995   system/mac_rx_data<0><3>
    SLICE_X96Y50.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00694_SW0
    SLICE_X96Y50.A4      net (fanout=1)        0.406   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/N6
    SLICE_X96Y50.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00694
    SLICE_X94Y47.D5      net (fanout=1)        0.457   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/n0069<3>
    SLICE_X94Y47.COUT    Topcyd                0.319   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X94Y48.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X94Y48.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X94Y49.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X94Y49.CLK     Tcinck                0.094   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      5.952ns (1.094ns logic, 4.858ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_5 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.346ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.724 - 0.788)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y77.BMUX    Tshcko                0.420   system/mac_rx_data<0><3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_5
    SLICE_X97Y48.C2      net (fanout=23)       2.315   system/mac_rx_data<0><5>
    SLICE_X97Y48.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00696_SW0
    SLICE_X97Y48.A3      net (fanout=1)        0.456   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/N10
    SLICE_X97Y48.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00696
    SLICE_X94Y48.B4      net (fanout=1)        0.398   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/n0069<5>
    SLICE_X94Y48.COUT    Topcyb                0.404   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X94Y49.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X94Y49.CLK     Tcinck                0.094   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      4.346ns (1.177ns logic, 3.169ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_7 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.293ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.724 - 0.788)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_7 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y77.DMUX    Tshcko                0.422   system/mac_rx_data<0><3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_7
    SLICE_X95Y49.C4      net (fanout=26)       2.037   system/mac_rx_data<0><7>
    SLICE_X95Y49.CMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00698_SW0
    SLICE_X95Y49.A2      net (fanout=1)        0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/N14
    SLICE_X95Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<6>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00698
    SLICE_X94Y48.D3      net (fanout=1)        0.460   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/n0069<7>
    SLICE_X94Y48.COUT    Topcyd                0.319   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X94Y49.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X94Y49.CLK     Tcinck                0.094   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      4.293ns (1.089ns logic, 3.204ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_58 (SLICE_X101Y79.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_50 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.507 - 0.404)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_50 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y80.BQ     Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf<51>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_50
    SLICE_X101Y79.B6     net (fanout=2)        0.091   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf<50>
    SLICE_X101Y79.CLK    Tah         (-Th)     0.057   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf<59>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Mmux_write_data.shift_buf[127]_write_data.shift_buf[127]_mux_38_OUT821
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_58
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.041ns logic, 0.091ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.068ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X94Y88.AQ             Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACRXDISPERR net (fanout=1)        0.292   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.068ns (-0.224ns logic, 0.292ns route)
                                                              (-329.4% logic, 429.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_64 (SLICE_X97Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_32 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_64 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.506 - 0.403)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_32 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y81.AQ      Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out<35>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_32
    SLICE_X97Y79.AX      net (fanout=2)        0.102   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out<32>
    SLICE_X97Y79.CLK     Tckdi       (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out<67>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_64
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.039ns logic, 0.102ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.145ns (1.603 - 1.458)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y105.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y65.C3      net (fanout=23)       2.159   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y65.C       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.466   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.433ns (0.808ns logic, 3.625ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.004ns (Levels of Logic = 1)
  Clock Path Skew:      0.145ns (1.603 - 1.458)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y105.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y65.C5      net (fanout=22)       1.815   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y65.C       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.466   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.004ns (0.723ns logic, 3.281ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.594ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (1.603 - 1.458)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y105.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.138   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (0.456ns logic, 3.138ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X31Y65.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.347ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (1.487 - 1.458)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y105.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y65.C3      net (fanout=23)       2.159   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y65.C       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y65.CE      net (fanout=2)        0.380   system/cdce_synch/_n0067_inv
    SLICE_X31Y65.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (0.808ns logic, 2.539ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.918ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (1.487 - 1.458)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y105.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y65.C5      net (fanout=22)       1.815   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y65.C       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y65.CE      net (fanout=2)        0.380   system/cdce_synch/_n0067_inv
    SLICE_X31Y65.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (0.723ns logic, 2.195ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_18 (SLICE_X29Y107.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_18 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_18 to system/cdce_synch/cdce_control.timer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y107.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/cdce_control.timer_18
    SLICE_X29Y107.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_18
    SLICE_X29Y107.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT101
                                                       system/cdce_synch/cdce_control.timer_18
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_0 (SLICE_X29Y103.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_0 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_0 to system/cdce_synch/cdce_control.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y103.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_0
    SLICE_X29Y103.A5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_0
    SLICE_X29Y103.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT12
                                                       system/cdce_synch/cdce_control.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_8 (SLICE_X29Y106.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_8 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_8 to system/cdce_synch/cdce_control.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y106.AQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_8
    SLICE_X29Y106.A5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_8
    SLICE_X29Y106.CLK    Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT191
                                                       system/cdce_synch/cdce_control.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X28Y80.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y20.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0543<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X20Y62.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.252ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X53Y73.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.972ns (Levels of Logic = 9)
  Clock Path Skew:      -0.075ns (3.087 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X72Y38.B1      net (fanout=69)       4.315   system/ipb_arb/src<0>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y73.D2      net (fanout=39)       0.914   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y73.DMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y72.C4      net (fanout=1)        0.412   system/ipb_fabric/N36
    SLICE_X52Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y72.D3      net (fanout=33)       0.356   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X37Y85.D5      net (fanout=4)        1.081   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X37Y85.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y85.C2      net (fanout=7)        0.726   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y85.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X37Y88.D2      net (fanout=7)        0.872   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X37Y88.D       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X53Y73.SR      net (fanout=15)       1.379   system/sram2_if/sramInterface/_n0147
    SLICE_X53Y73.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.972ns (1.752ns logic, 13.220ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.714ns (Levels of Logic = 9)
  Clock Path Skew:      -0.075ns (3.087 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X72Y38.B5      net (fanout=68)       4.057   system/ipb_arb/src<1>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y73.D2      net (fanout=39)       0.914   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y73.DMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y72.C4      net (fanout=1)        0.412   system/ipb_fabric/N36
    SLICE_X52Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y72.D3      net (fanout=33)       0.356   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X37Y85.D5      net (fanout=4)        1.081   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X37Y85.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y85.C2      net (fanout=7)        0.726   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y85.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X37Y88.D2      net (fanout=7)        0.872   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X37Y88.D       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X53Y73.SR      net (fanout=15)       1.379   system/sram2_if/sramInterface/_n0147
    SLICE_X53Y73.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.714ns (1.752ns logic, 12.962ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.353ns (Levels of Logic = 8)
  Clock Path Skew:      -0.075ns (3.087 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X72Y38.B1      net (fanout=69)       4.315   system/ipb_arb/src<0>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.D3      net (fanout=39)       0.655   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.D       Tilo                  0.068   system/regs_from_ipbus<16><15>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X52Y72.D1      net (fanout=34)       0.599   system/ipb_fabric/sel<2>
    SLICE_X52Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X37Y85.D5      net (fanout=4)        1.081   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X37Y85.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y85.C2      net (fanout=7)        0.726   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y85.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X37Y88.D2      net (fanout=7)        0.872   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X37Y88.D       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X53Y73.SR      net (fanout=15)       1.379   system/sram2_if/sramInterface/_n0147
    SLICE_X53Y73.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.353ns (1.561ns logic, 12.792ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X53Y73.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.972ns (Levels of Logic = 9)
  Clock Path Skew:      -0.075ns (3.087 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X72Y38.B1      net (fanout=69)       4.315   system/ipb_arb/src<0>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y73.D2      net (fanout=39)       0.914   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y73.DMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y72.C4      net (fanout=1)        0.412   system/ipb_fabric/N36
    SLICE_X52Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y72.D3      net (fanout=33)       0.356   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X37Y85.D5      net (fanout=4)        1.081   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X37Y85.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y85.C2      net (fanout=7)        0.726   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y85.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X37Y88.D2      net (fanout=7)        0.872   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X37Y88.D       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X53Y73.SR      net (fanout=15)       1.379   system/sram2_if/sramInterface/_n0147
    SLICE_X53Y73.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.972ns (1.752ns logic, 13.220ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.714ns (Levels of Logic = 9)
  Clock Path Skew:      -0.075ns (3.087 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X72Y38.B5      net (fanout=68)       4.057   system/ipb_arb/src<1>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y73.D2      net (fanout=39)       0.914   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y73.DMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y72.C4      net (fanout=1)        0.412   system/ipb_fabric/N36
    SLICE_X52Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y72.D3      net (fanout=33)       0.356   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X37Y85.D5      net (fanout=4)        1.081   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X37Y85.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y85.C2      net (fanout=7)        0.726   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y85.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X37Y88.D2      net (fanout=7)        0.872   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X37Y88.D       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X53Y73.SR      net (fanout=15)       1.379   system/sram2_if/sramInterface/_n0147
    SLICE_X53Y73.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.714ns (1.752ns logic, 12.962ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.353ns (Levels of Logic = 8)
  Clock Path Skew:      -0.075ns (3.087 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X72Y38.B1      net (fanout=69)       4.315   system/ipb_arb/src<0>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.D3      net (fanout=39)       0.655   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.D       Tilo                  0.068   system/regs_from_ipbus<16><15>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X52Y72.D1      net (fanout=34)       0.599   system/ipb_fabric/sel<2>
    SLICE_X52Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X37Y85.D5      net (fanout=4)        1.081   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X37Y85.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y85.C2      net (fanout=7)        0.726   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y85.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X37Y88.D2      net (fanout=7)        0.872   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X37Y88.D       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X53Y73.SR      net (fanout=15)       1.379   system/sram2_if/sramInterface/_n0147
    SLICE_X53Y73.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.353ns (1.561ns logic, 12.792ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_34 (SLICE_X54Y79.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.693ns (Levels of Logic = 9)
  Clock Path Skew:      -0.073ns (3.089 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X72Y38.B1      net (fanout=69)       4.315   system/ipb_arb/src<0>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y73.D2      net (fanout=39)       0.914   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y73.DMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y72.C4      net (fanout=1)        0.412   system/ipb_fabric/N36
    SLICE_X52Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y72.D3      net (fanout=33)       0.356   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X37Y85.D5      net (fanout=4)        1.081   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X37Y85.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y85.C2      net (fanout=7)        0.726   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y85.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X37Y88.D2      net (fanout=7)        0.872   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X37Y88.D       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X54Y79.SR      net (fanout=15)       1.100   system/sram2_if/sramInterface/_n0147
    SLICE_X54Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     14.693ns (1.752ns logic, 12.941ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.435ns (Levels of Logic = 9)
  Clock Path Skew:      -0.073ns (3.089 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X72Y38.B5      net (fanout=68)       4.057   system/ipb_arb/src<1>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y73.D2      net (fanout=39)       0.914   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y73.DMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y72.C4      net (fanout=1)        0.412   system/ipb_fabric/N36
    SLICE_X52Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y72.D3      net (fanout=33)       0.356   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X37Y85.D5      net (fanout=4)        1.081   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X37Y85.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y85.C2      net (fanout=7)        0.726   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y85.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X37Y88.D2      net (fanout=7)        0.872   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X37Y88.D       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X54Y79.SR      net (fanout=15)       1.100   system/sram2_if/sramInterface/_n0147
    SLICE_X54Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     14.435ns (1.752ns logic, 12.683ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.074ns (Levels of Logic = 8)
  Clock Path Skew:      -0.073ns (3.089 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X72Y38.B1      net (fanout=69)       4.315   system/ipb_arb/src<0>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.D3      net (fanout=39)       0.655   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.D       Tilo                  0.068   system/regs_from_ipbus<16><15>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X52Y72.D1      net (fanout=34)       0.599   system/ipb_fabric/sel<2>
    SLICE_X52Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X37Y85.D5      net (fanout=4)        1.081   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X37Y85.DMUX    Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X37Y85.C2      net (fanout=7)        0.726   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X37Y85.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X37Y88.D2      net (fanout=7)        0.872   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X37Y88.D       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd1
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X54Y79.SR      net (fanout=15)       1.100   system/sram2_if/sramInterface/_n0147
    SLICE_X54Y79.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     14.074ns (1.561ns logic, 12.513ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_14 (SLICE_X58Y78.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 2)
  Clock Path Skew:      0.147ns (1.490 - 1.343)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_14 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y80.CQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_14
    SLICE_X58Y78.A6      net (fanout=2)        0.153   system/ipb_from_masters[2]_ipb_addr<14>
    SLICE_X58Y78.A       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X58Y78.B3      net (fanout=7)        0.124   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X58Y78.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.075ns logic, 0.277ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 2)
  Clock Path Skew:      0.147ns (1.490 - 1.343)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.CQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X58Y78.A3      net (fanout=68)       0.252   system/ipb_arb/src<1>
    SLICE_X58Y78.A       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X58Y78.B3      net (fanout=7)        0.124   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X58Y78.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.092ns logic, 0.376ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 2)
  Clock Path Skew:      0.097ns (1.490 - 1.393)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y70.CQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14
    SLICE_X58Y78.A4      net (fanout=2)        0.276   system/ipb_from_masters[0]_ipb_addr<14>
    SLICE_X58Y78.A       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X58Y78.B3      net (fanout=7)        0.124   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X58Y78.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.075ns logic, 0.400ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_13 (SLICE_X56Y77.C6), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_13 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.356ns (Levels of Logic = 2)
  Clock Path Skew:      0.146ns (1.489 - 1.343)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_13 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y80.BQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_13
    SLICE_X56Y77.B4      net (fanout=2)        0.200   system/ipb_from_masters[2]_ipb_addr<13>
    SLICE_X56Y77.B       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X56Y77.C6      net (fanout=7)        0.100   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X56Y77.CLK     Tah         (-Th)     0.076   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.356ns (0.056ns logic, 0.300ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 2)
  Clock Path Skew:      0.146ns (1.489 - 1.343)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.AQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X56Y77.B5      net (fanout=69)       0.254   system/ipb_arb/src<0>
    SLICE_X56Y77.B       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X56Y77.C6      net (fanout=7)        0.100   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X56Y77.CLK     Tah         (-Th)     0.076   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.073ns logic, 0.354ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_13 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 2)
  Clock Path Skew:      0.096ns (1.489 - 1.393)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_13 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y70.BQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_13
    SLICE_X56Y77.B3      net (fanout=2)        0.288   system/ipb_from_masters[0]_ipb_addr<13>
    SLICE_X56Y77.B       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X56Y77.C6      net (fanout=7)        0.100   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X56Y77.CLK     Tah         (-Th)     0.076   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.056ns logic, 0.388ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_6 (SLICE_X58Y77.C6), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_6 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.306ns (Levels of Logic = 2)
  Clock Path Skew:      0.094ns (1.490 - 1.396)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_6 to system/sram2_if/sramInterface/ADDR_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y78.CQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_6
    SLICE_X58Y77.B5      net (fanout=2)        0.122   system/ipb_from_masters[2]_ipb_addr<6>
    SLICE_X58Y77.B       Tilo                  0.034   system/sram_w[2]_addr<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr291
    SLICE_X58Y77.C6      net (fanout=9)        0.108   user_ipb_mosi[0]_ipb_addr<6>
    SLICE_X58Y77.CLK     Tah         (-Th)     0.056   system/sram_w[2]_addr<7>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O181
                                                       system/sram2_if/sramInterface/ADDR_O_6
    -------------------------------------------------  ---------------------------
    Total                                      0.306ns (0.076ns logic, 0.230ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 2)
  Clock Path Skew:      0.147ns (1.490 - 1.343)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.CQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X58Y77.B4      net (fanout=68)       0.273   system/ipb_arb/src<1>
    SLICE_X58Y77.B       Tilo                  0.034   system/sram_w[2]_addr<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr291
    SLICE_X58Y77.C6      net (fanout=9)        0.108   user_ipb_mosi[0]_ipb_addr<6>
    SLICE_X58Y77.CLK     Tah         (-Th)     0.056   system/sram_w[2]_addr<7>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O181
                                                       system/sram2_if/sramInterface/ADDR_O_6
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.093ns logic, 0.381ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 2)
  Clock Path Skew:      0.147ns (1.490 - 1.343)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.AQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X58Y77.B6      net (fanout=69)       0.284   system/ipb_arb/src<0>
    SLICE_X58Y77.B       Tilo                  0.034   system/sram_w[2]_addr<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr291
    SLICE_X58Y77.C6      net (fanout=9)        0.108   user_ipb_mosi[0]_ipb_addr<6>
    SLICE_X58Y77.CLK     Tah         (-Th)     0.056   system/sram_w[2]_addr<7>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O181
                                                       system/sram2_if/sramInterface/ADDR_O_6
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.093ns logic, 0.392ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X28Y80.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3422719 paths analyzed, 13241 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.261ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X3Y26.WEAU0), 4137 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.178ns (Levels of Logic = 11)
  Clock Path Skew:      0.002ns (1.516 - 1.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y81.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X72Y38.B1         net (fanout=69)       4.315   system/ipb_arb/src<0>
    SLICE_X72Y38.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4         net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5         net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A4         net (fanout=39)       1.218   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X62Y56.C3         net (fanout=2)        0.356   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X62Y56.CMUX       Tilo                  0.205   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X66Y38.C1         net (fanout=2)        1.643   user_ipb_mosi[1]_ipb_strobe
    SLICE_X66Y38.CMUX       Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/crc_check<3>
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y57.B4         net (fanout=1)        1.481   user_ipb_miso[1]_ipb_ack
    SLICE_X54Y57.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y57.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y57.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X61Y93.C1         net (fanout=18)       2.173   system/ipb_from_fabric_ipb_ack
    SLICE_X61Y93.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D3         net (fanout=1)        0.333   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y108.C1        net (fanout=7)        1.791   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X67Y108.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y26.WEAU0      net (fanout=64)       1.674   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.178ns (1.904ns logic, 18.274ns route)
                                                          (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.920ns (Levels of Logic = 11)
  Clock Path Skew:      0.002ns (1.516 - 1.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y81.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X72Y38.B5         net (fanout=68)       4.057   system/ipb_arb/src<1>
    SLICE_X72Y38.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4         net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5         net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A4         net (fanout=39)       1.218   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X62Y56.C3         net (fanout=2)        0.356   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X62Y56.CMUX       Tilo                  0.205   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X66Y38.C1         net (fanout=2)        1.643   user_ipb_mosi[1]_ipb_strobe
    SLICE_X66Y38.CMUX       Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/crc_check<3>
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y57.B4         net (fanout=1)        1.481   user_ipb_miso[1]_ipb_ack
    SLICE_X54Y57.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y57.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y57.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X61Y93.C1         net (fanout=18)       2.173   system/ipb_from_fabric_ipb_ack
    SLICE_X61Y93.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D3         net (fanout=1)        0.333   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y108.C1        net (fanout=7)        1.791   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X67Y108.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y26.WEAU0      net (fanout=64)       1.674   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        19.920ns (1.904ns logic, 18.016ns route)
                                                          (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.143ns (Levels of Logic = 11)
  Clock Path Skew:      0.002ns (1.516 - 1.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y81.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X72Y38.B1         net (fanout=69)       4.315   system/ipb_arb/src<0>
    SLICE_X72Y38.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4         net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5         net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A4         net (fanout=39)       1.218   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X67Y50.A1         net (fanout=2)        1.089   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X67Y50.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X67Y50.B3         net (fanout=2)        0.340   user_ipb_mosi[7]_ipb_strobe
    SLICE_X67Y50.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y57.B3         net (fanout=1)        1.276   user_ipb_miso[7]_ipb_ack
    SLICE_X54Y57.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y57.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y57.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X61Y93.C1         net (fanout=18)       2.173   system/ipb_from_fabric_ipb_ack
    SLICE_X61Y93.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D3         net (fanout=1)        0.333   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y108.C1        net (fanout=7)        1.791   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X67Y108.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y26.WEAU0      net (fanout=64)       1.674   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        19.143ns (1.644ns logic, 17.499ns route)
                                                          (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X3Y26.WEAU1), 4137 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.178ns (Levels of Logic = 11)
  Clock Path Skew:      0.002ns (1.516 - 1.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y81.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X72Y38.B1         net (fanout=69)       4.315   system/ipb_arb/src<0>
    SLICE_X72Y38.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4         net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5         net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A4         net (fanout=39)       1.218   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X62Y56.C3         net (fanout=2)        0.356   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X62Y56.CMUX       Tilo                  0.205   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X66Y38.C1         net (fanout=2)        1.643   user_ipb_mosi[1]_ipb_strobe
    SLICE_X66Y38.CMUX       Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/crc_check<3>
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y57.B4         net (fanout=1)        1.481   user_ipb_miso[1]_ipb_ack
    SLICE_X54Y57.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y57.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y57.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X61Y93.C1         net (fanout=18)       2.173   system/ipb_from_fabric_ipb_ack
    SLICE_X61Y93.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D3         net (fanout=1)        0.333   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y108.C1        net (fanout=7)        1.791   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X67Y108.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y26.WEAU1      net (fanout=64)       1.674   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.178ns (1.904ns logic, 18.274ns route)
                                                          (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.920ns (Levels of Logic = 11)
  Clock Path Skew:      0.002ns (1.516 - 1.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y81.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X72Y38.B5         net (fanout=68)       4.057   system/ipb_arb/src<1>
    SLICE_X72Y38.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4         net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5         net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A4         net (fanout=39)       1.218   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X62Y56.C3         net (fanout=2)        0.356   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X62Y56.CMUX       Tilo                  0.205   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X66Y38.C1         net (fanout=2)        1.643   user_ipb_mosi[1]_ipb_strobe
    SLICE_X66Y38.CMUX       Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/crc_check<3>
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y57.B4         net (fanout=1)        1.481   user_ipb_miso[1]_ipb_ack
    SLICE_X54Y57.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y57.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y57.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X61Y93.C1         net (fanout=18)       2.173   system/ipb_from_fabric_ipb_ack
    SLICE_X61Y93.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D3         net (fanout=1)        0.333   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y108.C1        net (fanout=7)        1.791   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X67Y108.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y26.WEAU1      net (fanout=64)       1.674   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        19.920ns (1.904ns logic, 18.016ns route)
                                                          (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.143ns (Levels of Logic = 11)
  Clock Path Skew:      0.002ns (1.516 - 1.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y81.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X72Y38.B1         net (fanout=69)       4.315   system/ipb_arb/src<0>
    SLICE_X72Y38.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4         net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5         net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A4         net (fanout=39)       1.218   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X67Y50.A1         net (fanout=2)        1.089   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X67Y50.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X67Y50.B3         net (fanout=2)        0.340   user_ipb_mosi[7]_ipb_strobe
    SLICE_X67Y50.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y57.B3         net (fanout=1)        1.276   user_ipb_miso[7]_ipb_ack
    SLICE_X54Y57.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y57.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y57.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X61Y93.C1         net (fanout=18)       2.173   system/ipb_from_fabric_ipb_ack
    SLICE_X61Y93.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D3         net (fanout=1)        0.333   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y108.C1        net (fanout=7)        1.791   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X67Y108.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y26.WEAU1      net (fanout=64)       1.674   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        19.143ns (1.644ns logic, 17.499ns route)
                                                          (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB36_X3Y26.WEAU2), 4137 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.178ns (Levels of Logic = 11)
  Clock Path Skew:      0.002ns (1.516 - 1.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y81.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X72Y38.B1         net (fanout=69)       4.315   system/ipb_arb/src<0>
    SLICE_X72Y38.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4         net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5         net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A4         net (fanout=39)       1.218   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X62Y56.C3         net (fanout=2)        0.356   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X62Y56.CMUX       Tilo                  0.205   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X66Y38.C1         net (fanout=2)        1.643   user_ipb_mosi[1]_ipb_strobe
    SLICE_X66Y38.CMUX       Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/crc_check<3>
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y57.B4         net (fanout=1)        1.481   user_ipb_miso[1]_ipb_ack
    SLICE_X54Y57.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y57.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y57.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X61Y93.C1         net (fanout=18)       2.173   system/ipb_from_fabric_ipb_ack
    SLICE_X61Y93.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D3         net (fanout=1)        0.333   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y108.C1        net (fanout=7)        1.791   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X67Y108.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y26.WEAU2      net (fanout=64)       1.674   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        20.178ns (1.904ns logic, 18.274ns route)
                                                          (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.920ns (Levels of Logic = 11)
  Clock Path Skew:      0.002ns (1.516 - 1.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y81.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X72Y38.B5         net (fanout=68)       4.057   system/ipb_arb/src<1>
    SLICE_X72Y38.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4         net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5         net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A4         net (fanout=39)       1.218   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X62Y56.C3         net (fanout=2)        0.356   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X62Y56.CMUX       Tilo                  0.205   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X66Y38.C1         net (fanout=2)        1.643   user_ipb_mosi[1]_ipb_strobe
    SLICE_X66Y38.CMUX       Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/crc_check<3>
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y57.B4         net (fanout=1)        1.481   user_ipb_miso[1]_ipb_ack
    SLICE_X54Y57.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y57.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y57.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X61Y93.C1         net (fanout=18)       2.173   system/ipb_from_fabric_ipb_ack
    SLICE_X61Y93.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D3         net (fanout=1)        0.333   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y108.C1        net (fanout=7)        1.791   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X67Y108.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y26.WEAU2      net (fanout=64)       1.674   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        19.920ns (1.904ns logic, 18.016ns route)
                                                          (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.143ns (Levels of Logic = 11)
  Clock Path Skew:      0.002ns (1.516 - 1.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y81.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X72Y38.B1         net (fanout=69)       4.315   system/ipb_arb/src<0>
    SLICE_X72Y38.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4         net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5         net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A4         net (fanout=39)       1.218   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y56.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X67Y50.A1         net (fanout=2)        1.089   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X67Y50.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X67Y50.B3         net (fanout=2)        0.340   user_ipb_mosi[7]_ipb_strobe
    SLICE_X67Y50.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X54Y57.B3         net (fanout=1)        1.276   user_ipb_miso[7]_ipb_ack
    SLICE_X54Y57.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X54Y57.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X54Y57.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X61Y93.C1         net (fanout=18)       2.173   system/ipb_from_fabric_ipb_ack
    SLICE_X61Y93.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D3         net (fanout=1)        0.333   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X61Y93.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y108.C1        net (fanout=7)        1.791   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X67Y108.C         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y26.WEAU2      net (fanout=64)       1.674   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y26.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    ----------------------------------------------------  ---------------------------
    Total                                        19.143ns (1.644ns logic, 17.499ns route)
                                                          (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/eep_mac_str_curr (SLICE_X51Y37.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eep.i2c_eep/regs_o_11_0 (FF)
  Destination:          system/ip_mac/eep_mac_str_curr (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.092ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.477 - 0.441)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/eep.i2c_eep/regs_o_11_0 to system/ip_mac/eep_mac_str_curr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.BQ      Tcko                  0.098   system/regs_eeprom<11><1>
                                                       system/eep.i2c_eep/regs_o_11_0
    SLICE_X51Y37.AX      net (fanout=1)        0.096   system/regs_eeprom<11><0>
    SLICE_X51Y37.CLK     Tckdi       (-Th)     0.102   system/regs_slave<6><7>
                                                       system/ip_mac/eep_mac_str_curr
    -------------------------------------------------  ---------------------------
    Total                                      0.092ns (-0.004ns logic, 0.096ns route)
                                                       (-4.3% logic, 104.3% route)

--------------------------------------------------------------------------------

Paths for end point system/flash_if/flashInterface/main_process.w_state_FSM_FFd1 (SLICE_X43Y79.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/flash_if/flashInterface/main_process.counter_2 (FF)
  Destination:          system/flash_if/flashInterface/main_process.w_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.743 - 0.634)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/flash_if/flashInterface/main_process.counter_2 to system/flash_if/flashInterface/main_process.w_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y80.CQ      Tcko                  0.098   system/flash_if/flashInterface/main_process.counter<2>
                                                       system/flash_if/flashInterface/main_process.counter_2
    SLICE_X43Y79.C5      net (fanout=10)       0.140   system/flash_if/flashInterface/main_process.counter<2>
    SLICE_X43Y79.CLK     Tah         (-Th)     0.056   system/flash_if/flashInterface/main_process.w_state_FSM_FFd1
                                                       system/flash_if/flashInterface/main_process.w_state_FSM_FFd1-In1
                                                       system/flash_if/flashInterface/main_process.w_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.182ns (0.042ns logic, 0.140ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point system/flash_if/flashInterface/writeDone_from_fsm (SLICE_X43Y79.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/flash_if/flashInterface/main_process.counter_2 (FF)
  Destination:          system/flash_if/flashInterface/writeDone_from_fsm (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.743 - 0.634)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/flash_if/flashInterface/main_process.counter_2 to system/flash_if/flashInterface/writeDone_from_fsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y80.CQ      Tcko                  0.098   system/flash_if/flashInterface/main_process.counter<2>
                                                       system/flash_if/flashInterface/main_process.counter_2
    SLICE_X43Y79.B5      net (fanout=10)       0.142   system/flash_if/flashInterface/main_process.counter<2>
    SLICE_X43Y79.CLK     Tah         (-Th)     0.057   system/flash_if/flashInterface/main_process.w_state_FSM_FFd1
                                                       system/flash_if/flashInterface/writeDone_from_fsm_rstpot
                                                       system/flash_if/flashInterface/writeDone_from_fsm
    -------------------------------------------------  ---------------------------
    Total                                      0.183ns (0.041ns logic, 0.142ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y20.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.684ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X43Y70.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.400ns (Levels of Logic = 8)
  Clock Path Skew:      -0.079ns (3.083 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X72Y38.B1      net (fanout=69)       4.315   system/ipb_arb/src<0>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B3      net (fanout=39)       0.786   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B       Tilo                  0.068   system/regs_from_ipbus<16><15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C3      net (fanout=33)       1.208   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y56.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y56.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y43.D5      net (fanout=7)        1.025   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y43.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X48Y44.A4      net (fanout=7)        0.431   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X48Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y70.SR      net (fanout=9)        1.568   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     14.400ns (1.551ns logic, 12.849ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.142ns (Levels of Logic = 8)
  Clock Path Skew:      -0.079ns (3.083 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X72Y38.B5      net (fanout=68)       4.057   system/ipb_arb/src<1>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B3      net (fanout=39)       0.786   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B       Tilo                  0.068   system/regs_from_ipbus<16><15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C3      net (fanout=33)       1.208   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y56.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y56.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y43.D5      net (fanout=7)        1.025   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y43.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X48Y44.A4      net (fanout=7)        0.431   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X48Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y70.SR      net (fanout=9)        1.568   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     14.142ns (1.551ns logic, 12.591ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.493ns (Levels of Logic = 8)
  Clock Path Skew:      -0.186ns (3.083 - 3.269)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y67.BQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1
    SLICE_X72Y38.B2      net (fanout=35)       2.452   system/ipb_from_masters[0]_ipb_addr<1>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B3      net (fanout=39)       0.786   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B       Tilo                  0.068   system/regs_from_ipbus<16><15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C3      net (fanout=33)       1.208   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y56.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y56.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y43.D5      net (fanout=7)        1.025   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y43.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X48Y44.A4      net (fanout=7)        0.431   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X48Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y70.SR      net (fanout=9)        1.568   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     12.493ns (1.507ns logic, 10.986ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X43Y70.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.400ns (Levels of Logic = 8)
  Clock Path Skew:      -0.079ns (3.083 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X72Y38.B1      net (fanout=69)       4.315   system/ipb_arb/src<0>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B3      net (fanout=39)       0.786   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B       Tilo                  0.068   system/regs_from_ipbus<16><15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C3      net (fanout=33)       1.208   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y56.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y56.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y43.D5      net (fanout=7)        1.025   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y43.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X48Y44.A4      net (fanout=7)        0.431   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X48Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y70.SR      net (fanout=9)        1.568   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     14.400ns (1.551ns logic, 12.849ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.142ns (Levels of Logic = 8)
  Clock Path Skew:      -0.079ns (3.083 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X72Y38.B5      net (fanout=68)       4.057   system/ipb_arb/src<1>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B3      net (fanout=39)       0.786   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B       Tilo                  0.068   system/regs_from_ipbus<16><15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C3      net (fanout=33)       1.208   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y56.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y56.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y43.D5      net (fanout=7)        1.025   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y43.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X48Y44.A4      net (fanout=7)        0.431   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X48Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y70.SR      net (fanout=9)        1.568   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     14.142ns (1.551ns logic, 12.591ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.493ns (Levels of Logic = 8)
  Clock Path Skew:      -0.186ns (3.083 - 3.269)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y67.BQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1
    SLICE_X72Y38.B2      net (fanout=35)       2.452   system/ipb_from_masters[0]_ipb_addr<1>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B3      net (fanout=39)       0.786   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B       Tilo                  0.068   system/regs_from_ipbus<16><15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C3      net (fanout=33)       1.208   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y56.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y56.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y43.D5      net (fanout=7)        1.025   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y43.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X48Y44.A4      net (fanout=7)        0.431   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X48Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y70.SR      net (fanout=9)        1.568   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     12.493ns (1.507ns logic, 10.986ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_2 (SLICE_X43Y70.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.400ns (Levels of Logic = 8)
  Clock Path Skew:      -0.079ns (3.083 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X72Y38.B1      net (fanout=69)       4.315   system/ipb_arb/src<0>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B3      net (fanout=39)       0.786   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B       Tilo                  0.068   system/regs_from_ipbus<16><15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C3      net (fanout=33)       1.208   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y56.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y56.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y43.D5      net (fanout=7)        1.025   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y43.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X48Y44.A4      net (fanout=7)        0.431   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X48Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y70.SR      net (fanout=9)        1.568   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     14.400ns (1.551ns logic, 12.849ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.142ns (Levels of Logic = 8)
  Clock Path Skew:      -0.079ns (3.083 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y81.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X72Y38.B5      net (fanout=68)       4.057   system/ipb_arb/src<1>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B3      net (fanout=39)       0.786   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B       Tilo                  0.068   system/regs_from_ipbus<16><15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C3      net (fanout=33)       1.208   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y56.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y56.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y43.D5      net (fanout=7)        1.025   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y43.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X48Y44.A4      net (fanout=7)        0.431   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X48Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y70.SR      net (fanout=9)        1.568   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     14.142ns (1.551ns logic, 12.591ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.493ns (Levels of Logic = 8)
  Clock Path Skew:      -0.186ns (3.083 - 3.269)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y67.BQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1
    SLICE_X72Y38.B2      net (fanout=35)       2.452   system/ipb_from_masters[0]_ipb_addr<1>
    SLICE_X72Y38.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000069<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X57Y72.B4      net (fanout=323)      2.850   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X57Y72.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X59Y72.D5      net (fanout=1)        0.315   system/ipb_fabric/N01
    SLICE_X59Y72.D       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000067<1>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B3      net (fanout=39)       0.786   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X55Y72.B       Tilo                  0.068   system/regs_from_ipbus<16><15>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C3      net (fanout=33)       1.208   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X52Y56.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X52Y56.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X52Y56.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y43.D5      net (fanout=7)        1.025   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y43.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1990_o11
    SLICE_X48Y44.A4      net (fanout=7)        0.431   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1990_o
    SLICE_X48Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y70.SR      net (fanout=9)        1.568   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y70.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     12.493ns (1.507ns logic, 10.986ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_25 (SLICE_X47Y68.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (1.487 - 1.394)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y70.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X47Y68.D4      net (fanout=75)       0.260   system/regs_from_ipbus<8><0>
    SLICE_X47Y68.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT181
                                                       system/sram1_if/sramInterface/data_i_r_25
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.041ns logic, 0.260ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/ADDR_O_20 (SLICE_X41Y73.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (1.489 - 1.394)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y70.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X41Y73.D4      net (fanout=75)       0.276   system/regs_from_ipbus<8><0>
    SLICE_X41Y73.CLK     Tah         (-Th)     0.057   system/sram_w[1]_addr<20>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram1_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.041ns logic, 0.276ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_26 (SLICE_X46Y70.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (1.489 - 1.394)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y70.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X46Y70.B2      net (fanout=75)       0.289   system/regs_from_ipbus<8><0>
    SLICE_X46Y70.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.041ns logic, 0.289ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0543<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X20Y62.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.207ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (SLICE_X60Y84.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_12 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.088ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.909 - 0.945)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_12 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y95.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_12
    SLICE_X65Y95.A4      net (fanout=2)        0.789   system/gbt_phase_monitoring/sfp_cdce_pm/timer<12>
    SLICE_X65Y95.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>3
    SLICE_X63Y94.A3      net (fanout=2)        0.713   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>2
    SLICE_X63Y94.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/state_FSM_FFd7
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y84.CE      net (fanout=4)        0.785   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y84.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (0.801ns logic, 2.287ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.883ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.909 - 0.944)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y96.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_16
    SLICE_X65Y95.A1      net (fanout=2)        0.584   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
    SLICE_X65Y95.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>3
    SLICE_X63Y94.A3      net (fanout=2)        0.713   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>2
    SLICE_X63Y94.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/state_FSM_FFd7
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y84.CE      net (fanout=4)        0.785   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y84.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (0.801ns logic, 2.082ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.777ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.909 - 0.948)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y93.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_4
    SLICE_X65Y92.C1      net (fanout=2)        0.583   system/gbt_phase_monitoring/sfp_cdce_pm/timer<4>
    SLICE_X65Y92.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>1
    SLICE_X63Y94.A6      net (fanout=2)        0.608   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>
    SLICE_X63Y94.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/state_FSM_FFd7
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y84.CE      net (fanout=4)        0.785   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y84.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.777ns (0.801ns logic, 1.976ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (SLICE_X60Y84.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_12 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.088ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.909 - 0.945)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_12 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y95.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_12
    SLICE_X65Y95.A4      net (fanout=2)        0.789   system/gbt_phase_monitoring/sfp_cdce_pm/timer<12>
    SLICE_X65Y95.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>3
    SLICE_X63Y94.A3      net (fanout=2)        0.713   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>2
    SLICE_X63Y94.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/state_FSM_FFd7
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y84.CE      net (fanout=4)        0.785   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y84.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (0.801ns logic, 2.287ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.883ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.909 - 0.944)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y96.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_16
    SLICE_X65Y95.A1      net (fanout=2)        0.584   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
    SLICE_X65Y95.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>3
    SLICE_X63Y94.A3      net (fanout=2)        0.713   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>2
    SLICE_X63Y94.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/state_FSM_FFd7
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y84.CE      net (fanout=4)        0.785   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y84.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (0.801ns logic, 2.082ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.777ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.909 - 0.948)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y93.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_4
    SLICE_X65Y92.C1      net (fanout=2)        0.583   system/gbt_phase_monitoring/sfp_cdce_pm/timer<4>
    SLICE_X65Y92.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>1
    SLICE_X63Y94.A6      net (fanout=2)        0.608   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>
    SLICE_X63Y94.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/state_FSM_FFd7
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y84.CE      net (fanout=4)        0.785   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y84.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.777ns (0.801ns logic, 1.976ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (SLICE_X60Y84.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_12 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.088ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.909 - 0.945)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_12 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y95.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_12
    SLICE_X65Y95.A4      net (fanout=2)        0.789   system/gbt_phase_monitoring/sfp_cdce_pm/timer<12>
    SLICE_X65Y95.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>3
    SLICE_X63Y94.A3      net (fanout=2)        0.713   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>2
    SLICE_X63Y94.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/state_FSM_FFd7
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y84.CE      net (fanout=4)        0.785   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y84.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (0.801ns logic, 2.287ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.883ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.909 - 0.944)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_16 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y96.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_16
    SLICE_X65Y95.A1      net (fanout=2)        0.584   system/gbt_phase_monitoring/sfp_cdce_pm/timer<16>
    SLICE_X65Y95.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>3
    SLICE_X63Y94.A3      net (fanout=2)        0.713   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>2
    SLICE_X63Y94.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/state_FSM_FFd7
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y84.CE      net (fanout=4)        0.785   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y84.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (0.801ns logic, 2.082ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.777ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.909 - 0.948)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y93.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_4
    SLICE_X65Y92.C1      net (fanout=2)        0.583   system/gbt_phase_monitoring/sfp_cdce_pm/timer<4>
    SLICE_X65Y92.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>1
    SLICE_X63Y94.A6      net (fanout=2)        0.608   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1651_o<16>
    SLICE_X63Y94.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/state_FSM_FFd7
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y84.CE      net (fanout=4)        0.785   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y84.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.777ns (0.801ns logic, 1.976ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (SLICE_X74Y83.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.435 - 0.401)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y83.CQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    SLICE_X74Y83.BI      net (fanout=2)        0.101   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<2>
    SLICE_X74Y83.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.029ns logic, 0.101ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y84.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.454 - 0.419)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y84.AQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X56Y84.AI      net (fanout=2)        0.148   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X56Y84.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.176ns (0.028ns logic, 0.148ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (SLICE_X56Y84.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.454 - 0.419)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y84.CQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    SLICE_X56Y84.BI      net (fanout=2)        0.148   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<2>
    SLICE_X56Y84.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.177ns (0.029ns logic, 0.148ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.405ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X46Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.595ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.405ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X38Y42.B1      net (fanout=3)        2.635   user_mac_addr<3>
    SLICE_X38Y42.BMUX    Tilo                  0.197   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X46Y42.SR      net (fanout=2)        0.516   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X46Y42.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (1.254ns logic, 3.151ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X46Y42.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.048ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.952ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X38Y42.B1      net (fanout=3)        2.635   user_mac_addr<3>
    SLICE_X38Y42.B       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X46Y42.CLK     net (fanout=2)        0.489   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (0.828ns logic, 3.124ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X46Y42.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.981ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.981ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X38Y42.B1      net (fanout=3)        1.262   user_mac_addr<3>
    SLICE_X38Y42.BMUX    Tilo                  0.075   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X46Y42.SR      net (fanout=2)        0.203   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X46Y42.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (0.516ns logic, 1.465ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X46Y42.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.862ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.862ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X38Y42.B1      net (fanout=3)        1.262   user_mac_addr<3>
    SLICE_X38Y42.B       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X46Y42.CLK     net (fanout=2)        0.200   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (0.400ns logic, 1.462ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.482ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X46Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.518ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.482ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X46Y41.A4      net (fanout=3)        2.922   user_mac_addr<2>
    SLICE_X46Y41.AMUX    Tilo                  0.186   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X46Y41.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X46Y41.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.482ns (1.181ns logic, 3.301ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X46Y41.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.834ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.166ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X46Y41.A4      net (fanout=3)        2.922   user_mac_addr<2>
    SLICE_X46Y41.A       Tilo                  0.068   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X46Y41.CLK     net (fanout=2)        0.478   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      4.166ns (0.766ns logic, 3.400ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X46Y41.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.007ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.007ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X46Y41.A4      net (fanout=3)        1.395   user_mac_addr<2>
    SLICE_X46Y41.AMUX    Tilo                  0.078   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X46Y41.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X46Y41.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.007ns (0.465ns logic, 1.542ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X46Y41.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.932ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.932ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X46Y41.A4      net (fanout=3)        1.395   user_mac_addr<2>
    SLICE_X46Y41.A       Tilo                  0.034   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X46Y41.CLK     net (fanout=2)        0.191   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.932ns (0.346ns logic, 1.586ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.359ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X47Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.641ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.359ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y44.A2      net (fanout=3)        2.676   user_mac_addr<1>
    SLICE_X40Y44.AMUX    Tilo                  0.196   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X47Y44.SR      net (fanout=2)        0.496   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X47Y44.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (1.187ns logic, 3.172ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X47Y44.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.197ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y44.A2      net (fanout=3)        2.676   user_mac_addr<1>
    SLICE_X40Y44.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X47Y44.CLK     net (fanout=2)        0.365   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (0.762ns logic, 3.041ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X47Y44.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.935ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.935ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y44.A2      net (fanout=3)        1.284   user_mac_addr<1>
    SLICE_X40Y44.AMUX    Tilo                  0.075   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X47Y44.SR      net (fanout=2)        0.192   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X47Y44.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.935ns (0.459ns logic, 1.476ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X47Y44.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.777ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.777ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y44.A2      net (fanout=3)        1.284   user_mac_addr<1>
    SLICE_X40Y44.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X47Y44.CLK     net (fanout=2)        0.150   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.777ns (0.343ns logic, 1.434ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.377ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X47Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.623ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.377ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y44.A2      net (fanout=3)        2.754   user_mac_addr<0>
    SLICE_X42Y44.AMUX    Tilo                  0.194   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X47Y43.SR      net (fanout=2)        0.391   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X47Y43.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.377ns (1.232ns logic, 3.145ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X47Y43.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.072ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.928ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y44.A2      net (fanout=3)        2.754   user_mac_addr<0>
    SLICE_X42Y44.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X47Y43.CLK     net (fanout=2)        0.365   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      3.928ns (0.809ns logic, 3.119ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X47Y43.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.944ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.944ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y44.A2      net (fanout=3)        1.290   user_mac_addr<0>
    SLICE_X42Y44.AMUX    Tilo                  0.075   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X47Y43.SR      net (fanout=2)        0.155   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X47Y43.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (0.499ns logic, 1.445ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X47Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.823ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.823ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y44.A2      net (fanout=3)        1.290   user_mac_addr<0>
    SLICE_X42Y44.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X47Y43.CLK     net (fanout=2)        0.150   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.823ns (0.383ns logic, 1.440ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.032ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X21Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.032ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X23Y52.A3      net (fanout=5)        0.929   system/regs_from_ipbus<11><12>
    SLICE_X23Y52.AMUX    Tilo                  0.182   system/spi/reset_i_cpol_i_AND_934_o
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X21Y51.SR      net (fanout=2)        0.243   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X21Y51.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.032ns (0.860ns logic, 1.172ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X21Y51.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.280ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.720ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X23Y52.A3      net (fanout=5)        0.929   system/regs_from_ipbus<11><12>
    SLICE_X23Y52.A       Tilo                  0.068   system/spi/reset_i_cpol_i_AND_934_o
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X21Y51.CLK     net (fanout=2)        0.342   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (0.449ns logic, 1.271ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X21Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.751ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.751ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X23Y52.A3      net (fanout=5)        0.389   system/regs_from_ipbus<11><12>
    SLICE_X23Y52.AMUX    Tilo                  0.079   system/spi/reset_i_cpol_i_AND_934_o
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X21Y51.SR      net (fanout=2)        0.093   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X21Y51.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.751ns (0.269ns logic, 0.482ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X21Y51.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.678ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.678ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X23Y52.A3      net (fanout=5)        0.389   system/regs_from_ipbus<11><12>
    SLICE_X23Y52.A       Tilo                  0.034   system/spi/reset_i_cpol_i_AND_934_o
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X21Y51.CLK     net (fanout=2)        0.140   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (0.149ns logic, 0.529ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.364ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X41Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.636ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.364ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y40.D2      net (fanout=3)        2.937   user_mac_addr<1>
    SLICE_X40Y40.DMUX    Tilo                  0.196   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X41Y40.SR      net (fanout=2)        0.240   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X41Y40.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (1.187ns logic, 3.177ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X41Y40.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.834ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.166ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y40.D2      net (fanout=3)        2.937   user_mac_addr<1>
    SLICE_X40Y40.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X41Y40.CLK     net (fanout=2)        0.467   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      4.166ns (0.762ns logic, 3.404ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X41Y40.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.936ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.936ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y40.D2      net (fanout=3)        1.385   user_mac_addr<1>
    SLICE_X40Y40.DMUX    Tilo                  0.076   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X41Y40.SR      net (fanout=2)        0.091   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X41Y40.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.936ns (0.460ns logic, 1.476ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X41Y40.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.916ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.916ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y40.D2      net (fanout=3)        1.385   user_mac_addr<1>
    SLICE_X40Y40.D       Tilo                  0.034   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X41Y40.CLK     net (fanout=2)        0.188   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (0.343ns logic, 1.573ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.488ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X38Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.512ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.488ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X39Y40.A2      net (fanout=3)        2.764   user_mac_addr<3>
    SLICE_X39Y40.AMUX    Tilo                  0.194   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X38Y40.SR      net (fanout=2)        0.473   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X38Y40.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.488ns (1.251ns logic, 3.237ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X38Y40.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.044ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.956ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X39Y40.A2      net (fanout=3)        2.764   user_mac_addr<3>
    SLICE_X39Y40.A       Tilo                  0.068   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X38Y40.CLK     net (fanout=2)        0.364   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (0.828ns logic, 3.128ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X38Y40.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.008ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.008ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X39Y40.A2      net (fanout=3)        1.311   user_mac_addr<3>
    SLICE_X39Y40.AMUX    Tilo                  0.075   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X38Y40.SR      net (fanout=2)        0.181   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X38Y40.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (0.516ns logic, 1.492ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X38Y40.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.858ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.858ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X39Y40.A2      net (fanout=3)        1.311   user_mac_addr<3>
    SLICE_X39Y40.A       Tilo                  0.034   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X38Y40.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.858ns (0.400ns logic, 1.458ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.167ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X41Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.833ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.167ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X41Y41.A5      net (fanout=3)        2.506   user_mac_addr<2>
    SLICE_X41Y41.AMUX    Tilo                  0.193   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X41Y41.SR      net (fanout=2)        0.473   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X41Y41.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.167ns (1.188ns logic, 2.979ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X41Y41.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.364ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X41Y41.A5      net (fanout=3)        2.506   user_mac_addr<2>
    SLICE_X41Y41.A       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X41Y41.CLK     net (fanout=2)        0.364   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (0.766ns logic, 2.870ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X41Y41.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.876ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.876ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X41Y41.A5      net (fanout=3)        1.230   user_mac_addr<2>
    SLICE_X41Y41.AMUX    Tilo                  0.078   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X41Y41.SR      net (fanout=2)        0.181   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X41Y41.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (0.465ns logic, 1.411ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X41Y41.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.723ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.723ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X41Y41.A5      net (fanout=3)        1.230   user_mac_addr<2>
    SLICE_X41Y41.A       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X41Y41.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.723ns (0.346ns logic, 1.377ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.427ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X44Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.573ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.427ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y39.A4      net (fanout=3)        2.841   user_mac_addr<0>
    SLICE_X42Y39.AMUX    Tilo                  0.186   system/i2c_s/regs_6_1_C_1
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X44Y39.SR      net (fanout=2)        0.362   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X44Y39.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.427ns (1.224ns logic, 3.203ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X44Y39.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.117ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.883ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y39.A4      net (fanout=3)        2.841   user_mac_addr<0>
    SLICE_X42Y39.A       Tilo                  0.068   system/i2c_s/regs_6_1_C_1
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X44Y39.CLK     net (fanout=2)        0.233   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (0.809ns logic, 3.074ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X44Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.977ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.977ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y39.A4      net (fanout=3)        1.335   user_mac_addr<0>
    SLICE_X42Y39.AMUX    Tilo                  0.078   system/i2c_s/regs_6_1_C_1
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X44Y39.SR      net (fanout=2)        0.140   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X44Y39.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.977ns (0.502ns logic, 1.475ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X44Y39.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.817ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.817ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X42Y39.A4      net (fanout=3)        1.335   user_mac_addr<0>
    SLICE_X42Y39.A       Tilo                  0.034   system/i2c_s/regs_6_1_C_1
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X44Y39.CLK     net (fanout=2)        0.099   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.817ns (0.383ns logic, 1.434ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.065ns|            0|            0|            0|      3661039|
| TS_clk125_2_n                 |      8.000ns|      4.084ns|      5.065ns|            0|            0|         2456|      3658565|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.252ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     20.261ns|          N/A|            0|            0|      3422719|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     14.684ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.488ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      4.405ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      4.482ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.359ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.377ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.032ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.364ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      4.488ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.167ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.427ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.242ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.242ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.207ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   20.261|         |         |         |
clk125_2_p     |   20.261|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   20.261|         |         |         |
clk125_2_p     |   20.261|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.169|    1.169|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.154|    1.154|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.087|    1.087|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.144|    1.144|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.323|         |         |         |
xpoint1_clk1_p |    4.323|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.323|         |         |         |
xpoint1_clk1_p |    4.323|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3757325 paths, 0 nets, and 51706 connections

Design statistics:
   Minimum period:  20.261ns{1}   (Maximum frequency:  49.356MHz)
   Maximum path delay from/to any node:   4.488ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 10 10:08:43 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 506 MB



