Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sun Dec  6 03:02:06 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_492_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 Delay1No20_instance/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.989ns (29.037%)  route 2.417ns (70.963%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 6.365 - 4.000 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.711ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.646ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=52147, routed)       1.939     2.890    Delay1No20_instance/clk_IBUF_BUFG
    SLICE_X125Y348       FDCE                                         r  Delay1No20_instance/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y348       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.969 r  Delay1No20_instance/Y_reg[3]/Q
                         net (fo=4, routed)           0.670     3.639    Delay1No20_instance/Q[3]
    SLICE_X127Y381       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.690 r  Delay1No20_instance/geqOp_carry_i_15__0/O
                         net (fo=1, routed)           0.009     3.699    Sum11_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X127Y381       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.885 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.911    Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y382       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.926 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.952    Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y383       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.004 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.220     4.224    Delay1No21_instance/CO[0]
    SLICE_X128Y384       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     4.361 f  Delay1No21_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.409     4.770    Delay1No20_instance/Y_reg[23]_0[0]
    SLICE_X126Y384       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     4.915 f  Delay1No20_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.040     4.955    Delay1No20_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X126Y384       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     4.992 r  Delay1No20_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.376     5.368    Delay1No21_instance/Y_reg[23]_0
    SLICE_X127Y380       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     5.456 r  Delay1No21_instance/shiftedFracY_d1[41]_i_3__0/O
                         net (fo=4, routed)           0.319     5.775    Delay1No21_instance/shiftedFracY_d1_reg[38][10]
    SLICE_X125Y378       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.924 r  Delay1No21_instance/shiftedFracY_d1[29]_i_2__0/O
                         net (fo=2, routed)           0.272     6.196    Delay1No20_instance/Y_reg[26]_0[6]
    SLICE_X127Y377       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     6.246 r  Delay1No20_instance/shiftedFracY_d1[29]_i_1__0/O
                         net (fo=1, routed)           0.050     6.296    Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY[18]
    SLICE_X127Y377       FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=52147, routed)       1.705     6.365    Sum11_1_impl_instance/FPAddSubOp_instance/clk
    SLICE_X127Y377       FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]/C
                         clock pessimism              0.360     6.725    
                         clock uncertainty           -0.035     6.690    
    SLICE_X127Y377       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.715    Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[29]
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                  0.419    




