{"vcs1":{"timestamp_begin":1699776262.413475665, "rt":1.71, "ut":0.60, "st":0.27}}
{"vcselab":{"timestamp_begin":1699776264.204685213, "rt":0.94, "ut":0.19, "st":0.07}}
{"link":{"timestamp_begin":1699776265.225816503, "rt":0.38, "ut":0.22, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699776261.793607250}
{"VCS_COMP_START_TIME": 1699776261.793607250}
{"VCS_COMP_END_TIME": 1699776321.732950494}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 352012}}
{"stitch_vcselab": {"peak_mem": 225880}}
