// Seed: 3892366428
module module_0 (
    input  wor  id_0,
    input  wire id_1,
    output tri0 id_2
);
  logic \id_4 ;
  ;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri id_2,
    input wire id_3,
    input wire id_4,
    output supply1 id_5,
    output uwire id_6,
    output uwire id_7,
    input tri id_8,
    input uwire id_9,
    input supply1 id_10,
    output wand id_11,
    input tri1 id_12,
    input wire id_13,
    input uwire id_14,
    input tri id_15,
    input tri0 id_16,
    input tri id_17,
    input wire id_18,
    output tri1 id_19,
    output tri1 id_20,
    output wire id_21,
    output uwire id_22,
    input uwire id_23,
    input wor id_24,
    output supply1 id_25,
    output wor id_26
    , id_28
);
  logic id_29;
  ;
  nand primCall (
      id_5,
      id_13,
      id_17,
      id_0,
      id_10,
      id_23,
      id_29,
      id_28,
      id_14,
      id_31,
      id_8,
      id_2,
      id_3,
      id_1,
      id_4,
      id_16,
      id_18,
      id_9,
      id_30,
      id_24,
      id_15,
      id_12
  );
  assign id_25 = id_8;
  genvar id_30;
  wire id_31;
  assign id_11 = id_4 ? 1 : id_29;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_5
  );
endmodule
