INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/command_queue.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module command_queue
INFO: [VRFC 10-2458] undeclared symbol IN_XFC, assumed default net type wire [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/command_queue.sv:24]
INFO: [VRFC 10-2458] undeclared symbol OUT_XFC, assumed default net type wire [H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/command_queue.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/vivado/project_1/project_1.srcs/sim_1/new/queueTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queueTB
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Senior-Project-2023/vivado/project_1/project_1.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
