<!DOCTYPE html>
<html>
<head>
  
</head>
<body style="font-family: Arial, sans-serif; line-height: 1.6;">

  <h2>ğŸ“¡ UART Design and Verification using SystemVerilog</h2>

  <h3>ğŸ“Œ Project Overview</h3>
  <p>
    This project focuses on the design and functional verification of a 
    <strong>Universal Asynchronous Receiver Transmitter (UART)</strong> protocol using SystemVerilog. 
    The goal is to verify the correct transmission and reception of serial data using a constrained-random 
    testbench and assertions.
  </p>
  <p>
    It is developed and simulated on <a href="https://www.edaplayground.com/x/Ta7K" target="_blank">EDA Playground</a>, 
    an online simulation environment for SystemVerilog and UVM-based testbenches.
  </p>

  <h3>ğŸ¯ Objectives</h3>
  <ul>
    <li>Design a synthesizable UART module (TX and RX)</li>
    <li>Create a testbench for functional verification using SystemVerilog</li>
    <li>Use assertions to check protocol correctness</li>
    <li>Analyze simulation waveforms and debug errors</li>
  </ul>

  <h3>âš™ï¸ Tools and Languages</h3>
  <ul>
    <li><strong>Language:</strong> SystemVerilog</li>
    <li><strong>Simulation Tool:</strong> EDA Playground</li>
    <li><strong>Simulator:</strong> Aldec Riviera Pro 2023.04</li>
  </ul>

</body>
</html>
